<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns:str="http://exslt.org/strings" xmlns="http://www.w3.org/1999/xhtml">
    <head>
        <META http-equiv="Content-Type" content="text/html; charset=UTF-8">
        <title>Test Results &mdash; ArithmeticGraphsSynthTest</title>
        <style type="text/css">
          html {
            height: 100%
          }

          body {
            margin: 0 auto;
            padding: 0;
            text-align: left;
            height: 100%;
            font-family: myriad, arial, tahoma, verdana, sans-serif;
            color: #151515;
            font-size: 90%;
            line-height: 1.3em;
            background-color: #fff;
          }

          * {
            margin: 0;
            padding: 0
          }

          .clr {
            clear: both;
            overflow: hidden;
          }

          img {
            border: none
          }

          a {
            color: #0046b0;
            text-decoration: none;
          }

          a:hover {
            text-decoration: none;
          }

          a:focus, a:active {
            outline: none
          }

          .noborder {
            border: none
          }

          h1 {
            color: #151515;
            font-size: 180%;
            line-height: 1.1em;
            font-weight: bold;
          }

          h2 {
            color: #393D42;
            font-size: 160%;
            font-weight: normal
          }

          h3 {
            font-size: 120%;
            font-weight: bold;
            margin-bottom: .5em
          }

          h4 {
            font-size: 110%;
          }

          h5 {
            font-size: 110%;
          }

          span.failed {
            color: #ff0000
          }

          span.error {
            color: #ff0000
          }

          span.passed {
            color: #1d9d01
          }

          span.ignored {
            color: #fff600
          }

          span.skipped {
            color: #fff600
          }

          hr {
            background-color: blue
          }

          #container {
            min-width: 30em;
          }

          #header {
            padding: 0;
            position: fixed;
            width: 100%;
            z-index: 10;
            background-color: #c7ceda;
          }

          #header h1 {
            margin: 1em 3em 1em 1.7em;
          }

          #header h1 strong {
            white-space: nowrap;
          }

          #header .time {
            margin-top: 2.2em;
            margin-right: 3.4em;
            float: right;
          }

          #treecontrol {
            margin: 0;
            padding: .5em 3em .5em 0;
            text-align: right;
            background-color: #fff;
          }

          #treecontrol ul li {
            display: inline;
            list-style: none;
            color: #666;
          }

          #content {
            padding: 0 2.5em 2em 1.7em;
          }

          #content ul {
            margin: .4em 0 .1em 2em;
            list-style: none;
          }

          #content ul li.level {
            cursor: pointer;
          }

          #content ul li.level span {
            display: block;
            font-weight: bold;
          }

          #content ul li.level.top {
            margin-bottom: .3em;
          }

          #content ul li.level.top > span {
            padding: .5em 0 .5em 1em;
            font-size: 120%;
            color: #151515;
            background-color: #f2f2f2;
            border-left: solid 10px #93e078;
          }

          #content ul li.level.top.failed > span {
            border-left: solid 10px #f02525;
          }

          #content ul li.level.top.ignored > span {
            border-left: solid 10px #f8d216;
          }

          #content ul li.level.suite > span {
            margin-bottom: .8em;
            padding: 0 0 0 .8em;
            display: block;
            font-size: 110%;
            line-height: 1em;
            color: #151515;
            border-left: solid 15px #93e078;
          }

          #content ul li.level.suite.failed > span {
            border-left: solid 15px #f02525;
          }

          #content ul li.level.suite.ignored > span {
            border-left: solid 15px #f8d216;
          }

          #content ul li.level.suite > ul {
            margin-bottom: 1.5em;
          }

          #content ul li.level.test > span {
            padding: .3em 0 .3em 1em;
            color: #0046b0;
            font-size: 100%;
            border-left: solid 6px #93e078;
            border-bottom: solid 1px #dbdbdb;
          }

          #content ul li.level.test.failed > span {
            border-left: solid 6px #f02525;
          }

          #content ul li.level.test.ignored > span {
            border-left: solid 6px #f8d216;
          }

          #content ul li.text p, #content ul li.text span {
            margin-bottom: 1.5em;
            color: #151515 !important;
            font-size: 90% !important;
            font-weight: normal !important;
            overflow-x: auto;
            cursor: auto !important;
            background: none !important;
            border: none !important;
          }

          #content ul li.text span {
            margin-bottom: 0;
            display: block;
          }

          #content ul li.text span.stderr {
            color: #8b0000 !important;
          }

          #content ul li .time {
            margin-right: .5em;
            width: 5em;
            text-align: right;
            font-size: 13px;
            color: #151515;
            font-style: normal;
            font-weight: normal;
            float: right;
          }

          #content ul li span .status {
            width: 6em;
            font-size: 90%;
            color: #1d9d01;
            font-style: normal;
            font-weight: normal;
            float: right;
            text-align: right;
          }

          #content ul li.failed > span .status {
            color: #ff0000;
          }

          #content ul li.ignored > span .status {
            color: #d6b000;
          }

          #footer {
              height: 2em;
              background-color: #c7ceda;
          }
          #footer p {
              padding: .4em 0 0 3.6em;
              font-size: 80%;
          }
        </style>
        <script type="text/javascript">
eval(function(p,a,c,k,e,r){e=function(c){return(c<a?'':e(parseInt(c/a)))+((c=c%a)>35?String.fromCharCode(c+29):c.toString(36))};if(!''.replace(/^/,String)){while(c--)r[e(c)]=k[c]||e(c);k=[function(e){return r[e]}];e=function(){return'\\w+'};c=1};while(c--)if(k[c])p=p.replace(new RegExp('\\b'+e(c)+'\\b','g'),k[c]);return p}('(G(){9(1n E!="11")H w=E;H E=17.16=G(a,c){9(17==6||!6.4K)I 1q E(a,c);I 6.4K(a,c)};9(1n $!="11")H D=$;17.$=E;H u=/^[^<]*(<(.|\\s)+>)[^>]*$|^#(\\w+)$/;E.1b=E.3x={4K:G(a,c){a=a||U;9(1n a=="1M"){H m=u.2L(a);9(m&&(m[1]||!c)){9(m[1])a=E.4I([m[1]],c);J{H b=U.42(m[3]);9(b)9(b.1T!=m[3])I E().1X(a);J{6[0]=b;6.L=1;I 6}J a=[]}}J I 1q E(c).1X(a)}J 9(E.1p(a))I 1q E(U)[E.1b.2d?"2d":"37"](a);I 6.6u(a.1d==1C&&a||(a.4d||a.L&&a!=17&&!a.1z&&a[0]!=11&&a[0].1z)&&E.2h(a)||[a])},4d:"1.2",82:G(){I 6.L},L:0,28:G(a){I a==11?E.2h(6):6[a]},2v:G(a){H b=E(a);b.4Y=6;I b},6u:G(a){6.L=0;1C.3x.1a.15(6,a);I 6},O:G(a,b){I E.O(6,a,b)},4J:G(a){H b=-1;6.O(G(i){9(6==a)b=i});I b},1y:G(f,d,e){H c=f;9(f.1d==3T)9(d==11)I 6.L&&E[e||"1y"](6[0],f)||11;J{c={};c[f]=d}I 6.O(G(a){M(H b 1j c)E.1y(e?6.R:6,b,E.1c(6,c[b],e,a,b))})},18:G(b,a){I 6.1y(b,a,"3O")},2t:G(e){9(1n e!="5w"&&e!=S)I 6.4o().3e(U.6F(e));H t="";E.O(e||6,G(){E.O(6.2X,G(){9(6.1z!=8)t+=6.1z!=1?6.6x:E.1b.2t([6])})});I t},5l:G(b){9(6[0])E(b,6[0].3N).6t().38(6[0]).1W(G(){H a=6;1Y(a.1t)a=a.1t;I a}).3e(6);I 6},8p:G(a){I 6.O(G(){E(6).6p().5l(a)})},8h:G(a){I 6.O(G(){E(6).5l(a)})},3e:G(){I 6.3s(1k,Q,1,G(a){6.57(a)})},6k:G(){I 6.3s(1k,Q,-1,G(a){6.38(a,6.1t)})},6g:G(){I 6.3s(1k,P,1,G(a){6.14.38(a,6)})},53:G(){I 6.3s(1k,P,-1,G(a){6.14.38(a,6.2i)})},1B:G(){I 6.4Y||E([])},1X:G(t){H b=E.1W(6,G(a){I E.1X(t,a)});I 6.2v(/[^+>] [^+>]/.12(t)||t.1e("..")>-1?E.4V(b):b)},6t:G(e){H f=6.1W(G(){I 6.66?E(6.66)[0]:6.4S(Q)});9(e===Q){H d=f.1X("*").4Q();6.1X("*").4Q().O(G(i){H c=E.K(6,"2A");M(H a 1j c)M(H b 1j c[a])E.1h.1f(d[i],a,c[a][b],c[a][b].K)})}I f},1A:G(t){I 6.2v(E.1p(t)&&E.2T(6,G(b,a){I t.15(b,[a])})||E.3G(t,6))},5T:G(t){I 6.2v(t.1d==3T&&E.3G(t,6,Q)||E.2T(6,G(a){I(t.1d==1C||t.4d)?E.2S(a,t)<0:a!=t}))},1f:G(t){I 6.2v(E.1S(6.28(),t.1d==3T?E(t).28():t.L!=11&&(!t.Y||t.Y=="7t")?t:[t]))},3j:G(a){I a?E.3G(a,6).L>0:P},7g:G(a){I 6.3j("."+a)},2V:G(b){9(b==11){9(6.L){H c=6[0];9(E.Y(c,"24")){H e=c.4z,a=[],W=c.W,2P=c.N=="24-2P";9(e<0)I S;M(H i=2P?e:0,2Y=2P?e+1:W.L;i<2Y;i++){H d=W[i];9(d.29){H b=E.V.1g&&!d.70["1N"].9U?d.2t:d.1N;9(2P)I b;a.1a(b)}}I a}J I 6[0].1N.1o(/\\r/g,"")}}J I 6.O(G(){9(b.1d==1C&&/4s|5u/.12(6.N))6.2K=(E.2S(6.1N,b)>=0||E.2S(6.2J,b)>=0);J 9(E.Y(6,"24")){H a=b.1d==1C?b:[b];E("9m",6).O(G(){6.29=(E.2S(6.1N,a)>=0||E.2S(6.2t,a)>=0)});9(!a.L)6.4z=-1}J 6.1N=b})},4n:G(a){I a==11?(6.L?6[0].3D:S):6.4o().3e(a)},6H:G(a){I 6.53(a).2e()},2s:G(){I 6.2v(1C.3x.2s.15(6,1k))},1W:G(b){I 6.2v(E.1W(6,G(a,i){I b.3c(a,i,a)}))},4Q:G(){I 6.1f(6.4Y)},3s:G(f,d,g,e){H c=6.L>1,a;I 6.O(G(){9(!a){a=E.4I(f,6.3N);9(g<0)a.91()}H b=6;9(d&&E.Y(6,"1F")&&E.Y(a[0],"4k"))b=6.4q("1J")[0]||6.57(U.5r("1J"));E.O(a,G(){9(E.Y(6,"1P")){9(6.3g)E.3w({1u:6.3g,3h:P,1Z:"1P"});J E.5h(6.2t||6.6s||6.3D||"")}J e.15(b,[c?6.4S(Q):6])})})}};E.1i=E.1b.1i=G(){H c=1k[0]||{},a=1,2g=1k.L,5e=P;9(c.1d==8v){5e=c;c=1k[1]||{}}9(2g==1){c=6;a=0}H b;M(;a<2g;a++)9((b=1k[a])!=S)M(H i 1j b){9(c==b[i])6r;9(5e&&1n b[i]==\'5w\'&&c[i])E.1i(c[i],b[i]);J 9(b[i]!=11)c[i]=b[i]}I c};H F="16"+(1q 3v()).3u(),6q=0,5d={};E.1i({8k:G(a){17.$=D;9(a)17.16=w;I E},1p:G(a){I!!a&&1n a!="1M"&&!a.Y&&a.1d!=1C&&/G/i.12(a+"")},4a:G(a){I a.35&&!a.1K||a.34&&a.3N&&!a.3N.1K},5h:G(a){a=E.33(a);9(a){9(17.6o)17.6o(a);J 9(E.V.1H)17.58(a,0);J 3p.3c(17,a)}},Y:G(b,a){I b.Y&&b.Y.26()==a.26()},1I:{},K:G(c,d,b){c=c==17?5d:c;H a=c[F];9(!a)a=c[F]=++6q;9(d&&!E.1I[a])E.1I[a]={};9(b!=11)E.1I[a][d]=b;I d?E.1I[a][d]:a},30:G(c,b){c=c==17?5d:c;H a=c[F];9(b){9(E.1I[a]){2G E.1I[a][b];b="";M(b 1j E.1I[a])22;9(!b)E.30(c)}}J{2c{2G c[F]}27(e){9(c.54)c.54(F)}2G E.1I[a]}},O:G(a,b,c){9(c){9(a.L==11)M(H i 1j a)b.15(a[i],c);J M(H i=0,45=a.L;i<45;i++)9(b.15(a[i],c)===P)22}J{9(a.L==11)M(H i 1j a)b.3c(a[i],i,a[i]);J M(H i=0,45=a.L,2V=a[0];i<45&&b.3c(2V,i,2V)!==P;2V=a[++i]){}}I a},1c:G(c,b,d,e,a){9(E.1p(b))b=b.3c(c,[e]);H f=/z-?4J|7T-?7S|1v|69|7Q-?1G/i;I b&&b.1d==4X&&d=="3O"&&!f.12(a)?b+"2I":b},1m:{1f:G(b,c){E.O((c||"").2p(/\\s+/),G(i,a){9(!E.1m.3t(b.1m,a))b.1m+=(b.1m?" ":"")+a})},2e:G(b,c){b.1m=c!=11?E.2T(b.1m.2p(/\\s+/),G(a){I!E.1m.3t(c,a)}).65(" "):""},3t:G(t,c){I E.2S(c,(t.1m||t).3z().2p(/\\s+/))>-1}},2q:G(e,o,f){M(H i 1j o){e.R["3C"+i]=e.R[i];e.R[i]=o[i]}f.15(e,[]);M(H i 1j o)e.R[i]=e.R["3C"+i]},18:G(e,p){9(p=="1G"||p=="2E"){H b={},3Z,3Y,d=["7L","7K","7J","7G"];E.O(d,G(){b["7F"+6]=0;b["7D"+6+"61"]=0});E.2q(e,b,G(){9(E(e).3j(\':3X\')){3Z=e.7A;3Y=e.7z}J{e=E(e.4S(Q)).1X(":4s").5X("2K").1B().18({4v:"1O",2W:"4D",19:"2U",7w:"0",1R:"0"}).5P(e.14)[0];H a=E.18(e.14,"2W")||"3V";9(a=="3V")e.14.R.2W="7k";3Z=e.7h;3Y=e.7f;9(a=="3V")e.14.R.2W="3V";e.14.3k(e)}});I p=="1G"?3Z:3Y}I E.3O(e,p)},3O:G(h,j,i){H g,2u=[],2q=[];G 3l(a){9(!E.V.1H)I P;H b=U.3M.3P(a,S);I!b||b.4y("3l")==""}9(j=="1v"&&E.V.1g){g=E.1y(h.R,"1v");I g==""?"1":g}9(j.1U(/4r/i))j=y;9(!i&&h.R[j])g=h.R[j];J 9(U.3M&&U.3M.3P){9(j.1U(/4r/i))j="4r";j=j.1o(/([A-Z])/g,"-$1").2F();H d=U.3M.3P(h,S);9(d&&!3l(h))g=d.4y(j);J{M(H a=h;a&&3l(a);a=a.14)2u.4Z(a);M(a=0;a<2u.L;a++)9(3l(2u[a])){2q[a]=2u[a].R.19;2u[a].R.19="2U"}g=j=="19"&&2q[2u.L-1]!=S?"2j":U.3M.3P(h,S).4y(j)||"";M(a=0;a<2q.L;a++)9(2q[a]!=S)2u[a].R.19=2q[a]}9(j=="1v"&&g=="")g="1"}J 9(h.43){H f=j.1o(/\\-(\\w)/g,G(m,c){I c.26()});g=h.43[j]||h.43[f];9(!/^\\d+(2I)?$/i.12(g)&&/^\\d/.12(g)){H k=h.R.1R;H e=h.4t.1R;h.4t.1R=h.43.1R;h.R.1R=g||0;g=h.R.74+"2I";h.R.1R=k;h.4t.1R=e}}I g},4I:G(a,e){H r=[];e=e||U;E.O(a,G(i,d){9(!d)I;9(d.1d==4X)d=d.3z();9(1n d=="1M"){d=d.1o(/(<(\\w+)[^>]*?)\\/>/g,G(m,a,b){I b.1U(/^(71|6Z|5D|6Y|49|9S|9P|3f|9K|9I)$/i)?m:a+"></"+b+">"});H s=E.33(d).2F(),1r=e.5r("1r"),2x=[];H c=!s.1e("<9D")&&[1,"<24>","</24>"]||!s.1e("<9A")&&[1,"<6S>","</6S>"]||s.1U(/^<(9x|1J|9u|9t|9s)/)&&[1,"<1F>","</1F>"]||!s.1e("<4k")&&[2,"<1F><1J>","</1J></1F>"]||(!s.1e("<9r")||!s.1e("<9q"))&&[3,"<1F><1J><4k>","</4k></1J></1F>"]||!s.1e("<5D")&&[2,"<1F><1J></1J><6L>","</6L></1F>"]||E.V.1g&&[1,"1r<1r>","</1r>"]||[0,"",""];1r.3D=c[1]+d+c[2];1Y(c[0]--)1r=1r.5k;9(E.V.1g){9(!s.1e("<1F")&&s.1e("<1J")<0)2x=1r.1t&&1r.1t.2X;J 9(c[1]=="<1F>"&&s.1e("<1J")<0)2x=1r.2X;M(H n=2x.L-1;n>=0;--n)9(E.Y(2x[n],"1J")&&!2x[n].2X.L)2x[n].14.3k(2x[n]);9(/^\\s/.12(d))1r.38(e.6F(d.1U(/^\\s*/)[0]),1r.1t)}d=E.2h(1r.2X)}9(0===d.L&&(!E.Y(d,"3B")&&!E.Y(d,"24")))I;9(d[0]==11||E.Y(d,"3B")||d.W)r.1a(d);J r=E.1S(r,d)});I r},1y:G(c,d,a){H e=E.4a(c)?{}:E.5o;9(d=="29"&&E.V.1H)c.14.4z;9(e[d]){9(a!=11)c[e[d]]=a;I c[e[d]]}J 9(E.V.1g&&d=="R")I E.1y(c.R,"9g",a);J 9(a==11&&E.V.1g&&E.Y(c,"3B")&&(d=="9e"||d=="9d"))I c.9b(d).6x;J 9(c.34){9(a!=11){9(d=="N"&&E.Y(c,"49")&&c.14)6E"N 96 94\'t 93 92";c.90(d,a)}9(E.V.1g&&/6B|3g/.12(d)&&!E.4a(c))I c.4l(d,2);I c.4l(d)}J{9(d=="1v"&&E.V.1g){9(a!=11){c.69=1;c.1A=(c.1A||"").1o(/6A\\([^)]*\\)/,"")+(3K(a).3z()=="8V"?"":"6A(1v="+a*6z+")")}I c.1A?(3K(c.1A.1U(/1v=([^)]*)/)[1])/6z).3z():""}d=d.1o(/-([a-z])/8T,G(z,b){I b.26()});9(a!=11)c[d]=a;I c[d]}},33:G(t){I(t||"").1o(/^\\s+|\\s+$/g,"")},2h:G(a){H r=[];9(1n a!="8Q")M(H i=0,2g=a.L;i<2g;i++)r.1a(a[i]);J r=a.2s(0);I r},2S:G(b,a){M(H i=0,2g=a.L;i<2g;i++)9(a[i]==b)I i;I-1},1S:G(a,b){9(E.V.1g){M(H i=0;b[i];i++)9(b[i].1z!=8)a.1a(b[i])}J M(H i=0;b[i];i++)a.1a(b[i]);I a},4V:G(b){H r=[],2f={};2c{M(H i=0,6P=b.L;i<6P;i++){H a=E.K(b[i]);9(!2f[a]){2f[a]=Q;r.1a(b[i])}}}27(e){r=b}I r},2T:G(b,a,c){9(1n a=="1M")a=3p("P||G(a,i){I "+a+"}");H d=[];M(H i=0,4m=b.L;i<4m;i++)9(!c&&a(b[i],i)||c&&!a(b[i],i))d.1a(b[i]);I d},1W:G(c,b){9(1n b=="1M")b=3p("P||G(a){I "+b+"}");H d=[];M(H i=0,4m=c.L;i<4m;i++){H a=b(c[i],i);9(a!==S&&a!=11){9(a.1d!=1C)a=[a];d=d.8O(a)}}I d}});H v=8M.8K.2F();E.V={4f:(v.1U(/.+(?:8I|8H|8F|8E)[\\/: ]([\\d.]+)/)||[])[1],1H:/6T/.12(v),3a:/3a/.12(v),1g:/1g/.12(v)&&!/3a/.12(v),39:/39/.12(v)&&!/(8B|6T)/.12(v)};H y=E.V.1g?"4h":"5g";E.1i({5f:!E.V.1g||U.8A=="8z",4h:E.V.1g?"4h":"5g",5o:{"M":"8y","8x":"1m","4r":y,5g:y,4h:y,3D:"3D",1m:"1m",1N:"1N",36:"36",2K:"2K",8w:"8u",29:"29",8t:"8s"}});E.O({1D:"a.14",8r:"16.4e(a,\'14\')",8q:"16.2R(a,2,\'2i\')",8o:"16.2R(a,2,\'4c\')",8n:"16.4e(a,\'2i\')",8m:"16.4e(a,\'4c\')",8l:"16.5c(a.14.1t,a)",8j:"16.5c(a.1t)",6p:"16.Y(a,\'8i\')?a.8f||a.8e.U:16.2h(a.2X)"},G(i,n){E.1b[i]=G(a){H b=E.1W(6,n);9(a&&1n a=="1M")b=E.3G(a,b);I 6.2v(E.4V(b))}});E.O({5P:"3e",8d:"6k",38:"6g",8c:"53",8b:"6H"},G(i,n){E.1b[i]=G(){H a=1k;I 6.O(G(){M(H j=0,2g=a.L;j<2g;j++)E(a[j])[n](6)})}});E.O({5X:G(a){E.1y(6,a,"");6.54(a)},8a:G(c){E.1m.1f(6,c)},89:G(c){E.1m.2e(6,c)},88:G(c){E.1m[E.1m.3t(6,c)?"2e":"1f"](6,c)},2e:G(a){9(!a||E.1A(a,[6]).r.L){E.30(6);6.14.3k(6)}},4o:G(){E("*",6).O(G(){E.30(6)});1Y(6.1t)6.3k(6.1t)}},G(i,n){E.1b[i]=G(){I 6.O(n,1k)}});E.O(["87","61"],G(i,a){H n=a.2F();E.1b[n]=G(h){I 6[0]==17?E.V.1H&&3r["86"+a]||E.5f&&32.2Y(U.35["59"+a],U.1K["59"+a])||U.1K["59"+a]:6[0]==U?32.2Y(U.1K["6n"+a],U.1K["6m"+a]):h==11?(6.L?E.18(6[0],n):S):6.18(n,h.1d==3T?h:h+"2I")}});H C=E.V.1H&&3q(E.V.4f)<85?"(?:[\\\\w*56-]|\\\\\\\\.)":"(?:[\\\\w\\84-\\83*56-]|\\\\\\\\.)",6j=1q 47("^>\\\\s*("+C+"+)"),6i=1q 47("^("+C+"+)(#)("+C+"+)"),6h=1q 47("^([#.]?)("+C+"*)");E.1i({55:{"":"m[2]==\'*\'||16.Y(a,m[2])","#":"a.4l(\'1T\')==m[2]",":":{81:"i<m[3]-0",7Z:"i>m[3]-0",2R:"m[3]-0==i",7Y:"m[3]-0==i",3o:"i==0",3n:"i==r.L-1",6f:"i%2==0",6d:"i%2","3o-46":"a.14.4q(\'*\')[0]==a","3n-46":"16.2R(a.14.5k,1,\'4c\')==a","7X-46":"!16.2R(a.14.5k,2,\'4c\')",1D:"a.1t",4o:"!a.1t",7W:"(a.6s||a.7V||\'\').1e(m[3])>=0",3X:\'"1O"!=a.N&&16.18(a,"19")!="2j"&&16.18(a,"4v")!="1O"\',1O:\'"1O"==a.N||16.18(a,"19")=="2j"||16.18(a,"4v")=="1O"\',7U:"!a.36",36:"a.36",2K:"a.2K",29:"a.29||16.1y(a,\'29\')",2t:"\'2t\'==a.N",4s:"\'4s\'==a.N",5u:"\'5u\'==a.N",52:"\'52\'==a.N",51:"\'51\'==a.N",50:"\'50\'==a.N",6c:"\'6c\'==a.N",6b:"\'6b\'==a.N",2y:\'"2y"==a.N||16.Y(a,"2y")\',49:"/49|24|6a|2y/i.12(a.Y)",3t:"16.1X(m[3],a).L",7R:"/h\\\\d/i.12(a.Y)",7P:"16.2T(16.2Z,G(1b){I a==1b.T;}).L"}},68:[/^(\\[) *@?([\\w-]+) *([!*$^~=]*) *(\'?"?)(.*?)\\4 *\\]/,/^(:)([\\w-]+)\\("?\'?(.*?(\\(.*?\\))?[^(]*?)"?\'?\\)/,1q 47("^([:.#]*)("+C+"+)")],3G:G(a,c,b){H d,2b=[];1Y(a&&a!=d){d=a;H f=E.1A(a,c,b);a=f.t.1o(/^\\s*,\\s*/,"");2b=b?c=f.r:E.1S(2b,f.r)}I 2b},1X:G(t,o){9(1n t!="1M")I[t];9(o&&!o.1z)o=S;o=o||U;H d=[o],2f=[],3n;1Y(t&&3n!=t){H r=[];3n=t;t=E.33(t);H l=P;H g=6j;H m=g.2L(t);9(m){H p=m[1].26();M(H i=0;d[i];i++)M(H c=d[i].1t;c;c=c.2i)9(c.1z==1&&(p=="*"||c.Y.26()==p.26()))r.1a(c);d=r;t=t.1o(g,"");9(t.1e(" ")==0)6r;l=Q}J{g=/^([>+~])\\s*(\\w*)/i;9((m=g.2L(t))!=S){r=[];H p=m[2],1S={};m=m[1];M(H j=0,31=d.L;j<31;j++){H n=m=="~"||m=="+"?d[j].2i:d[j].1t;M(;n;n=n.2i)9(n.1z==1){H h=E.K(n);9(m=="~"&&1S[h])22;9(!p||n.Y.26()==p.26()){9(m=="~")1S[h]=Q;r.1a(n)}9(m=="+")22}}d=r;t=E.33(t.1o(g,""));l=Q}}9(t&&!l){9(!t.1e(",")){9(o==d[0])d.44();2f=E.1S(2f,d);r=d=[o];t=" "+t.67(1,t.L)}J{H k=6i;H m=k.2L(t);9(m){m=[0,m[2],m[3],m[1]]}J{k=6h;m=k.2L(t)}m[2]=m[2].1o(/\\\\/g,"");H f=d[d.L-1];9(m[1]=="#"&&f&&f.42&&!E.4a(f)){H q=f.42(m[2]);9((E.V.1g||E.V.3a)&&q&&1n q.1T=="1M"&&q.1T!=m[2])q=E(\'[@1T="\'+m[2]+\'"]\',f)[0];d=r=q&&(!m[3]||E.Y(q,m[3]))?[q]:[]}J{M(H i=0;d[i];i++){H a=m[1]=="#"&&m[3]?m[3]:m[1]!=""||m[0]==""?"*":m[2];9(a=="*"&&d[i].Y.2F()=="5w")a="3f";r=E.1S(r,d[i].4q(a))}9(m[1]==".")r=E.4W(r,m[2]);9(m[1]=="#"){H e=[];M(H i=0;r[i];i++)9(r[i].4l("1T")==m[2]){e=[r[i]];22}r=e}d=r}t=t.1o(k,"")}}9(t){H b=E.1A(t,r);d=r=b.r;t=E.33(b.t)}}9(t)d=[];9(d&&o==d[0])d.44();2f=E.1S(2f,d);I 2f},4W:G(r,m,a){m=" "+m+" ";H c=[];M(H i=0;r[i];i++){H b=(" "+r[i].1m+" ").1e(m)>=0;9(!a&&b||a&&!b)c.1a(r[i])}I c},1A:G(t,r,h){H d;1Y(t&&t!=d){d=t;H p=E.68,m;M(H i=0;p[i];i++){m=p[i].2L(t);9(m){t=t.7O(m[0].L);m[2]=m[2].1o(/\\\\/g,"");22}}9(!m)22;9(m[1]==":"&&m[2]=="5T")r=E.1A(m[3],r,Q).r;J 9(m[1]==".")r=E.4W(r,m[2],h);J 9(m[1]=="["){H g=[],N=m[3];M(H i=0,31=r.L;i<31;i++){H a=r[i],z=a[E.5o[m[2]]||m[2]];9(z==S||/6B|3g|29/.12(m[2]))z=E.1y(a,m[2])||\'\';9((N==""&&!!z||N=="="&&z==m[5]||N=="!="&&z!=m[5]||N=="^="&&z&&!z.1e(m[5])||N=="$="&&z.67(z.L-m[5].L)==m[5]||(N=="*="||N=="~=")&&z.1e(m[5])>=0)^h)g.1a(a)}r=g}J 9(m[1]==":"&&m[2]=="2R-46"){H e={},g=[],12=/(\\d*)n\\+?(\\d*)/.2L(m[3]=="6f"&&"2n"||m[3]=="6d"&&"2n+1"||!/\\D/.12(m[3])&&"n+"+m[3]||m[3]),3o=(12[1]||1)-0,d=12[2]-0;M(H i=0,31=r.L;i<31;i++){H j=r[i],14=j.14,1T=E.K(14);9(!e[1T]){H c=1;M(H n=14.1t;n;n=n.2i)9(n.1z==1)n.4U=c++;e[1T]=Q}H b=P;9(3o==1){9(d==0||j.4U==d)b=Q}J 9((j.4U+d)%3o==0)b=Q;9(b^h)g.1a(j)}r=g}J{H f=E.55[m[1]];9(1n f!="1M")f=E.55[m[1]][m[2]];f=3p("P||G(a,i){I "+f+"}");r=E.2T(r,f,h)}}I{r:r,t:t}},4e:G(b,c){H d=[];H a=b[c];1Y(a&&a!=U){9(a.1z==1)d.1a(a);a=a[c]}I d},2R:G(a,e,c,b){e=e||1;H d=0;M(;a;a=a[c])9(a.1z==1&&++d==e)22;I a},5c:G(n,a){H r=[];M(;n;n=n.2i){9(n.1z==1&&(!a||n!=a))r.1a(n)}I r}});E.1h={1f:G(g,e,c,h){9(E.V.1g&&g.41!=11)g=17;9(!c.2r)c.2r=6.2r++;9(h!=11){H d=c;c=G(){I d.15(6,1k)};c.K=h;c.2r=d.2r}H i=e.2p(".");e=i[0];c.N=i[1];H b=E.K(g,"2A")||E.K(g,"2A",{});H f=E.K(g,"2m",G(){H a;9(1n E=="11"||E.1h.4T)I a;a=E.1h.2m.15(g,1k);I a});H j=b[e];9(!j){j=b[e]={};9(g.4R)g.4R(e,f,P);J g.7N("40"+e,f)}j[c.2r]=c;6.23[e]=Q},2r:1,23:{},2e:G(d,c,b){H e=E.K(d,"2A"),2O,4J;9(1n c=="1M"){H a=c.2p(".");c=a[0]}9(e){9(c&&c.N){b=c.4P;c=c.N}9(!c){M(c 1j e)6.2e(d,c)}J 9(e[c]){9(b)2G e[c][b.2r];J M(b 1j e[c])9(!a[1]||e[c][b].N==a[1])2G e[c][b];M(2O 1j e[c])22;9(!2O){9(d.4O)d.4O(c,E.K(d,"2m"),P);J d.7M("40"+c,E.K(d,"2m"));2O=S;2G e[c]}}M(2O 1j e)22;9(!2O){E.30(d,"2A");E.30(d,"2m")}}},1L:G(d,b,e,c,f){b=E.2h(b||[]);9(!e){9(6.23[d])E("*").1f([17,U]).1L(d,b)}J{H a,2O,1b=E.1p(e[d]||S),4N=!b[0]||!b[0].2B;9(4N)b.4Z(6.4M({N:d,2o:e}));9(E.1p(E.K(e,"2m")))a=E.K(e,"2m").15(e,b);9(!1b&&e["40"+d]&&e["40"+d].15(e,b)===P)a=P;9(4N)b.44();9(f&&f.15(e,b)===P)a=P;9(1b&&c!==P&&a!==P&&!(E.Y(e,\'a\')&&d=="4L")){6.4T=Q;e[d]()}6.4T=P}I a},2m:G(d){H a;d=E.1h.4M(d||17.1h||{});H b=d.N.2p(".");d.N=b[0];H c=E.K(6,"2A")&&E.K(6,"2A")[d.N],3m=1C.3x.2s.3c(1k,1);3m.4Z(d);M(H j 1j c){3m[0].4P=c[j];3m[0].K=c[j].K;9(!b[1]||c[j].N==b[1]){H e=c[j].15(6,3m);9(a!==P)a=e;9(e===P){d.2B();d.3L()}}}9(E.V.1g)d.2o=d.2B=d.3L=d.4P=d.K=S;I a},4M:G(c){H a=c;c=E.1i({},a);c.2B=G(){9(a.2B)a.2B();a.7I=P};c.3L=G(){9(a.3L)a.3L();a.7H=Q};9(!c.2o&&c.64)c.2o=c.64;9(E.V.1H&&c.2o.1z==3)c.2o=a.2o.14;9(!c.4H&&c.4G)c.4H=c.4G==c.2o?c.7E:c.4G;9(c.63==S&&c.62!=S){H e=U.35,b=U.1K;c.63=c.62+(e&&e.2D||b.2D||0);c.7C=c.7B+(e&&e.2z||b.2z||0)}9(!c.3R&&(c.60||c.5Z))c.3R=c.60||c.5Z;9(!c.5Y&&c.5W)c.5Y=c.5W;9(!c.3R&&c.2y)c.3R=(c.2y&1?1:(c.2y&2?3:(c.2y&4?2:0)));I c}};E.1b.1i({3Q:G(c,a,b){I c=="5V"?6.2P(c,a,b):6.O(G(){E.1h.1f(6,c,b||a,b&&a)})},2P:G(d,b,c){I 6.O(G(){E.1h.1f(6,d,G(a){E(6).5U(a);I(c||b).15(6,1k)},c&&b)})},5U:G(a,b){I 6.O(G(){E.1h.2e(6,a,b)})},1L:G(c,a,b){I 6.O(G(){E.1h.1L(c,a,6,Q,b)})},7y:G(c,a,b){9(6[0])I E.1h.1L(c,a,6[0],P,b)},25:G(){H a=1k;I 6.4L(G(e){6.4E=0==6.4E?1:0;e.2B();I a[6.4E].15(6,[e])||P})},7x:G(f,g){G 4x(e){H p=e.4H;1Y(p&&p!=6)2c{p=p.14}27(e){p=6};9(p==6)I P;I(e.N=="4w"?f:g).15(6,[e])}I 6.4w(4x).5S(4x)},2d:G(f){5R();9(E.3W)f.15(U,[E]);J E.3i.1a(G(){I f.15(6,[E])});I 6}});E.1i({3W:P,3i:[],2d:G(){9(!E.3W){E.3W=Q;9(E.3i){E.O(E.3i,G(){6.15(U)});E.3i=S}9(E.V.39||E.V.3a)U.4O("5Q",E.2d,P);9(!17.7v.L)E(17).37(G(){E("#4C").2e()})}}});E.O(("7u,7o,37,7n,6n,5V,4L,7m,"+"7l,7j,7i,4w,5S,7p,24,"+"50,7q,7r,7s,3U").2p(","),G(i,o){E.1b[o]=G(f){I f?6.3Q(o,f):6.1L(o)}});H x=P;G 5R(){9(x)I;x=Q;9(E.V.39||E.V.3a)U.4R("5Q",E.2d,P);J 9(E.V.1g){U.7e("<7d"+"7c 1T=4C 7b=Q "+"3g=//:><\\/1P>");H a=U.42("4C");9(a)a.5O=G(){9(6.2C!="1l")I;E.2d()};a=S}J 9(E.V.1H)E.4B=41(G(){9(U.2C=="5N"||U.2C=="1l"){4A(E.4B);E.4B=S;E.2d()}},10);E.1h.1f(17,"37",E.2d)}E.1b.1i({37:G(g,d,c){9(E.1p(g))I 6.3Q("37",g);H e=g.1e(" ");9(e>=0){H i=g.2s(e,g.L);g=g.2s(0,e)}c=c||G(){};H f="4F";9(d)9(E.1p(d)){c=d;d=S}J{d=E.3f(d);f="5M"}H h=6;E.3w({1u:g,N:f,K:d,1l:G(a,b){9(b=="1E"||b=="5L")h.4n(i?E("<1r/>").3e(a.4p.1o(/<1P(.|\\s)*?\\/1P>/g,"")).1X(i):a.4p);58(G(){h.O(c,[a.4p,b,a])},13)}});I 6},7a:G(){I E.3f(6.5K())},5K:G(){I 6.1W(G(){I E.Y(6,"3B")?E.2h(6.79):6}).1A(G(){I 6.2J&&!6.36&&(6.2K||/24|6a/i.12(6.Y)||/2t|1O|51/i.12(6.N))}).1W(G(i,c){H b=E(6).2V();I b==S?S:b.1d==1C?E.1W(b,G(i,a){I{2J:c.2J,1N:a}}):{2J:c.2J,1N:b}}).28()}});E.O("5J,5I,5H,6e,5G,5F".2p(","),G(i,o){E.1b[o]=G(f){I 6.3Q(o,f)}});H B=(1q 3v).3u();E.1i({28:G(d,b,a,c){9(E.1p(b)){a=b;b=S}I E.3w({N:"4F",1u:d,K:b,1E:a,1Z:c})},78:G(b,a){I E.28(b,S,a,"1P")},77:G(c,b,a){I E.28(c,b,a,"3S")},76:G(d,b,a,c){9(E.1p(b)){a=b;b={}}I E.3w({N:"5M",1u:d,K:b,1E:a,1Z:c})},80:G(a){E.1i(E.4u,a)},4u:{23:Q,N:"4F",2H:0,5E:"75/x-73-3B-72",6l:Q,3h:Q,K:S},4b:{},3w:G(s){H f,48=/=(\\?|%3F)/g,1s,K;s=E.1i(Q,s,E.1i(Q,{},E.4u,s));9(s.K&&s.6l&&1n s.K!="1M")s.K=E.3f(s.K);H q=s.1u.1e("?");9(q>-1){s.K=(s.K?s.K+"&":"")+s.1u.2s(q+1);s.1u=s.1u.2s(0,q)}9(s.1Z=="5b"){9(!s.K||!s.K.1U(48))s.K=(s.K?s.K+"&":"")+(s.5b||"6X")+"=?";s.1Z="3S"}9(s.1Z=="3S"&&s.K&&s.K.1U(48)){f="5b"+B++;s.K=s.K.1o(48,"="+f);s.1Z="1P";17[f]=G(a){K=a;1E();17[f]=11;2c{2G 17[f]}27(e){}}}9(s.1Z=="1P"&&s.1I==S)s.1I=P;9(s.1I===P&&s.N.2F()=="28")s.K=(s.K?s.K+"&":"")+"56="+(1q 3v()).3u();9(s.K&&s.N.2F()=="28"){s.1u+="?"+s.K;s.K=S}9(s.23&&!E.5a++)E.1h.1L("5J");9(!s.1u.1e("6W")&&s.1Z=="1P"){H h=U.4q("8g")[0];H g=U.5r("1P");g.3g=s.1u;9(!f&&(s.1E||s.1l)){H j=P;g.9Q=g.5O=G(){9(!j&&(!6.2C||6.2C=="5N"||6.2C=="1l")){j=Q;1E();1l();h.3k(g)}}}h.57(g);I}H k=P;H i=17.6V?1q 6V("9O.9N"):1q 6U();i.9M(s.N,s.1u,s.3h);9(s.K)i.5B("9J-9H",s.5E);9(s.5A)i.5B("9G-5z-9F",E.4b[s.1u]||"9E, 9C 9B 9z 5v:5v:5v 9y");i.5B("X-9w-9v","6U");9(s.6R)s.6R(i);9(s.23)E.1h.1L("5F",[i,s]);H c=G(a){9(!k&&i&&(i.2C==4||a=="2H")){k=Q;9(d){4A(d);d=S}1s=a=="2H"&&"2H"||!E.6Q(i)&&"3U"||s.5A&&E.6O(i,s.1u)&&"5L"||"1E";9(1s=="1E"){2c{K=E.6N(i,s.1Z)}27(e){1s="5t"}}9(1s=="1E"){H b;2c{b=i.5i("6M-5z")}27(e){}9(s.5A&&b)E.4b[s.1u]=b;9(!f)1E()}J E.5s(s,i,1s);1l();9(s.3h)i=S}};9(s.3h){H d=41(c,13);9(s.2H>0)58(G(){9(i){i.9p();9(!k)c("2H")}},s.2H)}2c{i.9n(s.K)}27(e){E.5s(s,i,S,e)}9(!s.3h)c();I i;G 1E(){9(s.1E)s.1E(K,1s);9(s.23)E.1h.1L("5G",[i,s])}G 1l(){9(s.1l)s.1l(i,1s);9(s.23)E.1h.1L("5H",[i,s]);9(s.23&&!--E.5a)E.1h.1L("5I")}},5s:G(s,a,b,e){9(s.3U)s.3U(a,b,e);9(s.23)E.1h.1L("6e",[a,s,e])},5a:0,6Q:G(r){2c{I!r.1s&&9l.9k=="52:"||(r.1s>=6K&&r.1s<9j)||r.1s==6J||E.V.1H&&r.1s==11}27(e){}I P},6O:G(a,c){2c{H b=a.5i("6M-5z");I a.1s==6J||b==E.4b[c]||E.V.1H&&a.1s==11}27(e){}I P},6N:G(r,b){H c=r.5i("9i-N");H d=b=="6y"||!b&&c&&c.1e("6y")>=0;H a=d?r.9h:r.4p;9(d&&a.35.34=="5t")6E"5t";9(b=="1P")E.5h(a);9(b=="3S")a=3p("("+a+")");I a},3f:G(a){H s=[];9(a.1d==1C||a.4d)E.O(a,G(){s.1a(3b(6.2J)+"="+3b(6.1N))});J M(H j 1j a)9(a[j]&&a[j].1d==1C)E.O(a[j],G(){s.1a(3b(j)+"="+3b(6))});J s.1a(3b(j)+"="+3b(a[j]));I s.65("&").1o(/%20/g,"+")}});E.1b.1i({1x:G(b,a){I b?6.1V({1G:"1x",2E:"1x",1v:"1x"},b,a):6.1A(":1O").O(G(){6.R.19=6.3d?6.3d:"";9(E.18(6,"19")=="2j")6.R.19="2U"}).1B()},1w:G(b,a){I b?6.1V({1G:"1w",2E:"1w",1v:"1w"},b,a):6.1A(":3X").O(G(){6.3d=6.3d||E.18(6,"19");9(6.3d=="2j")6.3d="2U";6.R.19="2j"}).1B()},6G:E.1b.25,25:G(a,b){I E.1p(a)&&E.1p(b)?6.6G(a,b):a?6.1V({1G:"25",2E:"25",1v:"25"},a,b):6.O(G(){E(6)[E(6).3j(":1O")?"1x":"1w"]()})},9c:G(b,a){I 6.1V({1G:"1x"},b,a)},9a:G(b,a){I 6.1V({1G:"1w"},b,a)},99:G(b,a){I 6.1V({1G:"25"},b,a)},98:G(b,a){I 6.1V({1v:"1x"},b,a)},97:G(b,a){I 6.1V({1v:"1w"},b,a)},95:G(c,a,b){I 6.1V({1v:a},c,b)},1V:G(j,h,g,f){H i=E.6C(h,g,f);I 6[i.3I===P?"O":"3I"](G(){i=E.1i({},i);H d=E(6).3j(":1O"),3r=6;M(H p 1j j){9(j[p]=="1w"&&d||j[p]=="1x"&&!d)I E.1p(i.1l)&&i.1l.15(6);9(p=="1G"||p=="2E"){i.19=E.18(6,"19");i.2N=6.R.2N}}9(i.2N!=S)6.R.2N="1O";i.3H=E.1i({},j);E.O(j,G(c,a){H e=1q E.2w(3r,i,c);9(/25|1x|1w/.12(a))e[a=="25"?d?"1x":"1w":a](j);J{H b=a.3z().1U(/^([+-]?)([\\d.]+)(.*)$/),1Q=e.2b(Q)||0;9(b){1B=3K(b[2]),2k=b[3]||"2I";9(2k!="2I"){3r.R[c]=1B+2k;1Q=(1B/e.2b(Q))*1Q;3r.R[c]=1Q+2k}9(b[1])1B=((b[1]=="-"?-1:1)*1B)+1Q;e.3J(1Q,1B,2k)}J e.3J(1Q,a,"")}});I Q})},3I:G(a,b){9(!b){b=a;a="2w"}9(!1k.L)I A(6[0],a);I 6.O(G(){9(b.1d==1C)A(6,a,b);J{A(6,a).1a(b);9(A(6,a).L==1)b.15(6)}})},9f:G(){H a=E.2Z;I 6.O(G(){M(H i=0;i<a.L;i++)9(a[i].T==6)a.6D(i--,1)}).5p()}});H A=G(b,c,a){9(!b)I;H q=E.K(b,c+"3I");9(!q||a)q=E.K(b,c+"3I",a?E.2h(a):[]);I q};E.1b.5p=G(a){a=a||"2w";I 6.O(G(){H q=A(6,a);q.44();9(q.L)q[0].15(6)})};E.1i({6C:G(b,a,c){H d=b&&b.1d==8Z?b:{1l:c||!c&&a||E.1p(b)&&b,2a:b,3E:c&&a||a&&a.1d!=8Y&&a};d.2a=(d.2a&&d.2a.1d==4X?d.2a:{8X:8W,8U:6K}[d.2a])||9o;d.3C=d.1l;d.1l=G(){E(6).5p();9(E.1p(d.3C))d.3C.15(6)};I d},3E:{6I:G(p,n,b,a){I b+a*p},5q:G(p,n,b,a){I((-32.8S(p*32.8R)/2)+0.5)*a+b}},2Z:[],2w:G(b,c,a){6.W=c;6.T=b;6.1c=a;9(!c.3A)c.3A={}}});E.2w.3x={4j:G(){9(6.W.2M)6.W.2M.15(6.T,[6.2l,6]);(E.2w.2M[6.1c]||E.2w.2M.6w)(6);9(6.1c=="1G"||6.1c=="2E")6.T.R.19="2U"},2b:G(a){9(6.T[6.1c]!=S&&6.T.R[6.1c]==S)I 6.T[6.1c];H r=3K(E.3O(6.T,6.1c,a));I r&&r>-8P?r:3K(E.18(6.T,6.1c))||0},3J:G(c,b,e){6.5n=(1q 3v()).3u();6.1Q=c;6.1B=b;6.2k=e||6.2k||"2I";6.2l=6.1Q;6.4g=6.4i=0;6.4j();H f=6;G t(){I f.2M()}t.T=6.T;E.2Z.1a(t);9(E.2Z.L==1){H d=41(G(){H a=E.2Z;M(H i=0;i<a.L;i++)9(!a[i]())a.6D(i--,1);9(!a.L)4A(d)},13)}},1x:G(){6.W.3A[6.1c]=E.1y(6.T.R,6.1c);6.W.1x=Q;6.3J(0,6.2b());9(6.1c=="2E"||6.1c=="1G")6.T.R[6.1c]="8N";E(6.T).1x()},1w:G(){6.W.3A[6.1c]=E.1y(6.T.R,6.1c);6.W.1w=Q;6.3J(6.2b(),0)},2M:G(){H t=(1q 3v()).3u();9(t>6.W.2a+6.5n){6.2l=6.1B;6.4g=6.4i=1;6.4j();6.W.3H[6.1c]=Q;H a=Q;M(H i 1j 6.W.3H)9(6.W.3H[i]!==Q)a=P;9(a){9(6.W.19!=S){6.T.R.2N=6.W.2N;6.T.R.19=6.W.19;9(E.18(6.T,"19")=="2j")6.T.R.19="2U"}9(6.W.1w)6.T.R.19="2j";9(6.W.1w||6.W.1x)M(H p 1j 6.W.3H)E.1y(6.T.R,p,6.W.3A[p])}9(a&&E.1p(6.W.1l))6.W.1l.15(6.T);I P}J{H n=t-6.5n;6.4i=n/6.W.2a;6.4g=E.3E[6.W.3E||(E.3E.5q?"5q":"6I")](6.4i,n,0,1,6.W.2a);6.2l=6.1Q+((6.1B-6.1Q)*6.4g);6.4j()}I Q}};E.2w.2M={2D:G(a){a.T.2D=a.2l},2z:G(a){a.T.2z=a.2l},1v:G(a){E.1y(a.T.R,"1v",a.2l)},6w:G(a){a.T.R[a.1c]=a.2l+a.2k}};E.1b.6m=G(){H c=0,3y=0,T=6[0],5m;9(T)8L(E.V){H b=E.18(T,"2W")=="4D",1D=T.14,21=T.21,2Q=T.3N,5y=1H&&!b&&3q(4f)<8J;9(T.6v){5x=T.6v();1f(5x.1R+32.2Y(2Q.35.2D,2Q.1K.2D),5x.3y+32.2Y(2Q.35.2z,2Q.1K.2z));9(1g){H d=E("4n").18("9L");d=(d=="8G"||E.5f&&3q(4f)>=7)&&2||d;1f(-d,-d)}}J{1f(T.5j,T.5C);1Y(21){1f(21.5j,21.5C);9(39&&/^t[d|h]$/i.12(1D.34)||!5y)d(21);9(5y&&!b&&E.18(21,"2W")=="4D")b=Q;21=21.21}1Y(1D.34&&/^1K|4n$/i.12(1D.34)){9(/^8D|1F-9R.*$/i.12(E.18(1D,"19")))1f(-1D.2D,-1D.2z);9(39&&E.18(1D,"2N")!="3X")d(1D);1D=1D.14}9(1H&&b)1f(-2Q.1K.5j,-2Q.1K.5C)}5m={3y:3y,1R:c}}I 5m;G d(a){1f(E.18(a,"8C"),E.18(a,"9T"))}G 1f(l,t){c+=3q(l)||0;3y+=3q(t)||0}}})();',62,615,'||||||this|||if|||||||||||||||||||||||||||||||||function|var|return|else|data|length|for|type|each|false|true|style|null|elem|document|browser|options||nodeName|||undefined|test||parentNode|apply|jQuery|window|css|display|push|fn|prop|constructor|indexOf|add|msie|event|extend|in|arguments|complete|className|typeof|replace|isFunction|new|div|status|firstChild|url|opacity|hide|show|attr|nodeType|filter|end|Array|parent|success|table|height|safari|cache|tbody|body|trigger|string|value|hidden|script|start|left|merge|id|match|animate|map|find|while|dataType||offsetParent|break|global|select|toggle|toUpperCase|catch|get|selected|duration|cur|try|ready|remove|done|al|makeArray|nextSibling|none|unit|now|handle||target|split|swap|guid|slice|text|stack|pushStack|fx|tb|button|scrollTop|events|preventDefault|readyState|scrollLeft|width|toLowerCase|delete|timeout|px|name|checked|exec|step|overflow|ret|one|doc|nth|inArray|grep|block|val|position|childNodes|max|timers|removeData|rl|Math|trim|tagName|documentElement|disabled|load|insertBefore|mozilla|opera|encodeURIComponent|call|oldblock|append|param|src|async|readyList|is|removeChild|color|args|last|first|eval|parseInt|self|domManip|has|getTime|Date|ajax|prototype|top|toString|orig|form|old|innerHTML|easing||multiFilter|curAnim|queue|custom|parseFloat|stopPropagation|defaultView|ownerDocument|curCSS|getComputedStyle|bind|which|json|String|error|static|isReady|visible|oWidth|oHeight|on|setInterval|getElementById|currentStyle|shift|ol|child|RegExp|jsre|input|isXMLDoc|lastModified|previousSibling|jquery|dir|version|pos|styleFloat|state|update|tr|getAttribute|el|html|empty|responseText|getElementsByTagName|float|radio|runtimeStyle|ajaxSettings|visibility|mouseover|handleHover|getPropertyValue|selectedIndex|clearInterval|safariTimer|__ie_init|absolute|lastToggle|GET|fromElement|relatedTarget|clean|index|init|click|fix|evt|removeEventListener|handler|andSelf|addEventListener|cloneNode|triggered|nodeIndex|unique|classFilter|Number|prevObject|unshift|submit|password|file|after|removeAttribute|expr|_|appendChild|setTimeout|client|active|jsonp|sibling|win|deep|boxModel|cssFloat|globalEval|getResponseHeader|offsetLeft|lastChild|wrapAll|results|startTime|props|dequeue|swing|createElement|handleError|parsererror|checkbox|00|object|box|safari2|Modified|ifModified|setRequestHeader|offsetTop|col|contentType|ajaxSend|ajaxSuccess|ajaxComplete|ajaxStop|ajaxStart|serializeArray|notmodified|POST|loaded|onreadystatechange|appendTo|DOMContentLoaded|bindReady|mouseout|not|unbind|unload|ctrlKey|removeAttr|metaKey|keyCode|charCode|Width|clientX|pageX|srcElement|join|outerHTML|substr|parse|zoom|textarea|reset|image|odd|ajaxError|even|before|quickClass|quickID|quickChild|prepend|processData|offset|scroll|execScript|contents|uuid|continue|textContent|clone|setArray|getBoundingClientRect|_default|nodeValue|xml|100|alpha|href|speed|splice|throw|createTextNode|_toggle|replaceWith|linear|304|200|colgroup|Last|httpData|httpNotModified|fl|httpSuccess|beforeSend|fieldset|webkit|XMLHttpRequest|ActiveXObject|http|callback|img|br|attributes|abbr|urlencoded|www|pixelLeft|application|post|getJSON|getScript|elements|serialize|defer|ipt|scr|write|clientWidth|hasClass|clientHeight|mousemove|mouseup|relative|mousedown|dblclick|resize|focus|change|keydown|keypress|keyup|FORM|blur|frames|right|hover|triggerHandler|offsetWidth|offsetHeight|clientY|pageY|border|toElement|padding|Left|cancelBubble|returnValue|Right|Bottom|Top|detachEvent|attachEvent|substring|animated|line|header|weight|font|enabled|innerText|contains|only|eq|gt|ajaxSetup|lt|size|uFFFF|u0128|417|inner|Height|toggleClass|removeClass|addClass|replaceAll|insertAfter|prependTo|contentWindow|contentDocument|head|wrap|iframe|children|noConflict|siblings|prevAll|nextAll|prev|wrapInner|next|parents|maxLength|maxlength|readOnly|Boolean|readonly|class|htmlFor|CSS1Compat|compatMode|compatible|borderLeftWidth|inline|ie|ra|medium|it|rv|522|userAgent|with|navigator|1px|concat|10000|array|PI|cos|ig|fast|NaN|600|slow|Function|Object|setAttribute|reverse|changed|be|can|fadeTo|property|fadeOut|fadeIn|slideToggle|slideUp|getAttributeNode|slideDown|method|action|stop|cssText|responseXML|content|300|protocol|location|option|send|400|abort|th|td|cap|colg|tfoot|With|Requested|thead|GMT|1970|leg|Jan|01|opt|Thu|Since|If|Type|area|Content|hr|borderWidth|open|XMLHTTP|Microsoft|meta|onload|row|link|borderTopWidth|specified'.split('|'),0,{}))
</script>
<script type="text/javascript">
jQuery.cookie = function(name, value, options) {
    if (typeof value != 'undefined') { // name and value given, set cookie
        options = options || {};
        if (value === null) {
            value = '';
            options.expires = -1;
        }
        var expires = '';
        if (options.expires && (typeof options.expires == 'number' || options.expires.toUTCString)) {
            var date;
            if (typeof options.expires == 'number') {
                date = new Date();
                date.setTime(date.getTime() + (options.expires * 24 * 60 * 60 * 1000));
            } else {
                date = options.expires;
            }
            expires = '; expires=' + date.toUTCString(); // use expires attribute, max-age is not supported by IE
        }
        var path = options.path ? '; path=' + options.path : '';
        var domain = options.domain ? '; domain=' + options.domain : '';
        var secure = options.secure ? '; secure' : '';
        document.cookie = [name, '=', encodeURIComponent(value), expires, path, domain, secure].join('');
    } else { // only name given, get cookie
        var cookieValue = null;
        if (document.cookie && document.cookie != '') {
            var cookies = document.cookie.split(';');
            for (var i = 0; i < cookies.length; i++) {
                var cookie = jQuery.trim(cookies[i]);
                // Does this cookie string begin with the name we want?
                if (cookie.substring(0, name.length + 1) == (name + '=')) {
                    cookieValue = decodeURIComponent(cookie.substring(name.length + 1));
                    break;
                }
            }
        }
        return cookieValue;
    }
};
</script>
<script type="text/javascript">
(function($) {

	$.extend($.fn, {
		swapClass: function(c1, c2) {
			var c1Elements = this.filter('.' + c1);
			this.filter('.' + c2).removeClass(c2).addClass(c1);
			c1Elements.removeClass(c1).addClass(c2);
			return this;
		},
		replaceClass: function(c1, c2) {
			return this.filter('.' + c1).removeClass(c1).addClass(c2).end();
		},
		hoverClass: function(className) {
			className = className || "hover";
			return this.hover(function() {
				$(this).addClass(className);
			}, function() {
				$(this).removeClass(className);
			});
		},
		heightToggle: function(animated, callback) {
			animated ?
				this.animate({ height: "toggle" }, animated, callback) :
				this.each(function(){
					jQuery(this)[ jQuery(this).is(":hidden") ? "show" : "hide" ]();
					if(callback)
						callback.apply(this, arguments);
				});
		},
		heightHide: function(animated, callback) {
			if (animated) {
				this.animate({ height: "hide" }, animated, callback);
			} else {
				this.hide();
				if (callback)
					this.each(callback);
			}
		},
		prepareBranches: function(settings) {
			if (!settings.prerendered) {
				// mark last tree items
				this.filter(":last-child:not(ul)").addClass(CLASSES.last);
				// collapse whole tree, or only those marked as closed, anyway except those marked as open
				this.filter((settings.collapsed ? "" : "." + CLASSES.closed) + ":not(." + CLASSES.open + ")").find(">ul").hide();
			}
			// return all items with sublists
			return this.filter(":has(>ul)");
		},
		applyClasses: function(settings, toggler) {
			this.filter(":has(>ul):not(:has(>a))").find(">span").click(function(event) {
				toggler.apply($(this).next());
			}).add( $("a", this) ).hoverClass();

			if (!settings.prerendered) {
				// handle closed ones first
				this.filter(":has(>ul:hidden)")
						.addClass(CLASSES.expandable)
						.replaceClass(CLASSES.last, CLASSES.lastExpandable);

				// handle open ones
				this.not(":has(>ul:hidden)")
						.addClass(CLASSES.collapsable)
						.replaceClass(CLASSES.last, CLASSES.lastCollapsable);

	            // create hitarea
				this.prepend("<div class=\"" + CLASSES.hitarea + "\"/>").find("div." + CLASSES.hitarea).each(function() {
					var classes = "";
					$.each($(this).parent().attr("class").split(" "), function() {
						classes += this + "-hitarea ";
					});
					$(this).addClass( classes );
				});
			}

			// apply event to hitarea
			this.find("div." + CLASSES.hitarea).click( toggler );
		},
		treeview: function(settings) {

			settings = $.extend({
				cookieId: "treeview"
			}, settings);

			if (settings.add) {
				return this.trigger("add", [settings.add]);
			}

			if ( settings.toggle ) {
				var callback = settings.toggle;
				settings.toggle = function() {
					return callback.apply($(this).parent()[0], arguments);
				};
			}

			// factory for treecontroller
			function treeController(tree, control) {
				// factory for click handlers
				function handler(filter) {
					return function() {
						// reuse toggle event handler, applying the elements to toggle
						// start searching for all hitareas
						toggler.apply( $("div." + CLASSES.hitarea, tree).filter(function() {
							// for plain toggle, no filter is provided, otherwise we need to check the parent element
							return filter ? $(this).parent("." + filter).length : true;
						}) );
						return false;
					};
				}
				// click on first element to collapse tree
				$("a:eq(0)", control).click( handler(CLASSES.collapsable) );
				// click on second to expand tree
				$("a:eq(1)", control).click( handler(CLASSES.expandable) );
				// click on third to toggle tree
				$("a:eq(2)", control).click( handler() );
			}

			// handle toggle event
			function toggler() {
				$(this)
					.parent()
					// swap classes for hitarea
					.find(">.hitarea")
						.swapClass( CLASSES.collapsableHitarea, CLASSES.expandableHitarea )
						.swapClass( CLASSES.lastCollapsableHitarea, CLASSES.lastExpandableHitarea )
					.end()
					// swap classes for parent li
					.swapClass( CLASSES.collapsable, CLASSES.expandable )
					.swapClass( CLASSES.lastCollapsable, CLASSES.lastExpandable )
					// find child lists
					.find( ">ul" )
					// toggle them
					.heightToggle( settings.animated, settings.toggle );
				if ( settings.unique ) {
					$(this).parent()
						.siblings()
						// swap classes for hitarea
						.find(">.hitarea")
							.replaceClass( CLASSES.collapsableHitarea, CLASSES.expandableHitarea )
							.replaceClass( CLASSES.lastCollapsableHitarea, CLASSES.lastExpandableHitarea )
						.end()
						.replaceClass( CLASSES.collapsable, CLASSES.expandable )
						.replaceClass( CLASSES.lastCollapsable, CLASSES.lastExpandable )
						.find( ">ul" )
						.heightHide( settings.animated, settings.toggle );
				}
			}

			function serialize() {
				function binary(arg) {
					return arg ? 1 : 0;
				}
				var data = [];
				branches.each(function(i, e) {
					data[i] = $(e).is(":has(>ul:visible)") ? 1 : 0;
				});
				$.cookie(settings.cookieId, data.join("") );
			}

			function deserialize() {
				var stored = $.cookie(settings.cookieId);
				if ( stored ) {
					var data = stored.split("");
					branches.each(function(i, e) {
						$(e).find(">ul")[ parseInt(data[i]) ? "show" : "hide" ]();
					});
				}
			}

			// add treeview class to activate styles
			this.addClass("treeview");

			// prepare branches and find all tree items with child lists
			var branches = this.find("li").prepareBranches(settings);

			switch(settings.persist) {
			case "cookie":
				var toggleCallback = settings.toggle;
				settings.toggle = function() {
					serialize();
					if (toggleCallback) {
						toggleCallback.apply(this, arguments);
					}
				};
				deserialize();
				break;
			case "location":
				var current = this.find("a").filter(function() { return this.href.toLowerCase() == location.href.toLowerCase(); });
				if ( current.length ) {
					current.addClass("selected").parents("ul, li").add( current.next() ).show();
				}
				break;
			}

			branches.applyClasses(settings, toggler);

			// if control option is set, create the treecontroller and show it
			if ( settings.control ) {
				treeController(this, settings.control);
				$(settings.control).show();
			}

			return this.bind("add", function(event, branches) {
				$(branches).prev()
					.removeClass(CLASSES.last)
					.removeClass(CLASSES.lastCollapsable)
					.removeClass(CLASSES.lastExpandable)
				.find(">.hitarea")
					.removeClass(CLASSES.lastCollapsableHitarea)
					.removeClass(CLASSES.lastExpandableHitarea);
				$(branches).find("li").andSelf().prepareBranches(settings).applyClasses(settings, toggler);
			});
		}
	});

	var CLASSES = $.fn.treeview.classes = {
		open: "open",
		closed: "closed",
		expandable: "expandable",
		expandableHitarea: "expandable-hitarea",
		lastExpandableHitarea: "lastExpandable-hitarea",
		collapsable: "collapsable",
		collapsableHitarea: "collapsable-hitarea",
		lastCollapsableHitarea: "lastCollapsable-hitarea",
		lastCollapsable: "lastCollapsable",
		lastExpandable: "lastExpandable",
		last: "last",
		hitarea: "hitarea"
	};

	$.fn.Treeview = $.fn.treeview;

})(jQuery);
</script>
<script type="text/javascript">
		$(document).ready(function(){
            $("#tree").treeview({
                control: "#treecontrol",
                animated: "fast",
                collapsed: true,
                toggle: function() {
                    window.console && console.log("%o was toggled", this);
                }
            });

            $("#content").css("padding-top", $("#header").height());
        });
	</script>

            
    </head>
    <body>
        <div id="container">
            <div id="header">
                <div class="time" xmlns="">27 m 58 s</div>
                <h1>
                    ArithmeticGraphsSynthTest: <strong><span class="total" xmlns="http://www.w3.org/1999/xhtml">8 total, </span><span class="ignored">2 ignored, </span><span class="passed">6 passed</span></strong>
                </h1>
                <div id="treecontrol">
                    <ul>
                        <li>
                            <a title="Collapse the entire tree below" href="#">Collapse</a>
                  |
                
                        </li>
                        <li>
                            <a title="Expand the entire tree below" href="#">Expand</a>
                        </li>
                    </ul>
                </div>
            </div>
            <div id="content">
                <ul id="tree">
                    <li xmlns="" class="level top ignored open">
                        <span><em class="time">
                                <div class="time">27 m 58 s</div>
                            </em>ArithmeticGraphsSynthTest</span>
                        <ul>
                            <li class="level suite ignored open">
                                <span><em class="time">
                                        <div class="time">27 m 58 s</div>
                                    </em>arithmetic graphs</span>
                                <ul>
                                    <li class="level test">
                                        <span><em class="time">
                                                <div class="time">4 m 42 s</div>
                                            </em><em class="status">passed</em>should synth for full with width growth</span>
                                        <ul>
                                            <li class="text">
                                                <span class="stderr">SLF4J: Class path contains multiple SLF4J bindings.<br/>SLF4J: Found binding in [jar:file:/home/ltr/.cache/coursier/v1/https/repo1.maven.org/maven2/ch/qos/logback/logback-classic/1.2.3/logback-classic-1.2.3.jar!/org/slf4j/impl/StaticLoggerBinder.class]<br/>SLF4J: Found binding in [jar:file:/home/ltr/.cache/coursier/v1/https/repo1.maven.org/maven2/org/slf4j/slf4j-simple/1.7.25/slf4j-simple-1.7.25.jar!/org/slf4j/impl/StaticLoggerBinder.class]<br/>SLF4J: See http://www.slf4j.org/codes.html#multiple_bindings for an explanation.<br/>SLF4J: Actual binding is of type [ch.qos.logback.classic.util.ContextSelectorStaticBinder]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[Runtime] SpinalHDL v1.7.0    git head : eca519e78d4e6022e34911ec300a432ed9db8220<br/>[Runtime] JVM max memory : 16064.0MiB<br/>[Runtime] Current date : 2022.08.04 20:00:23<br/>[Progress] at 0.000 : Elaborate components<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: stages: 32 62 122 242 482 962 1922 3842 7682 15362 <br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: FULL mult graph built<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 216 redundant vertices eliminated<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: start breaking bundles<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	24 pairs of merge-split found<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	563 vertices before<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	563 vertices after<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: end breaking bundles<br/>Version identifier: 12.10.0.0 | 2019-11-26 | 843d4de<br/>Tried aggregator 1 time.<br/>LP Presolve eliminated 199 rows and 39 columns.<br/>Aggregator did 250 substitutions.<br/>Reduced LP has 479 rows, 274 columns, and 958 nonzeros.<br/>Presolve time = 0.00 sec. (0.79 ticks)<br/>Initializing dual steep norms . . .<br/>Iteration log . . .<br/>Iteration:     1   Dual objective     =          -199.000000<br/>Perturbation started.<br/>Iteration:   102   Dual objective     =            23.000000<br/>Removing perturbation.<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: solution status: Optimal<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: solution latency = 28<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: number of operators:<br/>	ADD -> 36<br/>	ADDC -> 36<br/>	AND -> 0<br/>	BASEADD -> 74<br/>	BASESUB -> 0<br/>	FullMult -> 73<br/>	LowMult -> 0<br/>	MUX -> 0<br/>	Merge -> 72<br/>	RESIZE -> 49<br/>	SHIFT -> 72<br/>	SUB -> 72<br/>	SUBC -> 0<br/>	Split -> 76<br/>	SquareMult -> 0<br/>	Var -> 3<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: latency before impl 28<br/>[Progress] at 0.465 : Checks and transforms<br/>[Progress] at 0.762 : Generate Verilog<br/>[Warning] 1168 signals were pruned. You can call printPruned on the backend report to get more informations.<br/>[Done] at 0.984<br/>/tools/Xilinx/Vivado/2021.1/bin/vivado -stack 2000 -nojournal -log doit.log -mode batch -source doit.tcl<br/>****** Vivado v2021.1 (64-bit)<br/>  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021<br/>  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021<br/>    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>source doit.tcl<br/># read_verilog graphFull0.v <br/># read_xdc doit.xdc<br/># synth_design -part xcvu9p-flga2104-2-i -top graphFull0 -mode out_of_context<br/>Command: synth_design -part xcvu9p-flga2104-2-i -top graphFull0 -mode out_of_context<br/>Starting synth_design<br/>Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'<br/>INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'<br/>INFO: [Device 21-403] Loading part xcvu9p-flga2104-2-i<br/>INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.<br/>INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes<br/>INFO: [Synth 8-7075] Helper process launched with PID 105159<br/>---------------------------------------------------------------------------------<br/>Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5036.180 ; gain = 228.652 ; free physical = 11485 ; free virtual = 36299<br/>---------------------------------------------------------------------------------<br/>INFO: [Synth 8-6157] synthesizing module 'graphFull0' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/graphFull0.v:7]<br/>INFO: [Synth 8-6157] synthesizing module 'FullMult32' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/graphFull0.v:4427]<br/>INFO: [Synth 8-6155] done synthesizing module 'FullMult32' (1#1) [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/graphFull0.v:4427]<br/>INFO: [Synth 8-6155] done synthesizing module 'graphFull0' (2#1) [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/graphFull0.v:7]<br/>---------------------------------------------------------------------------------<br/>Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5136.148 ; gain = 328.621 ; free physical = 11054 ; free virtual = 35871<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Handling Custom Attributes<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5150.992 ; gain = 343.465 ; free physical = 11907 ; free virtual = 36722<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5150.992 ; gain = 343.465 ; free physical = 11907 ; free virtual = 36722<br/>---------------------------------------------------------------------------------<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5150.992 ; gain = 0.000 ; free physical = 11802 ; free virtual = 36617<br/>INFO: [Project 1-570] Preparing netlist for logic optimization<br/>Processing XDC Constraints<br/>Initializing timing engine<br/>Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/doit.xdc]<br/>Finished Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/doit.xdc]<br/>Completed Processing XDC Constraints<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5505.023 ; gain = 0.000 ; free physical = 11589 ; free virtual = 36405<br/>INFO: [Project 1-111] Unisim Transformation Summary:<br/>No Unisim elements were transformed.<br/>Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 5508.023 ; gain = 3.000 ; free physical = 11578 ; free virtual = 36393<br/>---------------------------------------------------------------------------------<br/>Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 5508.023 ; gain = 700.496 ; free physical = 11866 ; free virtual = 36690<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Loading Part and Timing Information<br/>---------------------------------------------------------------------------------<br/>Loading part: xcvu9p-flga2104-2-i<br/>INFO: [Synth 8-6742] Reading net delay rules and data<br/>---------------------------------------------------------------------------------<br/>Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 5508.023 ; gain = 700.496 ; free physical = 11866 ; free virtual = 36690<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Applying 'set_property' XDC Constraints<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 5508.023 ; gain = 700.496 ; free physical = 11865 ; free virtual = 36689<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 5508.023 ; gain = 700.496 ; free physical = 11812 ; free virtual = 36629<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start RTL Component Statistics <br/>---------------------------------------------------------------------------------<br/>Detailed RTL Component Info : <br/>+---Adders : <br/>	   2 Input  754 Bit       Adders := 1     <br/>	   2 Input  726 Bit       Adders := 1     <br/>	   3 Input  484 Bit       Adders := 2     <br/>	   2 Input  484 Bit       Adders := 1     <br/>	   2 Input  482 Bit       Adders := 1     <br/>	   2 Input  366 Bit       Adders := 2     <br/>	   2 Input  272 Bit       Adders := 2     <br/>	   2 Input  244 Bit       Adders := 3     <br/>	   3 Input  244 Bit       Adders := 6     <br/>	   2 Input  242 Bit       Adders := 4     <br/>	   2 Input  240 Bit       Adders := 1     <br/>	   2 Input  186 Bit       Adders := 8     <br/>	   2 Input  128 Bit       Adders := 2     <br/>	   2 Input  124 Bit       Adders := 8     <br/>	   3 Input  124 Bit       Adders := 16    <br/>	   2 Input  122 Bit       Adders := 17    <br/>	   2 Input  120 Bit       Adders := 4     <br/>	   2 Input  118 Bit       Adders := 1     <br/>	   3 Input  115 Bit       Adders := 2     <br/>	   2 Input   96 Bit       Adders := 24    <br/>	   2 Input   64 Bit       Adders := 73    <br/>	   3 Input   64 Bit       Adders := 48    <br/>	   2 Input   62 Bit       Adders := 16    <br/>	   3 Input   35 Bit       Adders := 73    <br/>	   2 Input   32 Bit       Adders := 48    <br/>	   2 Input   17 Bit       Adders := 73    <br/>+---Registers : <br/>	              754 Bit    Registers := 1     <br/>	              726 Bit    Registers := 1     <br/>	              484 Bit    Registers := 3     <br/>	              482 Bit    Registers := 5     <br/>	              366 Bit    Registers := 2     <br/>	              272 Bit    Registers := 7     <br/>	              244 Bit    Registers := 9     <br/>	              242 Bit    Registers := 15    <br/>	              240 Bit    Registers := 4     <br/>	              186 Bit    Registers := 8     <br/>	              128 Bit    Registers := 2     <br/>	              124 Bit    Registers := 24    <br/>	              122 Bit    Registers := 55    <br/>	              121 Bit    Registers := 2     <br/>	              120 Bit    Registers := 23    <br/>	              118 Bit    Registers := 6     <br/>	              115 Bit    Registers := 2     <br/>	              114 Bit    Registers := 4     <br/>	               96 Bit    Registers := 27    <br/>	               64 Bit    Registers := 124   <br/>	               62 Bit    Registers := 117   <br/>	               60 Bit    Registers := 43    <br/>	               58 Bit    Registers := 16    <br/>	               56 Bit    Registers := 4     <br/>	               35 Bit    Registers := 73    <br/>	               32 Bit    Registers := 340   <br/>	               31 Bit    Registers := 20    <br/>	               30 Bit    Registers := 20    <br/>	               17 Bit    Registers := 73    <br/>	               16 Bit    Registers := 292   <br/>	                6 Bit    Registers := 2     <br/>	                1 Bit    Registers := 1078  <br/>---------------------------------------------------------------------------------<br/>Finished RTL Component Statistics <br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Part Resource Summary<br/>---------------------------------------------------------------------------------<br/>Part Resources:<br/>DSPs: 6840 (col length:120)<br/>BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)<br/>---------------------------------------------------------------------------------<br/>Finished Part Resource Summary<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Cross Boundary and Area Optimization<br/>---------------------------------------------------------------------------------<br/>DSP Report: Generating DSP multiplicationByDsp_51/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_70 is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_51/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_50 is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_51/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_130 is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_120 is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_100 is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_70 is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_50 is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_52/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_130 is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_120 is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_100 is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_68/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_68/_zz_ret_70 is absorbed into DSP multiplicationByDsp_68/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_68/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_68/_zz_ret_50 is absorbed into DSP multiplicationByDsp_68/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_68/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_68/_zz_ret_130 is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_68/_zz_ret_120 is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_68/_zz_ret_100 is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_41/_zz_ret_70 is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_41/_zz_ret_50 is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_41/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_41/_zz_ret_130 is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_41/_zz_ret_120 is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_41/_zz_ret_100 is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_42/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_42/_zz_ret_70 is absorbed into DSP multiplicationByDsp_42/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_42/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_42/_zz_ret_50 is absorbed into DSP multiplicationByDsp_42/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_42/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_42/_zz_ret_130 is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_42/_zz_ret_120 is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_42/_zz_ret_100 is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_64/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_64/_zz_ret_70 is absorbed into DSP multiplicationByDsp_64/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_64/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_64/_zz_ret_50 is absorbed into DSP multiplicationByDsp_64/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_64/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_64/_zz_ret_130 is absorbed into DSP multiplicationByDsp_64/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_64/_zz_ret_120 is absorbed into DSP multiplicationByDsp_64/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_64/_zz_ret_100 is absorbed into DSP multiplicationByDsp_64/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_70 is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_50 is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_59/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_130 is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_120 is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_100 is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_60/_zz_ret_70 is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_60/_zz_ret_50 is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_60/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_60/_zz_ret_130 is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_60/_zz_ret_120 is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_60/_zz_ret_100 is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_71/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_71/_zz_ret_70 is absorbed into DSP multiplicationByDsp_71/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_71/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_71/_zz_ret_50 is absorbed into DSP multiplicationByDsp_71/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_71/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_71/_zz_ret_130 is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_71/_zz_ret_120 is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_71/_zz_ret_100 is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_22/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_22/_zz_ret_70 is absorbed into DSP multiplicationByDsp_22/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_22/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_22/_zz_ret_50 is absorbed into DSP multiplicationByDsp_22/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_22/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_22/_zz_ret_130 is absorbed into DSP multiplicationByDsp_22/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_22/_zz_ret_120 is absorbed into DSP multiplicationByDsp_22/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_22/_zz_ret_100 is absorbed into DSP multiplicationByDsp_22/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_70 is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_50 is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_13/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_130 is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_120 is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_100 is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_70 is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_50 is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_43/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_130 is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_120 is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_100 is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_31/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_70 is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_31/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_50 is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_31/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_130 is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_120 is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_100 is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_32/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_70 is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_32/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_50 is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_32/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_130 is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_120 is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_100 is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_70 is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_50 is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_54/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_130 is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_120 is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_100 is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_18/_zz_ret_70 is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_18/_zz_ret_50 is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_18/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_18/_zz_ret_130 is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_18/_zz_ret_120 is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_18/_zz_ret_100 is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_19/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_19/_zz_ret_70 is absorbed into DSP multiplicationByDsp_19/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_19/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_19/_zz_ret_50 is absorbed into DSP multiplicationByDsp_19/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_19/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_19/_zz_ret_130 is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_19/_zz_ret_120 is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_19/_zz_ret_100 is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_48/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_48/_zz_ret_70 is absorbed into DSP multiplicationByDsp_48/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_48/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_48/_zz_ret_50 is absorbed into DSP multiplicationByDsp_48/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_48/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_48/_zz_ret_130 is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_48/_zz_ret_120 is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_48/_zz_ret_100 is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp/_zz_ret_delay_1_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp/_zz_ret_4_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp/_zz_ret_4_reg[16] )<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_6/_zz_ret_delay_1_reg[0]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[55]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_6/_zz_ret_delay_1_reg[1]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[56]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_6/_zz_ret_delay_1_reg[2]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[57]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_6/_zz_ret_delay_1_reg[3]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[58]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_6/_zz_ret_delay_1_reg[4]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[59]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_6/_zz_ret_delay_1_reg[5]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[60]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_6/_zz_ret_delay_1_reg[6]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[61]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_6/_zz_ret_delay_1_reg[7]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[62]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_6/_zz_ret_delay_1_reg[8]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[63]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_6/_zz_ret_delay_1_reg[9]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[64]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_6/_zz_ret_delay_1_reg[10]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[65]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_6/_zz_ret_delay_1_reg[11]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[66]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_6/_zz_ret_delay_1_reg[12]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[67]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_6/_zz_ret_delay_1_reg[13]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[68]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_6/_zz_ret_delay_1_reg[14]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[69]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_6/_zz_ret_delay_1_reg[15]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[70]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_5/_zz_ret_delay_1_reg[0]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[86]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_5/_zz_ret_delay_1_reg[1]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[87]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_5/_zz_ret_delay_1_reg[2]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[88]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_5/_zz_ret_delay_1_reg[3]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[89]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_5/_zz_ret_delay_1_reg[4]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[90]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_5/_zz_ret_delay_1_reg[5]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[91]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_5/_zz_ret_delay_1_reg[6]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[92]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_5/_zz_ret_delay_1_reg[7]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[93]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_5/_zz_ret_delay_1_reg[8]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[94]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_5/_zz_ret_delay_1_reg[9]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[95]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_5/_zz_ret_delay_1_reg[10]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[96]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_5/_zz_ret_delay_1_reg[11]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[97]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_5/_zz_ret_delay_1_reg[12]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[98]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_5/_zz_ret_delay_1_reg[13]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[99]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_5/_zz_ret_delay_1_reg[14]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[100]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_5/_zz_ret_delay_1_reg[15]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[101]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_8/_zz_ret_delay_1_reg[6]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_8/_zz_ret_delay_1_reg[7]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_8/_zz_ret_delay_1_reg[8]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_8/_zz_ret_delay_1_reg[9]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_8/_zz_ret_delay_1_reg[10]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_8/_zz_ret_delay_1_reg[11]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_8/_zz_ret_delay_1_reg[12]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_8/_zz_ret_delay_1_reg[13]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_8/_zz_ret_delay_1_reg[14]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_8/_zz_ret_delay_1_reg[15]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_7/_zz_ret_delay_1_reg[0]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[25]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_7/_zz_ret_delay_1_reg[1]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[26]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_7/_zz_ret_delay_1_reg[2]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[27]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_7/_zz_ret_delay_1_reg[3]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[28]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_7/_zz_ret_delay_1_reg[4]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[29]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_7/_zz_ret_delay_1_reg[5]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[30]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_7/_zz_ret_delay_1_reg[6]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[31]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_7/_zz_ret_delay_1_reg[7]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[32]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_7/_zz_ret_delay_1_reg[8]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[33]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_7/_zz_ret_delay_1_reg[9]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[34]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_7/_zz_ret_delay_1_reg[10]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[35]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_7/_zz_ret_delay_1_reg[11]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[36]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_7/_zz_ret_delay_1_reg[12]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[37]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_7/_zz_ret_delay_1_reg[13]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[38]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_7/_zz_ret_delay_1_reg[14]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[39]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_7/_zz_ret_delay_1_reg[15]' (FD) to '_zz_dataIn_payload_fragment_0_45_reg[40]'<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_317_reg' and it is trimmed from '244' to '151' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/graphFull0.v:2130]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_309_reg' and it is trimmed from '244' to '151' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/graphFull0.v:4102]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_291_reg' and it is trimmed from '244' to '151' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/graphFull0.v:4082]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_284_reg' and it is trimmed from '186' to '151' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/graphFull0.v:2104]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_252_reg' and it is trimmed from '124' to '90' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/graphFull0.v:2098]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_233_reg' and it is trimmed from '124' to '90' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/graphFull0.v:4004]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_192_delay_3_reg' and it is trimmed from '122' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/graphFull0.v:2105]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_192_delay_2_reg' and it is trimmed from '122' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/graphFull0.v:3973]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_192_delay_1_reg' and it is trimmed from '122' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/graphFull0.v:3972]<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>---------------------------------------------------------------------------------<br/>Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 5508.023 ; gain = 700.496 ; free physical = 5175 ; free virtual = 30056<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>DSP: Preliminary Mapping Report (see note below)<br/>+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>|Module Name | DSP Mapping                  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | <br/>+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 14     | 14     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-C+((D'+A'')*B'')'+1-1)'    | 14     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-C+((D'+A'')*B'')'+1-1)'    | 15     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 14     | 14     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-C+((D'+A'')*B'')'+1-1)'    | 14     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-C+((D'+A'')*B'')'+1-1)'    | 15     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 14     | 14     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-C+((D'+A'')*B'')'+1-1)'    | 14     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-C+((D'+A'')*B'')'+1-1)'    | 15     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-C+((D'+A'')*B'')'+1-1)'    | 15     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-C+((D'+A'')*B'')'+1-1)'    | 15     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 14     | 14     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-C+((D'+A'')*B'')'+1-1)'    | 14     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-C+((D'+A'')*B'')'+1-1)'    | 15     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 14     | 14     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-C+((D'+A'')*B'')'+1-1)'    | 14     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-C+((D'+A'')*B'')'+1-1)'    | 15     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.<br/>---------------------------------------------------------------------------------<br/>Finished ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Applying XDC Timing Constraints<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 5683.445 ; gain = 875.918 ; free physical = 4658 ; free virtual = 29573<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Timing Optimization<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:02:05 . Memory (MB): peak = 5900.711 ; gain = 1093.184 ; free physical = 4473 ; free virtual = 29393<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Technology Mapping<br/>---------------------------------------------------------------------------------<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_delay_1_reg[6]' (FD) to 'i_0/_zz_dataIn_payload_fragment_0_44_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_delay_1_reg[7]' (FD) to 'i_0/_zz_dataIn_payload_fragment_0_44_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_delay_1_reg[8]' (FD) to 'i_0/_zz_dataIn_payload_fragment_0_44_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_delay_1_reg[9]' (FD) to 'i_0/_zz_dataIn_payload_fragment_0_44_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_delay_1_reg[10]' (FD) to 'i_0/_zz_dataIn_payload_fragment_0_44_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_delay_1_reg[11]' (FD) to 'i_0/_zz_dataIn_payload_fragment_0_44_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_delay_1_reg[12]' (FD) to 'i_0/_zz_dataIn_payload_fragment_0_44_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_delay_1_reg[13]' (FD) to 'i_0/_zz_dataIn_payload_fragment_0_44_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_delay_1_reg[14]' (FD) to 'i_0/_zz_dataIn_payload_fragment_0_44_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_4_reg[6]' (FD) to 'i_0/_zz_dataIn_payload_fragment_1_44_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_4_reg[7]' (FD) to 'i_0/_zz_dataIn_payload_fragment_1_44_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_4_reg[8]' (FD) to 'i_0/_zz_dataIn_payload_fragment_1_44_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_4_reg[9]' (FD) to 'i_0/_zz_dataIn_payload_fragment_1_44_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_4_reg[10]' (FD) to 'i_0/_zz_dataIn_payload_fragment_1_44_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_4_reg[11]' (FD) to 'i_0/_zz_dataIn_payload_fragment_1_44_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_4_reg[12]' (FD) to 'i_0/_zz_dataIn_payload_fragment_1_44_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_4_reg[13]' (FD) to 'i_0/_zz_dataIn_payload_fragment_1_44_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'i_0/multiplicationByDsp/_zz_ret_4_reg[14]' (FD) to 'i_0/_zz_dataIn_payload_fragment_1_44_reg[8]'<br/>---------------------------------------------------------------------------------<br/>Finished Technology Mapping : Time (s): cpu = 00:01:58 ; elapsed = 00:02:25 . Memory (MB): peak = 5920.645 ; gain = 1113.117 ; free physical = 2349 ; free virtual = 27272<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Flattening Before IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Flattening Before IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Final Netlist Cleanup<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Final Netlist Cleanup<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished IO Insertion : Time (s): cpu = 00:02:07 ; elapsed = 00:02:33 . Memory (MB): peak = 5948.996 ; gain = 1141.469 ; free physical = 2290 ; free virtual = 27269<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Instances<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Instances : Time (s): cpu = 00:02:07 ; elapsed = 00:02:33 . Memory (MB): peak = 5948.996 ; gain = 1141.469 ; free physical = 2290 ; free virtual = 27269<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Rebuilding User Hierarchy<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:02:48 . Memory (MB): peak = 5948.996 ; gain = 1141.469 ; free physical = 2197 ; free virtual = 27176<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Ports<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:02:48 . Memory (MB): peak = 5948.996 ; gain = 1141.469 ; free physical = 2197 ; free virtual = 27176<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Handling Custom Attributes<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:02:49 . Memory (MB): peak = 5948.996 ; gain = 1141.469 ; free physical = 2197 ; free virtual = 27177<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Nets<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:49 . Memory (MB): peak = 5948.996 ; gain = 1141.469 ; free physical = 2197 ; free virtual = 27176<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>Static Shift Register Report:<br/>+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>|Module Name | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | <br/>+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>|graphFull0  | _zz_dataOut_payload_fragment_0_222_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_222_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_222_delay_5_reg[119] | 3      | 120   | NO           | NO                 | YES               | 120    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_223_delay_3_reg[121] | 4      | 61    | NO           | YES                | YES               | 61     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_223_delay_3_reg[60]  | 5      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_223_delay_3_reg[29]  | 6      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_111_delay_5_reg[61]  | 4      | 62    | NO           | NO                 | YES               | 62     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_264_reg[29]          | 4      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_218_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_124_delay_1_reg[29]  | 4      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_delay_11_reg[29]     | 12     | 15    | NO           | YES                | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_delay_11_reg[14]     | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_delay_11_reg[13]     | 13     | 14    | NO           | NO                 | YES               | 14     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_125_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_125_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_58_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_58_delay_4_reg[59]   | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_59_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_170_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_47_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_47_delay_4_reg[59]   | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_48_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_77_delay_4_reg[59]   | 4      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_78_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_20_delay_3_reg[61]   | 4      | 47    | NO           | YES                | YES               | 47     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_20_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_20_delay_6_reg[61]   | 3      | 62    | NO           | NO                 | YES               | 62     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_13_delay_4_reg[61]   | 5      | 47    | NO           | YES                | YES               | 47     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_13_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_61_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_3_delay_1_reg[14]    | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_3_delay_4_reg[59]    | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_1_delay_1_reg[14]    | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_1_delay_4_reg[57]    | 3      | 58    | NO           | NO                 | YES               | 58     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_14_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_14_delay_4_reg[59]   | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_15_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_51_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_51_delay_4_reg[30]   | 3      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_2_delay_2_reg[14]    | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_21_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_21_delay_5_reg[30]   | 4      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_4_delay_2_reg[14]    | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_56_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_56_delay_4_reg[61]   | 3      | 62    | NO           | NO                 | YES               | 62     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_23_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_23_delay_5_reg[61]   | 3      | 62    | NO           | NO                 | YES               | 62     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_16_delay_3_reg[61]   | 4      | 47    | NO           | YES                | YES               | 47     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_16_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_68_reg[14]           | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_7_delay_1_reg[14]    | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_7_delay_4_reg[59]    | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_8_delay_2_reg[14]    | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_5_delay_1_reg[14]    | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_5_delay_4_reg[55]    | 3      | 56    | NO           | NO                 | YES               | 56     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_6_delay_2_reg[14]    | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_118_delay_4_reg[121] | 5      | 61    | NO           | YES                | YES               | 61     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_118_delay_4_reg[60]  | 6      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_118_delay_4_reg[29]  | 7      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_117_delay_3_reg[119] | 4      | 59    | NO           | YES                | YES               | 59     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_117_delay_3_reg[60]  | 5      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_117_delay_3_reg[29]  | 6      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_25_delay_3_reg[59]   | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_18_delay_3_reg[59]   | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_324_reg[59]          | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_124_delay_4_reg[119] | 3      | 120   | NO           | NO                 | YES               | 120    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_275_delay_2_reg[120] | 4      | 61    | NO           | YES                | YES               | 61     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_275_delay_2_reg[59]  | 5      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_200_delay_1_reg[29]  | 4      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_168_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_168_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_319_reg[59]          | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_173_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_173_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_221_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_192_reg[29]          | 4      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_delay_14_reg[29]     | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_192_delay_3_reg[28]  | 3      | 29    | NO           | NO                 | YES               | 29     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_283_reg[121]         | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_291_reg[59]          | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_335_delay_2_reg[240] | 4      | 121   | NO           | YES                | YES               | 121    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_335_delay_2_reg[119] | 5      | 120   | NO           | NO                 | YES               | 120    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_292_reg[59]          | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_319_delay_3_reg[241] | 3      | 242   | NO           | NO                 | YES               | 242    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_341_reg[119]         | 3      | 120   | NO           | NO                 | YES               | 120    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_274_delay_3_reg[239] | 3      | 240   | NO           | NO                 | YES               | 240    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_200_delay_4_reg[121] | 3      | 122   | NO           | NO                 | YES               | 122    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_335_delay_5_reg[271] | 3      | 272   | NO           | NO                 | YES               | 272    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_333_delay_3_reg[481] | 4      | 241   | NO           | YES                | YES               | 241    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_333_delay_3_reg[240] | 5      | 121   | NO           | YES                | YES               | 121    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_333_delay_3_reg[119] | 6      | 120   | NO           | NO                 | YES               | 120    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_351_reg[239]         | 3      | 240   | NO           | NO                 | YES               | 240    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_111_delay_1_reg[14]  | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_268_delay_3_reg[121] | 3      | 122   | NO           | NO                 | YES               | 122    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_245_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_245_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_135_delay_1_reg[14]  | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_135_delay_4_reg[61]  | 3      | 62    | NO           | NO                 | YES               | 62     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_116_delay_2_reg[14]  | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_280_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_75_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_45_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_45_delay_4_reg[57]   | 3      | 58    | NO           | NO                 | YES               | 58     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_46_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_123_delay_3_reg[121] | 4      | 61    | NO           | YES                | YES               | 61     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_123_delay_3_reg[60]  | 5      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_123_delay_3_reg[29]  | 6      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_27_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_27_delay_4_reg[57]   | 3      | 58    | NO           | NO                 | YES               | 58     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_28_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_122_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_122_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_29_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_29_delay_4_reg[59]   | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_30_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_76_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_76_delay_4_reg[61]   | 3      | 62    | NO           | NO                 | YES               | 62     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_57_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_9_delay_1_reg[14]    | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_9_delay_4_reg[57]    | 3      | 58    | NO           | NO                 | YES               | 58     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_10_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_165_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_213_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_213_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_11_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_11_delay_4_reg[59]   | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_12_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_316_delay_3_reg[241] | 4      | 121   | NO           | YES                | YES               | 121    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_316_delay_3_reg[120] | 5      | 61    | NO           | YES                | YES               | 61     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_316_delay_3_reg[59]  | 6      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_268_reg[29]          | 4      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_24_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_24_delay_4_reg[61]   | 3      | 62    | NO           | NO                 | YES               | 62     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_17_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_212_delay_1_reg[29]  | 4      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_117_delay_6_reg[119] | 3      | 120   | NO           | NO                 | YES               | 120    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_273_reg[59]          | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_212_delay_4_reg[119] | 3      | 120   | NO           | NO                 | YES               | 120    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_240_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_122_delay_5_reg[117] | 3      | 118   | NO           | NO                 | YES               | 118    | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_169_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphFull0  | _zz_dataOut_payload_fragment_0_274_reg[59]          | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphFull0  | dataIn_payload_last_delay_28_reg                    | 28     | 1     | YES          | NO                 | YES               | 0      | 1       | <br/>|graphFull0  | dataIn_valid_delay_28_reg                           | 28     | 1     | YES          | NO                 | YES               | 0      | 1       | <br/>+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>---------------------------------------------------------------------------------<br/>Finished ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Writing Synthesis Report<br/>---------------------------------------------------------------------------------<br/>Report BlackBoxes: <br/>+-+--------------+----------+<br/>| |BlackBox name |Instances |<br/>+-+--------------+----------+<br/>+-+--------------+----------+<br/>Report Cell Usage: <br/>+------+----------------+------+<br/>|      |Cell            |Count |<br/>+------+----------------+------+<br/>|1     |CARRY8          |  3718|<br/>|2     |DSP_ALU         |   219|<br/>|3     |DSP_A_B_DATA    |   219|<br/>|4     |DSP_C_DATA      |   219|<br/>|6     |DSP_MULTIPLIER  |   219|<br/>|8     |DSP_M_DATA      |   219|<br/>|9     |DSP_OUTPUT      |   219|<br/>|10    |DSP_PREADD      |   219|<br/>|11    |DSP_PREADD_DATA |   219|<br/>|13    |LUT1            |   964|<br/>|14    |LUT2            | 21344|<br/>|15    |LUT3            |  2542|<br/>|16    |LUT4            |     2|<br/>|17    |LUT5            |   776|<br/>|18    |LUT6            |     1|<br/>|19    |SRL16E          |  6981|<br/>|20    |SRLC32E         |     2|<br/>|21    |FDCE            |    29|<br/>|22    |FDRE            | 50229|<br/>+------+----------------+------+<br/>---------------------------------------------------------------------------------<br/>Finished Writing Synthesis Report : Time (s): cpu = 00:02:23 ; elapsed = 00:02:49 . Memory (MB): peak = 5948.996 ; gain = 1141.469 ; free physical = 2197 ; free virtual = 27177<br/>---------------------------------------------------------------------------------<br/>Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.<br/>Synthesis Optimization Runtime : Time (s): cpu = 00:02:12 ; elapsed = 00:02:43 . Memory (MB): peak = 5952.906 ; gain = 788.348 ; free physical = 11001 ; free virtual = 35980<br/>Synthesis Optimization Complete : Time (s): cpu = 00:02:27 ; elapsed = 00:02:53 . Memory (MB): peak = 5952.906 ; gain = 1145.379 ; free physical = 11013 ; free virtual = 35980<br/>INFO: [Project 1-571] Translating synthesized netlist<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.73 . Memory (MB): peak = 5956.996 ; gain = 0.000 ; free physical = 10958 ; free virtual = 35925<br/>INFO: [Netlist 29-17] Analyzing 3937 Unisim elements for replacement<br/>INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds<br/>INFO: [Project 1-570] Preparing netlist for logic optimization<br/>Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/doit.xdc]<br/>Finished Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/doit.xdc]<br/>INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).<br/>Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6125.293 ; gain = 0.000 ; free physical = 10788 ; free virtual = 35755<br/>INFO: [Project 1-111] Unisim Transformation Summary:<br/>  A total of 219 instances were transformed.<br/>  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 219 instances<br/>Synth Design complete, checksum: 30b910ca<br/>INFO: [Common 17-83] Releasing license: Synthesis<br/>98 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.<br/>synth_design completed successfully<br/>synth_design: Time (s): cpu = 00:02:51 ; elapsed = 00:03:18 . Memory (MB): peak = 6125.293 ; gain = 1502.773 ; free physical = 11087 ; free virtual = 36054<br/># write_checkpoint -force graphFull0_after_synth.dcp<br/>INFO: [Timing 38-35] Done setting XDC timing constraints.<br/>INFO: [Timing 38-480] Writing timing data to binary archive.<br/>INFO: [Common 17-1381] The checkpoint '/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull0/graphFull0_after_synth.dcp' has been generated.<br/>write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 6399.160 ; gain = 273.867 ; free physical = 10866 ; free virtual = 35868<br/># report_utilization<br/>Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>------------------------------------------------------------------------------------<br/>| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021<br/>| Date         : Thu Aug  4 20:04:07 2022<br/>| Host         : FPGA-311 running 64-bit Ubuntu 18.04.2 LTS<br/>| Command      : report_utilization<br/>| Design       : graphFull0<br/>| Device       : xcvu9pflga2104-2<br/>| Design State : Synthesized<br/>------------------------------------------------------------------------------------<br/>Utilization Design Information<br/>Table of Contents<br/>-----------------<br/>1. CLB Logic<br/>1.1 Summary of Registers by Type<br/>2. BLOCKRAM<br/>3. ARITHMETIC<br/>4. I/O<br/>5. CLOCK<br/>6. ADVANCED<br/>7. CONFIGURATION<br/>8. Primitives<br/>9. Black Boxes<br/>10. Instantiated Netlists<br/>11. SLR Connectivity<br/>12. SLR Connectivity Matrix<br/>13. SLR CLB Logic and Dedicated Block Utilization<br/>14. SLR IO Utilization<br/>1. CLB Logic<br/>------------<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>| CLB LUTs*                  | 32612 |     0 |          0 |   1182240 |  2.76 |<br/>|   LUT as Logic             | 25629 |     0 |          0 |   1182240 |  2.17 |<br/>|   LUT as Memory            |  6983 |     0 |          0 |    591840 |  1.18 |<br/>|     LUT as Distributed RAM |     0 |     0 |            |           |       |<br/>|     LUT as Shift Register  |  6983 |     0 |            |           |       |<br/>| CLB Registers              | 50258 |     0 |          0 |   2364480 |  2.13 |<br/>|   Register as Flip Flop    | 50258 |     0 |          0 |   2364480 |  2.13 |<br/>|   Register as Latch        |     0 |     0 |          0 |   2364480 |  0.00 |<br/>| CARRY8                     |  3718 |     0 |          0 |    147780 |  2.52 |<br/>| F7 Muxes                   |     0 |     0 |          0 |    591120 |  0.00 |<br/>| F8 Muxes                   |     0 |     0 |          0 |    295560 |  0.00 |<br/>| F9 Muxes                   |     0 |     0 |          0 |    147780 |  0.00 |<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.<br/>1.1 Summary of Registers by Type<br/>--------------------------------<br/>+-------+--------------+-------------+--------------+<br/>| Total | Clock Enable | Synchronous | Asynchronous |<br/>+-------+--------------+-------------+--------------+<br/>| 0     |            _ |           - |            - |<br/>| 0     |            _ |           - |          Set |<br/>| 0     |            _ |           - |        Reset |<br/>| 0     |            _ |         Set |            - |<br/>| 0     |            _ |       Reset |            - |<br/>| 0     |          Yes |           - |            - |<br/>| 0     |          Yes |           - |          Set |<br/>| 29    |          Yes |           - |        Reset |<br/>| 0     |          Yes |         Set |            - |<br/>| 50229 |          Yes |       Reset |            - |<br/>+-------+--------------+-------------+--------------+<br/>2. BLOCKRAM<br/>-----------<br/>+----------------+------+-------+------------+-----------+-------+<br/>|    Site Type   | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------+------+-------+------------+-----------+-------+<br/>| Block RAM Tile |    0 |     0 |          0 |      2160 |  0.00 |<br/>|   RAMB36/FIFO* |    0 |     0 |          0 |      2160 |  0.00 |<br/>|   RAMB18       |    0 |     0 |          0 |      4320 |  0.00 |<br/>| URAM           |    0 |     0 |          0 |       960 |  0.00 |<br/>+----------------+------+-------+------------+-----------+-------+<br/>* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2<br/>3. ARITHMETIC<br/>-------------<br/>+----------------+------+-------+------------+-----------+-------+<br/>|    Site Type   | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------+------+-------+------------+-----------+-------+<br/>| DSPs           |  219 |     0 |          0 |      6840 |  3.20 |<br/>|   DSP48E2 only |  219 |       |            |           |       |<br/>+----------------+------+-------+------------+-----------+-------+<br/>4. I/O<br/>------<br/>+------------+------+-------+------------+-----------+-------+<br/>|  Site Type | Used | Fixed | Prohibited | Available | Util% |<br/>+------------+------+-------+------------+-----------+-------+<br/>| Bonded IOB |    0 |     0 |          0 |       832 |  0.00 |<br/>+------------+------+-------+------------+-----------+-------+<br/>5. CLOCK<br/>--------<br/>+----------------------+------+-------+------------+-----------+-------+<br/>|       Site Type      | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------------+------+-------+------------+-----------+-------+<br/>| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |      1800 |  0.00 |<br/>|   BUFGCE             |    0 |     0 |          0 |       720 |  0.00 |<br/>|   BUFGCE_DIV         |    0 |     0 |          0 |       120 |  0.00 |<br/>|   BUFG_GT            |    0 |     0 |          0 |       720 |  0.00 |<br/>|   BUFGCTRL*          |    0 |     0 |          0 |       240 |  0.00 |<br/>| PLL                  |    0 |     0 |          0 |        60 |  0.00 |<br/>| MMCM                 |    0 |     0 |          0 |        30 |  0.00 |<br/>+----------------------+------+-------+------------+-----------+-------+<br/>* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.<br/>6. ADVANCED<br/>-----------<br/>+-----------------+------+-------+------------+-----------+-------+<br/>|    Site Type    | Used | Fixed | Prohibited | Available | Util% |<br/>+-----------------+------+-------+------------+-----------+-------+<br/>| CMACE4          |    0 |     0 |          0 |         9 |  0.00 |<br/>| GTYE4_CHANNEL   |    0 |     0 |          0 |        52 |  0.00 |<br/>| GTYE4_COMMON    |    0 |     0 |          0 |        13 |  0.00 |<br/>| ILKNE4          |    0 |     0 |          0 |         9 |  0.00 |<br/>| OBUFDS_GTE4     |    0 |     0 |          0 |        26 |  0.00 |<br/>| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        26 |  0.00 |<br/>| PCIE40E4        |    0 |     0 |          0 |         6 |  0.00 |<br/>| SYSMONE4        |    0 |     0 |          0 |         3 |  0.00 |<br/>+-----------------+------+-------+------------+-----------+-------+<br/>7. CONFIGURATION<br/>----------------<br/>+-------------+------+-------+------------+-----------+-------+<br/>|  Site Type  | Used | Fixed | Prohibited | Available | Util% |<br/>+-------------+------+-------+------------+-----------+-------+<br/>| BSCANE2     |    0 |     0 |          0 |        12 |  0.00 |<br/>| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |<br/>| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |<br/>| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |<br/>| ICAPE3      |    0 |     0 |          0 |         6 |  0.00 |<br/>| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |<br/>| STARTUPE3   |    0 |     0 |          0 |         3 |  0.00 |<br/>+-------------+------+-------+------------+-----------+-------+<br/>8. Primitives<br/>-------------<br/>+----------+-------+---------------------+<br/>| Ref Name |  Used | Functional Category |<br/>+----------+-------+---------------------+<br/>| FDRE     | 50229 |            Register |<br/>| LUT2     | 21344 |                 CLB |<br/>| SRL16E   |  6981 |                 CLB |<br/>| CARRY8   |  3718 |                 CLB |<br/>| LUT3     |  2542 |                 CLB |<br/>| LUT1     |   964 |                 CLB |<br/>| LUT5     |   776 |                 CLB |<br/>| DSP48E2  |   219 |          Arithmetic |<br/>| FDCE     |    29 |            Register |<br/>| SRLC32E  |     2 |                 CLB |<br/>| LUT4     |     2 |                 CLB |<br/>| LUT6     |     1 |                 CLB |<br/>+----------+-------+---------------------+<br/>9. Black Boxes<br/>--------------<br/>+----------+------+<br/>| Ref Name | Used |<br/>+----------+------+<br/>10. Instantiated Netlists<br/>-------------------------<br/>+----------+------+<br/>| Ref Name | Used |<br/>+----------+------+<br/>11. SLR Connectivity<br/>--------------------<br/>+----------------------------------+------+-------+-----------+-------+<br/>|                                  | Used | Fixed | Available | Util% |<br/>+----------------------------------+------+-------+-----------+-------+<br/>| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |<br/>|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |<br/>|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>+----------------------------------+------+-------+-----------+-------+<br/>| Total SLLs Used                  |    0 |       |           |       |<br/>+----------------------------------+------+-------+-----------+-------+<br/>12. SLR Connectivity Matrix<br/>---------------------------<br/>+-----------+------+------+------+<br/>| FROM \ TO | SLR2 | SLR1 | SLR0 |<br/>+-----------+------+------+------+<br/>| SLR2      |    0 |    0 |    0 |<br/>| SLR1      |    0 |    0 |    0 |<br/>| SLR0      |    0 |    0 |    0 |<br/>+-----------+------+------+------+<br/>13. SLR CLB Logic and Dedicated Block Utilization<br/>-------------------------------------------------<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>* Note: Available Control Sets based on CLB Registers / 8<br/>14. SLR IO Utilization<br/>----------------------<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| Total     |         0 |         |          0 |          |          0 |          |   0 |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/># report_timing<br/>INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: max.<br/>INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs<br/>WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew<br/>Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design<br/>INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.<br/>Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>-----------------------------------------------------------------------------------------<br/>| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021<br/>| Date              : Thu Aug  4 20:04:54 2022<br/>| Host              : FPGA-311 running 64-bit Ubuntu 18.04.2 LTS<br/>| Command           : report_timing<br/>| Design            : graphFull0<br/>| Device            : xcvu9p-flga2104<br/>| Speed File        : -2  PRODUCTION 1.27 02-28-2020<br/>| Temperature Grade : I<br/>-----------------------------------------------------------------------------------------<br/>Timing Report<br/>Slack (VIOLATED) :        -0.413ns  (required time - arrival time)<br/>  Source:                 _zz_dataOut_payload_fragment_0_345_reg[50]/C<br/>                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})<br/>  Destination:            _zz_dataOut_payload_fragment_0_350_reg[580]/D<br/>                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})<br/>  Path Group:             clk<br/>  Path Type:              Setup (Max at Slow Process Corner)<br/>  Requirement:            1.250ns  (clk rise@1.250ns - clk rise@0.000ns)<br/>  Data Path Delay:        1.653ns  (logic 0.804ns (48.639%)  route 0.849ns (51.361%))<br/>  Logic Levels:           22  (CARRY8=19 LUT2=1 LUT3=1 LUT5=1)<br/>  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE<br/>    Total System Jitter     (TSJ):    0.071ns<br/>    Total Input Jitter      (TIJ):    0.000ns<br/>    Discrete Jitter          (DJ):    0.000ns<br/>    Phase Error              (PE):    0.000ns<br/>    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)<br/>  -------------------------------------------------------------------    -------------------<br/>                         (clock clk rise edge)        0.000     0.000 r  <br/>                                                      0.000     0.000 r  clk (IN)<br/>                         net (fo=58554, unset)        0.000     0.000    clk<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_345_reg[50]/C<br/>  -------------------------------------------------------------------    -------------------<br/>                         FDRE (Prop_FDRE_C_Q)         0.078     0.078 r  _zz_dataOut_payload_fragment_0_345_reg[50]/Q<br/>                         net (fo=2, unplaced)         0.149     0.227    _zz_dataOut_payload_fragment_0_345[50]<br/>                         LUT2 (Prop_LUT2_I1_O)        0.037     0.264 r  _zz_dataOut_payload_fragment_0_350[297]_i_18/O<br/>                         net (fo=1, unplaced)         0.023     0.287    _zz_dataOut_payload_fragment_0_350[297]_i_18_n_0<br/>                         CARRY8 (Prop_CARRY8_S[1]_CO[7])<br/>                                                      0.197     0.484 r  _zz_dataOut_payload_fragment_0_350_reg[297]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.489    _zz_dataOut_payload_fragment_0_350_reg[297]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.511 r  _zz_dataOut_payload_fragment_0_350_reg[305]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.516    _zz_dataOut_payload_fragment_0_350_reg[305]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.538 r  _zz_dataOut_payload_fragment_0_350_reg[313]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.543    _zz_dataOut_payload_fragment_0_350_reg[313]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.565 r  _zz_dataOut_payload_fragment_0_350_reg[321]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.570    _zz_dataOut_payload_fragment_0_350_reg[321]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.592 r  _zz_dataOut_payload_fragment_0_350_reg[329]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.597    _zz_dataOut_payload_fragment_0_350_reg[329]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.619 r  _zz_dataOut_payload_fragment_0_350_reg[337]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.624    _zz_dataOut_payload_fragment_0_350_reg[337]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.646 r  _zz_dataOut_payload_fragment_0_350_reg[345]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.651    _zz_dataOut_payload_fragment_0_350_reg[345]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.673 r  _zz_dataOut_payload_fragment_0_350_reg[353]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.678    _zz_dataOut_payload_fragment_0_350_reg[353]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.700 r  _zz_dataOut_payload_fragment_0_350_reg[361]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.705    _zz_dataOut_payload_fragment_0_350_reg[361]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.727 r  _zz_dataOut_payload_fragment_0_350_reg[369]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.732    _zz_dataOut_payload_fragment_0_350_reg[369]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.754 r  _zz_dataOut_payload_fragment_0_350_reg[377]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.759    _zz_dataOut_payload_fragment_0_350_reg[377]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.781 r  _zz_dataOut_payload_fragment_0_350_reg[385]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.786    _zz_dataOut_payload_fragment_0_350_reg[385]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.808 r  _zz_dataOut_payload_fragment_0_350_reg[393]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.813    _zz_dataOut_payload_fragment_0_350_reg[393]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.835 r  _zz_dataOut_payload_fragment_0_350_reg[401]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.840    _zz_dataOut_payload_fragment_0_350_reg[401]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.862 r  _zz_dataOut_payload_fragment_0_350_reg[409]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.867    _zz_dataOut_payload_fragment_0_350_reg[409]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.889 r  _zz_dataOut_payload_fragment_0_350_reg[417]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.894    _zz_dataOut_payload_fragment_0_350_reg[417]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.916 r  _zz_dataOut_payload_fragment_0_350_reg[425]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.921    _zz_dataOut_payload_fragment_0_350_reg[425]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.943 r  _zz_dataOut_payload_fragment_0_350_reg[433]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.948    _zz_dataOut_payload_fragment_0_350_reg[433]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[1])<br/>                                                      0.042     0.990 r  _zz_dataOut_payload_fragment_0_350_reg[725]_i_3/CO[1]<br/>                         net (fo=147, unplaced)       0.248     1.238    _zz_dataOut_payload_fragment_0_350_reg[725]_i_3_n_6<br/>                         LUT3 (Prop_LUT3_I2_O)        0.038     1.276 r  _zz_dataOut_payload_fragment_0_350[724]_i_2/O<br/>                         net (fo=145, unplaced)       0.291     1.567    _zz_dataOut_payload_fragment_0_350[724]_i_2_n_0<br/>                         LUT5 (Prop_LUT5_I1_O)        0.038     1.605 r  _zz_dataOut_payload_fragment_0_350[580]_i_1/O<br/>                         net (fo=1, unplaced)         0.048     1.653    _zz_dataOut_payload_fragment_0_3500[580]<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_350_reg[580]/D<br/>  -------------------------------------------------------------------    -------------------<br/>                         (clock clk rise edge)        1.250     1.250 r  <br/>                                                      0.000     1.250 r  clk (IN)<br/>                         net (fo=58554, unset)        0.000     1.250    clk<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_350_reg[580]/C<br/>                         clock pessimism              0.000     1.250    <br/>                         clock uncertainty           -0.035     1.215    <br/>                         FDRE (Setup_FDRE_C_D)        0.025     1.240    _zz_dataOut_payload_fragment_0_350_reg[580]<br/>  -------------------------------------------------------------------<br/>                         required time                          1.240    <br/>                         arrival time                          -1.653    <br/>  -------------------------------------------------------------------<br/>                         slack                                 -0.413    <br/>report_timing: Time (s): cpu = 00:02:06 ; elapsed = 00:00:46 . Memory (MB): peak = 6969.664 ; gain = 570.504 ; free physical = 10391 ; free virtual = 35359<br/>INFO: [Common 17-206] Exiting Vivado at Thu Aug  4 20:04:54 2022...<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: <br/>LUT: 32612<br/>FF: 50258<br/>DSP: 219<br/>BRAM: 0<br/>CARRY8: 3718<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: <br/>fmax = 604.9606775559589 MHz<br/></span>
                                            </li>
                                        </ul>
                                    </li>
                                    <li class="level test">
                                        <span><em class="time">
                                                <div class="time">5 m 32 s</div>
                                            </em><em class="status">passed</em>should synth for full without width growth</span>
                                        <ul>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: stages: 32 64 128 256 512 1024 2048 4096 8192 16384 <br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: FULL mult graph built<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 186 redundant vertices eliminated<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: start breaking bundles<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	62 pairs of merge-split found<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	775 vertices before<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	657 vertices after<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: end breaking bundles<br/>Version identifier: 12.10.0.0 | 2019-11-26 | 843d4de<br/>Tried aggregator 1 time.<br/>LP Presolve eliminated 252 rows and 36 columns.<br/>Aggregator did 335 substitutions.<br/>Reduced LP has 527 rows, 286 columns, and 1054 nonzeros.<br/>Presolve time = 0.00 sec. (0.95 ticks)<br/>Initializing dual steep norms . . .<br/>Iteration log . . .<br/>Iteration:     1   Dual objective     =          -198.000000<br/>Iteration:    91   Dual objective     =            10.000000<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: solution status: Optimal<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: solution latency = 38<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: number of operators:<br/>	ADD -> 62<br/>	ADDC -> 93<br/>	AND -> 31<br/>	BASEADD -> 70<br/>	BASESUB -> 0<br/>	FullMult -> 63<br/>	LowMult -> 0<br/>	MUX -> 62<br/>	Merge -> 6<br/>	RESIZE -> 7<br/>	SHIFT -> 124<br/>	SUB -> 62<br/>	SUBC -> 0<br/>	Split -> 74<br/>	SquareMult -> 0<br/>	Var -> 3<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: latency before impl 38<br/>[Progress] at 282.616 : Checks and transforms<br/>[Progress] at 282.990 : Generate Verilog<br/>[Warning] 1008 signals were pruned. You can call printPruned on the backend report to get more informations.<br/>[Done] at 283.313<br/>/tools/Xilinx/Vivado/2021.1/bin/vivado -stack 2000 -nojournal -log doit.log -mode batch -source doit.tcl<br/>****** Vivado v2021.1 (64-bit)<br/>  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021<br/>  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021<br/>    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>source doit.tcl<br/># read_verilog graphFull1.v <br/># read_xdc doit.xdc<br/># synth_design -part xcvu9p-flga2104-2-i -top graphFull1 -mode out_of_context<br/>Command: synth_design -part xcvu9p-flga2104-2-i -top graphFull1 -mode out_of_context<br/>Starting synth_design<br/>Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'<br/>INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'<br/>INFO: [Device 21-403] Loading part xcvu9p-flga2104-2-i<br/>INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.<br/>INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes<br/>INFO: [Synth 8-7075] Helper process launched with PID 110879<br/>---------------------------------------------------------------------------------<br/>Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5034.148 ; gain = 223.652 ; free physical = 11335 ; free virtual = 36152<br/>---------------------------------------------------------------------------------<br/>INFO: [Synth 8-6157] synthesizing module 'graphFull1' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:7]<br/>INFO: [Synth 8-6157] synthesizing module 'FullMult32' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:8897]<br/>INFO: [Synth 8-6155] done synthesizing module 'FullMult32' (1#1) [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:8897]<br/>INFO: [Synth 8-6155] done synthesizing module 'graphFull1' (2#1) [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:7]<br/>---------------------------------------------------------------------------------<br/>Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5192.656 ; gain = 382.160 ; free physical = 11731 ; free virtual = 36566<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Handling Custom Attributes<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5210.469 ; gain = 399.973 ; free physical = 11761 ; free virtual = 36580<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5210.469 ; gain = 399.973 ; free physical = 11761 ; free virtual = 36580<br/>---------------------------------------------------------------------------------<br/>Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5240.906 ; gain = 0.000 ; free physical = 11588 ; free virtual = 36408<br/>INFO: [Project 1-570] Preparing netlist for logic optimization<br/>Processing XDC Constraints<br/>Initializing timing engine<br/>Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/doit.xdc]<br/>Finished Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/doit.xdc]<br/>Completed Processing XDC Constraints<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5616.844 ; gain = 0.000 ; free physical = 11356 ; free virtual = 36176<br/>INFO: [Project 1-111] Unisim Transformation Summary:<br/>No Unisim elements were transformed.<br/>Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5634.844 ; gain = 18.000 ; free physical = 11344 ; free virtual = 36164<br/>---------------------------------------------------------------------------------<br/>Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 5634.844 ; gain = 824.348 ; free physical = 11731 ; free virtual = 36551<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start RTL Component Statistics <br/>---------------------------------------------------------------------------------<br/>Detailed RTL Component Info : <br/>+---Adders : <br/>	   2 Input  754 Bit       Adders := 2     <br/>	   3 Input  514 Bit       Adders := 2     <br/>	   2 Input  514 Bit       Adders := 2     <br/>	   2 Input  512 Bit       Adders := 2     <br/>	   2 Input  387 Bit       Adders := 2     <br/>	   2 Input  258 Bit       Adders := 4     <br/>	   3 Input  258 Bit       Adders := 4     <br/>	   2 Input  257 Bit       Adders := 1     <br/>	   2 Input  256 Bit       Adders := 6     <br/>	   2 Input  242 Bit       Adders := 1     <br/>	   2 Input  195 Bit       Adders := 7     <br/>	   3 Input  130 Bit       Adders := 14    <br/>	   2 Input  130 Bit       Adders := 14    <br/>	   2 Input  129 Bit       Adders := 2     <br/>	   2 Input  128 Bit       Adders := 26    <br/>	   3 Input  128 Bit       Adders := 2     <br/>	   2 Input  114 Bit       Adders := 1     <br/>	   2 Input   99 Bit       Adders := 21    <br/>	   2 Input   66 Bit       Adders := 42    <br/>	   3 Input   66 Bit       Adders := 42    <br/>	   2 Input   65 Bit       Adders := 21    <br/>	   2 Input   64 Bit       Adders := 63    <br/>	   3 Input   35 Bit       Adders := 63    <br/>	   2 Input   33 Bit       Adders := 63    <br/>	   2 Input   17 Bit       Adders := 63    <br/>	   3 Input    3 Bit       Adders := 2     <br/>	   3 Input    2 Bit       Adders := 4     <br/>+---Registers : <br/>	              754 Bit    Registers := 2     <br/>	              514 Bit    Registers := 4     <br/>	              512 Bit    Registers := 9     <br/>	              387 Bit    Registers := 2     <br/>	              258 Bit    Registers := 8     <br/>	              257 Bit    Registers := 1     <br/>	              256 Bit    Registers := 88    <br/>	              242 Bit    Registers := 17    <br/>	              195 Bit    Registers := 7     <br/>	              130 Bit    Registers := 28    <br/>	              129 Bit    Registers := 2     <br/>	              128 Bit    Registers := 171   <br/>	              127 Bit    Registers := 14    <br/>	              114 Bit    Registers := 7     <br/>	               99 Bit    Registers := 21    <br/>	               66 Bit    Registers := 92    <br/>	               65 Bit    Registers := 21    <br/>	               64 Bit    Registers := 486   <br/>	               50 Bit    Registers := 6     <br/>	               35 Bit    Registers := 63    <br/>	               33 Bit    Registers := 63    <br/>	               32 Bit    Registers := 504   <br/>	               17 Bit    Registers := 63    <br/>	               16 Bit    Registers := 252   <br/>	                3 Bit    Registers := 2     <br/>	                2 Bit    Registers := 12    <br/>	                1 Bit    Registers := 1660  <br/>+---Muxes : <br/>	   2 Input  256 Bit        Muxes := 2     <br/>	   2 Input  128 Bit        Muxes := 4     <br/>	   2 Input   64 Bit        Muxes := 14    <br/>	   2 Input   32 Bit        Muxes := 42    <br/>---------------------------------------------------------------------------------<br/>Finished RTL Component Statistics <br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Part Resource Summary<br/>---------------------------------------------------------------------------------<br/>Part Resources:<br/>DSPs: 6840 (col length:120)<br/>BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)<br/>---------------------------------------------------------------------------------<br/>Finished Part Resource Summary<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Cross Boundary and Area Optimization<br/>---------------------------------------------------------------------------------<br/>DSP Report: Generating DSP multiplicationByDsp_40/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_40/_zz_ret_70 is absorbed into DSP multiplicationByDsp_40/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_40/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_40/_zz_ret_50 is absorbed into DSP multiplicationByDsp_40/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_40/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_40/_zz_ret_130 is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_40/_zz_ret_120 is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_40/_zz_ret_100 is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_41/_zz_ret_70 is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_41/_zz_ret_50 is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_41/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_41/_zz_ret_130 is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_41/_zz_ret_120 is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_41/_zz_ret_100 is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_48/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_48/_zz_ret_70 is absorbed into DSP multiplicationByDsp_48/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_48/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_48/_zz_ret_50 is absorbed into DSP multiplicationByDsp_48/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_48/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_48/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_48/_zz_ret_130 is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_48/_zz_ret_120 is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_48/_zz_ret_100 is absorbed into DSP multiplicationByDsp_48/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_11/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_11/_zz_ret_70 is absorbed into DSP multiplicationByDsp_11/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_11/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_11/_zz_ret_50 is absorbed into DSP multiplicationByDsp_11/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_11/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_11/_zz_ret_130 is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_11/_zz_ret_120 is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_11/_zz_ret_100 is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_70 is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_50 is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_12/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_130 is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_120 is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_100 is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_21/_zz_ret_70 is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_21/_zz_ret_50 is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_21/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_21/_zz_ret_130 is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_21/_zz_ret_120 is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_21/_zz_ret_100 is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_36/_zz_ret_70 is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_36/_zz_ret_50 is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_36/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_36/_zz_ret_130 is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_36/_zz_ret_120 is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_36/_zz_ret_100 is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_37/_zz_ret_70 is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_37/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_37/_zz_ret_50 is absorbed into DSP multiplicationByDsp_37/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_37/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_37/_zz_ret_130 is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_37/_zz_ret_120 is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_37/_zz_ret_100 is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_44/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_44/_zz_ret_70 is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_44/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_44/_zz_ret_50 is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_44/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_44/_zz_ret_130 is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_44/_zz_ret_120 is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_44/_zz_ret_100 is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_70 is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_50 is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_16/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_130 is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_120 is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_100 is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_17/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_17/_zz_ret_70 is absorbed into DSP multiplicationByDsp_17/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_17/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_17/_zz_ret_50 is absorbed into DSP multiplicationByDsp_17/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_17/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_17/_zz_ret_130 is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_17/_zz_ret_120 is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_17/_zz_ret_100 is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_70 is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_50 is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_9/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_130 is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_120 is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_100 is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_53/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_53/_zz_ret_70 is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_53/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_53/_zz_ret_50 is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_53/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_53/_zz_ret_130 is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_53/_zz_ret_120 is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_53/_zz_ret_100 is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_27/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_70 is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_27/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_50 is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_27/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_130 is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_120 is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_100 is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_28/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_28/_zz_ret_70 is absorbed into DSP multiplicationByDsp_28/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_28/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_28/_zz_ret_50 is absorbed into DSP multiplicationByDsp_28/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_28/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_28/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_28/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_28/_zz_ret_130 is absorbed into DSP multiplicationByDsp_28/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_28/_zz_ret_120 is absorbed into DSP multiplicationByDsp_28/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_28/_zz_ret_100 is absorbed into DSP multiplicationByDsp_28/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_31/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_70 is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_31/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_50 is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_31/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_130 is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_120 is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_100 is absorbed into DSP multiplicationByDsp_31/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_60/_zz_ret_70 is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_60/_zz_ret_50 is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_60/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_60/_zz_ret_130 is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_60/_zz_ret_120 is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_60/_zz_ret_100 is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_70 is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_50 is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_61/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_130 is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_120 is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_100 is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_62/_zz_ret_70 is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_62/_zz_ret_50 is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_62/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_62/_zz_ret_130 is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_62/_zz_ret_120 is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_62/_zz_ret_100 is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[47]' (FD) to 'multiplicationByDsp_50/_zz_ret_delay_1_reg[15]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[46]' (FD) to 'multiplicationByDsp_50/_zz_ret_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[45]' (FD) to 'multiplicationByDsp_50/_zz_ret_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[44]' (FD) to 'multiplicationByDsp_50/_zz_ret_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[43]' (FD) to 'multiplicationByDsp_50/_zz_ret_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[42]' (FD) to 'multiplicationByDsp_50/_zz_ret_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[41]' (FD) to 'multiplicationByDsp_50/_zz_ret_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[40]' (FD) to 'multiplicationByDsp_50/_zz_ret_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[39]' (FD) to 'multiplicationByDsp_50/_zz_ret_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[38]' (FD) to 'multiplicationByDsp_50/_zz_ret_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[37]' (FD) to 'multiplicationByDsp_50/_zz_ret_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[36]' (FD) to 'multiplicationByDsp_50/_zz_ret_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[35]' (FD) to 'multiplicationByDsp_50/_zz_ret_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[34]' (FD) to 'multiplicationByDsp_50/_zz_ret_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[33]' (FD) to 'multiplicationByDsp_50/_zz_ret_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[32]' (FD) to 'multiplicationByDsp_50/_zz_ret_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[15]' (FD) to 'multiplicationByDsp_51/_zz_ret_delay_1_reg[15]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[14]' (FD) to 'multiplicationByDsp_51/_zz_ret_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[13]' (FD) to 'multiplicationByDsp_51/_zz_ret_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[12]' (FD) to 'multiplicationByDsp_51/_zz_ret_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[11]' (FD) to 'multiplicationByDsp_51/_zz_ret_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[10]' (FD) to 'multiplicationByDsp_51/_zz_ret_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[9]' (FD) to 'multiplicationByDsp_51/_zz_ret_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[8]' (FD) to 'multiplicationByDsp_51/_zz_ret_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[7]' (FD) to 'multiplicationByDsp_51/_zz_ret_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[6]' (FD) to 'multiplicationByDsp_51/_zz_ret_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[5]' (FD) to 'multiplicationByDsp_51/_zz_ret_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[4]' (FD) to 'multiplicationByDsp_51/_zz_ret_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[3]' (FD) to 'multiplicationByDsp_51/_zz_ret_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[2]' (FD) to 'multiplicationByDsp_51/_zz_ret_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[1]' (FD) to 'multiplicationByDsp_51/_zz_ret_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_871_delay_1_reg[0]' (FD) to 'multiplicationByDsp_51/_zz_ret_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_1153_reg[15]' (FD) to 'multiplicationByDsp_49/_zz_ret_delay_1_reg[15]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_1153_reg[14]' (FD) to 'multiplicationByDsp_49/_zz_ret_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_1153_reg[13]' (FD) to 'multiplicationByDsp_49/_zz_ret_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_1153_reg[12]' (FD) to 'multiplicationByDsp_49/_zz_ret_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_1153_reg[11]' (FD) to 'multiplicationByDsp_49/_zz_ret_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_1153_reg[10]' (FD) to 'multiplicationByDsp_49/_zz_ret_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_1153_reg[9]' (FD) to 'multiplicationByDsp_49/_zz_ret_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_1153_reg[8]' (FD) to 'multiplicationByDsp_49/_zz_ret_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_1153_reg[7]' (FD) to 'multiplicationByDsp_49/_zz_ret_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_1153_reg[6]' (FD) to 'multiplicationByDsp_49/_zz_ret_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_1153_reg[5]' (FD) to 'multiplicationByDsp_49/_zz_ret_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_1153_reg[4]' (FD) to 'multiplicationByDsp_49/_zz_ret_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_1153_reg[3]' (FD) to 'multiplicationByDsp_49/_zz_ret_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_1153_reg[2]' (FD) to 'multiplicationByDsp_49/_zz_ret_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_1153_reg[1]' (FD) to 'multiplicationByDsp_49/_zz_ret_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_1153_reg[0]' (FD) to 'multiplicationByDsp_49/_zz_ret_delay_1_reg[0]'<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[47]' (FD) to 'multiplicationByDsp_14/_zz_ret_delay_1_reg[15]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[46]' (FD) to 'multiplicationByDsp_14/_zz_ret_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[45]' (FD) to 'multiplicationByDsp_14/_zz_ret_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[44]' (FD) to 'multiplicationByDsp_14/_zz_ret_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[43]' (FD) to 'multiplicationByDsp_14/_zz_ret_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[42]' (FD) to 'multiplicationByDsp_14/_zz_ret_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[41]' (FD) to 'multiplicationByDsp_14/_zz_ret_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[40]' (FD) to 'multiplicationByDsp_14/_zz_ret_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[39]' (FD) to 'multiplicationByDsp_14/_zz_ret_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[38]' (FD) to 'multiplicationByDsp_14/_zz_ret_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[37]' (FD) to 'multiplicationByDsp_14/_zz_ret_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[36]' (FD) to 'multiplicationByDsp_14/_zz_ret_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[35]' (FD) to 'multiplicationByDsp_14/_zz_ret_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[34]' (FD) to 'multiplicationByDsp_14/_zz_ret_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[33]' (FD) to 'multiplicationByDsp_14/_zz_ret_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[32]' (FD) to 'multiplicationByDsp_14/_zz_ret_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[15]' (FD) to 'multiplicationByDsp_15/_zz_ret_delay_1_reg[15]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_322_reg[15]' (FD) to 'multiplicationByDsp_13/_zz_ret_delay_1_reg[15]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[14]' (FD) to 'multiplicationByDsp_15/_zz_ret_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_322_reg[14]' (FD) to 'multiplicationByDsp_13/_zz_ret_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[13]' (FD) to 'multiplicationByDsp_15/_zz_ret_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_322_reg[13]' (FD) to 'multiplicationByDsp_13/_zz_ret_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[12]' (FD) to 'multiplicationByDsp_15/_zz_ret_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_322_reg[12]' (FD) to 'multiplicationByDsp_13/_zz_ret_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[11]' (FD) to 'multiplicationByDsp_15/_zz_ret_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_322_reg[11]' (FD) to 'multiplicationByDsp_13/_zz_ret_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[10]' (FD) to 'multiplicationByDsp_15/_zz_ret_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_322_reg[10]' (FD) to 'multiplicationByDsp_13/_zz_ret_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[9]' (FD) to 'multiplicationByDsp_15/_zz_ret_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_322_reg[9]' (FD) to 'multiplicationByDsp_13/_zz_ret_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[8]' (FD) to 'multiplicationByDsp_15/_zz_ret_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_322_reg[8]' (FD) to 'multiplicationByDsp_13/_zz_ret_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[7]' (FD) to 'multiplicationByDsp_15/_zz_ret_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_322_reg[7]' (FD) to 'multiplicationByDsp_13/_zz_ret_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[6]' (FD) to 'multiplicationByDsp_15/_zz_ret_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_322_reg[6]' (FD) to 'multiplicationByDsp_13/_zz_ret_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[5]' (FD) to 'multiplicationByDsp_15/_zz_ret_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_322_reg[5]' (FD) to 'multiplicationByDsp_13/_zz_ret_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[4]' (FD) to 'multiplicationByDsp_15/_zz_ret_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_322_reg[4]' (FD) to 'multiplicationByDsp_13/_zz_ret_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[3]' (FD) to 'multiplicationByDsp_15/_zz_ret_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_322_reg[3]' (FD) to 'multiplicationByDsp_13/_zz_ret_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[2]' (FD) to 'multiplicationByDsp_15/_zz_ret_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[1]' (FD) to 'multiplicationByDsp_15/_zz_ret_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_61_delay_1_reg[0]' (FD) to 'multiplicationByDsp_15/_zz_ret_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_322_reg[2]' (FD) to 'multiplicationByDsp_13/_zz_ret_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_322_reg[1]' (FD) to 'multiplicationByDsp_13/_zz_ret_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_322_reg[0]' (FD) to 'multiplicationByDsp_13/_zz_ret_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_481_reg[15]' (FD) to 'multiplicationByDsp_24/_zz_ret_delay_1_reg[15]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_481_reg[14]' (FD) to 'multiplicationByDsp_24/_zz_ret_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_481_reg[13]' (FD) to 'multiplicationByDsp_24/_zz_ret_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_481_reg[12]' (FD) to 'multiplicationByDsp_24/_zz_ret_delay_1_reg[12]'<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_38/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9015]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_38/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9016]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_38/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9017]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_38/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9018]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_38/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9019]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_38/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9020]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_39/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9008]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_39/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9009]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_39/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9010]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_39/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9011]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_39/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9012]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_39/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9013]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_39/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9015]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_39/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9016]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_39/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9017]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_39/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9018]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_39/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9019]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_39/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9020]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_45/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9008]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_45/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9009]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_45/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9010]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_45/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9011]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_45/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9012]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_45/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9013]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_45/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9015]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_45/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9016]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_45/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9017]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_45/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9018]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_45/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9019]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_45/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9020]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9008]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9009]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9010]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9011]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9012]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9013]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9015]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9016]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9017]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9018]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9019]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9020]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9008]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9009]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9010]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9011]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9012]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9013]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9015]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9016]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9017]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9018]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9019]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9020]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_52/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9008]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_52/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9009]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_52/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9010]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_52/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9011]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_52/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9012]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_52/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9013]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_52/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9015]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_52/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9016]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_52/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9017]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_52/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9018]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_52/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9019]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_52/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_38/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9020]<br/>DSP Report: Generating DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_70 is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_50 is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_46/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_130 is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_120 is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_100 is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_47/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_47/_zz_ret_70 is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_47/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_47/_zz_ret_50 is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_47/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_47/_zz_ret_130 is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_47/_zz_ret_120 is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_47/_zz_ret_100 is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_70 is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_50 is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_52/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_130 is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_120 is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_100 is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_38/_zz_ret_70 is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_38/_zz_ret_50 is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_38/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_38/_zz_ret_130 is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_38/_zz_ret_120 is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_38/_zz_ret_100 is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_39/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_39/_zz_ret_70 is absorbed into DSP multiplicationByDsp_39/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_39/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_39/_zz_ret_50 is absorbed into DSP multiplicationByDsp_39/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_39/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_39/_zz_ret_130 is absorbed into DSP multiplicationByDsp_39/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_39/_zz_ret_120 is absorbed into DSP multiplicationByDsp_39/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_39/_zz_ret_100 is absorbed into DSP multiplicationByDsp_39/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_45/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_45/_zz_ret_70 is absorbed into DSP multiplicationByDsp_45/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_45/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_45/_zz_ret_50 is absorbed into DSP multiplicationByDsp_45/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_45/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_45/_zz_ret_130 is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_45/_zz_ret_120 is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_45/_zz_ret_100 is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_59/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9015]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_59/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9016]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_59/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9017]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_59/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9018]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_59/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9019]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_59/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9020]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_58/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9008]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_58/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9009]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_58/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9010]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_58/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9011]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_58/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9012]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_58/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9013]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_58/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9015]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_58/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9016]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_58/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9017]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_58/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9018]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_58/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9019]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_58/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9020]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_57/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9008]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_57/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9009]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_57/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9010]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_57/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9011]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_57/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9012]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_57/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9013]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_57/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9015]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_57/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9016]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_57/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9017]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_57/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9018]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_57/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9019]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_57/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9020]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_56/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9008]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_56/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9009]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_56/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9010]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_56/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_59/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:9011]<br/>INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP multiplicationByDsp_56/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_56/_zz_ret_70 is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_56/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_56/_zz_ret_50 is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_56/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_56/_zz_ret_130 is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_56/_zz_ret_120 is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_56/_zz_ret_100 is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_57/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_57/_zz_ret_70 is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_57/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_57/_zz_ret_50 is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_57/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_57/_zz_ret_130 is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_57/_zz_ret_120 is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_57/_zz_ret_100 is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_70 is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_50 is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_59/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_130 is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_120 is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_100 is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_70 is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_50 is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_54/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_130 is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_120 is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_100 is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_55/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_70 is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_55/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_50 is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_55/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_130 is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_120 is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_100 is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_58/_zz_ret_70 is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_58/_zz_ret_50 is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_58/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_58/_zz_ret_130 is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_58/_zz_ret_120 is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_58/_zz_ret_100 is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1839_reg' and it is trimmed from '514' to '498' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1.v:4643]<br/>---------------------------------------------------------------------------------<br/>Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 5634.844 ; gain = 824.348 ; free physical = 4909 ; free virtual = 29822<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>DSP: Preliminary Mapping Report (see note below)<br/>+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>|Module Name | DSP Mapping                  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | <br/>+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32  | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.<br/>---------------------------------------------------------------------------------<br/>Finished ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Applying XDC Timing Constraints<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:04 . Memory (MB): peak = 5759.609 ; gain = 949.113 ; free physical = 4392 ; free virtual = 29360<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Timing Optimization<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Timing Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:02:50 . Memory (MB): peak = 5994.375 ; gain = 1183.879 ; free physical = 4164 ; free virtual = 29137<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Technology Mapping<br/>---------------------------------------------------------------------------------<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>---------------------------------------------------------------------------------<br/>Finished Technology Mapping : Time (s): cpu = 00:02:50 ; elapsed = 00:03:10 . Memory (MB): peak = 6014.309 ; gain = 1203.812 ; free physical = 2052 ; free virtual = 27032<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Flattening Before IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Flattening Before IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Final Netlist Cleanup<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Final Netlist Cleanup<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished IO Insertion : Time (s): cpu = 00:03:03 ; elapsed = 00:03:23 . Memory (MB): peak = 6067.199 ; gain = 1256.703 ; free physical = 1995 ; free virtual = 27056<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Instances<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Instances : Time (s): cpu = 00:03:03 ; elapsed = 00:03:23 . Memory (MB): peak = 6067.199 ; gain = 1256.703 ; free physical = 1999 ; free virtual = 27060<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Rebuilding User Hierarchy<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:19 ; elapsed = 00:03:39 . Memory (MB): peak = 6067.199 ; gain = 1256.703 ; free physical = 1783 ; free virtual = 26844<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Ports<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Ports : Time (s): cpu = 00:03:19 ; elapsed = 00:03:40 . Memory (MB): peak = 6067.199 ; gain = 1256.703 ; free physical = 1769 ; free virtual = 26830<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Handling Custom Attributes<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Handling Custom Attributes : Time (s): cpu = 00:03:20 ; elapsed = 00:03:40 . Memory (MB): peak = 6067.199 ; gain = 1256.703 ; free physical = 1714 ; free virtual = 26775<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Nets<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Nets : Time (s): cpu = 00:03:21 ; elapsed = 00:03:41 . Memory (MB): peak = 6067.199 ; gain = 1256.703 ; free physical = 1272 ; free virtual = 26333<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>Static Shift Register Report:<br/>+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>|Module Name | RTL Name                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | <br/>+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1008_delay_3_reg[63]   | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1008_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1008_delay_6_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1009_delay_4_reg[63]   | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1009_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1146_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1134_reg[31]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1134_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1462_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1668_delay_3_reg[127]  | 4      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1668_delay_3_reg[62]   | 5      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1668_delay_3_reg[30]   | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1307_delay_4_reg[127]  | 5      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1307_delay_4_reg[62]   | 6      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1307_delay_4_reg[30]   | 7      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1668_delay_6_reg[127]  | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1018_delay_3_reg[63]   | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1018_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1018_delay_6_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1019_delay_4_reg[63]   | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1019_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1170_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1158_reg[31]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1158_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1463_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1669_delay_4_reg[127]  | 5      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1669_delay_4_reg[62]   | 6      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1669_delay_4_reg[30]   | 7      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_875_delay_13_reg[63]   | 13     | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_871_delay_13_reg[63]   | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_871_delay_13_reg[47]   | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1185_delay_3_reg[63]   | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1185_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1185_delay_6_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1186_delay_4_reg[63]   | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1186_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1728_reg[62]           | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1728_reg[30]           | 5      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_931_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_712_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_712_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_712_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_713_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_713_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_808_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_802_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_796_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_790_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_790_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1332_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1616_delay_3_reg[127]  | 4      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1616_delay_3_reg[62]   | 5      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1616_delay_3_reg[30]   | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1782_reg[126]          | 4      | 64    | NO           | YES                | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1782_reg[62]           | 5      | 63    | NO           | NO                 | YES               | 63     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1717_delay_4_reg[255]  | 5      | 128   | NO           | YES                | YES               | 128    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1717_delay_4_reg[127]  | 6      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1717_delay_4_reg[62]   | 7      | 63    | NO           | NO                 | YES               | 63     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1808_reg[126]          | 4      | 64    | NO           | YES                | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1808_reg[62]           | 5      | 63    | NO           | NO                 | YES               | 63     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1716_delay_13_reg[241] | 14     | 115   | NO           | YES                | YES               | 115    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1716_delay_13_reg[126] | 15     | 64    | NO           | YES                | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1716_delay_13_reg[62]  | 16     | 63    | NO           | NO                 | YES               | 63     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1784_delay_5_reg[255]  | 6      | 128   | NO           | YES                | YES               | 128    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1784_delay_5_reg[127]  | 7      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1784_delay_5_reg[62]   | 8      | 63    | NO           | NO                 | YES               | 63     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1716_delay_16_reg[241] | 3      | 242   | NO           | NO                 | YES               | 242    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1806_delay_6_reg[497]  | 7      | 242   | NO           | YES                | YES               | 242    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1806_delay_6_reg[255]  | 8      | 129   | NO           | YES                | YES               | 129    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1806_delay_6_reg[126]  | 9      | 127   | NO           | NO                 | YES               | 127    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1846_reg[511]          | 8      | 14    | NO           | YES                | YES               | 14     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1848_reg[254]          | 3      | 255   | NO           | NO                 | YES               | 255    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1783_delay_7_reg[255]  | 3      | 256   | NO           | NO                 | YES               | 256    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1824_reg[255]          | 4      | 129   | NO           | YES                | YES               | 129    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1824_reg[126]          | 5      | 127   | NO           | NO                 | YES               | 127    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1717_delay_7_reg[255]  | 3      | 256   | NO           | NO                 | YES               | 256    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1373_delay_3_reg[127]  | 4      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1373_delay_3_reg[62]   | 5      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1373_delay_3_reg[30]   | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1373_delay_6_reg[127]  | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1718_delay_5_reg[255]  | 6      | 128   | NO           | YES                | YES               | 128    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1718_delay_5_reg[127]  | 7      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1718_delay_5_reg[62]   | 8      | 63    | NO           | NO                 | YES               | 63     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_749_reg[0]             | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_736_reg[0]             | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_937_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_925_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_832_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_820_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_197_delay_20_reg[0]    | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_202_delay_20_reg[0]    | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1559_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1571_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_479_delay_20_reg[127]  | 20     | 128   | NO           | NO                 | YES               | 0      | 128     | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_477_delay_20_reg[127]  | 20     | 64    | NO           | NO                 | YES               | 0      | 64      | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_477_delay_20_reg[111]  | 19     | 64    | NO           | NO                 | YES               | 0      | 64      | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_622_delay_13_reg[63]   | 13     | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_618_delay_13_reg[63]   | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_618_delay_13_reg[47]   | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_841_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_841_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_841_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_842_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_842_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_919_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_919_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1389_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_722_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_722_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_722_delay_10_reg[63]   | 7      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_723_delay_8_reg[63]    | 9      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_723_delay_8_reg[14]    | 10     | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_826_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_814_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_814_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1333_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1453_reg[65]           | 5      | 66    | NO           | YES                | YES               | 66     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1344_delay_13_reg[63]  | 13     | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1340_delay_13_reg[63]  | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1340_delay_13_reg[47]  | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1521_delay_3_reg[63]   | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1521_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1521_delay_6_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1522_delay_4_reg[63]   | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1522_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1565_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1553_reg[31]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1553_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1684_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1616_delay_6_reg[127]  | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1617_reg[30]           | 3      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1703_reg[62]           | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1703_reg[30]           | 5      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_956_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_956_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_956_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_957_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_957_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1087_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1075_reg[31]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1075_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1459_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_855_delay_13_reg[63]   | 13     | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_851_delay_13_reg[63]   | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_851_delay_13_reg[47]   | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1126_delay_3_reg[63]   | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1126_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1126_delay_6_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1127_delay_4_reg[63]   | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1127_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1222_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1210_reg[31]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1210_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1536_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_149_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_161_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1140_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1152_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_222_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_222_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_222_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_223_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_223_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1366_delay_4_reg[127]  | 5      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1366_delay_4_reg[62]   | 6      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1366_delay_4_reg[30]   | 7      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_89_delay_13_reg[63]    | 13     | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_85_delay_13_reg[63]    | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_85_delay_13_reg[47]    | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_414_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_414_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_414_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_415_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_415_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_524_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_512_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_512_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_902_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1573_reg[62]           | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1573_reg[30]           | 5      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_212_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_212_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_212_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_213_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_213_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1365_delay_3_reg[127]  | 4      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1365_delay_3_reg[62]   | 5      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1365_delay_3_reg[30]   | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_274_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_274_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_274_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_275_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_275_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_458_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_446_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_446_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_783_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_288_reg[0]             | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_301_reg[0]             | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_440_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_544_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_556_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_428_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1242_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_393_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_369_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_504_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1176_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_492_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_187_reg[0]             | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_236_reg[0]             | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_174_reg[0]             | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1164_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_249_reg[0]             | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_518_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_345_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_333_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1216_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1228_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_530_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_452_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_464_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1413_delay_8_reg[63]   | 9      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1413_delay_8_reg[14]   | 10     | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_550_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_538_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_538_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1248_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1236_reg[31]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1236_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_109_delay_13_reg[63]   | 13     | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_105_delay_13_reg[63]   | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_105_delay_13_reg[47]   | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_473_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_473_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_473_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_474_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_474_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_911_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_264_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_265_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_265_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_434_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_422_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_422_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_782_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_264_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_264_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1545_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1574_reg[62]           | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1574_reg[30]           | 5      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1374_delay_4_reg[127]  | 5      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1374_delay_4_reg[62]   | 6      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1374_delay_4_reg[30]   | 7      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_381_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_405_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_76_delay_3_reg[63]     | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_76_delay_3_reg[14]     | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_76_delay_6_reg[63]     | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_77_delay_4_reg[63]     | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_77_delay_4_reg[14]     | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_155_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_143_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_143_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_699_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_375_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_363_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_363_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_779_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_399_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_387_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_387_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_780_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_980_reg[0]             | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_993_reg[0]             | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1660_delay_3_reg[127]  | 4      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1660_delay_3_reg[62]   | 5      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1660_delay_3_reg[30]   | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1660_delay_6_reg[127]  | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1661_delay_4_reg[127]  | 5      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1661_delay_4_reg[62]   | 6      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1661_delay_4_reg[30]   | 7      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1727_reg[62]           | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1727_reg[30]           | 5      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1783_delay_4_reg[255]  | 5      | 128   | NO           | YES                | YES               | 128    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1783_delay_4_reg[127]  | 6      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1783_delay_4_reg[62]   | 7      | 63    | NO           | NO                 | YES               | 63     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_66_delay_3_reg[49]     | 4      | 35    | NO           | YES                | YES               | 35     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_66_delay_3_reg[14]     | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_66_delay_6_reg[49]     | 3      | 50    | NO           | NO                 | YES               | 50     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_67_delay_4_reg[63]     | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_67_delay_4_reg[14]     | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_339_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_327_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_327_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_773_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1358_delay_3_reg[113]  | 4      | 51    | NO           | YES                | YES               | 51     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1358_delay_3_reg[62]   | 5      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1358_delay_3_reg[30]   | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1358_delay_6_reg[113]  | 3      | 114   | NO           | NO                 | YES               | 114    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_65_delay_13_reg[63]    | 13     | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_61_delay_13_reg[63]    | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_61_delay_13_reg[47]    | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_355_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_355_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_355_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_356_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_356_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_498_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_486_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_486_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_893_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1572_reg[62]           | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1572_reg[30]           | 5      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1365_delay_6_reg[127]  | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_320_delay_28_reg[0]    | 29     | 1     | NO           | YES                | YES               | 0      | 1       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1093_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1081_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_946_delay_20_reg[0]    | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_941_delay_20_reg[0]    | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1254_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1032_reg[0]            | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1045_reg[0]            | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_610_delay_28_reg[255]  | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_610_delay_28_reg[254]  | 28     | 254   | NO           | NO                 | YES               | 0      | 254     | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_606_delay_28_reg[255]  | 27     | 130   | NO           | NO                 | YES               | 0      | 130     | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_606_delay_28_reg[254]  | 28     | 126   | NO           | NO                 | YES               | 0      | 126     | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1753_delay_3_reg[127]  | 4      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1753_delay_3_reg[62]   | 5      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1753_delay_3_reg[30]   | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1753_delay_6_reg[127]  | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1781_reg[62]           | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1781_reg[30]           | 5      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1191_delay_20_reg[127] | 20     | 128   | NO           | NO                 | YES               | 0      | 128     | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_966_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_966_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_966_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_967_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_967_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1189_delay_20_reg[127] | 20     | 64    | NO           | NO                 | YES               | 0      | 64      | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1189_delay_20_reg[111] | 19     | 64    | NO           | NO                 | YES               | 0      | 64      | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_313_delay_28_reg[0]    | 29     | 1     | NO           | YES                | YES               | 0      | 1       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1512_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1500_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1426_reg[0]            | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1105_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1117_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1439_reg[0]            | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1488_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1476_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1754_reg[30]           | 3      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1412_delay_3_reg[63]   | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1412_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1412_delay_10_reg[63]  | 7      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1506_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1494_reg[31]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1494_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1657_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1710_reg[65]           | 5      | 66    | NO           | YES                | YES               | 66     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1402_delay_3_reg[63]   | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1402_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1402_delay_6_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1403_delay_4_reg[63]   | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1403_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1482_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1470_reg[31]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1470_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1656_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1111_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1099_reg[31]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1099_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphFull1  | _zz_dataOut_payload_fragment_0_1460_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphFull1  | dataIn_valid_delay_38_reg                             | 38     | 1     | YES          | NO                 | YES               | 0      | 2       | <br/>|graphFull1  | dataIn_payload_last_delay_38_reg                      | 38     | 1     | YES          | NO                 | YES               | 0      | 2       | <br/>+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>---------------------------------------------------------------------------------<br/>Finished ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Writing Synthesis Report<br/>---------------------------------------------------------------------------------<br/>Report BlackBoxes: <br/>+-+--------------+----------+<br/>| |BlackBox name |Instances |<br/>+-+--------------+----------+<br/>+-+--------------+----------+<br/>Report Cell Usage: <br/>+------+----------------+------+<br/>|      |Cell            |Count |<br/>+------+----------------+------+<br/>|1     |CARRY8          |  4076|<br/>|2     |DSP_ALU         |   189|<br/>|3     |DSP_A_B_DATA    |   189|<br/>|4     |DSP_C_DATA      |   189|<br/>|5     |DSP_MULTIPLIER  |   189|<br/>|7     |DSP_M_DATA      |   189|<br/>|8     |DSP_OUTPUT      |   189|<br/>|9     |DSP_PREADD      |   189|<br/>|10    |DSP_PREADD_DATA |   189|<br/>|12    |LUT1            |   861|<br/>|13    |LUT2            | 23337|<br/>|14    |LUT3            |  2931|<br/>|15    |LUT4            |  1762|<br/>|16    |LUT5            |   926|<br/>|17    |SRL16E          | 12951|<br/>|18    |SRLC32E         |  1034|<br/>|19    |FDCE            |    39|<br/>|20    |FDRE            | 54067|<br/>+------+----------------+------+<br/>---------------------------------------------------------------------------------<br/>Finished Writing Synthesis Report : Time (s): cpu = 00:03:21 ; elapsed = 00:03:41 . Memory (MB): peak = 6067.199 ; gain = 1256.703 ; free physical = 1229 ; free virtual = 26289<br/>---------------------------------------------------------------------------------<br/>Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.<br/>Synthesis Optimization Runtime : Time (s): cpu = 00:03:04 ; elapsed = 00:03:28 . Memory (MB): peak = 6071.109 ; gain = 836.238 ; free physical = 9978 ; free virtual = 35038<br/>Synthesis Optimization Complete : Time (s): cpu = 00:03:25 ; elapsed = 00:03:43 . Memory (MB): peak = 6071.109 ; gain = 1260.613 ; free physical = 9997 ; free virtual = 35037<br/>INFO: [Project 1-571] Translating synthesized netlist<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.97 . Memory (MB): peak = 6071.109 ; gain = 0.000 ; free physical = 9667 ; free virtual = 34706<br/>INFO: [Netlist 29-17] Analyzing 4265 Unisim elements for replacement<br/>INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds<br/>INFO: [Project 1-570] Preparing netlist for logic optimization<br/>Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/doit.xdc]<br/>Finished Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/doit.xdc]<br/>INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6195.707 ; gain = 0.000 ; free physical = 9380 ; free virtual = 34421<br/>INFO: [Project 1-111] Unisim Transformation Summary:<br/>  A total of 189 instances were transformed.<br/>  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 189 instances<br/>Synth Design complete, checksum: 2b738517<br/>INFO: [Common 17-83] Releasing license: Synthesis<br/>224 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.<br/>synth_design completed successfully<br/>synth_design: Time (s): cpu = 00:03:51 ; elapsed = 00:04:11 . Memory (MB): peak = 6195.707 ; gain = 1573.188 ; free physical = 9679 ; free virtual = 34720<br/># write_checkpoint -force graphFull1_after_synth.dcp<br/>INFO: [Timing 38-35] Done setting XDC timing constraints.<br/>INFO: [Timing 38-480] Writing timing data to binary archive.<br/>INFO: [Common 17-1381] The checkpoint '/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphFull1/graphFull1_after_synth.dcp' has been generated.<br/>write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 6466.574 ; gain = 270.867 ; free physical = 10624 ; free virtual = 35692<br/># report_utilization<br/>Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>------------------------------------------------------------------------------------<br/>| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021<br/>| Date         : Thu Aug  4 20:09:44 2022<br/>| Host         : FPGA-311 running 64-bit Ubuntu 18.04.2 LTS<br/>| Command      : report_utilization<br/>| Design       : graphFull1<br/>| Device       : xcvu9pflga2104-2<br/>| Design State : Synthesized<br/>------------------------------------------------------------------------------------<br/>Utilization Design Information<br/>Table of Contents<br/>-----------------<br/>1. CLB Logic<br/>1.1 Summary of Registers by Type<br/>2. BLOCKRAM<br/>3. ARITHMETIC<br/>4. I/O<br/>5. CLOCK<br/>6. ADVANCED<br/>7. CONFIGURATION<br/>8. Primitives<br/>9. Black Boxes<br/>10. Instantiated Netlists<br/>11. SLR Connectivity<br/>12. SLR Connectivity Matrix<br/>13. SLR CLB Logic and Dedicated Block Utilization<br/>14. SLR IO Utilization<br/>1. CLB Logic<br/>------------<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>| CLB LUTs*                  | 42042 |     0 |          0 |   1182240 |  3.56 |<br/>|   LUT as Logic             | 28057 |     0 |          0 |   1182240 |  2.37 |<br/>|   LUT as Memory            | 13985 |     0 |          0 |    591840 |  2.36 |<br/>|     LUT as Distributed RAM |     0 |     0 |            |           |       |<br/>|     LUT as Shift Register  | 13985 |     0 |            |           |       |<br/>| CLB Registers              | 54106 |     0 |          0 |   2364480 |  2.29 |<br/>|   Register as Flip Flop    | 54106 |     0 |          0 |   2364480 |  2.29 |<br/>|   Register as Latch        |     0 |     0 |          0 |   2364480 |  0.00 |<br/>| CARRY8                     |  4076 |     0 |          0 |    147780 |  2.76 |<br/>| F7 Muxes                   |     0 |     0 |          0 |    591120 |  0.00 |<br/>| F8 Muxes                   |     0 |     0 |          0 |    295560 |  0.00 |<br/>| F9 Muxes                   |     0 |     0 |          0 |    147780 |  0.00 |<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.<br/>1.1 Summary of Registers by Type<br/>--------------------------------<br/>+-------+--------------+-------------+--------------+<br/>| Total | Clock Enable | Synchronous | Asynchronous |<br/>+-------+--------------+-------------+--------------+<br/>| 0     |            _ |           - |            - |<br/>| 0     |            _ |           - |          Set |<br/>| 0     |            _ |           - |        Reset |<br/>| 0     |            _ |         Set |            - |<br/>| 0     |            _ |       Reset |            - |<br/>| 0     |          Yes |           - |            - |<br/>| 0     |          Yes |           - |          Set |<br/>| 39    |          Yes |           - |        Reset |<br/>| 0     |          Yes |         Set |            - |<br/>| 54067 |          Yes |       Reset |            - |<br/>+-------+--------------+-------------+--------------+<br/>2. BLOCKRAM<br/>-----------<br/>+----------------+------+-------+------------+-----------+-------+<br/>|    Site Type   | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------+------+-------+------------+-----------+-------+<br/>| Block RAM Tile |    0 |     0 |          0 |      2160 |  0.00 |<br/>|   RAMB36/FIFO* |    0 |     0 |          0 |      2160 |  0.00 |<br/>|   RAMB18       |    0 |     0 |          0 |      4320 |  0.00 |<br/>| URAM           |    0 |     0 |          0 |       960 |  0.00 |<br/>+----------------+------+-------+------------+-----------+-------+<br/>* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2<br/>3. ARITHMETIC<br/>-------------<br/>+----------------+------+-------+------------+-----------+-------+<br/>|    Site Type   | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------+------+-------+------------+-----------+-------+<br/>| DSPs           |  189 |     0 |          0 |      6840 |  2.76 |<br/>|   DSP48E2 only |  189 |       |            |           |       |<br/>+----------------+------+-------+------------+-----------+-------+<br/>4. I/O<br/>------<br/>+------------+------+-------+------------+-----------+-------+<br/>|  Site Type | Used | Fixed | Prohibited | Available | Util% |<br/>+------------+------+-------+------------+-----------+-------+<br/>| Bonded IOB |    0 |     0 |          0 |       832 |  0.00 |<br/>+------------+------+-------+------------+-----------+-------+<br/>5. CLOCK<br/>--------<br/>+----------------------+------+-------+------------+-----------+-------+<br/>|       Site Type      | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------------+------+-------+------------+-----------+-------+<br/>| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |      1800 |  0.00 |<br/>|   BUFGCE             |    0 |     0 |          0 |       720 |  0.00 |<br/>|   BUFGCE_DIV         |    0 |     0 |          0 |       120 |  0.00 |<br/>|   BUFG_GT            |    0 |     0 |          0 |       720 |  0.00 |<br/>|   BUFGCTRL*          |    0 |     0 |          0 |       240 |  0.00 |<br/>| PLL                  |    0 |     0 |          0 |        60 |  0.00 |<br/>| MMCM                 |    0 |     0 |          0 |        30 |  0.00 |<br/>+----------------------+------+-------+------------+-----------+-------+<br/>* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.<br/>6. ADVANCED<br/>-----------<br/>+-----------------+------+-------+------------+-----------+-------+<br/>|    Site Type    | Used | Fixed | Prohibited | Available | Util% |<br/>+-----------------+------+-------+------------+-----------+-------+<br/>| CMACE4          |    0 |     0 |          0 |         9 |  0.00 |<br/>| GTYE4_CHANNEL   |    0 |     0 |          0 |        52 |  0.00 |<br/>| GTYE4_COMMON    |    0 |     0 |          0 |        13 |  0.00 |<br/>| ILKNE4          |    0 |     0 |          0 |         9 |  0.00 |<br/>| OBUFDS_GTE4     |    0 |     0 |          0 |        26 |  0.00 |<br/>| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        26 |  0.00 |<br/>| PCIE40E4        |    0 |     0 |          0 |         6 |  0.00 |<br/>| SYSMONE4        |    0 |     0 |          0 |         3 |  0.00 |<br/>+-----------------+------+-------+------------+-----------+-------+<br/>7. CONFIGURATION<br/>----------------<br/>+-------------+------+-------+------------+-----------+-------+<br/>|  Site Type  | Used | Fixed | Prohibited | Available | Util% |<br/>+-------------+------+-------+------------+-----------+-------+<br/>| BSCANE2     |    0 |     0 |          0 |        12 |  0.00 |<br/>| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |<br/>| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |<br/>| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |<br/>| ICAPE3      |    0 |     0 |          0 |         6 |  0.00 |<br/>| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |<br/>| STARTUPE3   |    0 |     0 |          0 |         3 |  0.00 |<br/>+-------------+------+-------+------------+-----------+-------+<br/>8. Primitives<br/>-------------<br/>+----------+-------+---------------------+<br/>| Ref Name |  Used | Functional Category |<br/>+----------+-------+---------------------+<br/>| FDRE     | 54067 |            Register |<br/>| LUT2     | 23337 |                 CLB |<br/>| SRL16E   | 12951 |                 CLB |<br/>| CARRY8   |  4076 |                 CLB |<br/>| LUT3     |  2931 |                 CLB |<br/>| LUT4     |  1762 |                 CLB |<br/>| SRLC32E  |  1034 |                 CLB |<br/>| LUT5     |   926 |                 CLB |<br/>| LUT1     |   861 |                 CLB |<br/>| DSP48E2  |   189 |          Arithmetic |<br/>| FDCE     |    39 |            Register |<br/>+----------+-------+---------------------+<br/>9. Black Boxes<br/>--------------<br/>+----------+------+<br/>| Ref Name | Used |<br/>+----------+------+<br/>10. Instantiated Netlists<br/>-------------------------<br/>+----------+------+<br/>| Ref Name | Used |<br/>+----------+------+<br/>11. SLR Connectivity<br/>--------------------<br/>+----------------------------------+------+-------+-----------+-------+<br/>|                                  | Used | Fixed | Available | Util% |<br/>+----------------------------------+------+-------+-----------+-------+<br/>| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |<br/>|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |<br/>|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>+----------------------------------+------+-------+-----------+-------+<br/>| Total SLLs Used                  |    0 |       |           |       |<br/>+----------------------------------+------+-------+-----------+-------+<br/>12. SLR Connectivity Matrix<br/>---------------------------<br/>+-----------+------+------+------+<br/>| FROM \ TO | SLR2 | SLR1 | SLR0 |<br/>+-----------+------+------+------+<br/>| SLR2      |    0 |    0 |    0 |<br/>| SLR1      |    0 |    0 |    0 |<br/>| SLR0      |    0 |    0 |    0 |<br/>+-----------+------+------+------+<br/>13. SLR CLB Logic and Dedicated Block Utilization<br/>-------------------------------------------------<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>* Note: Available Control Sets based on CLB Registers / 8<br/>14. SLR IO Utilization<br/>----------------------<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| Total     |         0 |         |          0 |          |          0 |          |   0 |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/># report_timing<br/>INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: max.<br/>INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs<br/>WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew<br/>Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design<br/>INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.<br/>Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>-----------------------------------------------------------------------------------------<br/>| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021<br/>| Date              : Thu Aug  4 20:10:27 2022<br/>| Host              : FPGA-311 running 64-bit Ubuntu 18.04.2 LTS<br/>| Command           : report_timing<br/>| Design            : graphFull1<br/>| Device            : xcvu9p-flga2104<br/>| Speed File        : -2  PRODUCTION 1.27 02-28-2020<br/>| Temperature Grade : I<br/>-----------------------------------------------------------------------------------------<br/>Timing Report<br/>Slack (VIOLATED) :        -0.499ns  (required time - arrival time)<br/>  Source:                 _zz_dataOut_payload_fragment_0_1839_reg[46]/C<br/>                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})<br/>  Destination:            _zz_dataOut_payload_fragment_0_1847_reg[603]/D<br/>                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})<br/>  Path Group:             clk<br/>  Path Type:              Setup (Max at Slow Process Corner)<br/>  Requirement:            1.250ns  (clk rise@1.250ns - clk rise@0.000ns)<br/>  Data Path Delay:        1.739ns  (logic 0.799ns (45.946%)  route 0.940ns (54.054%))<br/>  Logic Levels:           22  (CARRY8=19 LUT2=1 LUT3=1 LUT5=1)<br/>  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE<br/>    Total System Jitter     (TSJ):    0.071ns<br/>    Total Input Jitter      (TIJ):    0.000ns<br/>    Discrete Jitter          (DJ):    0.000ns<br/>    Phase Error              (PE):    0.000ns<br/>    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)<br/>  -------------------------------------------------------------------    -------------------<br/>                         (clock clk rise edge)        0.000     0.000 r  <br/>                                                      0.000     0.000 r  clk (IN)<br/>                         net (fo=69224, unset)        0.000     0.000    clk<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_1839_reg[46]/C<br/>  -------------------------------------------------------------------    -------------------<br/>                         FDRE (Prop_FDRE_C_Q)         0.078     0.078 r  _zz_dataOut_payload_fragment_0_1839_reg[46]/Q<br/>                         net (fo=2, unplaced)         0.149     0.227    _zz__zz_dataOut_payload_fragment_0_1847_2[302]<br/>                         LUT2 (Prop_LUT2_I1_O)        0.037     0.264 r  _zz_dataOut_payload_fragment_0_1847[308]_i_10/O<br/>                         net (fo=1, unplaced)         0.023     0.287    _zz_dataOut_payload_fragment_0_1847[308]_i_10_n_0<br/>                         CARRY8 (Prop_CARRY8_S[1]_CO[7])<br/>                                                      0.197     0.484 r  _zz_dataOut_payload_fragment_0_1847_reg[308]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.489    _zz_dataOut_payload_fragment_0_1847_reg[308]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.511 r  _zz_dataOut_payload_fragment_0_1847_reg[316]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.516    _zz_dataOut_payload_fragment_0_1847_reg[316]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.538 r  _zz_dataOut_payload_fragment_0_1847_reg[324]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.543    _zz_dataOut_payload_fragment_0_1847_reg[324]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.565 r  _zz_dataOut_payload_fragment_0_1847_reg[332]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.570    _zz_dataOut_payload_fragment_0_1847_reg[332]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.592 r  _zz_dataOut_payload_fragment_0_1847_reg[340]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.597    _zz_dataOut_payload_fragment_0_1847_reg[340]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.619 r  _zz_dataOut_payload_fragment_0_1847_reg[348]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.624    _zz_dataOut_payload_fragment_0_1847_reg[348]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.646 r  _zz_dataOut_payload_fragment_0_1847_reg[356]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.651    _zz_dataOut_payload_fragment_0_1847_reg[356]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.673 r  _zz_dataOut_payload_fragment_0_1847_reg[364]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.678    _zz_dataOut_payload_fragment_0_1847_reg[364]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.700 r  _zz_dataOut_payload_fragment_0_1847_reg[372]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.705    _zz_dataOut_payload_fragment_0_1847_reg[372]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.727 r  _zz_dataOut_payload_fragment_0_1847_reg[380]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.732    _zz_dataOut_payload_fragment_0_1847_reg[380]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.754 r  _zz_dataOut_payload_fragment_0_1847_reg[388]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.759    _zz_dataOut_payload_fragment_0_1847_reg[388]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.781 r  _zz_dataOut_payload_fragment_0_1847_reg[396]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.786    _zz_dataOut_payload_fragment_0_1847_reg[396]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.808 r  _zz_dataOut_payload_fragment_0_1847_reg[404]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.813    _zz_dataOut_payload_fragment_0_1847_reg[404]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.835 r  _zz_dataOut_payload_fragment_0_1847_reg[412]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.840    _zz_dataOut_payload_fragment_0_1847_reg[412]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.862 r  _zz_dataOut_payload_fragment_0_1847_reg[420]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.867    _zz_dataOut_payload_fragment_0_1847_reg[420]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.889 r  _zz_dataOut_payload_fragment_0_1847_reg[428]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.894    _zz_dataOut_payload_fragment_0_1847_reg[428]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.916 r  _zz_dataOut_payload_fragment_0_1847_reg[436]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.921    _zz_dataOut_payload_fragment_0_1847_reg[436]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.943 r  _zz_dataOut_payload_fragment_0_1847_reg[444]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.948    _zz_dataOut_payload_fragment_0_1847_reg[444]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.970 r  _zz_dataOut_payload_fragment_0_1847_reg[602]_i_2/CO[7]<br/>                         net (fo=152, unplaced)       0.338     1.308    _zz_dataOut_payload_fragment_0_1847_reg[602]_i_2_n_0<br/>                         LUT3 (Prop_LUT3_I0_O)        0.053     1.361 r  _zz_dataOut_payload_fragment_0_1847[753]_i_3/O<br/>                         net (fo=151, unplaced)       0.292     1.653    _zz_dataOut_payload_fragment_0_1847[753]_i_3_n_0<br/>                         LUT5 (Prop_LUT5_I1_O)        0.038     1.691 r  _zz_dataOut_payload_fragment_0_1847[603]_i_1/O<br/>                         net (fo=1, unplaced)         0.048     1.739    _zz_dataOut_payload_fragment_0_1847[603]_i_1_n_0<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_1847_reg[603]/D<br/>  -------------------------------------------------------------------    -------------------<br/>                         (clock clk rise edge)        1.250     1.250 r  <br/>                                                      0.000     1.250 r  clk (IN)<br/>                         net (fo=69224, unset)        0.000     1.250    clk<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_1847_reg[603]/C<br/>                         clock pessimism              0.000     1.250    <br/>                         clock uncertainty           -0.035     1.215    <br/>                         FDRE (Setup_FDRE_C_D)        0.025     1.240    _zz_dataOut_payload_fragment_0_1847_reg[603]<br/>  -------------------------------------------------------------------<br/>                         required time                          1.240    <br/>                         arrival time                          -1.739    <br/>  -------------------------------------------------------------------<br/>                         slack                                 -0.499    <br/>report_timing: Time (s): cpu = 00:02:01 ; elapsed = 00:00:43 . Memory (MB): peak = 7229.125 ; gain = 762.551 ; free physical = 10184 ; free virtual = 35216<br/>INFO: [Common 17-206] Exiting Vivado at Thu Aug  4 20:10:27 2022...<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: <br/>LUT: 42042<br/>FF: 54106<br/>DSP: 189<br/>BRAM: 0<br/>CARRY8: 4076<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: <br/>fmax = 575.0431282346176 MHz<br/></span>
                                            </li>
                                        </ul>
                                    </li>
                                    <li class="level test">
                                        <span><em class="time">
                                                <div class="time">4 m 25 s</div>
                                            </em><em class="status">passed</em>should synth for low with width growth</span>
                                        <ul>
                                            <li class="text">
                                                <span class="stdout">[Runtime] SpinalHDL v1.7.0    git head : eca519e78d4e6022e34911ec300a432ed9db8220<br/>[Runtime] JVM max memory : 16064.0MiB<br/>[Runtime] Current date : 2022.08.04 20:10:38<br/>[Progress] at 614.742 : Elaborate components<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: stages: 32 62 122 242 482 962 1922 3842 7682 15362 <br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: HALF mult graph built<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 150 redundant vertices eliminated<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: start breaking bundles<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	12 pairs of merge-split found<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	542 vertices before<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	542 vertices after<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: end breaking bundles<br/>Version identifier: 12.10.0.0 | 2019-11-26 | 843d4de<br/>Tried aggregator 1 time.<br/>LP Presolve eliminated 212 rows and 50 columns.<br/>Aggregator did 258 substitutions.<br/>Reduced LP has 381 rows, 234 columns, and 762 nonzeros.<br/>Presolve time = 0.00 sec. (0.71 ticks)<br/>Initializing dual steep norms . . .<br/>Iteration log . . .<br/>Iteration:     1   Dual objective     =          -199.000000<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: solution status: Optimal<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: solution latency = 23<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: number of operators:<br/>	ADD -> 55<br/>	ADDC -> 25<br/>	AND -> 0<br/>	BASEADD -> 50<br/>	BASESUB -> 0<br/>	FullMult -> 65<br/>	LowMult -> 16<br/>	MUX -> 0<br/>	Merge -> 50<br/>	RESIZE -> 83<br/>	SHIFT -> 65<br/>	SUB -> 50<br/>	SUBC -> 0<br/>	Split -> 80<br/>	SquareMult -> 0<br/>	Var -> 3<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: latency before impl 23<br/>[Progress] at 614.826 : Checks and transforms<br/>[Progress] at 614.948 : Generate Verilog<br/>[Warning] 1264 signals were pruned. You can call printPruned on the backend report to get more informations.<br/>[Done] at 615.034<br/>/tools/Xilinx/Vivado/2021.1/bin/vivado -stack 2000 -nojournal -log doit.log -mode batch -source doit.tcl<br/>****** Vivado v2021.1 (64-bit)<br/>  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021<br/>  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021<br/>    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>source doit.tcl<br/># read_verilog graphLow0.v <br/># read_xdc doit.xdc<br/># synth_design -part xcvu9p-flga2104-2-i -top graphLow0 -mode out_of_context<br/>Command: synth_design -part xcvu9p-flga2104-2-i -top graphLow0 -mode out_of_context<br/>Starting synth_design<br/>Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'<br/>INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'<br/>INFO: [Device 21-403] Loading part xcvu9p-flga2104-2-i<br/>INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.<br/>INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes<br/>INFO: [Synth 8-7075] Helper process launched with PID 118488<br/>---------------------------------------------------------------------------------<br/>Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5034.176 ; gain = 225.684 ; free physical = 11286 ; free virtual = 36096<br/>---------------------------------------------------------------------------------<br/>INFO: [Synth 8-6157] synthesizing module 'graphLow0' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:7]<br/>INFO: [Synth 8-6157] synthesizing module 'FullMult32' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4213]<br/>INFO: [Synth 8-6155] done synthesizing module 'FullMult32' (1#1) [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4213]<br/>INFO: [Synth 8-6157] synthesizing module 'LowMult34' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4047]<br/>INFO: [Synth 8-6155] done synthesizing module 'LowMult34' (2#1) [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4047]<br/>INFO: [Synth 8-6155] done synthesizing module 'graphLow0' (3#1) [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:7]<br/>---------------------------------------------------------------------------------<br/>Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5121.113 ; gain = 312.621 ; free physical = 10883 ; free virtual = 35695<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Handling Custom Attributes<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5138.926 ; gain = 330.434 ; free physical = 11667 ; free virtual = 36478<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5138.926 ; gain = 330.434 ; free physical = 11667 ; free virtual = 36478<br/>---------------------------------------------------------------------------------<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.69 . Memory (MB): peak = 5138.926 ; gain = 0.000 ; free physical = 11640 ; free virtual = 36450<br/>INFO: [Project 1-570] Preparing netlist for logic optimization<br/>Processing XDC Constraints<br/>Initializing timing engine<br/>Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/doit.xdc]<br/>Finished Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/doit.xdc]<br/>Completed Processing XDC Constraints<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5431.801 ; gain = 0.000 ; free physical = 10689 ; free virtual = 35500<br/>INFO: [Project 1-111] Unisim Transformation Summary:<br/>No Unisim elements were transformed.<br/>Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 5431.801 ; gain = 0.000 ; free physical = 10598 ; free virtual = 35408<br/>---------------------------------------------------------------------------------<br/>Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 5431.801 ; gain = 623.309 ; free physical = 10692 ; free virtual = 35501<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Loading Part and Timing Information<br/>---------------------------------------------------------------------------------<br/>Loading part: xcvu9p-flga2104-2-i<br/>INFO: [Synth 8-6742] Reading net delay rules and data<br/>---------------------------------------------------------------------------------<br/>Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 5431.801 ; gain = 623.309 ; free physical = 10692 ; free virtual = 35501<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Applying 'set_property' XDC Constraints<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 5431.801 ; gain = 623.309 ; free physical = 10691 ; free virtual = 35501<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 5431.801 ; gain = 623.309 ; free physical = 10749 ; free virtual = 35561<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start RTL Component Statistics <br/>---------------------------------------------------------------------------------<br/>Detailed RTL Component Info : <br/>+---Adders : <br/>	   2 Input  377 Bit       Adders := 2     <br/>	   2 Input  366 Bit       Adders := 1     <br/>	   2 Input  244 Bit       Adders := 1     <br/>	   3 Input  244 Bit       Adders := 2     <br/>	   2 Input  242 Bit       Adders := 1     <br/>	   2 Input  241 Bit       Adders := 5     <br/>	   2 Input  240 Bit       Adders := 1     <br/>	   2 Input  186 Bit       Adders := 5     <br/>	   2 Input  124 Bit       Adders := 5     <br/>	   3 Input  124 Bit       Adders := 10    <br/>	   2 Input  122 Bit       Adders := 8     <br/>	   2 Input  121 Bit       Adders := 10    <br/>	   2 Input  120 Bit       Adders := 3     <br/>	   2 Input  118 Bit       Adders := 1     <br/>	   2 Input   96 Bit       Adders := 19    <br/>	   2 Input   64 Bit       Adders := 65    <br/>	   3 Input   64 Bit       Adders := 38    <br/>	   2 Input   62 Bit       Adders := 8     <br/>	   2 Input   61 Bit       Adders := 12    <br/>	   3 Input   35 Bit       Adders := 65    <br/>	   2 Input   32 Bit       Adders := 24    <br/>	   2 Input   31 Bit       Adders := 8     <br/>	   2 Input   17 Bit       Adders := 65    <br/>	   2 Input   16 Bit       Adders := 2     <br/>+---Registers : <br/>	              377 Bit    Registers := 2     <br/>	              366 Bit    Registers := 1     <br/>	              244 Bit    Registers := 3     <br/>	              242 Bit    Registers := 4     <br/>	              241 Bit    Registers := 11    <br/>	              240 Bit    Registers := 5     <br/>	              186 Bit    Registers := 5     <br/>	              124 Bit    Registers := 15    <br/>	              122 Bit    Registers := 26    <br/>	              121 Bit    Registers := 22    <br/>	              120 Bit    Registers := 15    <br/>	              118 Bit    Registers := 5     <br/>	               96 Bit    Registers := 19    <br/>	               64 Bit    Registers := 104   <br/>	               62 Bit    Registers := 86    <br/>	               61 Bit    Registers := 24    <br/>	               60 Bit    Registers := 39    <br/>	               58 Bit    Registers := 12    <br/>	               56 Bit    Registers := 4     <br/>	               35 Bit    Registers := 65    <br/>	               32 Bit    Registers := 284   <br/>	               31 Bit    Registers := 8     <br/>	               30 Bit    Registers := 4     <br/>	               17 Bit    Registers := 145   <br/>	               16 Bit    Registers := 262   <br/>	                1 Bit    Registers := 1148  <br/>---------------------------------------------------------------------------------<br/>Finished RTL Component Statistics <br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Part Resource Summary<br/>---------------------------------------------------------------------------------<br/>Part Resources:<br/>DSPs: 6840 (col length:120)<br/>BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)<br/>---------------------------------------------------------------------------------<br/>Finished Part Resource Summary<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Cross Boundary and Area Optimization<br/>---------------------------------------------------------------------------------<br/>DSP Report: Generating DSP multiplicationByDsp_52/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_60 is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_52/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_80 is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_20 is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_52/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_190 is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_170 is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_29/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_29/_zz_ret_60 is absorbed into DSP multiplicationByDsp_29/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_29/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_29/_zz_ret_80 is absorbed into DSP multiplicationByDsp_29/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_29/_zz_ret_20 is absorbed into DSP multiplicationByDsp_29/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_29/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_29/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_29/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_29/_zz_ret_190 is absorbed into DSP multiplicationByDsp_29/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_29/_zz_ret_170 is absorbed into DSP multiplicationByDsp_29/_zz_ret_19_reg.<br/>DSP Report: Generating DSP _zz_dataOut_payload_fragment_0_45_reg, operation Mode is: (PCIN+A:B)'.<br/>DSP Report: register _zz_dataOut_payload_fragment_0_45_reg is absorbed into DSP _zz_dataOut_payload_fragment_0_45_reg.<br/>DSP Report: operator _zz_dataOut_payload_fragment_0_450 is absorbed into DSP _zz_dataOut_payload_fragment_0_45_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_31/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_60 is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_31/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_80 is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_20 is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_31/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_190 is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_170 is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_53/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_53/_zz_ret_60 is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_53/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_53/_zz_ret_80 is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_53/_zz_ret_20 is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_53/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_53/_zz_ret_190 is absorbed into DSP multiplicationByDsp_53/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_53/_zz_ret_170 is absorbed into DSP multiplicationByDsp_53/_zz_ret_19_reg.<br/>DSP Report: Generating DSP _zz_dataOut_payload_fragment_0_46_reg, operation Mode is: (PCIN+A:B)'.<br/>DSP Report: register _zz_dataOut_payload_fragment_0_46_reg is absorbed into DSP _zz_dataOut_payload_fragment_0_46_reg.<br/>DSP Report: operator _zz_dataOut_payload_fragment_0_460 is absorbed into DSP _zz_dataOut_payload_fragment_0_46_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_70 is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_50 is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_12/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_130 is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_120 is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_100 is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_70 is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_50 is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_13/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_130 is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_120 is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_100 is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_65/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_65/_zz_ret_70 is absorbed into DSP multiplicationByDsp_65/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_65/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_65/_zz_ret_50 is absorbed into DSP multiplicationByDsp_65/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_65/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_65/_zz_ret_130 is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_65/_zz_ret_120 is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_65/_zz_ret_100 is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_70 is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_50 is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_46/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_130 is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_120 is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_100 is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_70 is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_50 is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_61/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_130 is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_120 is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_100 is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_77/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_77/_zz_ret_70 is absorbed into DSP multiplicationByDsp_77/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_77/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_77/_zz_ret_50 is absorbed into DSP multiplicationByDsp_77/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_77/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_77/_zz_ret_130 is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_77/_zz_ret_120 is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_77/_zz_ret_100 is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_14/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_14/_zz_ret_70 is absorbed into DSP multiplicationByDsp_14/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_14/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_14/_zz_ret_50 is absorbed into DSP multiplicationByDsp_14/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_14/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_14/_zz_ret_130 is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_14/_zz_ret_120 is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_14/_zz_ret_100 is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_68/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_68/_zz_ret_70 is absorbed into DSP multiplicationByDsp_68/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_68/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_68/_zz_ret_50 is absorbed into DSP multiplicationByDsp_68/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_68/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_68/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_68/_zz_ret_130 is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_68/_zz_ret_120 is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_68/_zz_ret_100 is absorbed into DSP multiplicationByDsp_68/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_70 is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_50 is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_54/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_130 is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_120 is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_100 is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_79/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_79/_zz_ret_70 is absorbed into DSP multiplicationByDsp_79/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_79/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_79/_zz_ret_50 is absorbed into DSP multiplicationByDsp_79/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_79/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_79/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_79/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_79/_zz_ret_130 is absorbed into DSP multiplicationByDsp_79/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_79/_zz_ret_120 is absorbed into DSP multiplicationByDsp_79/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_79/_zz_ret_100 is absorbed into DSP multiplicationByDsp_79/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_70 is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_50 is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_43/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_130 is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_120 is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_100 is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_66/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_66/_zz_ret_70 is absorbed into DSP multiplicationByDsp_66/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_66/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_66/_zz_ret_50 is absorbed into DSP multiplicationByDsp_66/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_66/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_66/_zz_ret_130 is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_66/_zz_ret_120 is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_66/_zz_ret_100 is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_12_delay_4_reg' and it is trimmed from '60' to '59' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1873]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_12_delay_3_reg' and it is trimmed from '60' to '59' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3411]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_12_delay_2_reg' and it is trimmed from '60' to '59' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3410]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_179_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1899]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_178_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3691]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_177_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3690]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_141_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3642]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_83_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1839]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_82_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1840]<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[0]' (FD) to 'multiplicationByDsp_3/_zz_ret_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[1]' (FD) to 'multiplicationByDsp_3/_zz_ret_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[2]' (FD) to 'multiplicationByDsp_3/_zz_ret_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[3]' (FD) to 'multiplicationByDsp_3/_zz_ret_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[4]' (FD) to 'multiplicationByDsp_3/_zz_ret_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[5]' (FD) to 'multiplicationByDsp_3/_zz_ret_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[6]' (FD) to 'multiplicationByDsp_3/_zz_ret_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[7]' (FD) to 'multiplicationByDsp_3/_zz_ret_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[8]' (FD) to 'multiplicationByDsp_3/_zz_ret_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[9]' (FD) to 'multiplicationByDsp_3/_zz_ret_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[10]' (FD) to 'multiplicationByDsp_3/_zz_ret_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[11]' (FD) to 'multiplicationByDsp_3/_zz_ret_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[12]' (FD) to 'multiplicationByDsp_3/_zz_ret_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[13]' (FD) to 'multiplicationByDsp_3/_zz_ret_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[14]' (FD) to 'multiplicationByDsp_3/_zz_ret_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[15]' (FD) to 'multiplicationByDsp_3/_zz_ret_delay_1_reg[15]'<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_69/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4331]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_69/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4332]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_69/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4333]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_69/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4334]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_69/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4335]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_69/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4336]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_67/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4324]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_67/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4325]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_67/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4326]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_67/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4327]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_67/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4328]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_67/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4329]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_67/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4331]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_67/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4332]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_67/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4333]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_67/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4334]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_67/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4335]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_67/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4336]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_67/_zz_ret_delay_1_reg[15:0]' into 'multiplicationByDsp_69/_zz_ret_delay_1_reg[15:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4299]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_67/_zz_ret_delay_2_reg[15:0]' into 'multiplicationByDsp_69/_zz_ret_delay_2_reg[15:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4300]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_56/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4130]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_56/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4131]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_56/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4132]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_56/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4133]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_56/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4134]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_56/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4136]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_56/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4137]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_56/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4138]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_56/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4139]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_56/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4140]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_55/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4130]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_55/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4131]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_55/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4132]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_55/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4133]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_55/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4134]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_55/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4136]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_55/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4137]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_55/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4138]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_55/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4139]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_55/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4140]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4130]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4131]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4132]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4133]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4134]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4136]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4137]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4138]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4139]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4140]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4324]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4325]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4326]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4327]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4328]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4329]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4331]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4332]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4333]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4334]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4335]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4336]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_33/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4130]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_33/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4131]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_33/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4132]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_33/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4133]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_33/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4134]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_33/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4136]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_33/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4137]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_33/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4138]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_33/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4139]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_33/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4140]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_32/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4324]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_32/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4325]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_32/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4326]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_32/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4327]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_32/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4328]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_32/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4329]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_32/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4331]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_32/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4332]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_32/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4333]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_32/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4334]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_32/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4335]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_32/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4336]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4324]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4325]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4326]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4327]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4328]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4329]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4331]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4332]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4333]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4334]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4335]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4336]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/_zz_ret_delay_1_reg[15:0]' into 'multiplicationByDsp_32/_zz_ret_delay_1_reg[15:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4299]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/_zz_ret_delay_2_reg[15:0]' into 'multiplicationByDsp_32/_zz_ret_delay_2_reg[15:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4300]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_18/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4324]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_18/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_69/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4325]<br/>INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_185_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1903]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_184_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3697]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_183_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3696]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_155_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3658]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_88_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1851]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_49_reg' and it is trimmed from '31' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1787]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_56/_zz_ret_19_reg' and it is trimmed from '34' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4101]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_56/_zz_ret_17_reg' and it is trimmed from '34' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4123]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_87_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1852]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_48_reg' and it is trimmed from '31' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1785]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_55/_zz_ret_19_reg' and it is trimmed from '34' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4101]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_55/_zz_ret_17_reg' and it is trimmed from '34' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4123]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_35/_zz_ret_19_reg' and it is trimmed from '34' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4101]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_35/_zz_ret_17_reg' and it is trimmed from '34' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4123]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_19/ret_reg' and it is trimmed from '64' to '62' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4287]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_34/ret_reg' and it is trimmed from '64' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4287]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_19/_zz_ret_18_reg' and it is trimmed from '32' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4314]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_19/_zz_ret_17_reg' and it is trimmed from '32' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4313]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_34/_zz_ret_18_reg' and it is trimmed from '32' to '28' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4314]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_34/_zz_ret_17_reg' and it is trimmed from '32' to '28' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4313]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_33/_zz_ret_19_reg' and it is trimmed from '34' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4101]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_33/_zz_ret_17_reg' and it is trimmed from '34' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4123]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_32/ret_reg' and it is trimmed from '64' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4287]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_32/_zz_ret_18_reg' and it is trimmed from '32' to '28' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4314]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_32/_zz_ret_17_reg' and it is trimmed from '32' to '28' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4313]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_18_delay_4_reg' and it is trimmed from '60' to '59' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1879]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_18_delay_3_reg' and it is trimmed from '60' to '59' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3431]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_18_delay_2_reg' and it is trimmed from '60' to '59' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3430]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_18/ret_reg' and it is trimmed from '64' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4287]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_18/_zz_ret_18_reg' and it is trimmed from '32' to '28' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4314]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_18/_zz_ret_17_reg' and it is trimmed from '32' to '28' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4313]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_17/ret_reg' and it is trimmed from '64' to '62' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4287]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_17/_zz_ret_18_reg' and it is trimmed from '32' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4314]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_17/_zz_ret_17_reg' and it is trimmed from '32' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4313]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_16/ret_reg' and it is trimmed from '64' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4287]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_16/_zz_ret_18_reg' and it is trimmed from '32' to '28' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4314]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_16/_zz_ret_17_reg' and it is trimmed from '32' to '28' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4313]<br/>DSP Report: Generating DSP multiplicationByDsp_55/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_60 is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_55/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_80 is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_20 is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_55/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_190 is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_170 is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_33/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_33/_zz_ret_60 is absorbed into DSP multiplicationByDsp_33/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_33/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_33/_zz_ret_80 is absorbed into DSP multiplicationByDsp_33/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_33/_zz_ret_20 is absorbed into DSP multiplicationByDsp_33/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_33/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_33/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_33/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_33/_zz_ret_190 is absorbed into DSP multiplicationByDsp_33/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_33/_zz_ret_170 is absorbed into DSP multiplicationByDsp_33/_zz_ret_19_reg.<br/>DSP Report: Generating DSP _zz_dataOut_payload_fragment_0_48_reg, operation Mode is: (PCIN+A:B)'.<br/>DSP Report: register _zz_dataOut_payload_fragment_0_48_reg is absorbed into DSP _zz_dataOut_payload_fragment_0_48_reg.<br/>DSP Report: operator _zz_dataOut_payload_fragment_0_480 is absorbed into DSP _zz_dataOut_payload_fragment_0_48_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_32/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_70 is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_32/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_50 is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_32/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_130 is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_120 is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_100 is absorbed into DSP multiplicationByDsp_32/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_35/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_35/_zz_ret_60 is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_35/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_35/_zz_ret_80 is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_35/_zz_ret_20 is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_35/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_35/_zz_ret_190 is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_35/_zz_ret_170 is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_56/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_56/_zz_ret_60 is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_56/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_56/_zz_ret_80 is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_56/_zz_ret_20 is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_56/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_56/_zz_ret_190 is absorbed into DSP multiplicationByDsp_56/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_56/_zz_ret_170 is absorbed into DSP multiplicationByDsp_56/_zz_ret_19_reg.<br/>DSP Report: Generating DSP _zz_dataOut_payload_fragment_0_49_reg, operation Mode is: (PCIN+A:B)'.<br/>DSP Report: register _zz_dataOut_payload_fragment_0_49_reg is absorbed into DSP _zz_dataOut_payload_fragment_0_49_reg.<br/>DSP Report: operator _zz_dataOut_payload_fragment_0_490 is absorbed into DSP _zz_dataOut_payload_fragment_0_49_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_34/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_34/_zz_ret_70 is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_34/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_34/_zz_ret_50 is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_34/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_34/_zz_ret_130 is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_34/_zz_ret_120 is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_34/_zz_ret_100 is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_18/_zz_ret_70 is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_18/_zz_ret_50 is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_18/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_18/_zz_ret_130 is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_18/_zz_ret_120 is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_18/_zz_ret_100 is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_19/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_19/_zz_ret_70 is absorbed into DSP multiplicationByDsp_19/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_19/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_19/_zz_ret_50 is absorbed into DSP multiplicationByDsp_19/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_19/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*BCIN2)'+1-1)'.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_19/_zz_ret_130 is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_19/_zz_ret_120 is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_100 is absorbed into DSP multiplicationByDsp_19/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_69/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_69/_zz_ret_70 is absorbed into DSP multiplicationByDsp_69/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_69/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_69/_zz_ret_50 is absorbed into DSP multiplicationByDsp_69/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_69/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_69/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_69/_zz_ret_130 is absorbed into DSP multiplicationByDsp_69/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_69/_zz_ret_120 is absorbed into DSP multiplicationByDsp_69/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_69/_zz_ret_100 is absorbed into DSP multiplicationByDsp_69/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_70 is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_50 is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_16/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_130 is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_120 is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_18/_zz_ret_100 is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_17/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_17/_zz_ret_70 is absorbed into DSP multiplicationByDsp_17/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_17/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_17/_zz_ret_50 is absorbed into DSP multiplicationByDsp_17/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_17/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_17/_zz_ret_130 is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_17/_zz_ret_120 is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_100 is absorbed into DSP multiplicationByDsp_17/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg, operation Mode is: (ACIN2*B'')'.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_67/_zz_ret_70 is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_67/_zz_ret_50 is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_67/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_69/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_67/_zz_ret_130 is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_67/_zz_ret_120 is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_69/_zz_ret_100 is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[0]' (FD) to 'multiplicationByDsp_33/_zz_ret_9_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[1]' (FD) to 'multiplicationByDsp_33/_zz_ret_9_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[2]' (FD) to 'multiplicationByDsp_33/_zz_ret_9_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[3]' (FD) to 'multiplicationByDsp_33/_zz_ret_9_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[4]' (FD) to 'multiplicationByDsp_33/_zz_ret_9_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[5]' (FD) to 'multiplicationByDsp_33/_zz_ret_9_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[6]' (FD) to 'multiplicationByDsp_33/_zz_ret_9_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[7]' (FD) to 'multiplicationByDsp_33/_zz_ret_9_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[8]' (FD) to 'multiplicationByDsp_33/_zz_ret_9_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[9]' (FD) to 'multiplicationByDsp_33/_zz_ret_9_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[10]' (FD) to 'multiplicationByDsp_33/_zz_ret_9_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[11]' (FD) to 'multiplicationByDsp_33/_zz_ret_9_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[12]' (FD) to 'multiplicationByDsp_33/_zz_ret_9_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[13]' (FD) to 'multiplicationByDsp_33/_zz_ret_9_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[14]' (FD) to 'multiplicationByDsp_33/_zz_ret_9_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[15]' (FD) to 'multiplicationByDsp_33/_zz_ret_9_reg[15]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_34/_zz_ret_delay_1_reg[0]' (FD) to 'multiplicationByDsp_35/_zz_ret_9_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_34/_zz_ret_delay_1_reg[1]' (FD) to 'multiplicationByDsp_35/_zz_ret_9_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_34/_zz_ret_delay_1_reg[2]' (FD) to 'multiplicationByDsp_35/_zz_ret_9_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_34/_zz_ret_delay_1_reg[3]' (FD) to 'multiplicationByDsp_35/_zz_ret_9_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_34/_zz_ret_delay_1_reg[4]' (FD) to 'multiplicationByDsp_35/_zz_ret_9_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_34/_zz_ret_delay_1_reg[5]' (FD) to 'multiplicationByDsp_35/_zz_ret_9_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_34/_zz_ret_delay_1_reg[6]' (FD) to 'multiplicationByDsp_35/_zz_ret_9_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_34/_zz_ret_delay_1_reg[7]' (FD) to 'multiplicationByDsp_35/_zz_ret_9_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_34/_zz_ret_delay_1_reg[8]' (FD) to 'multiplicationByDsp_35/_zz_ret_9_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_34/_zz_ret_delay_1_reg[9]' (FD) to 'multiplicationByDsp_35/_zz_ret_9_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_34/_zz_ret_delay_1_reg[10]' (FD) to 'multiplicationByDsp_35/_zz_ret_9_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_34/_zz_ret_delay_1_reg[11]' (FD) to 'multiplicationByDsp_35/_zz_ret_9_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_34/_zz_ret_delay_1_reg[12]' (FD) to 'multiplicationByDsp_35/_zz_ret_9_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_34/_zz_ret_delay_1_reg[13]' (FD) to 'multiplicationByDsp_35/_zz_ret_9_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_34/_zz_ret_delay_1_reg[14]' (FD) to 'multiplicationByDsp_35/_zz_ret_9_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_34/_zz_ret_delay_1_reg[15]' (FD) to 'multiplicationByDsp_35/_zz_ret_9_reg[15]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_32/_zz_ret_delay_1_reg[0]' (FD) to 'multiplicationByDsp_55/_zz_ret_9_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_32/_zz_ret_delay_1_reg[1]' (FD) to 'multiplicationByDsp_55/_zz_ret_9_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_32/_zz_ret_delay_1_reg[2]' (FD) to 'multiplicationByDsp_55/_zz_ret_9_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_32/_zz_ret_delay_1_reg[3]' (FD) to 'multiplicationByDsp_55/_zz_ret_9_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_32/_zz_ret_delay_1_reg[4]' (FD) to 'multiplicationByDsp_55/_zz_ret_9_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_32/_zz_ret_delay_1_reg[5]' (FD) to 'multiplicationByDsp_55/_zz_ret_9_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_32/_zz_ret_delay_1_reg[6]' (FD) to 'multiplicationByDsp_55/_zz_ret_9_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_32/_zz_ret_delay_1_reg[7]' (FD) to 'multiplicationByDsp_55/_zz_ret_9_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_32/_zz_ret_delay_1_reg[8]' (FD) to 'multiplicationByDsp_55/_zz_ret_9_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_32/_zz_ret_delay_1_reg[9]' (FD) to 'multiplicationByDsp_55/_zz_ret_9_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_32/_zz_ret_delay_1_reg[10]' (FD) to 'multiplicationByDsp_55/_zz_ret_9_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_32/_zz_ret_delay_1_reg[11]' (FD) to 'multiplicationByDsp_55/_zz_ret_9_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_32/_zz_ret_delay_1_reg[12]' (FD) to 'multiplicationByDsp_55/_zz_ret_9_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_32/_zz_ret_delay_1_reg[13]' (FD) to 'multiplicationByDsp_55/_zz_ret_9_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_32/_zz_ret_delay_1_reg[14]' (FD) to 'multiplicationByDsp_55/_zz_ret_9_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_32/_zz_ret_delay_1_reg[15]' (FD) to 'multiplicationByDsp_55/_zz_ret_9_reg[15]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_9_reg[16]' (FD) to 'multiplicationByDsp_18/_zz_ret_1_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_55/_zz_ret_9_reg[16]' (FD) to 'multiplicationByDsp_32/_zz_ret_1_delay_1_reg[0]'<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_251_reg' and it is trimmed from '121' to '120' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1958]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_243_reg' and it is trimmed from '121' to '120' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1928]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_242_reg' and it is trimmed from '121' to '120' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3770]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_241_reg' and it is trimmed from '121' to '120' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3769]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_227_reg' and it is trimmed from '121' to '120' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3748]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_206_reg' and it is trimmed from '61' to '59' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1915]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_205_reg' and it is trimmed from '61' to '59' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3722]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_204_reg' and it is trimmed from '61' to '59' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3721]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_175_reg' and it is trimmed from '61' to '59' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3688]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_116_reg' and it is trimmed from '61' to '59' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1871]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_26_delay_4_reg' and it is trimmed from '60' to '59' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1905]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_26_delay_3_reg' and it is trimmed from '60' to '59' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3467]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_26_delay_2_reg' and it is trimmed from '60' to '59' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3466]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_203_reg' and it is trimmed from '121' to '120' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3720]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_24_delay_4_reg' and it is trimmed from '60' to '58' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1898]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_24_delay_3_reg' and it is trimmed from '60' to '58' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3459]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_24_delay_2_reg' and it is trimmed from '60' to '58' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3458]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_69_reg' and it is trimmed from '31' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1817]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_70/_zz_ret_19_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4101]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_70/_zz_ret_17_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4123]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_59/_zz_ret_19_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4101]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_59/_zz_ret_17_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4123]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_169_delay_4_reg' and it is trimmed from '120' to '119' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1953]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_169_delay_3_reg' and it is trimmed from '120' to '119' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3718]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_169_delay_2_reg' and it is trimmed from '120' to '119' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3717]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_230_reg' and it is trimmed from '121' to '120' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1927]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_229_reg' and it is trimmed from '121' to '120' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3750]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_228_reg' and it is trimmed from '121' to '120' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3749]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_207_reg' and it is trimmed from '121' to '120' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3724]<br/>DSP Report: Generating DSP multiplicationByDsp_59/_zz_ret_6_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_60 is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_59/_zz_ret_8_reg, operation Mode is: (PCIN+((A:0x0)''*B'')')'.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_80 is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_20 is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_59/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_190 is absorbed into DSP multiplicationByDsp_59/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_170 is absorbed into DSP multiplicationByDsp_59/_zz_ret_19_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_70/_zz_ret_6_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_70/_zz_ret_60 is absorbed into DSP multiplicationByDsp_70/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_70/_zz_ret_8_reg, operation Mode is: (PCIN+((A:0x0)''*B'')')'.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_70/_zz_ret_80 is absorbed into DSP multiplicationByDsp_70/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_70/_zz_ret_20 is absorbed into DSP multiplicationByDsp_70/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_70/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_70/_zz_ret_190 is absorbed into DSP multiplicationByDsp_70/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_70/_zz_ret_170 is absorbed into DSP multiplicationByDsp_70/_zz_ret_19_reg.<br/>DSP Report: Generating DSP _zz_dataOut_payload_fragment_0_69_reg, operation Mode is: (PCIN+A:B)'.<br/>DSP Report: register _zz_dataOut_payload_fragment_0_69_reg is absorbed into DSP _zz_dataOut_payload_fragment_0_69_reg.<br/>DSP Report: operator _zz_dataOut_payload_fragment_0_690 is absorbed into DSP _zz_dataOut_payload_fragment_0_69_reg.<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_delay_1_reg[0]' (FD) to 'multiplicationByDsp_10/_zz_ret_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_delay_1_reg[1]' (FD) to 'multiplicationByDsp_10/_zz_ret_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_delay_1_reg[2]' (FD) to 'multiplicationByDsp_10/_zz_ret_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_delay_1_reg[3]' (FD) to 'multiplicationByDsp_10/_zz_ret_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_delay_1_reg[4]' (FD) to 'multiplicationByDsp_10/_zz_ret_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_delay_1_reg[5]' (FD) to 'multiplicationByDsp_10/_zz_ret_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_delay_1_reg[6]' (FD) to 'multiplicationByDsp_10/_zz_ret_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_delay_1_reg[7]' (FD) to 'multiplicationByDsp_10/_zz_ret_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_delay_1_reg[8]' (FD) to 'multiplicationByDsp_10/_zz_ret_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_delay_1_reg[9]' (FD) to 'multiplicationByDsp_10/_zz_ret_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_delay_1_reg[10]' (FD) to 'multiplicationByDsp_10/_zz_ret_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_delay_1_reg[11]' (FD) to 'multiplicationByDsp_10/_zz_ret_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_delay_1_reg[12]' (FD) to 'multiplicationByDsp_10/_zz_ret_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_delay_1_reg[13]' (FD) to 'multiplicationByDsp_10/_zz_ret_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_delay_1_reg[14]' (FD) to 'multiplicationByDsp_10/_zz_ret_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_delay_1_reg[15]' (FD) to 'multiplicationByDsp_10/_zz_ret_delay_1_reg[15]'<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[2] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[3] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[4] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[5] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_24/_zz_ret_4_reg[16] )<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_49/_zz_ret_delay_1_reg[0]' (FD) to 'multiplicationByDsp_11/_zz_ret_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_49/_zz_ret_delay_1_reg[1]' (FD) to 'multiplicationByDsp_11/_zz_ret_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_49/_zz_ret_delay_1_reg[2]' (FD) to 'multiplicationByDsp_11/_zz_ret_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_49/_zz_ret_delay_1_reg[3]' (FD) to 'multiplicationByDsp_11/_zz_ret_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_49/_zz_ret_delay_1_reg[4]' (FD) to 'multiplicationByDsp_11/_zz_ret_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_49/_zz_ret_delay_1_reg[5]' (FD) to 'multiplicationByDsp_11/_zz_ret_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_49/_zz_ret_delay_1_reg[6]' (FD) to 'multiplicationByDsp_11/_zz_ret_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_49/_zz_ret_delay_1_reg[7]' (FD) to 'multiplicationByDsp_11/_zz_ret_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_49/_zz_ret_delay_1_reg[8]' (FD) to 'multiplicationByDsp_11/_zz_ret_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_49/_zz_ret_delay_1_reg[9]' (FD) to 'multiplicationByDsp_11/_zz_ret_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_49/_zz_ret_delay_1_reg[10]' (FD) to 'multiplicationByDsp_11/_zz_ret_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_49/_zz_ret_delay_1_reg[11]' (FD) to 'multiplicationByDsp_11/_zz_ret_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_49/_zz_ret_delay_1_reg[12]' (FD) to 'multiplicationByDsp_11/_zz_ret_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_49/_zz_ret_delay_1_reg[13]' (FD) to 'multiplicationByDsp_11/_zz_ret_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_49/_zz_ret_delay_1_reg[14]' (FD) to 'multiplicationByDsp_11/_zz_ret_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_49/_zz_ret_delay_1_reg[15]' (FD) to 'multiplicationByDsp_11/_zz_ret_delay_1_reg[15]'<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[2] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[3] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[4] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[5] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_49/_zz_ret_4_reg[16] )<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_10/_zz_ret_delay_1_reg[0]' (FD) to 'multiplicationByDsp_6/_zz_ret_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_10/_zz_ret_delay_1_reg[1]' (FD) to 'multiplicationByDsp_6/_zz_ret_delay_1_reg[1]'<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_36/_zz_ret_delay_1_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_36/_zz_ret_delay_1_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_36/_zz_ret_delay_1_reg[2] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_36/_zz_ret_delay_1_reg[3] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_36/_zz_ret_delay_1_reg[4] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_36/_zz_ret_delay_1_reg[5] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_36/_zz_ret_delay_1_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_36/_zz_ret_delay_1_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_36/_zz_ret_delay_1_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_36/_zz_ret_delay_1_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_36/_zz_ret_delay_1_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_36/_zz_ret_delay_1_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_36/_zz_ret_delay_1_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_36/_zz_ret_delay_1_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_36/_zz_ret_delay_1_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_36/_zz_ret_delay_1_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[2] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[3] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[4] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[5] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_9_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[2] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[3] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[4] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[5] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_59/_zz_ret_10_reg[16] )<br/>INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_216_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1918]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_215_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3736]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_214_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3735]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_190_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:3703]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_120_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1883]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_60_reg' and it is trimmed from '31' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1812]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_64/_zz_ret_19_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4101]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_44_reg' and it is trimmed from '31' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1775]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_51/_zz_ret_19_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4101]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_51/_zz_ret_17_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4123]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_50/_zz_ret_19_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4101]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_50/_zz_ret_17_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4123]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_91_reg' and it is trimmed from '61' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1884]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_50_reg' and it is trimmed from '31' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:1791]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_39/_zz_ret_19_reg' and it is trimmed from '34' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4101]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_39/_zz_ret_17_reg' and it is trimmed from '34' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4123]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_37/ret_reg' and it is trimmed from '64' to '62' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4287]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_38/ret_reg' and it is trimmed from '64' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4287]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_27/_zz_ret_19_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4101]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_27/_zz_ret_17_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4123]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_26/ret_reg' and it is trimmed from '64' to '61' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4287]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_26/_zz_ret_18_reg' and it is trimmed from '32' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4314]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_26/_zz_ret_17_reg' and it is trimmed from '32' to '29' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4313]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_7/ret_reg' and it is trimmed from '64' to '62' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4287]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_7/_zz_ret_18_reg' and it is trimmed from '32' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0.v:4314]<br/>INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP multiplicationByDsp_7/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_70 is absorbed into DSP multiplicationByDsp_7/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_7/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_50 is absorbed into DSP multiplicationByDsp_7/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_7/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_130 is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_120 is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_25/_zz_ret_100 is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_44/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_44/_zz_ret_70 is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_44/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_44/_zz_ret_50 is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_44/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_44/_zz_ret_130 is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_44/_zz_ret_120 is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_75/_zz_ret_100 is absorbed into DSP multiplicationByDsp_44/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_25/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_25/_zz_ret_70 is absorbed into DSP multiplicationByDsp_25/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_25/_zz_ret_6_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_25/_zz_ret_50 is absorbed into DSP multiplicationByDsp_25/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_26/_zz_ret_6_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_26/_zz_ret_50 is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_26/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_26/_zz_ret_130 is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_26/_zz_ret_120 is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_26/_zz_ret_100 is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_25/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*BCIN2)'+1-1)'.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_25/_zz_ret_130 is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_25/_zz_ret_120 is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_25/_zz_ret_100 is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_39/_zz_ret_6_reg, operation Mode is: (A''*(B:0x0)'')'.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_39/_zz_ret_60 is absorbed into DSP multiplicationByDsp_39/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_39/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_39/_zz_ret_80 is absorbed into DSP multiplicationByDsp_39/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_39/_zz_ret_20 is absorbed into DSP multiplicationByDsp_39/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_39/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_39/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_39/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_39/_zz_ret_190 is absorbed into DSP multiplicationByDsp_39/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_39/_zz_ret_170 is absorbed into DSP multiplicationByDsp_39/_zz_ret_19_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_57/_zz_ret_6_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_57/_zz_ret_60 is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_57/_zz_ret_8_reg, operation Mode is: (PCIN+((A:0x0)''*B'')')'.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_57/_zz_ret_80 is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_57/_zz_ret_20 is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_57/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_57/_zz_ret_190 is absorbed into DSP multiplicationByDsp_57/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_57/_zz_ret_170 is absorbed into DSP multiplicationByDsp_57/_zz_ret_19_reg.<br/>DSP Report: Generating DSP _zz_dataOut_payload_fragment_0_50_reg, operation Mode is: (PCIN+A:B)'.<br/>DSP Report: register _zz_dataOut_payload_fragment_0_50_reg is absorbed into DSP _zz_dataOut_payload_fragment_0_50_reg.<br/>DSP Report: operator _zz_dataOut_payload_fragment_0_500 is absorbed into DSP _zz_dataOut_payload_fragment_0_50_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_38/_zz_ret_70 is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_38/_zz_ret_50 is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_38/_zz_ret_13_reg, operation Mode is: (-C+((D'+(A:0x0)'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_38/_zz_ret_130 is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_38/_zz_ret_120 is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_38/_zz_ret_100 is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_58/_zz_ret_70 is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_58/_zz_ret_50 is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_58/_zz_ret_13_reg, operation Mode is: (-C+((D'+(A:0x0)'')*BCIN2)'+1-1)'.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_58/_zz_ret_130 is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_58/_zz_ret_120 is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_58/_zz_ret_100 is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_51/_zz_ret_6_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_60 is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_51/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_80 is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_20 is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_51/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_190 is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_170 is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_27/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_60 is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_27/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_80 is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_20 is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_27/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_190 is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_170 is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: Generating DSP _zz_dataOut_payload_fragment_0_44_reg, operation Mode is: (PCIN+A:B)'.<br/>DSP Report: register _zz_dataOut_payload_fragment_0_44_reg is absorbed into DSP _zz_dataOut_payload_fragment_0_44_reg.<br/>DSP Report: operator _zz_dataOut_payload_fragment_0_440 is absorbed into DSP _zz_dataOut_payload_fragment_0_44_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_26/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_26/_zz_ret_70 is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_64/_zz_ret_6_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_64/_zz_ret_60 is absorbed into DSP multiplicationByDsp_64/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_64/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_64/_zz_ret_80 is absorbed into DSP multiplicationByDsp_64/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_64/_zz_ret_20 is absorbed into DSP multiplicationByDsp_64/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_64/_zz_ret_19_reg, operation Mode is: (C'+(A''*BCIN2)')'.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_64/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_64/_zz_ret_190 is absorbed into DSP multiplicationByDsp_64/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_64/_zz_ret_170 is absorbed into DSP multiplicationByDsp_64/_zz_ret_19_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_50/_zz_ret_6_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_50/_zz_ret_60 is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_50/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_64/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_50/_zz_ret_80 is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_50/_zz_ret_20 is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_50/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_50/_zz_ret_190 is absorbed into DSP multiplicationByDsp_50/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_50/_zz_ret_170 is absorbed into DSP multiplicationByDsp_50/_zz_ret_19_reg.<br/>DSP Report: Generating DSP _zz_dataOut_payload_fragment_0_60_reg, operation Mode is: (PCIN+A:B)'.<br/>DSP Report: register _zz_dataOut_payload_fragment_0_60_reg is absorbed into DSP _zz_dataOut_payload_fragment_0_60_reg.<br/>DSP Report: operator _zz_dataOut_payload_fragment_0_600 is absorbed into DSP _zz_dataOut_payload_fragment_0_60_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_37/_zz_ret_70 is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_37/_zz_ret_13_reg, operation Mode is: (-C+((D'+(A:0x0)'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_37/_zz_ret_130 is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_37/_zz_ret_120 is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_38/_zz_ret_100 is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_76/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_76/_zz_ret_70 is absorbed into DSP multiplicationByDsp_76/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_76/_zz_ret_6_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_76/_zz_ret_50 is absorbed into DSP multiplicationByDsp_76/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_76/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_76/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_76/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_76/_zz_ret_130 is absorbed into DSP multiplicationByDsp_76/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_76/_zz_ret_120 is absorbed into DSP multiplicationByDsp_76/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_76/_zz_ret_100 is absorbed into DSP multiplicationByDsp_76/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_75/_zz_ret_8_delay_2_reg, operation Mode is: (ACIN2*B'')'.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_75/_zz_ret_70 is absorbed into DSP multiplicationByDsp_75/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_75/_zz_ret_6_delay_2_reg, operation Mode is: (A''*(B:0x0)'')'.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_75/_zz_ret_50 is absorbed into DSP multiplicationByDsp_75/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_75/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_75/_zz_ret_130 is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_75/_zz_ret_120 is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_75/_zz_ret_100 is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataIn_payload_fragment_0_146_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_58/_zz_ret_delay_1_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_58/_zz_ret_delay_1_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_58/_zz_ret_delay_1_reg[2] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_58/_zz_ret_delay_1_reg[3] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_58/_zz_ret_delay_1_reg[4] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_58/_zz_ret_delay_1_reg[5] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_58/_zz_ret_delay_1_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_58/_zz_ret_delay_1_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_58/_zz_ret_delay_1_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_58/_zz_ret_delay_1_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_58/_zz_ret_delay_1_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_58/_zz_ret_delay_1_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_58/_zz_ret_delay_1_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_58/_zz_ret_delay_1_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_58/_zz_ret_delay_1_reg[14] )<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>---------------------------------------------------------------------------------<br/>Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 5431.801 ; gain = 623.309 ; free physical = 5023 ; free virtual = 29872<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>DSP: Preliminary Mapping Report (see note below)<br/>+---------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>|Module Name    | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | <br/>+---------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>|LowMult34      | (A''*B'')'                        | 17     | 14     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'                | 17     | 12     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'                  | 17     | 17     | 30     | -      | 30     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|LowMult34      | (A''*B'')'                        | 17     | 13     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'                | 17     | 14     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'                  | 17     | 17     | 30     | -      | 30     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphLow0      | (PCIN+A:B)'                       | 12     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | <br/>|LowMult34      | (A''*B'')'                        | 17     | 14     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'                | 17     | 13     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'                  | 17     | 17     | 30     | -      | 30     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|LowMult34      | (A''*B'')'                        | 17     | 11     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'                | 17     | 14     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'                  | 17     | 17     | 30     | -      | 30     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphLow0      | (PCIN+A:B)'                       | 12     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 14     | 14     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-C+((D'+A'')*B'')'+1-1)'         | 14     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-C+((D'+A'')*B'')'+1-1)'         | 15     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 14     | 14     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-C+((D'+A'')*B'')'+1-1)'         | 14     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 13     | 13     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-C+((D'+A'')*B'')'+1-1)'         | 13     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-C+((D'+A'')*B'')'+1-1)'         | 15     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-C+((D'+A'')*B'')'+1-1)'         | 15     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|LowMult34      | (A''*B'')'                        | 17     | 14     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'                | 17     | 11     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'                  | 17     | 17     | 29     | -      | 29     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|LowMult34      | (A''*B'')'                        | 17     | 13     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'                | 17     | 14     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'                  | 17     | 17     | 29     | -      | 29     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphLow0__GB3 | (PCIN+A:B)'                       | 11     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-C+((D'+A'')*B'')'+1-1)'         | 15     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|LowMult34      | (A''*B'')'                        | 17     | 14     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'                | 17     | 13     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'                  | 17     | 17     | 29     | -      | 29     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|LowMult34      | (A''*B'')'                        | 17     | 12     | -      | -      | 29     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'                | 17     | 14     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'                  | 17     | 17     | 29     | -      | 29     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphLow0__GB3 | (PCIN+A:B)'                       | 11     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-C+((D'+A'')*B'')'+1-1)'         | 15     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 14     | 14     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-C+((D'+A'')*B'')'+1-1)'         | 14     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-C+((D'+A'')*BCIN2)'+1-1)'       | 16     | 17     | 32     | 15     | 35     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 14     | 14     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-C+((D'+A'')*B'')'+1-1)'         | 16     | 17     | 32     | 14     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-C+((D'+A'')*B'')'+1-1)'         | 16     | 17     | 32     | 15     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (ACIN2*B'')'                      | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|LowMult34      | ((A:0x0)''*B'')'                  | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+((A:0x0)''*B'')')'          | 17     | 13     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'                  | 17     | 17     | 30     | -      | 30     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|LowMult34      | ((A:0x0)''*B'')'                  | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+((A:0x0)''*B'')')'          | 17     | 14     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'                  | 17     | 17     | 30     | -      | 30     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphLow0__GB6 | (PCIN+A:B)'                       | 12     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-C+((D'+A'')*B'')'+1-1)'         | 15     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 15     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | ((A:0x0)''*B'')'                  | 15     | 16     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | ((A:0x0)''*B'')'                  | 15     | 16     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-C+((D'+A'')*B'')'+1-1)'         | 15     | 16     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|graphLow0__GB7 | (-C+((D'+A'')*BCIN2)'+1-1)'       | 16     | 16     | 32     | 15     | 35     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | <br/>|LowMult34      | (A''*(B:0x0)'')'                  | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'                | 15     | 12     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'                  | 17     | 15     | 29     | -      | 29     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|LowMult34      | ((A:0x0)''*B'')'                  | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+((A:0x0)''*B'')')'          | 17     | 14     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'                  | 17     | 17     | 29     | -      | 29     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphLow0__GB7 | (PCIN+A:B)'                       | 11     | 18     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 15     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | ((A:0x0)''*B'')'                  | 15     | 16     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-C+((D'+(A:0x0)'')*B'')'+1-1)'   | 16     | 17     | 32     | 15     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | ((A:0x0)''*B'')'                  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | ((A:0x0)''*B'')'                  | 15     | 16     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphLow0__GB7 | (-C+((D'+(A:0x0)'')*BCIN2)'+1-1)' | 16     | 17     | 32     | 16     | 35     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | <br/>|LowMult34      | ((A:0x0)''*B'')'                  | 14     | 17     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*(B:0x0)'')')'          | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'                  | 17     | 17     | 30     | -      | 30     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|LowMult34      | (A''*B'')'                        | 15     | 12     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*(B:0x0)'')')'          | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphLow0__GB7 | (C'+(A''*B'')')'                  | 17     | 17     | 30     | -      | 30     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphLow0__GB7 | (PCIN+A:B)'                       | 12     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 15     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | ((A:0x0)''*B'')'                  | 14     | 17     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*(B:0x0)'')')'          | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*BCIN2)')'                | 17     | 17     | 30     | -      | 30     | 2    | 1    | 1    | -    | -     | 1    | 1    | <br/>|LowMult34      | ((A:0x0)''*B'')'                  | 13     | 17     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*(B:0x0)'')')'          | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'                  | 17     | 17     | 30     | -      | 30     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphLow0__GB7 | (PCIN+A:B)'                       | 12     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 15     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-C+((D'+(A:0x0)'')*B'')'+1-1)'   | 16     | 17     | 32     | 15     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                        | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | ((A:0x0)''*B'')'                  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (ACIN2*B'')'                      | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*(B:0x0)'')'                  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)'      | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>+---------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.<br/>---------------------------------------------------------------------------------<br/>Finished ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Applying XDC Timing Constraints<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 5663.066 ; gain = 854.574 ; free physical = 4510 ; free virtual = 29385<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Timing Optimization<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:12 . Memory (MB): peak = 5896.105 ; gain = 1087.613 ; free physical = 4346 ; free virtual = 29224<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Technology Mapping<br/>---------------------------------------------------------------------------------<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>---------------------------------------------------------------------------------<br/>Finished Technology Mapping : Time (s): cpu = 00:02:11 ; elapsed = 00:02:35 . Memory (MB): peak = 5924.039 ; gain = 1115.547 ; free physical = 3362 ; free virtual = 28243<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Flattening Before IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Flattening Before IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Final Netlist Cleanup<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Final Netlist Cleanup<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished IO Insertion : Time (s): cpu = 00:02:16 ; elapsed = 00:02:41 . Memory (MB): peak = 5951.492 ; gain = 1143.000 ; free physical = 3331 ; free virtual = 28249<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Instances<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Instances : Time (s): cpu = 00:02:17 ; elapsed = 00:02:41 . Memory (MB): peak = 5951.492 ; gain = 1143.000 ; free physical = 3331 ; free virtual = 28249<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Rebuilding User Hierarchy<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:25 ; elapsed = 00:02:49 . Memory (MB): peak = 5951.492 ; gain = 1143.000 ; free physical = 3283 ; free virtual = 28202<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Ports<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Ports : Time (s): cpu = 00:02:25 ; elapsed = 00:02:49 . Memory (MB): peak = 5951.492 ; gain = 1143.000 ; free physical = 3283 ; free virtual = 28202<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Handling Custom Attributes<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Handling Custom Attributes : Time (s): cpu = 00:02:26 ; elapsed = 00:02:50 . Memory (MB): peak = 5951.492 ; gain = 1143.000 ; free physical = 3283 ; free virtual = 28202<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Nets<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Nets : Time (s): cpu = 00:02:26 ; elapsed = 00:02:50 . Memory (MB): peak = 5951.492 ; gain = 1143.000 ; free physical = 3278 ; free virtual = 28201<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>Static Shift Register Report:<br/>+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>|Module Name | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | <br/>+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>|graphLow0   | _zz_dataOut_payload_fragment_0_22_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_22_delay_4_reg[59]   | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_23_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_55_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_55_delay_4_reg[61]   | 3      | 62    | NO           | NO                 | YES               | 62     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_42_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_43_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_43_delay_4_reg[22]   | 3      | 23    | NO           | NO                 | YES               | 23     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_32_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_201_reg[61]          | 4      | 6     | NO           | YES                | YES               | 6      | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_16_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_16_delay_4_reg[59]   | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_17_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_234_reg[15]          | 10     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_234_reg[14]          | 12     | 7     | NO           | YES                | YES               | 7      | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_234_reg[7]           | 11     | 8     | NO           | NO                 | YES               | 8      | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_248_reg[15]          | 10     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_248_reg[14]          | 12     | 7     | NO           | YES                | YES               | 7      | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_248_reg[7]           | 11     | 8     | NO           | NO                 | YES               | 8      | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_6_delay_1_reg[14]    | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_6_delay_4_reg[59]    | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_243_reg[15]          | 10     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_243_reg[14]          | 12     | 7     | NO           | YES                | YES               | 7      | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_243_reg[7]           | 11     | 8     | NO           | NO                 | YES               | 8      | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_230_reg[15]          | 10     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_230_reg[14]          | 12     | 7     | NO           | YES                | YES               | 7      | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_230_reg[7]           | 11     | 8     | NO           | NO                 | YES               | 8      | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_169_delay_1_reg[29]  | 4      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_169_delay_4_reg[14]  | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_10_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_10_delay_4_reg[59]   | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_11_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_170_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_170_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_226_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_267_reg[121]         | 4      | 42    | NO           | YES                | YES               | 42     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_7_delay_2_reg[14]    | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_263_delay_1_reg[59]  | 4      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_263_delay_4_reg[134] | 3      | 135   | NO           | NO                 | YES               | 135    | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_264_delay_2_reg[120] | 4      | 61    | NO           | YES                | YES               | 61     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_264_delay_2_reg[59]  | 5      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_221_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_221_delay_3_reg[121] | 3      | 122   | NO           | NO                 | YES               | 122    | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_198_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_198_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_238_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_279_reg[59]          | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_297_reg[119]         | 4      | 120   | NO           | NO                 | YES               | 120    | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_286_reg[135]         | 4      | 16    | NO           | YES                | YES               | 16     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_286_reg[119]         | 6      | 60    | NO           | YES                | YES               | 60     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_286_reg[59]          | 7      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_289_reg[135]         | 4      | 16    | NO           | YES                | YES               | 16     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_289_reg[119]         | 6      | 60    | NO           | YES                | YES               | 60     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_289_reg[59]          | 7      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_123_delay_1_reg[29]  | 4      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_192_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_121_delay_4_reg[117] | 3      | 118   | NO           | NO                 | YES               | 118    | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_124_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_124_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_123_delay_4_reg[119] | 3      | 120   | NO           | NO                 | YES               | 120    | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_14_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_14_delay_4_reg[22]   | 3      | 23    | NO           | NO                 | YES               | 23     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_180_delay_1_reg[29]  | 4      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_47_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_47_delay_4_reg[22]   | 3      | 23    | NO           | NO                 | YES               | 23     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_33_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_210_reg[61]          | 4      | 6     | NO           | YES                | YES               | 6      | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_231_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_delay_4_reg[55]      | 3      | 56    | NO           | NO                 | YES               | 56     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_1_delay_2_reg[14]    | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_121_delay_1_reg[29]  | 4      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_28_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_28_delay_4_reg[61]   | 3      | 62    | NO           | NO                 | YES               | 62     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_20_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_191_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_4_delay_1_reg[14]    | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_4_delay_4_reg[57]    | 3      | 58    | NO           | NO                 | YES               | 58     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_5_delay_2_reg[14]    | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_29_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_29_delay_4_reg[61]   | 3      | 62    | NO           | NO                 | YES               | 62     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_21_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_15_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_144_reg[61]          | 4      | 6     | NO           | YES                | YES               | 6      | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_9_delay_2_reg[14]    | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_8_delay_1_reg[14]    | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_8_delay_4_reg[22]    | 3      | 23    | NO           | NO                 | YES               | 23     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_130_reg[61]          | 4      | 6     | NO           | YES                | YES               | 6      | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_delay_1_reg[14]      | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_31_delay_3_reg[61]   | 4      | 47    | NO           | YES                | YES               | 47     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_31_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_2_delay_1_reg[14]    | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_2_delay_4_reg[59]    | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_3_delay_2_reg[14]    | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_30_delay_3_reg[59]   | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_110_reg[14]          | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_122_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_122_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_180_delay_4_reg[14]  | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_181_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_181_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphLow0   | _zz_dataOut_payload_fragment_0_271_reg[121]         | 4      | 42    | NO           | YES                | YES               | 42     | 0       | <br/>|graphLow0   | dataIn_payload_last_delay_23_reg                    | 23     | 1     | YES          | NO                 | YES               | 0      | 1       | <br/>|graphLow0   | dataIn_valid_delay_23_reg                           | 23     | 1     | YES          | NO                 | YES               | 0      | 1       | <br/>+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>---------------------------------------------------------------------------------<br/>Finished ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Writing Synthesis Report<br/>---------------------------------------------------------------------------------<br/>Report BlackBoxes: <br/>+-+--------------+----------+<br/>| |BlackBox name |Instances |<br/>+-+--------------+----------+<br/>+-+--------------+----------+<br/>Report Cell Usage: <br/>+------+----------------+------+<br/>|      |Cell            |Count |<br/>+------+----------------+------+<br/>|1     |CARRY8          |  1852|<br/>|2     |DSP_ALU         |   152|<br/>|3     |DSP_A_B_DATA    |   152|<br/>|8     |DSP_C_DATA      |   152|<br/>|10    |DSP_MULTIPLIER  |   152|<br/>|12    |DSP_M_DATA      |   152|<br/>|13    |DSP_OUTPUT      |   152|<br/>|14    |DSP_PREADD      |   152|<br/>|15    |DSP_PREADD_DATA |   152|<br/>|17    |LUT1            |   231|<br/>|18    |LUT2            | 11323|<br/>|19    |LUT3            |  1001|<br/>|20    |LUT4            |     1|<br/>|21    |LUT5            |   121|<br/>|22    |SRL16E          |  3184|<br/>|23    |SRLC32E         |     2|<br/>|24    |FDCE            |    24|<br/>|25    |FDRE            | 26650|<br/>+------+----------------+------+<br/>---------------------------------------------------------------------------------<br/>Finished Writing Synthesis Report : Time (s): cpu = 00:02:26 ; elapsed = 00:02:51 . Memory (MB): peak = 5951.492 ; gain = 1143.000 ; free physical = 3278 ; free virtual = 28201<br/>---------------------------------------------------------------------------------<br/>Synthesis finished with 0 errors, 0 critical warnings and 119 warnings.<br/>Synthesis Optimization Runtime : Time (s): cpu = 00:02:17 ; elapsed = 00:02:43 . Memory (MB): peak = 5955.402 ; gain = 854.035 ; free physical = 10983 ; free virtual = 35902<br/>Synthesis Optimization Complete : Time (s): cpu = 00:02:30 ; elapsed = 00:02:53 . Memory (MB): peak = 5955.402 ; gain = 1146.910 ; free physical = 10993 ; free virtual = 35902<br/>INFO: [Project 1-571] Translating synthesized netlist<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 5955.402 ; gain = 0.000 ; free physical = 10971 ; free virtual = 35879<br/>INFO: [Netlist 29-17] Analyzing 2004 Unisim elements for replacement<br/>INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds<br/>INFO: [Project 1-570] Preparing netlist for logic optimization<br/>Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/doit.xdc]<br/>Finished Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/doit.xdc]<br/>INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5961.398 ; gain = 0.000 ; free physical = 10813 ; free virtual = 35721<br/>INFO: [Project 1-111] Unisim Transformation Summary:<br/>  A total of 152 instances were transformed.<br/>  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 152 instances<br/>Synth Design complete, checksum: fe6b091a<br/>INFO: [Common 17-83] Releasing license: Synthesis<br/>329 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.<br/>synth_design completed successfully<br/>synth_design: Time (s): cpu = 00:02:48 ; elapsed = 00:03:11 . Memory (MB): peak = 5961.398 ; gain = 1339.914 ; free physical = 11067 ; free virtual = 35976<br/># write_checkpoint -force graphLow0_after_synth.dcp<br/>INFO: [Timing 38-35] Done setting XDC timing constraints.<br/>INFO: [Timing 38-480] Writing timing data to binary archive.<br/>INFO: [Common 17-1381] The checkpoint '/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow0/graphLow0_after_synth.dcp' has been generated.<br/>write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 6178.266 ; gain = 216.867 ; free physical = 10918 ; free virtual = 35851<br/># report_utilization<br/>Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>------------------------------------------------------------------------------------<br/>| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021<br/>| Date         : Thu Aug  4 20:14:10 2022<br/>| Host         : FPGA-311 running 64-bit Ubuntu 18.04.2 LTS<br/>| Command      : report_utilization<br/>| Design       : graphLow0<br/>| Device       : xcvu9pflga2104-2<br/>| Design State : Synthesized<br/>------------------------------------------------------------------------------------<br/>Utilization Design Information<br/>Table of Contents<br/>-----------------<br/>1. CLB Logic<br/>1.1 Summary of Registers by Type<br/>2. BLOCKRAM<br/>3. ARITHMETIC<br/>4. I/O<br/>5. CLOCK<br/>6. ADVANCED<br/>7. CONFIGURATION<br/>8. Primitives<br/>9. Black Boxes<br/>10. Instantiated Netlists<br/>11. SLR Connectivity<br/>12. SLR Connectivity Matrix<br/>13. SLR CLB Logic and Dedicated Block Utilization<br/>14. SLR IO Utilization<br/>1. CLB Logic<br/>------------<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>| CLB LUTs*                  | 15863 |     0 |          0 |   1182240 |  1.34 |<br/>|   LUT as Logic             | 12677 |     0 |          0 |   1182240 |  1.07 |<br/>|   LUT as Memory            |  3186 |     0 |          0 |    591840 |  0.54 |<br/>|     LUT as Distributed RAM |     0 |     0 |            |           |       |<br/>|     LUT as Shift Register  |  3186 |     0 |            |           |       |<br/>| CLB Registers              | 26674 |     0 |          0 |   2364480 |  1.13 |<br/>|   Register as Flip Flop    | 26674 |     0 |          0 |   2364480 |  1.13 |<br/>|   Register as Latch        |     0 |     0 |          0 |   2364480 |  0.00 |<br/>| CARRY8                     |  1852 |     0 |          0 |    147780 |  1.25 |<br/>| F7 Muxes                   |     0 |     0 |          0 |    591120 |  0.00 |<br/>| F8 Muxes                   |     0 |     0 |          0 |    295560 |  0.00 |<br/>| F9 Muxes                   |     0 |     0 |          0 |    147780 |  0.00 |<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.<br/>1.1 Summary of Registers by Type<br/>--------------------------------<br/>+-------+--------------+-------------+--------------+<br/>| Total | Clock Enable | Synchronous | Asynchronous |<br/>+-------+--------------+-------------+--------------+<br/>| 0     |            _ |           - |            - |<br/>| 0     |            _ |           - |          Set |<br/>| 0     |            _ |           - |        Reset |<br/>| 0     |            _ |         Set |            - |<br/>| 0     |            _ |       Reset |            - |<br/>| 0     |          Yes |           - |            - |<br/>| 0     |          Yes |           - |          Set |<br/>| 24    |          Yes |           - |        Reset |<br/>| 0     |          Yes |         Set |            - |<br/>| 26650 |          Yes |       Reset |            - |<br/>+-------+--------------+-------------+--------------+<br/>2. BLOCKRAM<br/>-----------<br/>+----------------+------+-------+------------+-----------+-------+<br/>|    Site Type   | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------+------+-------+------------+-----------+-------+<br/>| Block RAM Tile |    0 |     0 |          0 |      2160 |  0.00 |<br/>|   RAMB36/FIFO* |    0 |     0 |          0 |      2160 |  0.00 |<br/>|   RAMB18       |    0 |     0 |          0 |      4320 |  0.00 |<br/>| URAM           |    0 |     0 |          0 |       960 |  0.00 |<br/>+----------------+------+-------+------------+-----------+-------+<br/>* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2<br/>3. ARITHMETIC<br/>-------------<br/>+----------------+------+-------+------------+-----------+-------+<br/>|    Site Type   | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------+------+-------+------------+-----------+-------+<br/>| DSPs           |  152 |     0 |          0 |      6840 |  2.22 |<br/>|   DSP48E2 only |  152 |       |            |           |       |<br/>+----------------+------+-------+------------+-----------+-------+<br/>4. I/O<br/>------<br/>+------------+------+-------+------------+-----------+-------+<br/>|  Site Type | Used | Fixed | Prohibited | Available | Util% |<br/>+------------+------+-------+------------+-----------+-------+<br/>| Bonded IOB |    0 |     0 |          0 |       832 |  0.00 |<br/>+------------+------+-------+------------+-----------+-------+<br/>5. CLOCK<br/>--------<br/>+----------------------+------+-------+------------+-----------+-------+<br/>|       Site Type      | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------------+------+-------+------------+-----------+-------+<br/>| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |      1800 |  0.00 |<br/>|   BUFGCE             |    0 |     0 |          0 |       720 |  0.00 |<br/>|   BUFGCE_DIV         |    0 |     0 |          0 |       120 |  0.00 |<br/>|   BUFG_GT            |    0 |     0 |          0 |       720 |  0.00 |<br/>|   BUFGCTRL*          |    0 |     0 |          0 |       240 |  0.00 |<br/>| PLL                  |    0 |     0 |          0 |        60 |  0.00 |<br/>| MMCM                 |    0 |     0 |          0 |        30 |  0.00 |<br/>+----------------------+------+-------+------------+-----------+-------+<br/>* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.<br/>6. ADVANCED<br/>-----------<br/>+-----------------+------+-------+------------+-----------+-------+<br/>|    Site Type    | Used | Fixed | Prohibited | Available | Util% |<br/>+-----------------+------+-------+------------+-----------+-------+<br/>| CMACE4          |    0 |     0 |          0 |         9 |  0.00 |<br/>| GTYE4_CHANNEL   |    0 |     0 |          0 |        52 |  0.00 |<br/>| GTYE4_COMMON    |    0 |     0 |          0 |        13 |  0.00 |<br/>| ILKNE4          |    0 |     0 |          0 |         9 |  0.00 |<br/>| OBUFDS_GTE4     |    0 |     0 |          0 |        26 |  0.00 |<br/>| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        26 |  0.00 |<br/>| PCIE40E4        |    0 |     0 |          0 |         6 |  0.00 |<br/>| SYSMONE4        |    0 |     0 |          0 |         3 |  0.00 |<br/>+-----------------+------+-------+------------+-----------+-------+<br/>7. CONFIGURATION<br/>----------------<br/>+-------------+------+-------+------------+-----------+-------+<br/>|  Site Type  | Used | Fixed | Prohibited | Available | Util% |<br/>+-------------+------+-------+------------+-----------+-------+<br/>| BSCANE2     |    0 |     0 |          0 |        12 |  0.00 |<br/>| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |<br/>| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |<br/>| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |<br/>| ICAPE3      |    0 |     0 |          0 |         6 |  0.00 |<br/>| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |<br/>| STARTUPE3   |    0 |     0 |          0 |         3 |  0.00 |<br/>+-------------+------+-------+------------+-----------+-------+<br/>8. Primitives<br/>-------------<br/>+----------+-------+---------------------+<br/>| Ref Name |  Used | Functional Category |<br/>+----------+-------+---------------------+<br/>| FDRE     | 26650 |            Register |<br/>| LUT2     | 11323 |                 CLB |<br/>| SRL16E   |  3184 |                 CLB |<br/>| CARRY8   |  1852 |                 CLB |<br/>| LUT3     |  1001 |                 CLB |<br/>| LUT1     |   231 |                 CLB |<br/>| DSP48E2  |   152 |          Arithmetic |<br/>| LUT5     |   121 |                 CLB |<br/>| FDCE     |    24 |            Register |<br/>| SRLC32E  |     2 |                 CLB |<br/>| LUT4     |     1 |                 CLB |<br/>+----------+-------+---------------------+<br/>9. Black Boxes<br/>--------------<br/>+----------+------+<br/>| Ref Name | Used |<br/>+----------+------+<br/>10. Instantiated Netlists<br/>-------------------------<br/>+----------+------+<br/>| Ref Name | Used |<br/>+----------+------+<br/>11. SLR Connectivity<br/>--------------------<br/>+----------------------------------+------+-------+-----------+-------+<br/>|                                  | Used | Fixed | Available | Util% |<br/>+----------------------------------+------+-------+-----------+-------+<br/>| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |<br/>|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |<br/>|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>+----------------------------------+------+-------+-----------+-------+<br/>| Total SLLs Used                  |    0 |       |           |       |<br/>+----------------------------------+------+-------+-----------+-------+<br/>12. SLR Connectivity Matrix<br/>---------------------------<br/>+-----------+------+------+------+<br/>| FROM \ TO | SLR2 | SLR1 | SLR0 |<br/>+-----------+------+------+------+<br/>| SLR2      |    0 |    0 |    0 |<br/>| SLR1      |    0 |    0 |    0 |<br/>| SLR0      |    0 |    0 |    0 |<br/>+-----------+------+------+------+<br/>13. SLR CLB Logic and Dedicated Block Utilization<br/>-------------------------------------------------<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>* Note: Available Control Sets based on CLB Registers / 8<br/>14. SLR IO Utilization<br/>----------------------<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| Total     |         0 |         |          0 |          |          0 |          |   0 |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/># report_timing<br/>INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: max.<br/>INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs<br/>WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew<br/>Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design<br/>INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.<br/>Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>-----------------------------------------------------------------------------------------<br/>| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021<br/>| Date              : Thu Aug  4 20:14:52 2022<br/>| Host              : FPGA-311 running 64-bit Ubuntu 18.04.2 LTS<br/>| Command           : report_timing<br/>| Design            : graphLow0<br/>| Device            : xcvu9p-flga2104<br/>| Speed File        : -2  PRODUCTION 1.27 02-28-2020<br/>| Temperature Grade : I<br/>-----------------------------------------------------------------------------------------<br/>Timing Report<br/>Slack (VIOLATED) :        -0.061ns  (required time - arrival time)<br/>  Source:                 _zz_dataOut_payload_fragment_0_290_reg[2]/C<br/>                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})<br/>  Destination:            _zz_dataOut_payload_fragment_0_295_reg[244]/D<br/>                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})<br/>  Path Group:             clk<br/>  Path Type:              Setup (Max at Slow Process Corner)<br/>  Requirement:            1.250ns  (clk rise@1.250ns - clk rise@0.000ns)<br/>  Data Path Delay:        1.301ns  (logic 0.715ns (54.958%)  route 0.586ns (45.042%))<br/>  Logic Levels:           18  (CARRY8=16 LUT2=1 LUT5=1)<br/>  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE<br/>    Total System Jitter     (TSJ):    0.071ns<br/>    Total Input Jitter      (TIJ):    0.000ns<br/>    Discrete Jitter          (DJ):    0.000ns<br/>    Phase Error              (PE):    0.000ns<br/>    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)<br/>  -------------------------------------------------------------------    -------------------<br/>                         (clock clk rise edge)        0.000     0.000 r  <br/>                                                      0.000     0.000 r  clk (IN)<br/>                         net (fo=30771, unset)        0.000     0.000    clk<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_290_reg[2]/C<br/>  -------------------------------------------------------------------    -------------------<br/>                         FDRE (Prop_FDRE_C_Q)         0.078     0.078 r  _zz_dataOut_payload_fragment_0_290_reg[2]/Q<br/>                         net (fo=2, unplaced)         0.149     0.227    _zz_dataOut_payload_fragment_0_290[2]<br/>                         LUT2 (Prop_LUT2_I1_O)        0.037     0.264 r  _zz_dataOut_payload_fragment_0_295[129]_i_18/O<br/>                         net (fo=1, unplaced)         0.023     0.287    _zz_dataOut_payload_fragment_0_295[129]_i_18_n_0<br/>                         CARRY8 (Prop_CARRY8_S[1]_CO[7])<br/>                                                      0.197     0.484 r  _zz_dataOut_payload_fragment_0_295_reg[129]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.489    _zz_dataOut_payload_fragment_0_295_reg[129]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.511 r  _zz_dataOut_payload_fragment_0_295_reg[137]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.516    _zz_dataOut_payload_fragment_0_295_reg[137]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.538 r  _zz_dataOut_payload_fragment_0_295_reg[145]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.543    _zz_dataOut_payload_fragment_0_295_reg[145]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.565 r  _zz_dataOut_payload_fragment_0_295_reg[153]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.570    _zz_dataOut_payload_fragment_0_295_reg[153]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.592 r  _zz_dataOut_payload_fragment_0_295_reg[161]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.597    _zz_dataOut_payload_fragment_0_295_reg[161]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.619 r  _zz_dataOut_payload_fragment_0_295_reg[169]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.624    _zz_dataOut_payload_fragment_0_295_reg[169]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.646 r  _zz_dataOut_payload_fragment_0_295_reg[177]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.651    _zz_dataOut_payload_fragment_0_295_reg[177]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.673 r  _zz_dataOut_payload_fragment_0_295_reg[185]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.678    _zz_dataOut_payload_fragment_0_295_reg[185]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.700 r  _zz_dataOut_payload_fragment_0_295_reg[193]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.705    _zz_dataOut_payload_fragment_0_295_reg[193]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.727 r  _zz_dataOut_payload_fragment_0_295_reg[201]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.732    _zz_dataOut_payload_fragment_0_295_reg[201]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.754 r  _zz_dataOut_payload_fragment_0_295_reg[209]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.759    _zz_dataOut_payload_fragment_0_295_reg[209]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.781 r  _zz_dataOut_payload_fragment_0_295_reg[217]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.786    _zz_dataOut_payload_fragment_0_295_reg[217]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.808 r  _zz_dataOut_payload_fragment_0_295_reg[225]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.813    _zz_dataOut_payload_fragment_0_295_reg[225]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.835 r  _zz_dataOut_payload_fragment_0_295_reg[233]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.840    _zz_dataOut_payload_fragment_0_295_reg[233]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.862 r  _zz_dataOut_payload_fragment_0_295_reg[241]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.867    _zz_dataOut_payload_fragment_0_295_reg[241]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[2])<br/>                                                      0.057     0.924 r  _zz_dataOut_payload_fragment_0_295_reg[365]_i_2/CO[2]<br/>                         net (fo=122, unplaced)       0.291     1.215    _zz_dataOut_payload_fragment_0_295_reg[365]_i_2_n_5<br/>                         LUT5 (Prop_LUT5_I3_O)        0.038     1.253 r  _zz_dataOut_payload_fragment_0_295[244]_i_1/O<br/>                         net (fo=1, unplaced)         0.048     1.301    _zz_dataOut_payload_fragment_0_295[244]_i_1_n_0<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_295_reg[244]/D<br/>  -------------------------------------------------------------------    -------------------<br/>                         (clock clk rise edge)        1.250     1.250 r  <br/>                                                      0.000     1.250 r  clk (IN)<br/>                         net (fo=30771, unset)        0.000     1.250    clk<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_295_reg[244]/C<br/>                         clock pessimism              0.000     1.250    <br/>                         clock uncertainty           -0.035     1.215    <br/>                         FDRE (Setup_FDRE_C_D)        0.025     1.240    _zz_dataOut_payload_fragment_0_295_reg[244]<br/>  -------------------------------------------------------------------<br/>                         required time                          1.240    <br/>                         arrival time                          -1.301    <br/>  -------------------------------------------------------------------<br/>                         slack                                 -0.061    <br/>report_timing: Time (s): cpu = 00:01:33 ; elapsed = 00:00:43 . Memory (MB): peak = 6797.215 ; gain = 618.949 ; free physical = 10442 ; free virtual = 35352<br/>INFO: [Common 17-206] Exiting Vivado at Thu Aug  4 20:14:53 2022...<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: <br/>LUT: 15863<br/>FF: 26674<br/>DSP: 152<br/>BRAM: 0<br/>CARRY8: 1852<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: <br/>fmax = 768.6395080707149 MHz<br/></span>
                                            </li>
                                        </ul>
                                    </li>
                                    <li class="level test">
                                        <span><em class="time">
                                                <div class="time">4 m 16 s</div>
                                            </em><em class="status">passed</em>should synth for low without width growth</span>
                                        <ul>
                                            <li class="text">
                                                <span class="stdout">[Runtime] SpinalHDL v1.7.0    git head : eca519e78d4e6022e34911ec300a432ed9db8220<br/>[Runtime] JVM max memory : 16064.0MiB<br/>[Runtime] Current date : 2022.08.04 20:15:03<br/>[Progress] at 880.118 : Elaborate components<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: stages: 32 64 128 256 512 1024 2048 4096 8192 16384 <br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: HALF mult graph built<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 150 redundant vertices eliminated<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: start breaking bundles<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	50 pairs of merge-split found<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	718 vertices before<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	620 vertices after<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: end breaking bundles<br/>Version identifier: 12.10.0.0 | 2019-11-26 | 843d4de<br/>Tried aggregator 1 time.<br/>LP Presolve eliminated 260 rows and 38 columns.<br/>Aggregator did 323 substitutions.<br/>Reduced LP has 452 rows, 259 columns, and 904 nonzeros.<br/>Presolve time = 0.00 sec. (0.88 ticks)<br/>Initializing dual steep norms . . .<br/>Iteration log . . .<br/>Iteration:     1   Dual objective     =          -199.000000<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: solution status: Optimal<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: solution latency = 30<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: number of operators:<br/>	ADD -> 80<br/>	ADDC -> 75<br/>	AND -> 25<br/>	BASEADD -> 52<br/>	BASESUB -> 0<br/>	FullMult -> 65<br/>	LowMult -> 16<br/>	MUX -> 50<br/>	Merge -> 2<br/>	RESIZE -> 3<br/>	SHIFT -> 115<br/>	SUB -> 50<br/>	SUBC -> 0<br/>	Split -> 84<br/>	SquareMult -> 0<br/>	Var -> 3<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: latency before impl 30<br/>[Progress] at 880.217 : Checks and transforms<br/>[Progress] at 880.361 : Generate Verilog<br/>[Warning] 1264 signals were pruned. You can call printPruned on the backend report to get more informations.<br/>[Done] at 880.465<br/>/tools/Xilinx/Vivado/2021.1/bin/vivado -stack 2000 -nojournal -log doit.log -mode batch -source doit.tcl<br/>****** Vivado v2021.1 (64-bit)<br/>  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021<br/>  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021<br/>    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>source doit.tcl<br/># read_verilog graphLow1.v <br/># read_xdc doit.xdc<br/># synth_design -part xcvu9p-flga2104-2-i -top graphLow1 -mode out_of_context<br/>Command: synth_design -part xcvu9p-flga2104-2-i -top graphLow1 -mode out_of_context<br/>Starting synth_design<br/>Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'<br/>INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'<br/>INFO: [Device 21-403] Loading part xcvu9p-flga2104-2-i<br/>INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.<br/>INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes<br/>INFO: [Synth 8-7075] Helper process launched with PID 124427<br/>---------------------------------------------------------------------------------<br/>Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5034.207 ; gain = 226.684 ; free physical = 11131 ; free virtual = 35927<br/>---------------------------------------------------------------------------------<br/>INFO: [Synth 8-6157] synthesizing module 'graphLow1' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7]<br/>INFO: [Synth 8-6157] synthesizing module 'FullMult32' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7697]<br/>INFO: [Synth 8-6155] done synthesizing module 'FullMult32' (1#1) [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7697]<br/>INFO: [Synth 8-6157] synthesizing module 'LowMult34' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7539]<br/>INFO: [Synth 8-6155] done synthesizing module 'LowMult34' (2#1) [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7539]<br/>INFO: [Synth 8-6155] done synthesizing module 'graphLow1' (3#1) [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7]<br/>---------------------------------------------------------------------------------<br/>Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5156.145 ; gain = 348.621 ; free physical = 11531 ; free virtual = 36330<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Handling Custom Attributes<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5170.988 ; gain = 363.465 ; free physical = 11577 ; free virtual = 36375<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5170.988 ; gain = 363.465 ; free physical = 11577 ; free virtual = 36375<br/>---------------------------------------------------------------------------------<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.57 . Memory (MB): peak = 5170.988 ; gain = 0.000 ; free physical = 11450 ; free virtual = 36247<br/>INFO: [Project 1-570] Preparing netlist for logic optimization<br/>Processing XDC Constraints<br/>Initializing timing engine<br/>Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/doit.xdc]<br/>Finished Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/doit.xdc]<br/>Completed Processing XDC Constraints<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5528.988 ; gain = 0.000 ; free physical = 11246 ; free virtual = 36044<br/>INFO: [Project 1-111] Unisim Transformation Summary:<br/>No Unisim elements were transformed.<br/>Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 5537.988 ; gain = 9.000 ; free physical = 11238 ; free virtual = 36036<br/>---------------------------------------------------------------------------------<br/>Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 5537.988 ; gain = 730.465 ; free physical = 11539 ; free virtual = 36348<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Cross Boundary and Area Optimization<br/>---------------------------------------------------------------------------------<br/>DSP Report: Generating DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_70 is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_50 is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_9/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_130 is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_120 is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_63/_zz_ret_100 is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_63/_zz_ret_8_delay_2_reg, operation Mode is: (ACIN2*B'')'.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_63/_zz_ret_70 is absorbed into DSP multiplicationByDsp_63/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_63/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_63/_zz_ret_50 is absorbed into DSP multiplicationByDsp_63/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_63/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_63/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_63/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_63/_zz_ret_130 is absorbed into DSP multiplicationByDsp_63/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_63/_zz_ret_120 is absorbed into DSP multiplicationByDsp_63/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_63/_zz_ret_100 is absorbed into DSP multiplicationByDsp_63/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_31/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_60 is absorbed into DSP multiplicationByDsp_31/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_31/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_80 is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_20 is absorbed into DSP multiplicationByDsp_31/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_31/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_31/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_190 is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_31/_zz_ret_170 is absorbed into DSP multiplicationByDsp_31/_zz_ret_19_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_32/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_60 is absorbed into DSP multiplicationByDsp_32/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_32/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_80 is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_20 is absorbed into DSP multiplicationByDsp_32/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_32/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_32/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_32/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_190 is absorbed into DSP multiplicationByDsp_32/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_32/_zz_ret_170 is absorbed into DSP multiplicationByDsp_32/_zz_ret_19_reg.<br/>DSP Report: Generating DSP _zz_dataOut_payload_fragment_0_761_reg, operation Mode is: (PCIN+A:B)'.<br/>DSP Report: register _zz_dataOut_payload_fragment_0_761_reg is absorbed into DSP _zz_dataOut_payload_fragment_0_761_reg.<br/>DSP Report: operator _zz_dataOut_payload_fragment_0_7610 is absorbed into DSP _zz_dataOut_payload_fragment_0_761_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_30/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_30/_zz_ret_70 is absorbed into DSP multiplicationByDsp_30/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_30/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_30/_zz_ret_50 is absorbed into DSP multiplicationByDsp_30/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_30/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_30/_zz_ret_130 is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_30/_zz_ret_120 is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_30/_zz_ret_100 is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_6/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_6/_zz_ret_70 is absorbed into DSP multiplicationByDsp_6/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_6/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_6/_zz_ret_50 is absorbed into DSP multiplicationByDsp_6/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_6/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_6/_zz_ret_130 is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_6/_zz_ret_120 is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_6/_zz_ret_100 is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_7/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_70 is absorbed into DSP multiplicationByDsp_7/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_7/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_50 is absorbed into DSP multiplicationByDsp_7/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_7/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_130 is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_120 is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_100 is absorbed into DSP multiplicationByDsp_7/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_70 is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_50 is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_13/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_130 is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_120 is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_62/_zz_ret_100 is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_62/_zz_ret_70 is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg, operation Mode is: (A''*(B:0x0)'')'.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_62/_zz_ret_50 is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_62/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_62/_zz_ret_130 is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_62/_zz_ret_120 is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_62/_zz_ret_100 is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_4/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_4/_zz_ret_70 is absorbed into DSP multiplicationByDsp_4/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_4/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_4/_zz_ret_50 is absorbed into DSP multiplicationByDsp_4/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_4/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_4/_zz_ret_130 is absorbed into DSP multiplicationByDsp_4/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_4/_zz_ret_120 is absorbed into DSP multiplicationByDsp_4/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_4/_zz_ret_100 is absorbed into DSP multiplicationByDsp_4/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_5/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_5/_zz_ret_70 is absorbed into DSP multiplicationByDsp_5/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_5/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_5/_zz_ret_50 is absorbed into DSP multiplicationByDsp_5/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_5/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_5/_zz_ret_130 is absorbed into DSP multiplicationByDsp_5/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_5/_zz_ret_120 is absorbed into DSP multiplicationByDsp_5/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_5/_zz_ret_100 is absorbed into DSP multiplicationByDsp_5/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_70 is absorbed into DSP multiplicationByDsp_12/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_50 is absorbed into DSP multiplicationByDsp_12/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_12/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_130 is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_120 is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_100 is absorbed into DSP multiplicationByDsp_12/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_66/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_66/_zz_ret_70 is absorbed into DSP multiplicationByDsp_66/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_66/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_66/_zz_ret_50 is absorbed into DSP multiplicationByDsp_66/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_66/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_66/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_66/_zz_ret_130 is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_66/_zz_ret_120 is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_66/_zz_ret_100 is absorbed into DSP multiplicationByDsp_66/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_67/_zz_ret_70 is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_67/_zz_ret_50 is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_67/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_67/_zz_ret_130 is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_67/_zz_ret_120 is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_67/_zz_ret_100 is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_71/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_71/_zz_ret_70 is absorbed into DSP multiplicationByDsp_71/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_71/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_71/_zz_ret_50 is absorbed into DSP multiplicationByDsp_71/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_71/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_71/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_71/_zz_ret_130 is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_71/_zz_ret_120 is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_71/_zz_ret_100 is absorbed into DSP multiplicationByDsp_71/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_74/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_74/_zz_ret_70 is absorbed into DSP multiplicationByDsp_74/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_74/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_74/_zz_ret_50 is absorbed into DSP multiplicationByDsp_74/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_74/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_74/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_74/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_74/_zz_ret_130 is absorbed into DSP multiplicationByDsp_74/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_74/_zz_ret_120 is absorbed into DSP multiplicationByDsp_74/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_74/_zz_ret_100 is absorbed into DSP multiplicationByDsp_74/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_75/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_75/_zz_ret_70 is absorbed into DSP multiplicationByDsp_75/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_75/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_75/_zz_ret_50 is absorbed into DSP multiplicationByDsp_75/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_75/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_75/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_75/_zz_ret_130 is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_75/_zz_ret_120 is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_75/_zz_ret_100 is absorbed into DSP multiplicationByDsp_75/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_77/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_77/_zz_ret_70 is absorbed into DSP multiplicationByDsp_77/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_77/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_77/_zz_ret_50 is absorbed into DSP multiplicationByDsp_77/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_77/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_77/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_77/_zz_ret_130 is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_77/_zz_ret_120 is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_77/_zz_ret_100 is absorbed into DSP multiplicationByDsp_77/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_2/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_2/_zz_ret_70 is absorbed into DSP multiplicationByDsp_2/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_2/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_2/_zz_ret_50 is absorbed into DSP multiplicationByDsp_2/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_2/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_2/_zz_ret_130 is absorbed into DSP multiplicationByDsp_2/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_2/_zz_ret_120 is absorbed into DSP multiplicationByDsp_2/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_2/_zz_ret_100 is absorbed into DSP multiplicationByDsp_2/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_3/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_3/_zz_ret_70 is absorbed into DSP multiplicationByDsp_3/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_3/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_3/_zz_ret_50 is absorbed into DSP multiplicationByDsp_3/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_3/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_3/_zz_ret_130 is absorbed into DSP multiplicationByDsp_3/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_3/_zz_ret_120 is absorbed into DSP multiplicationByDsp_3/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_3/_zz_ret_100 is absorbed into DSP multiplicationByDsp_3/_zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7628]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7629]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7630]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7631]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7632]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_24/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7622]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_24/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7623]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_24/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7624]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_24/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7625]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_24/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7626]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_24/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7628]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_24/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7629]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_24/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7630]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_24/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7631]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_24/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7632]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_24/_zz_ret_1_delay_1_reg[16:0]' into 'multiplicationByDsp_23/_zz_ret_1_delay_1_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7602]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_26/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7622]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_26/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7623]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_26/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7624]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_26/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7625]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_26/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7626]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_26/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7628]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_26/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7629]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_26/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7630]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_26/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7631]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_26/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7632]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_26/_zz_ret_1_delay_1_reg[16:0]' into 'multiplicationByDsp_23/_zz_ret_1_delay_1_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7602]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7622]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7623]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7624]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7625]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7626]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7628]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7629]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7630]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7631]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7632]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/_zz_ret_1_delay_1_reg[16:0]' into 'multiplicationByDsp_23/_zz_ret_1_delay_1_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7602]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7622]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7623]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7624]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7625]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7626]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7628]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7629]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7630]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7631]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_34/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7632]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7622]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7623]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7624]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7625]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7626]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7628]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7629]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7630]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7631]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_35/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_23/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7632]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_24/_zz_ret_1_delay_2_reg[16:0]' into 'multiplicationByDsp_23/_zz_ret_1_delay_2_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7603]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_26/_zz_ret_1_delay_2_reg[16:0]' into 'multiplicationByDsp_23/_zz_ret_1_delay_2_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7603]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/_zz_ret_1_delay_2_reg[16:0]' into 'multiplicationByDsp_23/_zz_ret_1_delay_2_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7603]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_24/_zz_ret_15_reg[16:0]' into 'multiplicationByDsp_23/_zz_ret_15_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7613]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_26/_zz_ret_15_reg[16:0]' into 'multiplicationByDsp_23/_zz_ret_15_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7613]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/_zz_ret_15_reg[16:0]' into 'multiplicationByDsp_23/_zz_ret_15_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7613]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_24/_zz_ret_16_reg[16:0]' into 'multiplicationByDsp_23/_zz_ret_16_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7614]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_26/_zz_ret_16_reg[16:0]' into 'multiplicationByDsp_23/_zz_ret_16_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7614]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/_zz_ret_16_reg[16:0]' into 'multiplicationByDsp_23/_zz_ret_16_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7614]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_23/_zz_ret_19_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7593]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_24/_zz_ret_19_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7593]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_24/_zz_ret_17_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7615]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_26/_zz_ret_19_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7593]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_26/_zz_ret_17_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7615]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_27/_zz_ret_19_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7593]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_27/_zz_ret_17_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7615]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_34/_zz_ret_19_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7593]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_34/_zz_ret_17_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7615]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_35/_zz_ret_19_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7593]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_35/_zz_ret_17_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7615]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_23/_zz_ret_17_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7615]<br/>DSP Report: Generating DSP multiplicationByDsp_23/_zz_ret_6_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_23/_zz_ret_60 is absorbed into DSP multiplicationByDsp_23/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_23/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_23/_zz_ret_80 is absorbed into DSP multiplicationByDsp_23/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_23/_zz_ret_20 is absorbed into DSP multiplicationByDsp_23/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_23/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_23/_zz_ret_190 is absorbed into DSP multiplicationByDsp_23/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_23/_zz_ret_170 is absorbed into DSP multiplicationByDsp_23/_zz_ret_19_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_24/_zz_ret_6_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_24/_zz_ret_60 is absorbed into DSP multiplicationByDsp_24/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_24/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_24/_zz_ret_80 is absorbed into DSP multiplicationByDsp_24/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_24/_zz_ret_20 is absorbed into DSP multiplicationByDsp_24/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_24/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_24/_zz_ret_190 is absorbed into DSP multiplicationByDsp_24/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_24/_zz_ret_170 is absorbed into DSP multiplicationByDsp_24/_zz_ret_19_reg.<br/>DSP Report: Generating DSP _zz_dataOut_payload_fragment_0_735_reg, operation Mode is: (PCIN+A:B)'.<br/>DSP Report: register _zz_dataOut_payload_fragment_0_735_reg is absorbed into DSP _zz_dataOut_payload_fragment_0_735_reg.<br/>DSP Report: operator _zz_dataOut_payload_fragment_0_7350 is absorbed into DSP _zz_dataOut_payload_fragment_0_735_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_26/_zz_ret_6_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_26/_zz_ret_60 is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_26/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_26/_zz_ret_80 is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_26/_zz_ret_20 is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_26/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_26/_zz_ret_190 is absorbed into DSP multiplicationByDsp_26/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_26/_zz_ret_170 is absorbed into DSP multiplicationByDsp_26/_zz_ret_19_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_27/_zz_ret_6_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_60 is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_27/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*(B:0x0)'')')'.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_80 is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_20 is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_27/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_190 is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_170 is absorbed into DSP multiplicationByDsp_27/_zz_ret_19_reg.<br/>DSP Report: Generating DSP _zz_dataOut_payload_fragment_0_736_reg, operation Mode is: (PCIN+A:B)'.<br/>DSP Report: register _zz_dataOut_payload_fragment_0_736_reg is absorbed into DSP _zz_dataOut_payload_fragment_0_736_reg.<br/>DSP Report: operator _zz_dataOut_payload_fragment_0_7360 is absorbed into DSP _zz_dataOut_payload_fragment_0_736_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_34/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_34/_zz_ret_60 is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_34/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_34/_zz_ret_80 is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_34/_zz_ret_20 is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_34/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_34/_zz_ret_190 is absorbed into DSP multiplicationByDsp_34/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_34/_zz_ret_170 is absorbed into DSP multiplicationByDsp_34/_zz_ret_19_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_35/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_35/_zz_ret_60 is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_35/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_35/_zz_ret_80 is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_35/_zz_ret_20 is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_35/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_35/_zz_ret_190 is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_35/_zz_ret_170 is absorbed into DSP multiplicationByDsp_35/_zz_ret_19_reg.<br/>DSP Report: Generating DSP _zz_dataOut_payload_fragment_0_762_reg, operation Mode is: (PCIN+A:B)'.<br/>DSP Report: register _zz_dataOut_payload_fragment_0_762_reg is absorbed into DSP _zz_dataOut_payload_fragment_0_762_reg.<br/>DSP Report: operator _zz_dataOut_payload_fragment_0_7620 is absorbed into DSP _zz_dataOut_payload_fragment_0_762_reg.<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_delay_1_reg[0]' (FD) to 'multiplicationByDsp_34/_zz_ret_9_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_delay_1_reg[1]' (FD) to 'multiplicationByDsp_34/_zz_ret_9_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_delay_1_reg[2]' (FD) to 'multiplicationByDsp_34/_zz_ret_9_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_delay_1_reg[3]' (FD) to 'multiplicationByDsp_34/_zz_ret_9_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_delay_1_reg[4]' (FD) to 'multiplicationByDsp_34/_zz_ret_9_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_delay_1_reg[5]' (FD) to 'multiplicationByDsp_34/_zz_ret_9_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_delay_1_reg[6]' (FD) to 'multiplicationByDsp_34/_zz_ret_9_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_delay_1_reg[7]' (FD) to 'multiplicationByDsp_34/_zz_ret_9_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_delay_1_reg[8]' (FD) to 'multiplicationByDsp_34/_zz_ret_9_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_delay_1_reg[9]' (FD) to 'multiplicationByDsp_34/_zz_ret_9_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_delay_1_reg[10]' (FD) to 'multiplicationByDsp_34/_zz_ret_9_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_delay_1_reg[11]' (FD) to 'multiplicationByDsp_34/_zz_ret_9_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_delay_1_reg[12]' (FD) to 'multiplicationByDsp_34/_zz_ret_9_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_delay_1_reg[13]' (FD) to 'multiplicationByDsp_34/_zz_ret_9_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_delay_1_reg[14]' (FD) to 'multiplicationByDsp_34/_zz_ret_9_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_33/_zz_ret_delay_1_reg[15]' (FD) to 'multiplicationByDsp_34/_zz_ret_9_reg[15]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_20/_zz_ret_delay_1_reg[0]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_20/_zz_ret_delay_1_reg[1]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_20/_zz_ret_delay_1_reg[2]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_20/_zz_ret_delay_1_reg[3]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_20/_zz_ret_delay_1_reg[4]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_20/_zz_ret_delay_1_reg[5]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_20/_zz_ret_delay_1_reg[6]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_20/_zz_ret_delay_1_reg[7]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_20/_zz_ret_delay_1_reg[8]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_20/_zz_ret_delay_1_reg[9]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_20/_zz_ret_delay_1_reg[10]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_20/_zz_ret_delay_1_reg[11]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_20/_zz_ret_delay_1_reg[12]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_20/_zz_ret_delay_1_reg[13]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_20/_zz_ret_delay_1_reg[14]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_20/_zz_ret_delay_1_reg[15]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[15]'<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[2] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[3] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[4] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[5] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_20/_zz_ret_4_reg[16] )<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_25/_zz_ret_delay_1_reg[0]' (FD) to 'multiplicationByDsp_26/_zz_ret_9_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_25/_zz_ret_delay_1_reg[1]' (FD) to 'multiplicationByDsp_26/_zz_ret_9_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_25/_zz_ret_delay_1_reg[2]' (FD) to 'multiplicationByDsp_26/_zz_ret_9_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_25/_zz_ret_delay_1_reg[3]' (FD) to 'multiplicationByDsp_26/_zz_ret_9_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_25/_zz_ret_delay_1_reg[4]' (FD) to 'multiplicationByDsp_26/_zz_ret_9_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_25/_zz_ret_delay_1_reg[5]' (FD) to 'multiplicationByDsp_26/_zz_ret_9_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_25/_zz_ret_delay_1_reg[6]' (FD) to 'multiplicationByDsp_26/_zz_ret_9_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_25/_zz_ret_delay_1_reg[7]' (FD) to 'multiplicationByDsp_26/_zz_ret_9_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_25/_zz_ret_delay_1_reg[8]' (FD) to 'multiplicationByDsp_26/_zz_ret_9_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_25/_zz_ret_delay_1_reg[9]' (FD) to 'multiplicationByDsp_26/_zz_ret_9_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_25/_zz_ret_delay_1_reg[10]' (FD) to 'multiplicationByDsp_26/_zz_ret_9_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_25/_zz_ret_delay_1_reg[11]' (FD) to 'multiplicationByDsp_26/_zz_ret_9_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_25/_zz_ret_delay_1_reg[12]' (FD) to 'multiplicationByDsp_26/_zz_ret_9_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_25/_zz_ret_delay_1_reg[13]' (FD) to 'multiplicationByDsp_26/_zz_ret_9_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_25/_zz_ret_delay_1_reg[14]' (FD) to 'multiplicationByDsp_26/_zz_ret_9_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_25/_zz_ret_delay_1_reg[15]' (FD) to 'multiplicationByDsp_26/_zz_ret_9_reg[15]'<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[2] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[3] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[4] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[5] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_25/_zz_ret_4_reg[16] )<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[0]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[1]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[2]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[3]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[4]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[5]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[6]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[7]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[8]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[9]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[10]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[11]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[12]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[13]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[14]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[15]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[15]'<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[2] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[3] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[4] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[5] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_21/_zz_ret_4_reg[16] )<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_9_reg[0]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_9_reg[1]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_9_reg[2]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_9_reg[3]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_9_reg[4]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_9_reg[5]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_9_reg[6]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_9_reg[7]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_9_reg[8]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_9_reg[9]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_9_reg[10]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_9_reg[11]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_9_reg[12]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_9_reg[13]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_9_reg[14]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_24/_zz_ret_9_reg[15]' (FD) to 'multiplicationByDsp_18/_zz_ret_delay_1_reg[15]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_9_reg[0]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_9_reg[1]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_9_reg[2]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_9_reg[3]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_9_reg[4]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_9_reg[5]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_9_reg[6]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_9_reg[7]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_9_reg[8]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_9_reg[9]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_9_reg[10]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_9_reg[11]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_9_reg[12]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_9_reg[13]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_9_reg[14]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_9_reg[15]' (FD) to 'multiplicationByDsp_19/_zz_ret_delay_1_reg[15]'<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[2] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[3] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[4] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[5] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_1_reg[16] )<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_490_delay_1_reg[0]' (FD) to '_zz_dataOut_payload_fragment_0_1006_reg[0]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_490_delay_1_reg[1]' (FD) to '_zz_dataOut_payload_fragment_0_1006_reg[1]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_490_delay_1_reg[2]' (FD) to '_zz_dataOut_payload_fragment_0_1006_reg[2]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataOut_payload_fragment_0_490_delay_1_reg[3]' (FD) to '_zz_dataOut_payload_fragment_0_1006_reg[3]'<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[2] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[3] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[4] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[5] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_23/_zz_ret_1_delay_2_reg[16] )<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7628]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7629]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7630]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7631]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7632]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7622]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7623]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7624]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7625]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7626]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7628]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7629]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7630]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7631]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_46/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7632]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_44/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7622]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_44/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7623]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_44/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7624]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_44/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7625]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_44/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7626]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_44/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7628]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_44/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7629]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_44/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7630]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_44/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7631]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_44/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7632]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_43/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7622]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_43/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7623]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_43/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7624]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_43/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7625]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_43/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7626]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_43/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7628]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_43/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7629]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_43/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7630]<br/>INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_47/_zz_ret_19_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7593]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_47/_zz_ret_17_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7615]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_43/_zz_ret_19_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7593]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_43/_zz_ret_17_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7615]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_44/_zz_ret_19_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7593]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_44/_zz_ret_17_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7615]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_46/_zz_ret_19_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7593]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_46/_zz_ret_17_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7615]<br/>DSP Report: Generating DSP multiplicationByDsp_43/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_60 is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_43/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_80 is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_20 is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_43/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_190 is absorbed into DSP multiplicationByDsp_43/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_170 is absorbed into DSP multiplicationByDsp_43/_zz_ret_19_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_44/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_44/_zz_ret_60 is absorbed into DSP multiplicationByDsp_44/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_44/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_44/_zz_ret_80 is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_44/_zz_ret_20 is absorbed into DSP multiplicationByDsp_44/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_44/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_44/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_44/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_44/_zz_ret_190 is absorbed into DSP multiplicationByDsp_44/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_44/_zz_ret_170 is absorbed into DSP multiplicationByDsp_44/_zz_ret_19_reg.<br/>DSP Report: Generating DSP _zz_dataOut_payload_fragment_0_842_reg, operation Mode is: (PCIN+A:B)'.<br/>DSP Report: register _zz_dataOut_payload_fragment_0_842_reg is absorbed into DSP _zz_dataOut_payload_fragment_0_842_reg.<br/>DSP Report: operator _zz_dataOut_payload_fragment_0_8420 is absorbed into DSP _zz_dataOut_payload_fragment_0_842_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_46/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_60 is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_46/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_80 is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_20 is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_46/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_190 is absorbed into DSP multiplicationByDsp_46/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_170 is absorbed into DSP multiplicationByDsp_46/_zz_ret_19_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_47/_zz_ret_6_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_47/_zz_ret_60 is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_47/_zz_ret_8_reg, operation Mode is: (PCIN+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_47/_zz_ret_80 is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_47/_zz_ret_20 is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_47/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_47/_zz_ret_190 is absorbed into DSP multiplicationByDsp_47/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_47/_zz_ret_170 is absorbed into DSP multiplicationByDsp_47/_zz_ret_19_reg.<br/>DSP Report: Generating DSP _zz_dataOut_payload_fragment_0_843_reg, operation Mode is: (PCIN+A:B)'.<br/>DSP Report: register _zz_dataOut_payload_fragment_0_843_reg is absorbed into DSP _zz_dataOut_payload_fragment_0_843_reg.<br/>DSP Report: operator _zz_dataOut_payload_fragment_0_8430 is absorbed into DSP _zz_dataOut_payload_fragment_0_843_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_55/_zz_ret_19_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7593]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_55/_zz_ret_17_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7615]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_54/_zz_ret_19_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7593]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_54/_zz_ret_17_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7615]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_52/_zz_ret_19_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7593]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_52/_zz_ret_17_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7615]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_51/_zz_ret_19_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7593]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_51/_zz_ret_17_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7615]<br/>DSP Report: Generating DSP multiplicationByDsp_51/_zz_ret_6_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_60 is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_51/_zz_ret_8_reg, operation Mode is: (PCIN+((A:0x0)''*B'')')'.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_80 is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_20 is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_51/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_190 is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_170 is absorbed into DSP multiplicationByDsp_51/_zz_ret_19_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_52/_zz_ret_6_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_60 is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_52/_zz_ret_8_reg, operation Mode is: (PCIN+((A:0x0)''*B'')')'.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_80 is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_20 is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_52/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_190 is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_170 is absorbed into DSP multiplicationByDsp_52/_zz_ret_19_reg.<br/>DSP Report: Generating DSP _zz_dataOut_payload_fragment_0_868_reg, operation Mode is: (PCIN+A:B)'.<br/>DSP Report: register _zz_dataOut_payload_fragment_0_868_reg is absorbed into DSP _zz_dataOut_payload_fragment_0_868_reg.<br/>DSP Report: operator _zz_dataOut_payload_fragment_0_8680 is absorbed into DSP _zz_dataOut_payload_fragment_0_868_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_54/_zz_ret_6_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_60 is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_54/_zz_ret_8_reg, operation Mode is: (PCIN+((A:0x0)''*B'')')'.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_80 is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_20 is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_54/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_190 is absorbed into DSP multiplicationByDsp_54/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_170 is absorbed into DSP multiplicationByDsp_54/_zz_ret_19_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_55/_zz_ret_6_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_60 is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_55/_zz_ret_8_reg, operation Mode is: (PCIN+((A:0x0)''*B'')')'.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_80 is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_20 is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_55/_zz_ret_19_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_18_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_15_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_16_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_19_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_17_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_190 is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_170 is absorbed into DSP multiplicationByDsp_55/_zz_ret_19_reg.<br/>DSP Report: Generating DSP _zz_dataOut_payload_fragment_0_869_reg, operation Mode is: (PCIN+A:B)'.<br/>DSP Report: register _zz_dataOut_payload_fragment_0_869_reg is absorbed into DSP _zz_dataOut_payload_fragment_0_869_reg.<br/>DSP Report: operator _zz_dataOut_payload_fragment_0_8690 is absorbed into DSP _zz_dataOut_payload_fragment_0_869_reg.<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_862_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_548_delay_1_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_548_delay_1_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_548_delay_1_reg[2] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_48/_zz_ret_delay_1_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_48/_zz_ret_delay_1_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_48/_zz_ret_delay_1_reg[2] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_48/_zz_ret_delay_1_reg[3] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_48/_zz_ret_delay_1_reg[4] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_48/_zz_ret_delay_1_reg[5] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_48/_zz_ret_delay_1_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_48/_zz_ret_delay_1_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_48/_zz_ret_delay_1_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_48/_zz_ret_delay_1_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_48/_zz_ret_delay_1_reg[10] )<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1459_delay_7_reg' and it is trimmed from '256' to '121' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:3843]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1459_delay_6_reg' and it is trimmed from '256' to '121' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7252]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1459_delay_5_reg' and it is trimmed from '256' to '121' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7251]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1497_reg' and it is trimmed from '258' to '249' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:3841]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1496_reg' and it is trimmed from '258' to '249' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7272]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1459_delay_4_reg' and it is trimmed from '256' to '249' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:3837]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1459_delay_3_reg' and it is trimmed from '256' to '249' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7249]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1459_delay_2_reg' and it is trimmed from '256' to '249' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7248]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1459_delay_1_reg' and it is trimmed from '256' to '249' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7247]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1459_reg' and it is trimmed from '256' to '249' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7224]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1282_delay_6_reg' and it is trimmed from '128' to '121' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:3810]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1282_delay_5_reg' and it is trimmed from '128' to '121' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7064]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1282_delay_4_reg' and it is trimmed from '128' to '121' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7063]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1488_reg' and it is trimmed from '256' to '121' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7264]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1491_reg' and it is trimmed from '258' to '249' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7267]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1490_reg' and it is trimmed from '258' to '249' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7266]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1489_reg' and it is trimmed from '256' to '249' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:3832]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1412_delay_6_reg' and it is trimmed from '128' to '121' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:3831]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1412_delay_5_reg' and it is trimmed from '128' to '121' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7190]<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1412_delay_4_reg' and it is trimmed from '128' to '121' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1.v:7189]<br/>---------------------------------------------------------------------------------<br/>Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 5537.988 ; gain = 730.465 ; free physical = 4818 ; free virtual = 29706<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>DSP: Preliminary Mapping Report (see note below)<br/>+---------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>|Module Name    | DSP Mapping                  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | <br/>+---------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (ACIN2*B'')'                 | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|LowMult34      | (A''*B'')'                   | 17     | 15     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'           | 17     | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'             | 17     | 17     | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|LowMult34      | (A''*B'')'                   | 17     | 15     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'           | 17     | 15     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'             | 17     | 17     | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphLow1      | (PCIN+A:B)'                  | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 3      | -      | -      | 19     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*(B:0x0)'')'             | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 4      | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|LowMult34      | ((A:0x0)''*B'')'             | 15     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*(B:0x0)'')')'     | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'             | 17     | 17     | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|LowMult34      | ((A:0x0)''*B'')'             | 15     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*(B:0x0)'')')'     | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'             | 17     | 17     | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphLow1__GB0 | (PCIN+A:B)'                  | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | <br/>|LowMult34      | ((A:0x0)''*B'')'             | 15     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*(B:0x0)'')')'     | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'             | 17     | 17     | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|LowMult34      | ((A:0x0)''*B'')'             | 15     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*(B:0x0)'')')'     | 17     | 17     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'             | 17     | 17     | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphLow1__GB0 | (PCIN+A:B)'                  | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | <br/>|LowMult34      | (A''*B'')'                   | 17     | 15     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'           | 17     | 15     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'             | 17     | 17     | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|LowMult34      | (A''*B'')'                   | 17     | 15     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'           | 17     | 15     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'             | 17     | 17     | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphLow1__GB0 | (PCIN+A:B)'                  | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|LowMult34      | (A''*B'')'                   | 17     | 15     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'           | 17     | 15     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'             | 17     | 17     | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|LowMult34      | (A''*B'')'                   | 17     | 15     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'           | 17     | 15     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'             | 17     | 17     | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphLow1__GB3 | (PCIN+A:B)'                  | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | <br/>|LowMult34      | (A''*B'')'                   | 17     | 15     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'           | 17     | 15     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'             | 17     | 17     | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|LowMult34      | (A''*B'')'                   | 17     | 8      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+(A''*B'')')'           | 17     | 15     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'             | 17     | 17     | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphLow1__GB3 | (PCIN+A:B)'                  | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|LowMult34      | ((A:0x0)''*B'')'             | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+((A:0x0)''*B'')')'     | 17     | 15     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'             | 17     | 17     | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|LowMult34      | ((A:0x0)''*B'')'             | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+((A:0x0)''*B'')')'     | 17     | 15     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'             | 17     | 17     | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphLow1__GB5 | (PCIN+A:B)'                  | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | <br/>|LowMult34      | ((A:0x0)''*B'')'             | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+((A:0x0)''*B'')')'     | 17     | 15     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'             | 17     | 17     | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|LowMult34      | ((A:0x0)''*B'')'             | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | <br/>|LowMult34      | (PCIN+((A:0x0)''*B'')')'     | 17     | 15     | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|LowMult34      | (C'+(A''*B'')')'             | 17     | 17     | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphLow1__GB5 | (PCIN+A:B)'                  | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (A''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32     | (-PCIN+((D'+A'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>+---------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.<br/>---------------------------------------------------------------------------------<br/>Finished ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Applying XDC Timing Constraints<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 5705.941 ; gain = 898.418 ; free physical = 4302 ; free virtual = 29228<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Timing Optimization<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:02:10 . Memory (MB): peak = 5931.582 ; gain = 1124.059 ; free physical = 4135 ; free virtual = 29063<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Technology Mapping<br/>---------------------------------------------------------------------------------<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>---------------------------------------------------------------------------------<br/>Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:25 . Memory (MB): peak = 5959.516 ; gain = 1151.992 ; free physical = 2626 ; free virtual = 27559<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Flattening Before IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Flattening Before IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Final Netlist Cleanup<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Final Netlist Cleanup<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished IO Insertion : Time (s): cpu = 00:02:13 ; elapsed = 00:02:32 . Memory (MB): peak = 5978.688 ; gain = 1171.164 ; free physical = 2593 ; free virtual = 27572<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Instances<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Instances : Time (s): cpu = 00:02:13 ; elapsed = 00:02:32 . Memory (MB): peak = 5978.688 ; gain = 1171.164 ; free physical = 2593 ; free virtual = 27572<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Rebuilding User Hierarchy<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:02:40 . Memory (MB): peak = 5978.688 ; gain = 1171.164 ; free physical = 2551 ; free virtual = 27530<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Ports<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:02:40 . Memory (MB): peak = 5978.688 ; gain = 1171.164 ; free physical = 2551 ; free virtual = 27530<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Handling Custom Attributes<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Handling Custom Attributes : Time (s): cpu = 00:02:22 ; elapsed = 00:02:40 . Memory (MB): peak = 5978.688 ; gain = 1171.164 ; free physical = 2552 ; free virtual = 27531<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Nets<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:41 . Memory (MB): peak = 5978.688 ; gain = 1171.164 ; free physical = 2551 ; free virtual = 27530<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>Static Shift Register Report:<br/>+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | <br/>+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>|graphLow1   | _zz_dataOut_payload_fragment_0_428_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_691_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_450_delay_3_reg[63]   | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_450_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_450_delay_6_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_451_delay_4_reg[63]   | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_451_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1177_reg[14]          | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_369_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_363_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_351_reg[31]           | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_697_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_410_reg[31]           | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_218_delay_3_reg[63]   | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_218_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_218_delay_6_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_219_delay_4_reg[63]   | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_219_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1019_reg[14]          | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_464_reg[0]            | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_245_reg[0]            | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_583_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_571_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_193_reg[0]            | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_59_delay_13_reg[63]   | 13     | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_180_reg[0]            | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_55_delay_13_reg[63]   | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_55_delay_13_reg[47]   | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_378_delay_3_reg[63]   | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_378_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_378_delay_6_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_379_delay_4_reg[63]   | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_379_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_577_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_565_reg[31]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_565_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1140_reg[14]          | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_345_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_333_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_156_delay_3_reg[63]   | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_156_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_156_delay_6_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_157_delay_4_reg[63]   | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_157_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_339_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_327_reg[31]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_327_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1015_reg[14]          | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_75_delay_13_reg[63]   | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_75_delay_13_reg[47]   | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_437_delay_3_reg[63]   | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_437_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_437_delay_6_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_438_delay_4_reg[63]   | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_438_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_609_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_591_reg[31]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_591_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1149_reg[14]          | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_906_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_255_delay_13_reg[15]  | 13     | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_708_delay_3_reg[47]   | 4      | 33    | NO           | YES                | YES               | 33     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_708_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_708_delay_6_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_709_delay_4_reg[47]   | 5      | 33    | NO           | YES                | YES               | 33     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_709_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_912_reg[23]           | 6      | 24    | NO           | NO                 | YES               | 24     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1207_reg[14]          | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1363_reg[63]          | 6      | 16    | NO           | YES                | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_79_delay_13_reg[63]   | 13     | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_597_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_946_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_603_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1016_reg[14]          | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_290_delay_13_reg[15]  | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_815_delay_3_reg[47]   | 4      | 33    | NO           | YES                | YES               | 33     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_815_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_815_delay_6_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_816_delay_4_reg[47]   | 5      | 33    | NO           | YES                | YES               | 33     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_816_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_928_reg[23]           | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_928_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1224_reg[14]          | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1373_reg[63]          | 6      | 16    | NO           | YES                | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_971_delay_3_reg[63]   | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_971_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_971_delay_6_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_972_delay_4_reg[63]   | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_972_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1068_reg[0]           | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1062_reg[31]          | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1056_reg[0]           | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1050_reg[31]          | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1050_reg[15]          | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1278_reg[14]          | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1475_reg[127]         | 6      | 56    | NO           | YES                | YES               | 56     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_166_delay_3_reg[63]   | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_166_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_166_delay_6_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_167_delay_4_reg[63]   | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_167_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_667_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1420_reg[62]          | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1420_reg[30]          | 5      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1357_delay_3_reg[71]  | 4      | 9     | NO           | YES                | YES               | 9      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1357_delay_3_reg[62]  | 5      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1357_delay_3_reg[30]  | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_386_reg[31]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_386_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_444_delay_3_reg[47]   | 4      | 33    | NO           | YES                | YES               | 33     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_444_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_444_delay_6_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_445_delay_4_reg[47]   | 5      | 33    | NO           | YES                | YES               | 33     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_445_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_673_reg[23]           | 6      | 24    | NO           | NO                 | YES               | 24     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1176_reg[14]          | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1308_reg[63]          | 6      | 16    | NO           | YES                | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1426_reg[62]          | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1426_reg[30]          | 5      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1026_reg[31]          | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1026_reg[15]          | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_141_delay_20_reg[0]   | 21     | 1     | NO           | YES                | YES               | 0      | 1       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1163_reg[0]           | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_985_reg[0]            | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1175_reg[0]           | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_998_reg[0]            | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1044_reg[0]           | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1032_reg[0]           | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_881_delay_3_reg[0]    | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_884_delay_3_reg[0]    | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1000_delay_3_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1003_delay_3_reg[31]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1481_reg[62]          | 4      | 63    | NO           | NO                 | YES               | 63     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1480_reg[62]          | 4      | 63    | NO           | NO                 | YES               | 63     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1412_delay_6_reg[120] | 3      | 121   | NO           | NO                 | YES               | 121    | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1413_delay_4_reg[127] | 5      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1413_delay_4_reg[62]  | 6      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1413_delay_4_reg[30]  | 7      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1491_reg[126]         | 4      | 64    | NO           | YES                | YES               | 64     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1491_reg[62]          | 5      | 63    | NO           | NO                 | YES               | 63     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1412_delay_3_reg[127] | 4      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1412_delay_3_reg[62]  | 5      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1412_delay_3_reg[30]  | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_879_delay_13_reg[63]  | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_879_delay_13_reg[31]  | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_875_delay_13_reg[63]  | 10     | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_875_delay_13_reg[47]  | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_875_delay_13_reg[31]  | 13     | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_875_delay_13_reg[15]  | 12     | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1077_delay_3_reg[63]  | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1078_delay_4_reg[63]  | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1078_delay_4_reg[14]  | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1169_reg[31]          | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1157_reg[31]          | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1157_reg[15]          | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1303_reg[14]          | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_961_delay_3_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_962_delay_4_reg[63]   | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_962_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1038_reg[31]          | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1277_reg[14]          | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_557_delay_20_reg[127] | 17     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_557_delay_20_reg[95]  | 20     | 96    | NO           | NO                 | YES               | 0      | 96      | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_555_delay_20_reg[127] | 17     | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_555_delay_20_reg[111] | 16     | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_555_delay_20_reg[95]  | 20     | 48    | NO           | NO                 | YES               | 0      | 48      | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_555_delay_20_reg[79]  | 19     | 48    | NO           | NO                 | YES               | 0      | 48      | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1458_reg[62]          | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1458_reg[30]          | 5      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1282_delay_6_reg[120] | 3      | 121   | NO           | NO                 | YES               | 121    | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1459_delay_4_reg[248] | 5      | 122   | NO           | YES                | YES               | 122    | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1459_delay_4_reg[126] | 6      | 64    | NO           | YES                | YES               | 64     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1459_delay_4_reg[62]  | 7      | 63    | NO           | NO                 | YES               | 63     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1459_delay_7_reg[120] | 3      | 121   | NO           | NO                 | YES               | 121    | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1358_delay_4_reg[71]  | 5      | 9     | NO           | YES                | YES               | 9      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1358_delay_4_reg[62]  | 6      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1358_delay_4_reg[30]  | 7      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1503_reg[255]         | 7      | 7     | NO           | YES                | YES               | 7      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1511_reg[376]         | 7      | 121   | NO           | YES                | YES               | 121    | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1512_reg[126]         | 4      | 127   | NO           | NO                 | YES               | 127    | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1290_delay_6_reg[127] | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1291_delay_4_reg[127] | 5      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1291_delay_4_reg[62]  | 6      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1291_delay_4_reg[30]  | 7      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1387_reg[62]          | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1387_reg[30]          | 5      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1460_delay_5_reg[248] | 6      | 121   | NO           | YES                | YES               | 121    | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1460_delay_5_reg[127] | 7      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1460_delay_5_reg[62]  | 8      | 63    | NO           | NO                 | YES               | 63     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1469_reg[127]         | 6      | 56    | NO           | YES                | YES               | 56     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1386_reg[62]          | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1386_reg[30]          | 5      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1283_delay_4_reg[127] | 5      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1283_delay_4_reg[62]  | 6      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1283_delay_4_reg[30]  | 7      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1282_delay_3_reg[127] | 4      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1282_delay_3_reg[62]  | 5      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1282_delay_3_reg[30]  | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_146_delay_20_reg[0]   | 21     | 1     | NO           | YES                | YES               | 0      | 1       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_416_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_392_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_786_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_810_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_357_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_404_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_534_reg[0]            | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_232_reg[0]            | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1290_delay_3_reg[127] | 4      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1290_delay_3_reg[62]  | 5      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1290_delay_3_reg[30]  | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_422_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_501_delay_3_reg[47]   | 4      | 33    | NO           | YES                | YES               | 33     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_501_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_501_delay_6_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_502_delay_4_reg[47]   | 5      | 33    | NO           | YES                | YES               | 33     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_502_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_398_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_768_reg[23]           | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_768_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1181_reg[14]          | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1332_reg[63]          | 6      | 16    | NO           | YES                | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_507_delay_3_reg[63]   | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_507_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_507_delay_6_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_508_delay_4_reg[63]   | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_508_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1182_reg[14]          | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1368_delay_4_reg[71]  | 5      | 9     | NO           | YES                | YES               | 9      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1368_delay_4_reg[62]  | 6      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1368_delay_4_reg[30]  | 7      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_792_reg[31]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_792_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_208_delay_3_reg[63]   | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_208_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_208_delay_6_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_209_delay_4_reg[63]   | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_209_delay_4_reg[14]   | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1018_reg[14]          | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1367_delay_3_reg[71]  | 4      | 9     | NO           | YES                | YES               | 9      | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1367_delay_3_reg[62]  | 5      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphLow1   | _zz_dataOut_payload_fragment_0_1367_delay_3_reg[30]  | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphLow1   | dataIn_valid_delay_30_reg                            | 30     | 1     | YES          | NO                 | YES               | 0      | 1       | <br/>|graphLow1   | dataIn_payload_last_delay_30_reg                     | 30     | 1     | YES          | NO                 | YES               | 0      | 1       | <br/>+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>---------------------------------------------------------------------------------<br/>Finished ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Writing Synthesis Report<br/>---------------------------------------------------------------------------------<br/>Report BlackBoxes: <br/>+-+--------------+----------+<br/>| |BlackBox name |Instances |<br/>+-+--------------+----------+<br/>+-+--------------+----------+<br/>Report Cell Usage: <br/>+------+----------------+------+<br/>|      |Cell            |Count |<br/>+------+----------------+------+<br/>|1     |CARRY8          |  2098|<br/>|2     |DSP_ALU         |   135|<br/>|3     |DSP_A_B_DATA    |   135|<br/>|5     |DSP_C_DATA      |   135|<br/>|6     |DSP_MULTIPLIER  |   135|<br/>|8     |DSP_M_DATA      |   135|<br/>|9     |DSP_OUTPUT      |   135|<br/>|10    |DSP_PREADD      |   135|<br/>|11    |DSP_PREADD_DATA |   135|<br/>|13    |LUT1            |   191|<br/>|14    |LUT2            | 12526|<br/>|15    |LUT3            |   750|<br/>|16    |LUT4            |   800|<br/>|17    |SRL16E          |  7073|<br/>|18    |SRLC32E         |   196|<br/>|19    |FDCE            |    31|<br/>|20    |FDRE            | 29962|<br/>+------+----------------+------+<br/>---------------------------------------------------------------------------------<br/>Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:41 . Memory (MB): peak = 5978.688 ; gain = 1171.164 ; free physical = 2552 ; free virtual = 27531<br/>---------------------------------------------------------------------------------<br/>Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.<br/>Synthesis Optimization Runtime : Time (s): cpu = 00:02:10 ; elapsed = 00:02:31 . Memory (MB): peak = 5982.598 ; gain = 808.074 ; free physical = 10788 ; free virtual = 35767<br/>Synthesis Optimization Complete : Time (s): cpu = 00:02:26 ; elapsed = 00:02:42 . Memory (MB): peak = 5982.598 ; gain = 1175.074 ; free physical = 10802 ; free virtual = 35768<br/>INFO: [Project 1-571] Translating synthesized netlist<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.47 . Memory (MB): peak = 5982.598 ; gain = 0.000 ; free physical = 10775 ; free virtual = 35740<br/>INFO: [Netlist 29-17] Analyzing 2233 Unisim elements for replacement<br/>INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds<br/>INFO: [Project 1-570] Preparing netlist for logic optimization<br/>Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/doit.xdc]<br/>Finished Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/doit.xdc]<br/>INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5990.562 ; gain = 0.000 ; free physical = 10631 ; free virtual = 35596<br/>INFO: [Project 1-111] Unisim Transformation Summary:<br/>  A total of 135 instances were transformed.<br/>  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 135 instances<br/>Synth Design complete, checksum: 75e880f5<br/>INFO: [Common 17-83] Releasing license: Synthesis<br/>332 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.<br/>synth_design completed successfully<br/>synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:03:01 . Memory (MB): peak = 5990.562 ; gain = 1368.047 ; free physical = 10872 ; free virtual = 35836<br/># write_checkpoint -force graphLow1_after_synth.dcp<br/>INFO: [Timing 38-35] Done setting XDC timing constraints.<br/>INFO: [Timing 38-480] Writing timing data to binary archive.<br/>INFO: [Common 17-1381] The checkpoint '/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphLow1/graphLow1_after_synth.dcp' has been generated.<br/>write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 6205.430 ; gain = 214.867 ; free physical = 10718 ; free virtual = 35715<br/># report_utilization<br/>Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>------------------------------------------------------------------------------------<br/>| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021<br/>| Date         : Thu Aug  4 20:18:23 2022<br/>| Host         : FPGA-311 running 64-bit Ubuntu 18.04.2 LTS<br/>| Command      : report_utilization<br/>| Design       : graphLow1<br/>| Device       : xcvu9pflga2104-2<br/>| Design State : Synthesized<br/>------------------------------------------------------------------------------------<br/>Utilization Design Information<br/>Table of Contents<br/>-----------------<br/>1. CLB Logic<br/>1.1 Summary of Registers by Type<br/>2. BLOCKRAM<br/>3. ARITHMETIC<br/>4. I/O<br/>5. CLOCK<br/>6. ADVANCED<br/>7. CONFIGURATION<br/>8. Primitives<br/>9. Black Boxes<br/>10. Instantiated Netlists<br/>11. SLR Connectivity<br/>12. SLR Connectivity Matrix<br/>13. SLR CLB Logic and Dedicated Block Utilization<br/>14. SLR IO Utilization<br/>1. CLB Logic<br/>------------<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>| CLB LUTs*                  | 20736 |     0 |          0 |   1182240 |  1.75 |<br/>|   LUT as Logic             | 13467 |     0 |          0 |   1182240 |  1.14 |<br/>|   LUT as Memory            |  7269 |     0 |          0 |    591840 |  1.23 |<br/>|     LUT as Distributed RAM |     0 |     0 |            |           |       |<br/>|     LUT as Shift Register  |  7269 |     0 |            |           |       |<br/>| CLB Registers              | 29993 |     0 |          0 |   2364480 |  1.27 |<br/>|   Register as Flip Flop    | 29993 |     0 |          0 |   2364480 |  1.27 |<br/>|   Register as Latch        |     0 |     0 |          0 |   2364480 |  0.00 |<br/>| CARRY8                     |  2098 |     0 |          0 |    147780 |  1.42 |<br/>| F7 Muxes                   |     0 |     0 |          0 |    591120 |  0.00 |<br/>| F8 Muxes                   |     0 |     0 |          0 |    295560 |  0.00 |<br/>| F9 Muxes                   |     0 |     0 |          0 |    147780 |  0.00 |<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.<br/>1.1 Summary of Registers by Type<br/>--------------------------------<br/>+-------+--------------+-------------+--------------+<br/>| Total | Clock Enable | Synchronous | Asynchronous |<br/>+-------+--------------+-------------+--------------+<br/>| 0     |            _ |           - |            - |<br/>| 0     |            _ |           - |          Set |<br/>| 0     |            _ |           - |        Reset |<br/>| 0     |            _ |         Set |            - |<br/>| 0     |            _ |       Reset |            - |<br/>| 0     |          Yes |           - |            - |<br/>| 0     |          Yes |           - |          Set |<br/>| 31    |          Yes |           - |        Reset |<br/>| 0     |          Yes |         Set |            - |<br/>| 29962 |          Yes |       Reset |            - |<br/>+-------+--------------+-------------+--------------+<br/>2. BLOCKRAM<br/>-----------<br/>+----------------+------+-------+------------+-----------+-------+<br/>|    Site Type   | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------+------+-------+------------+-----------+-------+<br/>| Block RAM Tile |    0 |     0 |          0 |      2160 |  0.00 |<br/>|   RAMB36/FIFO* |    0 |     0 |          0 |      2160 |  0.00 |<br/>|   RAMB18       |    0 |     0 |          0 |      4320 |  0.00 |<br/>| URAM           |    0 |     0 |          0 |       960 |  0.00 |<br/>+----------------+------+-------+------------+-----------+-------+<br/>* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2<br/>3. ARITHMETIC<br/>-------------<br/>+----------------+------+-------+------------+-----------+-------+<br/>|    Site Type   | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------+------+-------+------------+-----------+-------+<br/>| DSPs           |  135 |     0 |          0 |      6840 |  1.97 |<br/>|   DSP48E2 only |  135 |       |            |           |       |<br/>+----------------+------+-------+------------+-----------+-------+<br/>4. I/O<br/>------<br/>+------------+------+-------+------------+-----------+-------+<br/>|  Site Type | Used | Fixed | Prohibited | Available | Util% |<br/>+------------+------+-------+------------+-----------+-------+<br/>| Bonded IOB |    0 |     0 |          0 |       832 |  0.00 |<br/>+------------+------+-------+------------+-----------+-------+<br/>5. CLOCK<br/>--------<br/>+----------------------+------+-------+------------+-----------+-------+<br/>|       Site Type      | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------------+------+-------+------------+-----------+-------+<br/>| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |      1800 |  0.00 |<br/>|   BUFGCE             |    0 |     0 |          0 |       720 |  0.00 |<br/>|   BUFGCE_DIV         |    0 |     0 |          0 |       120 |  0.00 |<br/>|   BUFG_GT            |    0 |     0 |          0 |       720 |  0.00 |<br/>|   BUFGCTRL*          |    0 |     0 |          0 |       240 |  0.00 |<br/>| PLL                  |    0 |     0 |          0 |        60 |  0.00 |<br/>| MMCM                 |    0 |     0 |          0 |        30 |  0.00 |<br/>+----------------------+------+-------+------------+-----------+-------+<br/>* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.<br/>6. ADVANCED<br/>-----------<br/>+-----------------+------+-------+------------+-----------+-------+<br/>|    Site Type    | Used | Fixed | Prohibited | Available | Util% |<br/>+-----------------+------+-------+------------+-----------+-------+<br/>| CMACE4          |    0 |     0 |          0 |         9 |  0.00 |<br/>| GTYE4_CHANNEL   |    0 |     0 |          0 |        52 |  0.00 |<br/>| GTYE4_COMMON    |    0 |     0 |          0 |        13 |  0.00 |<br/>| ILKNE4          |    0 |     0 |          0 |         9 |  0.00 |<br/>| OBUFDS_GTE4     |    0 |     0 |          0 |        26 |  0.00 |<br/>| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        26 |  0.00 |<br/>| PCIE40E4        |    0 |     0 |          0 |         6 |  0.00 |<br/>| SYSMONE4        |    0 |     0 |          0 |         3 |  0.00 |<br/>+-----------------+------+-------+------------+-----------+-------+<br/>7. CONFIGURATION<br/>----------------<br/>+-------------+------+-------+------------+-----------+-------+<br/>|  Site Type  | Used | Fixed | Prohibited | Available | Util% |<br/>+-------------+------+-------+------------+-----------+-------+<br/>| BSCANE2     |    0 |     0 |          0 |        12 |  0.00 |<br/>| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |<br/>| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |<br/>| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |<br/>| ICAPE3      |    0 |     0 |          0 |         6 |  0.00 |<br/>| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |<br/>| STARTUPE3   |    0 |     0 |          0 |         3 |  0.00 |<br/>+-------------+------+-------+------------+-----------+-------+<br/>8. Primitives<br/>-------------<br/>+----------+-------+---------------------+<br/>| Ref Name |  Used | Functional Category |<br/>+----------+-------+---------------------+<br/>| FDRE     | 29962 |            Register |<br/>| LUT2     | 12526 |                 CLB |<br/>| SRL16E   |  7073 |                 CLB |<br/>| CARRY8   |  2098 |                 CLB |<br/>| LUT4     |   800 |                 CLB |<br/>| LUT3     |   750 |                 CLB |<br/>| SRLC32E  |   196 |                 CLB |<br/>| LUT1     |   191 |                 CLB |<br/>| DSP48E2  |   135 |          Arithmetic |<br/>| FDCE     |    31 |            Register |<br/>+----------+-------+---------------------+<br/>9. Black Boxes<br/>--------------<br/>+----------+------+<br/>| Ref Name | Used |<br/>+----------+------+<br/>10. Instantiated Netlists<br/>-------------------------<br/>+----------+------+<br/>| Ref Name | Used |<br/>+----------+------+<br/>11. SLR Connectivity<br/>--------------------<br/>+----------------------------------+------+-------+-----------+-------+<br/>|                                  | Used | Fixed | Available | Util% |<br/>+----------------------------------+------+-------+-----------+-------+<br/>| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |<br/>|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |<br/>|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>+----------------------------------+------+-------+-----------+-------+<br/>| Total SLLs Used                  |    0 |       |           |       |<br/>+----------------------------------+------+-------+-----------+-------+<br/>12. SLR Connectivity Matrix<br/>---------------------------<br/>+-----------+------+------+------+<br/>| FROM \ TO | SLR2 | SLR1 | SLR0 |<br/>+-----------+------+------+------+<br/>| SLR2      |    0 |    0 |    0 |<br/>| SLR1      |    0 |    0 |    0 |<br/>| SLR0      |    0 |    0 |    0 |<br/>+-----------+------+------+------+<br/>13. SLR CLB Logic and Dedicated Block Utilization<br/>-------------------------------------------------<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>* Note: Available Control Sets based on CLB Registers / 8<br/>14. SLR IO Utilization<br/>----------------------<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| Total     |         0 |         |          0 |          |          0 |          |   0 |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/># report_timing<br/>INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: max.<br/>INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs<br/>WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew<br/>Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design<br/>INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.<br/>Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>-----------------------------------------------------------------------------------------<br/>| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021<br/>| Date              : Thu Aug  4 20:19:08 2022<br/>| Host              : FPGA-311 running 64-bit Ubuntu 18.04.2 LTS<br/>| Command           : report_timing<br/>| Design            : graphLow1<br/>| Device            : xcvu9p-flga2104<br/>| Speed File        : -2  PRODUCTION 1.27 02-28-2020<br/>| Temperature Grade : I<br/>-----------------------------------------------------------------------------------------<br/>Timing Report<br/>Slack (VIOLATED) :        -0.099ns  (required time - arrival time)<br/>  Source:                 _zz_dataOut_payload_fragment_0_1459_delay_4_reg[1]/C<br/>                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})<br/>  Destination:            _zz_dataOut_payload_fragment_0_1496_reg[124]/D<br/>                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})<br/>  Path Group:             clk<br/>  Path Type:              Setup (Max at Slow Process Corner)<br/>  Requirement:            1.250ns  (clk rise@1.250ns - clk rise@0.000ns)<br/>  Data Path Delay:        1.339ns  (logic 0.749ns (55.937%)  route 0.590ns (44.063%))<br/>  Logic Levels:           18  (CARRY8=16 LUT2=1 LUT3=1)<br/>  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE<br/>    Total System Jitter     (TSJ):    0.071ns<br/>    Total Input Jitter      (TIJ):    0.000ns<br/>    Discrete Jitter          (DJ):    0.000ns<br/>    Phase Error              (PE):    0.000ns<br/>    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)<br/>  -------------------------------------------------------------------    -------------------<br/>                         (clock clk rise edge)        0.000     0.000 r  <br/>                                                      0.000     0.000 r  clk (IN)<br/>                         net (fo=38071, unset)        0.000     0.000    clk<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_1459_delay_4_reg[1]/C<br/>  -------------------------------------------------------------------    -------------------<br/>                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  _zz_dataOut_payload_fragment_0_1459_delay_4_reg[1]/Q<br/>                         net (fo=2, unplaced)         0.149     0.226    _zz_dataOut_payload_fragment_0_1459_delay_4[1]<br/>                         LUT2 (Prop_LUT2_I1_O)        0.037     0.263 r  _zz_dataOut_payload_fragment_0_1496[7]_i_8/O<br/>                         net (fo=1, unplaced)         0.023     0.286    _zz_dataOut_payload_fragment_0_1496[7]_i_8_n_0<br/>                         CARRY8 (Prop_CARRY8_S[1]_CO[7])<br/>                                                      0.197     0.483 r  _zz_dataOut_payload_fragment_0_1496_reg[7]_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.488    _zz_dataOut_payload_fragment_0_1496_reg[7]_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.510 r  _zz_dataOut_payload_fragment_0_1496_reg[15]_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.515    _zz_dataOut_payload_fragment_0_1496_reg[15]_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.537 r  _zz_dataOut_payload_fragment_0_1496_reg[23]_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.542    _zz_dataOut_payload_fragment_0_1496_reg[23]_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.564 r  _zz_dataOut_payload_fragment_0_1496_reg[31]_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.569    _zz_dataOut_payload_fragment_0_1496_reg[31]_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.591 r  _zz_dataOut_payload_fragment_0_1496_reg[39]_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.596    _zz_dataOut_payload_fragment_0_1496_reg[39]_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.618 r  _zz_dataOut_payload_fragment_0_1496_reg[47]_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.623    _zz_dataOut_payload_fragment_0_1496_reg[47]_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.645 r  _zz_dataOut_payload_fragment_0_1496_reg[55]_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.650    _zz_dataOut_payload_fragment_0_1496_reg[55]_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.672 r  _zz_dataOut_payload_fragment_0_1496_reg[63]_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.677    _zz_dataOut_payload_fragment_0_1496_reg[63]_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.699 r  _zz_dataOut_payload_fragment_0_1496_reg[71]_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.704    _zz_dataOut_payload_fragment_0_1496_reg[71]_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.726 r  _zz_dataOut_payload_fragment_0_1496_reg[79]_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.731    _zz_dataOut_payload_fragment_0_1496_reg[79]_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.753 r  _zz_dataOut_payload_fragment_0_1496_reg[87]_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.758    _zz_dataOut_payload_fragment_0_1496_reg[87]_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.780 r  _zz_dataOut_payload_fragment_0_1496_reg[95]_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.785    _zz_dataOut_payload_fragment_0_1496_reg[95]_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.807 r  _zz_dataOut_payload_fragment_0_1496_reg[103]_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.812    _zz_dataOut_payload_fragment_0_1496_reg[103]_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.834 r  _zz_dataOut_payload_fragment_0_1496_reg[111]_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.839    _zz_dataOut_payload_fragment_0_1496_reg[111]_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.861 r  _zz_dataOut_payload_fragment_0_1496_reg[119]_i_1/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.866    _zz_dataOut_payload_fragment_0_1496_reg[119]_i_1_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[4])<br/>                                                      0.092     0.958 r  _zz_dataOut_payload_fragment_0_1496_reg[123]_i_1/CO[4]<br/>                         net (fo=125, unplaced)       0.295     1.253    _zz_dataOut_payload_fragment_0_1496_reg[123]_i_1_n_3<br/>                         LUT3 (Prop_LUT3_I1_O)        0.038     1.291 r  _zz_dataOut_payload_fragment_0_1496[124]_i_1/O<br/>                         net (fo=1, unplaced)         0.048     1.339    _zz_dataOut_payload_fragment_0_149601_out[124]<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_1496_reg[124]/D<br/>  -------------------------------------------------------------------    -------------------<br/>                         (clock clk rise edge)        1.250     1.250 r  <br/>                                                      0.000     1.250 r  clk (IN)<br/>                         net (fo=38071, unset)        0.000     1.250    clk<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_1496_reg[124]/C<br/>                         clock pessimism              0.000     1.250    <br/>                         clock uncertainty           -0.035     1.215    <br/>                         FDRE (Setup_FDRE_C_D)        0.025     1.240    _zz_dataOut_payload_fragment_0_1496_reg[124]<br/>  -------------------------------------------------------------------<br/>                         required time                          1.240    <br/>                         arrival time                          -1.339    <br/>  -------------------------------------------------------------------<br/>                         slack                                 -0.099    <br/>report_timing: Time (s): cpu = 00:02:08 ; elapsed = 00:00:45 . Memory (MB): peak = 6843.348 ; gain = 637.918 ; free physical = 10261 ; free virtual = 35227<br/>INFO: [Common 17-206] Exiting Vivado at Thu Aug  4 20:19:08 2022...<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: <br/>LUT: 20736<br/>FF: 29993<br/>DSP: 135<br/>BRAM: 0<br/>CARRY8: 2098<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: <br/>fmax = 746.8259895444361 MHz<br/></span>
                                            </li>
                                        </ul>
                                    </li>
                                    <li class="level test">
                                        <span><em class="time">
                                                <div class="time">4 m 26 s</div>
                                            </em><em class="status">passed</em>should synth for square with width growth</span>
                                        <ul>
                                            <li class="text">
                                                <span class="stdout">[Runtime] SpinalHDL v1.7.0    git head : eca519e78d4e6022e34911ec300a432ed9db8220<br/>[Runtime] JVM max memory : 16064.0MiB<br/>[Runtime] Current date : 2022.08.04 20:19:19<br/>[Progress] at 1135.882 : Elaborate components<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: stages: 32 62 122 242 482 962 1922 3842 7682 15362 <br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: SQUARE mult graph built<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 144 redundant vertices eliminated<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: start breaking bundles<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	12 pairs of merge-split found<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	472 vertices before<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	472 vertices after<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: end breaking bundles<br/>Version identifier: 12.10.0.0 | 2019-11-26 | 843d4de<br/>Tried aggregator 1 time.<br/>LP Presolve eliminated 102 rows and 1 columns.<br/>Aggregator did 234 substitutions.<br/>Reduced LP has 424 rows, 237 columns, and 848 nonzeros.<br/>Presolve time = 0.00 sec. (0.65 ticks)<br/>Initializing dual steep norms . . .<br/>Iteration log . . .<br/>Iteration:     1   Dual objective     =          -199.000000<br/>Iteration:   103   Dual objective     =            22.000000<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: solution status: Optimal<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: solution latency = 24<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: number of operators:<br/>	ADD -> 36<br/>	ADDC -> 36<br/>	AND -> 0<br/>	BASEADD -> 48<br/>	BASESUB -> 0<br/>	FullMult -> 60<br/>	LowMult -> 0<br/>	MUX -> 0<br/>	Merge -> 48<br/>	RESIZE -> 49<br/>	SHIFT -> 72<br/>	SUB -> 48<br/>	SUBC -> 0<br/>	Split -> 60<br/>	SquareMult -> 13<br/>	Var -> 2<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: latency before impl 24<br/>[Progress] at 1135.949 : Checks and transforms<br/>[Progress] at 1136.057 : Generate Verilog<br/>[Warning] 1129 signals were pruned. You can call printPruned on the backend report to get more informations.<br/>[Done] at 1136.135<br/>/tools/Xilinx/Vivado/2021.1/bin/vivado -stack 2000 -nojournal -log doit.log -mode batch -source doit.tcl<br/>****** Vivado v2021.1 (64-bit)<br/>  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021<br/>  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021<br/>    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>source doit.tcl<br/># read_verilog graphSquare0.v <br/># read_xdc doit.xdc<br/># synth_design -part xcvu9p-flga2104-2-i -top graphSquare0 -mode out_of_context<br/>Command: synth_design -part xcvu9p-flga2104-2-i -top graphSquare0 -mode out_of_context<br/>Starting synth_design<br/>Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'<br/>INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'<br/>INFO: [Device 21-403] Loading part xcvu9p-flga2104-2-i<br/>INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.<br/>INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes<br/>INFO: [Synth 8-7075] Helper process launched with PID 129782<br/>---------------------------------------------------------------------------------<br/>Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5036.145 ; gain = 228.652 ; free physical = 11058 ; free virtual = 35872<br/>---------------------------------------------------------------------------------<br/>INFO: [Synth 8-6157] synthesizing module 'graphSquare0' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:7]<br/>INFO: [Synth 8-6157] synthesizing module 'SquareMult34' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4196]<br/>INFO: [Synth 8-6155] done synthesizing module 'SquareMult34' (1#1) [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4196]<br/>INFO: [Synth 8-6157] synthesizing module 'FullMult32' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4026]<br/>INFO: [Synth 8-6155] done synthesizing module 'FullMult32' (2#1) [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4026]<br/>INFO: [Synth 8-6155] done synthesizing module 'graphSquare0' (3#1) [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:7]<br/>---------------------------------------------------------------------------------<br/>Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5129.113 ; gain = 321.621 ; free physical = 10657 ; free virtual = 35485<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Handling Custom Attributes<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5143.957 ; gain = 336.465 ; free physical = 11518 ; free virtual = 36334<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5143.957 ; gain = 336.465 ; free physical = 11518 ; free virtual = 36334<br/>---------------------------------------------------------------------------------<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.44 . Memory (MB): peak = 5143.957 ; gain = 0.000 ; free physical = 11423 ; free virtual = 36238<br/>INFO: [Project 1-570] Preparing netlist for logic optimization<br/>Processing XDC Constraints<br/>Initializing timing engine<br/>Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/doit.xdc]<br/>Finished Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/doit.xdc]<br/>Completed Processing XDC Constraints<br/>Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5473.832 ; gain = 0.000 ; free physical = 11222 ; free virtual = 36037<br/>INFO: [Project 1-111] Unisim Transformation Summary:<br/>No Unisim elements were transformed.<br/>Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 5474.832 ; gain = 1.000 ; free physical = 11211 ; free virtual = 36027<br/>---------------------------------------------------------------------------------<br/>Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 5474.832 ; gain = 667.340 ; free physical = 11481 ; free virtual = 36305<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Loading Part and Timing Information<br/>---------------------------------------------------------------------------------<br/>Loading part: xcvu9p-flga2104-2-i<br/>INFO: [Synth 8-6742] Reading net delay rules and data<br/>---------------------------------------------------------------------------------<br/>Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 5474.832 ; gain = 667.340 ; free physical = 11481 ; free virtual = 36305<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Applying 'set_property' XDC Constraints<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 5474.832 ; gain = 667.340 ; free physical = 11480 ; free virtual = 36304<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 5474.832 ; gain = 667.340 ; free physical = 11437 ; free virtual = 36254<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start RTL Component Statistics <br/>---------------------------------------------------------------------------------<br/>Detailed RTL Component Info : <br/>+---Adders : <br/>	   2 Input  754 Bit       Adders := 1     <br/>	   2 Input  725 Bit       Adders := 1     <br/>	   2 Input  482 Bit       Adders := 2     <br/>	   2 Input  366 Bit       Adders := 1     <br/>	   2 Input  365 Bit       Adders := 1     <br/>	   2 Input  272 Bit       Adders := 2     <br/>	   3 Input  244 Bit       Adders := 2     <br/>	   2 Input  244 Bit       Adders := 1     <br/>	   2 Input  242 Bit       Adders := 5     <br/>	   2 Input  240 Bit       Adders := 2     <br/>	   2 Input  186 Bit       Adders := 5     <br/>	   2 Input  185 Bit       Adders := 3     <br/>	   2 Input  124 Bit       Adders := 5     <br/>	   3 Input  124 Bit       Adders := 10    <br/>	   2 Input  122 Bit       Adders := 14    <br/>	   2 Input  120 Bit       Adders := 5     <br/>	   2 Input  118 Bit       Adders := 2     <br/>	   2 Input   96 Bit       Adders := 18    <br/>	   2 Input   95 Bit       Adders := 6     <br/>	   3 Input   64 Bit       Adders := 36    <br/>	   2 Input   64 Bit       Adders := 60    <br/>	   2 Input   62 Bit       Adders := 6     <br/>	   3 Input   35 Bit       Adders := 60    <br/>	   2 Input   32 Bit       Adders := 22    <br/>	   2 Input   17 Bit       Adders := 60    <br/>	   2 Input   16 Bit       Adders := 4     <br/>	   2 Input    4 Bit       Adders := 13    <br/>+---Registers : <br/>	              754 Bit    Registers := 1     <br/>	              725 Bit    Registers := 1     <br/>	              482 Bit    Registers := 2     <br/>	              366 Bit    Registers := 1     <br/>	              365 Bit    Registers := 1     <br/>	              272 Bit    Registers := 6     <br/>	              244 Bit    Registers := 3     <br/>	              242 Bit    Registers := 28    <br/>	              240 Bit    Registers := 17    <br/>	              186 Bit    Registers := 5     <br/>	              185 Bit    Registers := 16    <br/>	              124 Bit    Registers := 15    <br/>	              122 Bit    Registers := 32    <br/>	              120 Bit    Registers := 17    <br/>	              118 Bit    Registers := 6     <br/>	               96 Bit    Registers := 21    <br/>	               95 Bit    Registers := 18    <br/>	               64 Bit    Registers := 97    <br/>	               62 Bit    Registers := 81    <br/>	               60 Bit    Registers := 40    <br/>	               58 Bit    Registers := 12    <br/>	               56 Bit    Registers := 4     <br/>	               46 Bit    Registers := 13    <br/>	               35 Bit    Registers := 60    <br/>	               34 Bit    Registers := 26    <br/>	               32 Bit    Registers := 262   <br/>	               31 Bit    Registers := 12    <br/>	               30 Bit    Registers := 21    <br/>	               29 Bit    Registers := 6     <br/>	               28 Bit    Registers := 3     <br/>	               18 Bit    Registers := 39    <br/>	               17 Bit    Registers := 73    <br/>	               16 Bit    Registers := 244   <br/>	               15 Bit    Registers := 13    <br/>	                4 Bit    Registers := 39    <br/>	                3 Bit    Registers := 2     <br/>	                1 Bit    Registers := 1018  <br/>---------------------------------------------------------------------------------<br/>Finished RTL Component Statistics <br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Part Resource Summary<br/>---------------------------------------------------------------------------------<br/>Part Resources:<br/>DSPs: 6840 (col length:120)<br/>BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)<br/>---------------------------------------------------------------------------------<br/>Finished Part Resource Summary<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Cross Boundary and Area Optimization<br/>---------------------------------------------------------------------------------<br/>DSP Report: Generating DSP multiplicationByDsp_50/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_50/_zz_ret_70 is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_50/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_50/_zz_ret_50 is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_50/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_50/_zz_ret_130 is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_50/_zz_ret_120 is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_50/_zz_ret_100 is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_70 is absorbed into DSP multiplicationByDsp_46/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg, operation Mode is: (A''*(B:0x0)'')'.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_50 is absorbed into DSP multiplicationByDsp_46/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_46/_zz_ret_13_reg, operation Mode is: (-C+((D'+(A:0x0)'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_130 is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_120 is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_46/_zz_ret_100 is absorbed into DSP multiplicationByDsp_46/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_70/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_70/_zz_ret_70 is absorbed into DSP multiplicationByDsp_70/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_70/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_70/_zz_ret_50 is absorbed into DSP multiplicationByDsp_70/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_70/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_70/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_70/_zz_ret_130 is absorbed into DSP multiplicationByDsp_70/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_70/_zz_ret_120 is absorbed into DSP multiplicationByDsp_70/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_70/_zz_ret_100 is absorbed into DSP multiplicationByDsp_70/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_70 is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_46/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_50 is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_43/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_130 is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_120 is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_100 is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg, operation Mode is: (ACIN2*B'')'.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_67/_zz_ret_70 is absorbed into DSP multiplicationByDsp_67/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_65/_zz_ret_8_delay_2_reg, operation Mode is: (A''*BCIN2)'.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_65/_zz_ret_70 is absorbed into DSP multiplicationByDsp_65/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_65/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_65/_zz_ret_50 is absorbed into DSP multiplicationByDsp_65/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_65/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_65/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_65/_zz_ret_130 is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_65/_zz_ret_120 is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_65/_zz_ret_100 is absorbed into DSP multiplicationByDsp_65/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_70/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_67/_zz_ret_50 is absorbed into DSP multiplicationByDsp_67/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_67/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_67/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_67/_zz_ret_130 is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_67/_zz_ret_120 is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_67/_zz_ret_100 is absorbed into DSP multiplicationByDsp_67/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_38/_zz_ret_70 is absorbed into DSP multiplicationByDsp_38/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_38/_zz_ret_50 is absorbed into DSP multiplicationByDsp_38/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_38/_zz_ret_13_reg, operation Mode is: (-C+((D'+(A:0x0)'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_38/_zz_ret_130 is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_38/_zz_ret_120 is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_38/_zz_ret_100 is absorbed into DSP multiplicationByDsp_38/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_70 is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_50 is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_61/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_130 is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_120 is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_100 is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_12/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_133_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_134_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_133_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_134_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_40 is absorbed into DSP multiplicationByDsp_12/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_12/_zz_ret_3_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_133_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_134_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_133_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_134_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_20 is absorbed into DSP multiplicationByDsp_12/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_12/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_90 is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_70 is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_36/_zz_ret_70 is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_36/_zz_ret_50 is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_36/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*BCIN2)'+1-1)'.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_38/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_36/_zz_ret_130 is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_36/_zz_ret_120 is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_36/_zz_ret_100 is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_11/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_130_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_131_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_130_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_131_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_11/_zz_ret_40 is absorbed into DSP multiplicationByDsp_11/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_11/_zz_ret_3_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_131_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_131_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_11/_zz_ret_20 is absorbed into DSP multiplicationByDsp_11/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_11/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_11/_zz_ret_90 is absorbed into DSP multiplicationByDsp_11/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_11/_zz_ret_70 is absorbed into DSP multiplicationByDsp_11/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_2/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_70_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_71_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_70_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_71_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_2/_zz_ret_40 is absorbed into DSP multiplicationByDsp_2/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_2/_zz_ret_3_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_70_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_71_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_70_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_71_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_2/_zz_ret_20 is absorbed into DSP multiplicationByDsp_2/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_2/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_2/_zz_ret_90 is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_2/_zz_ret_70 is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_70 is absorbed into DSP multiplicationByDsp_13/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_50 is absorbed into DSP multiplicationByDsp_13/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_13/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_13/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_130 is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_120 is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_13/_zz_ret_100 is absorbed into DSP multiplicationByDsp_13/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_1/_zz_ret_5_reg, operation Mode is: (A*B)'.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_1/_zz_ret_40 is absorbed into DSP multiplicationByDsp_1/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_1/_zz_ret_3_reg, operation Mode is: (A*B)'.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_1/_zz_ret_20 is absorbed into DSP multiplicationByDsp_1/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_1/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_1/_zz_ret_90 is absorbed into DSP multiplicationByDsp_1/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_1/_zz_ret_70 is absorbed into DSP multiplicationByDsp_1/_zz_ret_9_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_63/_zz_ret_delay_1_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_63/_zz_ret_delay_1_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_63/_zz_ret_delay_1_reg[2] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_63/_zz_ret_delay_1_reg[3] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_63/_zz_ret_delay_1_reg[4] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_63/_zz_ret_delay_1_reg[5] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_63/_zz_ret_delay_1_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_63/_zz_ret_delay_1_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_63/_zz_ret_delay_1_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_63/_zz_ret_delay_1_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_63/_zz_ret_delay_1_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_63/_zz_ret_delay_1_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_63/_zz_ret_delay_1_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_63/_zz_ret_delay_1_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_63/_zz_ret_delay_1_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_63/_zz_ret_delay_1_reg[15] )<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4144]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4145]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4146]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4147]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4148]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_47/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4149]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_21/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4137]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_21/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4138]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_21/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4139]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_21/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4140]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_21/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4141]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_21/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4142]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_21/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4144]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_21/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4145]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_21/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4146]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_21/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4147]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_21/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4148]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_21/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4149]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_16/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4137]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_16/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4138]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_16/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4139]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_16/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4140]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_16/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4141]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_16/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4142]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_16/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4144]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_16/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4145]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_16/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4146]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_16/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4147]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_16/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4148]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_16/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4149]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_15/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4137]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_15/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4138]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_15/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4139]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_15/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4140]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_15/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4141]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_15/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4142]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_15/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4144]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_15/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4145]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_15/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4146]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_15/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4147]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_15/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4148]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_15/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4149]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_14/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4137]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_14/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4138]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_14/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4139]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_14/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4140]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_14/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4141]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_14/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4142]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_14/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4144]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_14/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4145]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_14/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4146]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_14/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4147]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_14/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4148]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_14/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4149]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_14/_zz_ret_delay_1_reg[15:0]' into 'multiplicationByDsp_16/_zz_ret_delay_1_reg[15:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4112]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_14/_zz_ret_delay_2_reg[15:0]' into 'multiplicationByDsp_16/_zz_ret_delay_2_reg[15:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4113]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_6/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4279]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_6/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4280]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_6/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4281]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_6/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4282]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_6/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4284]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_6/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4285]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_6/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4286]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_6/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4287]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_5/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4279]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_5/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4280]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_5/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4281]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_5/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4282]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_5/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4284]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_5/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4285]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_5/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4286]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_5/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4287]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_4/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4279]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_4/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4280]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_4/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4281]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_4/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4282]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_4/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4284]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_4/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4285]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_4/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4286]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_4/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_47/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4287]<br/>INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_6/_zz_ret_13_reg' and it is trimmed from '46' to '42' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4252]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_6/_zz_ret_9_reg' and it is trimmed from '47' to '42' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4247]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_6/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4251]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_6/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4257]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_5/_zz_ret_13_reg' and it is trimmed from '46' to '44' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4252]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_5/_zz_ret_9_reg' and it is trimmed from '47' to '44' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4247]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_5/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4251]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_5/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4257]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_4/_zz_ret_13_reg' and it is trimmed from '46' to '40' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4252]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_4/_zz_ret_9_reg' and it is trimmed from '47' to '40' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4247]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_4/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4251]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_4/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4257]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_3/_zz_ret_13_reg' and it is trimmed from '46' to '44' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4252]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_3/_zz_ret_9_reg' and it is trimmed from '47' to '44' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4247]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_3/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4251]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_3/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4257]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_21/ret_reg' and it is trimmed from '64' to '62' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4100]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_21/_zz_ret_18_reg' and it is trimmed from '32' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4127]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_21/_zz_ret_17_reg' and it is trimmed from '32' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4126]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_14/ret_reg' and it is trimmed from '64' to '60' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4100]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_16/ret_reg' and it is trimmed from '64' to '62' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4100]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_15/ret_reg' and it is trimmed from '64' to '62' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4100]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_14/_zz_ret_18_reg' and it is trimmed from '32' to '28' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4127]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_14/_zz_ret_17_reg' and it is trimmed from '32' to '28' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4126]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_16/_zz_ret_18_reg' and it is trimmed from '32' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4127]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_16/_zz_ret_17_reg' and it is trimmed from '32' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4126]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_15/_zz_ret_18_reg' and it is trimmed from '32' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4127]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_15/_zz_ret_17_reg' and it is trimmed from '32' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4126]<br/>DSP Report: Generating DSP multiplicationByDsp_4/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_78_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_79_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_78_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_79_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_4/_zz_ret_40 is absorbed into DSP multiplicationByDsp_4/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_4/_zz_ret_3_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_78_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_79_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_78_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_79_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_4/_zz_ret_20 is absorbed into DSP multiplicationByDsp_4/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_4/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_4/_zz_ret_90 is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_4/_zz_ret_70 is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_70 is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_50 is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_16/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_130 is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_120 is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_100 is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_3/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_75_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_76_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_75_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_76_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_3/_zz_ret_40 is absorbed into DSP multiplicationByDsp_3/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_3/_zz_ret_3_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_76_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_76_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_3/_zz_ret_20 is absorbed into DSP multiplicationByDsp_3/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_3/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_3/_zz_ret_90 is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_3/_zz_ret_70 is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_6/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_92_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_93_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_92_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_93_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_6/_zz_ret_40 is absorbed into DSP multiplicationByDsp_6/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_6/_zz_ret_3_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_92_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_93_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_92_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_93_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_6/_zz_ret_20 is absorbed into DSP multiplicationByDsp_6/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_6/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_6/_zz_ret_90 is absorbed into DSP multiplicationByDsp_6/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_6/_zz_ret_70 is absorbed into DSP multiplicationByDsp_6/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_21/_zz_ret_70 is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_21/_zz_ret_50 is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_21/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_21/_zz_ret_130 is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_21/_zz_ret_120 is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_21/_zz_ret_100 is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_5/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_86_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_87_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_86_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_87_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_5/_zz_ret_40 is absorbed into DSP multiplicationByDsp_5/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_5/_zz_ret_3_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_87_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_87_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_5/_zz_ret_20 is absorbed into DSP multiplicationByDsp_5/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_5/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_5/_zz_ret_90 is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_5/_zz_ret_70 is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_14/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_14/_zz_ret_70 is absorbed into DSP multiplicationByDsp_14/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_14/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_14/_zz_ret_50 is absorbed into DSP multiplicationByDsp_14/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_14/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_14/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_14/_zz_ret_130 is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_14/_zz_ret_120 is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_100 is absorbed into DSP multiplicationByDsp_14/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_15/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_15/_zz_ret_70 is absorbed into DSP multiplicationByDsp_15/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_15/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_15/_zz_ret_50 is absorbed into DSP multiplicationByDsp_15/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_15/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_15/_zz_ret_130 is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_15/_zz_ret_120 is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_15/_zz_ret_100 is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_47/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_47/_zz_ret_70 is absorbed into DSP multiplicationByDsp_47/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_47/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_47/_zz_ret_50 is absorbed into DSP multiplicationByDsp_47/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_47/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_47/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_47/_zz_ret_130 is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_47/_zz_ret_120 is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_47/_zz_ret_100 is absorbed into DSP multiplicationByDsp_47/_zz_ret_13_reg.<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[0]' (FD) to '_zz_dataIn_payload_fragment_0_88_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[1]' (FD) to '_zz_dataIn_payload_fragment_0_88_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[2]' (FD) to '_zz_dataIn_payload_fragment_0_88_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[3]' (FD) to '_zz_dataIn_payload_fragment_0_88_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[4]' (FD) to '_zz_dataIn_payload_fragment_0_88_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[5]' (FD) to '_zz_dataIn_payload_fragment_0_88_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[6]' (FD) to '_zz_dataIn_payload_fragment_0_88_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[7]' (FD) to '_zz_dataIn_payload_fragment_0_88_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[8]' (FD) to '_zz_dataIn_payload_fragment_0_88_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[9]' (FD) to '_zz_dataIn_payload_fragment_0_88_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[10]' (FD) to '_zz_dataIn_payload_fragment_0_88_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[11]' (FD) to '_zz_dataIn_payload_fragment_0_88_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[12]' (FD) to '_zz_dataIn_payload_fragment_0_88_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[13]' (FD) to '_zz_dataIn_payload_fragment_0_88_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[14]' (FD) to '_zz_dataIn_payload_fragment_0_88_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_21/_zz_ret_delay_1_reg[15]' (FD) to '_zz_dataIn_payload_fragment_0_88_reg[15]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_1_delay_1_reg[0]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[16]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_1_delay_1_reg[1]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[17]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_1_delay_1_reg[2]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[18]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_1_delay_1_reg[3]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[19]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_1_delay_1_reg[4]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[20]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_1_delay_1_reg[5]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[21]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_1_delay_1_reg[6]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[22]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_1_delay_1_reg[7]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[23]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_1_delay_1_reg[8]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[24]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_1_delay_1_reg[9]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[25]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_1_delay_1_reg[10]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[26]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_1_delay_1_reg[11]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[27]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_1_delay_1_reg[12]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[28]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_15/_zz_ret_delay_1_reg[0]' (FD) to '_zz_dataIn_payload_fragment_0_75_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_15/_zz_ret_delay_1_reg[1]' (FD) to '_zz_dataIn_payload_fragment_0_75_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_15/_zz_ret_delay_1_reg[2]' (FD) to '_zz_dataIn_payload_fragment_0_75_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_15/_zz_ret_delay_1_reg[3]' (FD) to '_zz_dataIn_payload_fragment_0_75_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_15/_zz_ret_delay_1_reg[4]' (FD) to '_zz_dataIn_payload_fragment_0_75_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_15/_zz_ret_delay_1_reg[5]' (FD) to '_zz_dataIn_payload_fragment_0_75_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_15/_zz_ret_delay_1_reg[6]' (FD) to '_zz_dataIn_payload_fragment_0_75_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_15/_zz_ret_delay_1_reg[7]' (FD) to '_zz_dataIn_payload_fragment_0_75_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_15/_zz_ret_delay_1_reg[8]' (FD) to '_zz_dataIn_payload_fragment_0_75_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_15/_zz_ret_delay_1_reg[9]' (FD) to '_zz_dataIn_payload_fragment_0_75_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_15/_zz_ret_delay_1_reg[10]' (FD) to '_zz_dataIn_payload_fragment_0_75_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_15/_zz_ret_delay_1_reg[11]' (FD) to '_zz_dataIn_payload_fragment_0_75_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_15/_zz_ret_delay_1_reg[12]' (FD) to '_zz_dataIn_payload_fragment_0_75_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_15/_zz_ret_delay_1_reg[13]' (FD) to '_zz_dataIn_payload_fragment_0_75_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_15/_zz_ret_delay_1_reg[14]' (FD) to '_zz_dataIn_payload_fragment_0_75_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_15/_zz_ret_delay_1_reg[15]' (FD) to '_zz_dataIn_payload_fragment_0_75_reg[15]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_delay_1_reg[0]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_delay_1_reg[1]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_delay_1_reg[2]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_delay_1_reg[3]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_delay_1_reg[4]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_delay_1_reg[5]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_16/_zz_ret_delay_1_reg[6]' (FD) to '_zz_dataIn_payload_fragment_0_77_reg[6]'<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multiplicationByDsp_16/ret_reg[61] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_23_reg[94] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[120] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[121] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[119] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[118] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[2] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[3] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[4] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[5] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[17] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[18] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[19] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[20] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[21] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[22] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[23] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[24] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[25] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[26] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[27] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[28] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[29] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[30] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[31] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[32] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[33] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[34] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[35] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[36] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[37] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[38] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[39] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[40] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[41] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[42] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[43] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[44] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[45] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[46] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[47] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[48] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[49] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[50] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[51] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[52] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[53] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[54] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[55] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[56] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[57] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[58] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[59] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[60] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[61] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[62] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[63] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[64] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[65] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[66] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[67] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[68] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[69] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[70] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[71] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[72] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[73] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[74] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[75] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[76] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_233_reg[77] )<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_8/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_8/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4284]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_8/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_8/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4285]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_8/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_8/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4286]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_8/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_8/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4287]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_7/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_8/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4279]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_7/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_8/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4280]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_7/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_8/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4281]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_7/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_8/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4282]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_7/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_8/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4284]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_7/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_8/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4285]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_7/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_8/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4286]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_7/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_8/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4287]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_7/_zz_ret_13_reg' and it is trimmed from '46' to '44' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4252]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_7/_zz_ret_9_reg' and it is trimmed from '47' to '44' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4247]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_7/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4251]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_7/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4257]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_8/_zz_ret_13_reg' and it is trimmed from '46' to '38' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4252]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_8/_zz_ret_9_reg' and it is trimmed from '47' to '38' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4247]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_8/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4251]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_8/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4257]<br/>INFO: [Synth 8-4471] merging register '_zz_dataIn_payload_fragment_0_143_delay_1_reg[15:0]' into '_zz_dataIn_payload_fragment_0_162_reg[15:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:3047]<br/>INFO: [Synth 8-4471] merging register '_zz_dataIn_payload_fragment_0_158_reg[31:0]' into '_zz_dataIn_payload_fragment_1_69_reg[31:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:3099]<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>INFO: [Synth 8-4471] merging register '_zz_dataIn_payload_fragment_0_100_reg[27:0]' into '_zz_dataIn_payload_fragment_0_100_reg[27:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:3243]<br/>INFO: [Synth 8-4471] merging register '_zz_dataIn_payload_fragment_0_101_reg[27:0]' into '_zz_dataIn_payload_fragment_0_101_reg[27:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:2881]<br/>INFO: [Synth 8-4471] merging register '_zz_dataIn_payload_fragment_0_100_reg[27:0]' into '_zz_dataIn_payload_fragment_0_100_reg[27:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:3243]<br/>INFO: [Synth 8-4471] merging register '_zz_dataIn_payload_fragment_0_101_reg[27:0]' into '_zz_dataIn_payload_fragment_0_101_reg[27:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:2881]<br/>INFO: [Synth 8-4471] merging register '_zz_dataIn_payload_fragment_0_97_reg[30:0]' into '_zz_dataIn_payload_fragment_0_97_reg[30:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:3238]<br/>INFO: [Synth 8-4471] merging register '_zz_dataIn_payload_fragment_0_98_reg[30:0]' into '_zz_dataIn_payload_fragment_0_98_reg[30:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:2879]<br/>INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>DSP Report: Generating DSP multiplicationByDsp_8/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_100_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_101_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_100_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_101_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_8/_zz_ret_40 is absorbed into DSP multiplicationByDsp_8/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_8/_zz_ret_3_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_100_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_101_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_100_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_101_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_8/_zz_ret_20 is absorbed into DSP multiplicationByDsp_8/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_8/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_8/_zz_ret_90 is absorbed into DSP multiplicationByDsp_8/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_8/_zz_ret_70 is absorbed into DSP multiplicationByDsp_8/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_7/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_97_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_98_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_97_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_98_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_40 is absorbed into DSP multiplicationByDsp_7/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_7/_zz_ret_3_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_98_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_98_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_20 is absorbed into DSP multiplicationByDsp_7/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_7/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_90 is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_70 is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[0]' (FD) to '_zz_dataIn_payload_fragment_0_162_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[1]' (FD) to '_zz_dataIn_payload_fragment_0_162_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[2]' (FD) to '_zz_dataIn_payload_fragment_0_162_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[3]' (FD) to '_zz_dataIn_payload_fragment_0_162_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[4]' (FD) to '_zz_dataIn_payload_fragment_0_162_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[5]' (FD) to '_zz_dataIn_payload_fragment_0_162_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[6]' (FD) to '_zz_dataIn_payload_fragment_0_162_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[7]' (FD) to '_zz_dataIn_payload_fragment_0_162_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[8]' (FD) to '_zz_dataIn_payload_fragment_0_162_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[9]' (FD) to '_zz_dataIn_payload_fragment_0_162_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[10]' (FD) to '_zz_dataIn_payload_fragment_0_162_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[11]' (FD) to '_zz_dataIn_payload_fragment_0_162_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[12]' (FD) to '_zz_dataIn_payload_fragment_0_162_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[13]' (FD) to '_zz_dataIn_payload_fragment_0_162_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_28/_zz_ret_delay_1_reg[14]' (FD) to '_zz_dataIn_payload_fragment_0_162_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_53/_zz_ret_delay_1_reg[0]' (FD) to '_zz_dataIn_payload_fragment_0_197_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_53/_zz_ret_delay_1_reg[1]' (FD) to '_zz_dataIn_payload_fragment_0_197_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_53/_zz_ret_delay_1_reg[2]' (FD) to '_zz_dataIn_payload_fragment_0_197_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_53/_zz_ret_delay_1_reg[3]' (FD) to '_zz_dataIn_payload_fragment_0_197_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_53/_zz_ret_delay_1_reg[4]' (FD) to '_zz_dataIn_payload_fragment_0_197_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_53/_zz_ret_delay_1_reg[5]' (FD) to '_zz_dataIn_payload_fragment_0_197_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_53/_zz_ret_delay_1_reg[6]' (FD) to '_zz_dataIn_payload_fragment_0_197_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_53/_zz_ret_delay_1_reg[7]' (FD) to '_zz_dataIn_payload_fragment_0_197_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_53/_zz_ret_delay_1_reg[8]' (FD) to '_zz_dataIn_payload_fragment_0_197_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_53/_zz_ret_delay_1_reg[9]' (FD) to '_zz_dataIn_payload_fragment_0_197_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_53/_zz_ret_delay_1_reg[10]' (FD) to '_zz_dataIn_payload_fragment_0_197_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_53/_zz_ret_delay_1_reg[11]' (FD) to '_zz_dataIn_payload_fragment_0_197_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_53/_zz_ret_delay_1_reg[12]' (FD) to '_zz_dataIn_payload_fragment_0_197_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_53/_zz_ret_delay_1_reg[13]' (FD) to '_zz_dataIn_payload_fragment_0_197_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_53/_zz_ret_delay_1_reg[14]' (FD) to '_zz_dataIn_payload_fragment_0_197_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_53/_zz_ret_delay_1_reg[15]' (FD) to '_zz_dataIn_payload_fragment_0_197_reg[15]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataIn_payload_fragment_0_197_reg[0]' (FD) to 'multiplicationByDsp_42/_zz_ret_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataIn_payload_fragment_0_197_reg[1]' (FD) to 'multiplicationByDsp_42/_zz_ret_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataIn_payload_fragment_0_197_reg[2]' (FD) to 'multiplicationByDsp_42/_zz_ret_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataIn_payload_fragment_0_197_reg[3]' (FD) to 'multiplicationByDsp_42/_zz_ret_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataIn_payload_fragment_0_197_reg[4]' (FD) to 'multiplicationByDsp_42/_zz_ret_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataIn_payload_fragment_0_197_reg[5]' (FD) to 'multiplicationByDsp_42/_zz_ret_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataIn_payload_fragment_0_197_reg[6]' (FD) to 'multiplicationByDsp_42/_zz_ret_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataIn_payload_fragment_0_197_reg[7]' (FD) to 'multiplicationByDsp_42/_zz_ret_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataIn_payload_fragment_0_197_reg[8]' (FD) to 'multiplicationByDsp_42/_zz_ret_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataIn_payload_fragment_0_197_reg[9]' (FD) to 'multiplicationByDsp_42/_zz_ret_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataIn_payload_fragment_0_197_reg[10]' (FD) to 'multiplicationByDsp_42/_zz_ret_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataIn_payload_fragment_0_197_reg[11]' (FD) to 'multiplicationByDsp_42/_zz_ret_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataIn_payload_fragment_0_197_reg[12]' (FD) to 'multiplicationByDsp_42/_zz_ret_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataIn_payload_fragment_0_197_reg[13]' (FD) to 'multiplicationByDsp_42/_zz_ret_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance '_zz_dataIn_payload_fragment_0_197_reg[14]' (FD) to 'multiplicationByDsp_42/_zz_ret_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_delay_1_reg[0]' (FD) to '_zz_dataIn_payload_fragment_0_97_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_delay_1_reg[1]' (FD) to '_zz_dataIn_payload_fragment_0_97_reg[1]'<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_9/_zz_ret_13_reg' and it is trimmed from '46' to '44' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4252]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_9/_zz_ret_9_reg' and it is trimmed from '47' to '44' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4247]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_9/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4251]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_9/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4257]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_10/_zz_ret_13_reg' and it is trimmed from '46' to '42' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4252]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_10/_zz_ret_9_reg' and it is trimmed from '47' to '42' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4247]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_10/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4251]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_10/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4257]<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_10/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_125_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_126_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_125_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_126_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_10/_zz_ret_40 is absorbed into DSP multiplicationByDsp_10/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_10/_zz_ret_3_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_125_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_126_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_125_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_126_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_10/_zz_ret_20 is absorbed into DSP multiplicationByDsp_10/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_10/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_10/_zz_ret_90 is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_10/_zz_ret_70 is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_9/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_116_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_117_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_116_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_117_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_40 is absorbed into DSP multiplicationByDsp_9/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_9/_zz_ret_3_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_117_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_117_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_20 is absorbed into DSP multiplicationByDsp_9/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_9/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_90 is absorbed into DSP multiplicationByDsp_9/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_70 is absorbed into DSP multiplicationByDsp_9/_zz_ret_9_reg.<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp/_zz_ret_13_reg' and it is trimmed from '46' to '12' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4252]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp/_zz_ret_9_reg' and it is trimmed from '47' to '12' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4247]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp/_zz_ret_7_reg' and it is trimmed from '34' to '12' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4245]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp/_zz_ret_delay_2_reg' and it is trimmed from '17' to '12' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4262]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp/_zz_ret_delay_1_reg' and it is trimmed from '17' to '12' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4261]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4251]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp/_zz_ret_1_delay_2_reg' and it is trimmed from '17' to '12' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4264]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0.v:4257]<br/>DSP Report: Generating DSP multiplicationByDsp/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_32_reg is absorbed into DSP multiplicationByDsp/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_33_reg is absorbed into DSP multiplicationByDsp/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_32_reg is absorbed into DSP multiplicationByDsp/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_33_reg is absorbed into DSP multiplicationByDsp/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp/_zz_ret_40 is absorbed into DSP multiplicationByDsp/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp/_zz_ret_9_reg, operation Mode is: (C'+(ACIN''*(B:0x0)'')')'.<br/>DSP Report: register multiplicationByDsp/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp/_zz_ret_90 is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp/_zz_ret_70 is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>---------------------------------------------------------------------------------<br/>Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 5474.832 ; gain = 667.340 ; free physical = 4823 ; free virtual = 29699<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>DSP: Preliminary Mapping Report (see note below)<br/>+------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>|Module Name       | DSP Mapping                     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | <br/>+------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-C+((D'+A'')*B'')'+1-1)'       | 15     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*(B:0x0)'')'                | 15     | 16     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-C+((D'+(A:0x0)'')*B'')'+1-1)' | 16     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-C+((D'+A'')*B'')'+1-1)'       | 15     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (ACIN2*B'')'                    | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*BCIN2)'                    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | ((A:0x0)''*B'')'                | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | ((A:0x0)''*B'')'                | 15     | 16     | -      | -      | 31     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-C+((D'+(A:0x0)'')*B'')'+1-1)' | 16     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 3      | -      | -      | 19     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | ((A:0x0)''*B'')'                | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 3      | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|graphSquare0      | (A''*B'')'                      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare0      | (A''*B'')'                      | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                | 17     | 12     | 40     | -      | 40     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 13     | 15     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-C+((D'+A'')*BCIN2)'+1-1)'     | 13     | 17     | 32     | 16     | 35     | 2    | 1    | 0    | 1    | 1     | 1    | 1    | <br/>|graphSquare0      | (A''*B'')'                      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare0      | (A2*B2)'                        | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                | 17     | 14     | 44     | -      | 44     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphSquare0      | (A''*B'')'                      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare0      | (A''*B'')'                      | 13     | 13     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                | 17     | 13     | 42     | -      | 42     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 15     | 14     | -      | -      | 29     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-C+((D'+A'')*B'')'+1-1)'       | 14     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|SquareMult34      | (A*B)'                          | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (A*B)'                          | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                | 17     | 14     | 44     | -      | 44     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|graphSquare0__GB2 | (A''*B'')'                      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare0__GB2 | (A''*B'')'                      | 12     | 12     | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                | 17     | 12     | 40     | -      | 40     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 15     | 13     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-C+((D'+A'')*B'')'+1-1)'       | 13     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|graphSquare0__GB2 | (A''*B'')'                      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare0__GB2 | (A2*B2)'                        | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                | 17     | 14     | 44     | -      | 44     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphSquare0__GB2 | (A''*B'')'                      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare0__GB2 | (A''*B'')'                      | 13     | 13     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                | 17     | 13     | 42     | -      | 42     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 15     | 14     | -      | -      | 29     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-C+((D'+A'')*B'')'+1-1)'       | 14     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|graphSquare0__GB2 | (A''*B'')'                      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare0__GB2 | (A2*B2)'                        | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                | 17     | 14     | 44     | -      | 44     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 14     | 13     | -      | -      | 27     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-C+((D'+A'')*B'')'+1-1)'       | 16     | 17     | 32     | 13     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-C+((D'+A'')*B'')'+1-1)'       | 15     | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|graphSquare0__GB5 | (A''*B'')'                      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare0__GB5 | (A''*B'')'                      | 11     | 11     | -      | -      | 22     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                | 17     | 11     | 38     | -      | 38     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphSquare0__GB5 | (A''*B'')'                      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare0__GB5 | (A2*B2)'                        | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                | 17     | 14     | 44     | -      | 44     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                      | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'    | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|graphSquare0__GB6 | (A''*B'')'                      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare0__GB6 | (A''*B'')'                      | 13     | 13     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                | 17     | 13     | 42     | -      | 42     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphSquare0__GB6 | (A''*B'')'                      | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare0__GB6 | (A2*B2)'                        | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                | 17     | 14     | 44     | -      | 44     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphSquare0__GB8 | (A''*B'')'                      | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(ACIN''*(B:0x0)'')')'       | 12     | 12     | 12     | -      | 12     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>+------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.<br/>---------------------------------------------------------------------------------<br/>Finished ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Applying XDC Timing Constraints<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 5671.191 ; gain = 863.699 ; free physical = 4308 ; free virtual = 29198<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Timing Optimization<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:02:06 . Memory (MB): peak = 5890.004 ; gain = 1082.512 ; free physical = 4128 ; free virtual = 29021<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Technology Mapping<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Technology Mapping : Time (s): cpu = 00:01:55 ; elapsed = 00:02:25 . Memory (MB): peak = 5917.945 ; gain = 1110.453 ; free physical = 2062 ; free virtual = 26959<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Flattening Before IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Flattening Before IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Final Netlist Cleanup<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Final Netlist Cleanup<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:31 . Memory (MB): peak = 5966.578 ; gain = 1159.086 ; free physical = 2020 ; free virtual = 26964<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Instances<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:32 . Memory (MB): peak = 5966.578 ; gain = 1159.086 ; free physical = 2020 ; free virtual = 26964<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Rebuilding User Hierarchy<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:13 ; elapsed = 00:02:43 . Memory (MB): peak = 5966.578 ; gain = 1159.086 ; free physical = 1930 ; free virtual = 26873<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Ports<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Ports : Time (s): cpu = 00:02:13 ; elapsed = 00:02:43 . Memory (MB): peak = 5966.578 ; gain = 1159.086 ; free physical = 1930 ; free virtual = 26873<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Handling Custom Attributes<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:44 . Memory (MB): peak = 5966.578 ; gain = 1159.086 ; free physical = 1930 ; free virtual = 26874<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Nets<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:44 . Memory (MB): peak = 5966.578 ; gain = 1159.086 ; free physical = 1930 ; free virtual = 26874<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>Static Shift Register Report:<br/>+-------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>|Module Name  | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | <br/>+-------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_46_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_171_delay_4_reg[30]  | 3      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_285_reg[121]         | 4      | 26    | NO           | YES                | YES               | 26     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_2_delay_1_reg[14]    | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_2_delay_4_reg[57]    | 3      | 58    | NO           | NO                 | YES               | 58     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_3_delay_2_reg[14]    | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_157_delay_1_reg[29]  | 4      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_157_delay_4_reg[119] | 3      | 120   | NO           | NO                 | YES               | 120    | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_4_delay_1_reg[14]    | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_4_delay_4_reg[59]    | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_5_delay_2_reg[14]    | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_158_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_158_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_39_delay_4_reg[61]   | 3      | 62    | NO           | NO                 | YES               | 62     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_24_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_195_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_293_reg[241]         | 4      | 121   | NO           | YES                | YES               | 121    | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_293_reg[120]         | 5      | 61    | NO           | YES                | YES               | 61     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_293_reg[59]          | 6      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_57_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_57_delay_4_reg[38]   | 3      | 39    | NO           | NO                 | YES               | 39     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_39_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_33_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_206_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_46_delay_4_reg[61]   | 3      | 62    | NO           | NO                 | YES               | 62     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_28_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_29_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_29_delay_4_reg[59]   | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_30_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_47_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_47_delay_5_reg[59]   | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_48_delay_3_reg[61]   | 4      | 47    | NO           | YES                | YES               | 47     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_48_delay_3_reg[14]   | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_138_reg[14]          | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_12_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_12_delay_4_reg[57]   | 3      | 58    | NO           | NO                 | YES               | 58     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_13_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_89_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_89_delay_4_reg[61]   | 3      | 62    | NO           | NO                 | YES               | 62     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_74_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_6_delay_1_reg[14]    | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_6_delay_4_reg[59]    | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_7_delay_2_reg[14]    | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_159_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_45_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_45_delay_4_reg[61]   | 3      | 62    | NO           | NO                 | YES               | 62     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_27_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_197_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_10_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_10_delay_4_reg[59]   | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_11_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_161_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_161_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_8_delay_1_reg[14]    | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_8_delay_4_reg[55]    | 3      | 56    | NO           | NO                 | YES               | 56     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_9_delay_2_reg[14]    | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_160_delay_1_reg[29]  | 4      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_14_delay_4_reg[59]   | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphSquare0 | _zz_dataIn_payload_fragment_0_69_reg[29]            | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | <br/>|graphSquare0 | _zz_dataIn_payload_fragment_0_69_reg[15]            | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_36_reg[94]           | 4      | 34    | NO           | YES                | YES               | 34     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_316_reg[240]         | 4      | 120   | NO           | YES                | YES               | 120    | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_316_reg[120]         | 12     | 60    | NO           | YES                | YES               | 60     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_316_reg[60]          | 17     | 30    | NO           | YES                | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_316_reg[30]          | 18     | 13    | NO           | YES                | YES               | 13     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_316_reg[17]          | 20     | 18    | NO           | YES                | YES               | 0      | 18      | <br/>|graphSquare0 | _zz_dataIn_payload_fragment_0_91_reg[29]            | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | <br/>|graphSquare0 | _zz_dataIn_payload_fragment_0_91_reg[15]            | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_42_reg[94]           | 4      | 34    | NO           | YES                | YES               | 34     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_232_reg[184]         | 8      | 63    | NO           | YES                | YES               | 63     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_delay_1_reg[14]      | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_delay_4_reg[59]      | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_1_delay_2_reg[14]    | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_156_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_243_reg[239]         | 12     | 57    | NO           | YES                | YES               | 57     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_243_reg[182]         | 13     | 30    | NO           | YES                | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_243_reg[152]         | 14     | 13    | NO           | YES                | YES               | 13     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_243_reg[139]         | 16     | 18    | NO           | YES                | YES               | 18     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_244_reg[121]         | 9      | 61    | NO           | YES                | YES               | 61     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_244_reg[60]          | 14     | 30    | NO           | YES                | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_244_reg[30]          | 15     | 13    | NO           | YES                | YES               | 13     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_244_reg[17]          | 17     | 18    | NO           | YES                | YES               | 18     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_222_reg[241]         | 11     | 59    | NO           | YES                | YES               | 59     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_222_reg[182]         | 12     | 30    | NO           | YES                | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_222_reg[152]         | 13     | 13    | NO           | YES                | YES               | 13     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_222_reg[139]         | 15     | 18    | NO           | YES                | YES               | 18     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_212_reg[184]         | 7      | 63    | NO           | YES                | YES               | 63     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_223_reg[121]         | 8      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_314_reg[119]         | 3      | 120   | NO           | NO                 | YES               | 120    | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_288_delay_4_reg[239] | 3      | 240   | NO           | NO                 | YES               | 240    | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_289_delay_2_reg[120] | 4      | 61    | NO           | YES                | YES               | 61     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_289_delay_2_reg[59]  | 5      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_249_delay_3_reg[121] | 3      | 122   | NO           | NO                 | YES               | 122    | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_299_reg[59]          | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_160_delay_4_reg[117] | 3      | 118   | NO           | NO                 | YES               | 118    | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_288_delay_1_reg[59]  | 4      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_162_delay_1_reg[29]  | 4      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_162_delay_4_reg[119] | 3      | 120   | NO           | NO                 | YES               | 120    | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_163_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_163_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_198_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_249_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_204_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_204_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_267_reg[29]          | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_205_reg[60]          | 9      | 30    | NO           | YES                | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_205_reg[30]          | 10     | 13    | NO           | YES                | YES               | 13     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_205_reg[17]          | 12     | 18    | NO           | YES                | YES               | 18     | 0       | <br/>|graphSquare0 | _zz_dataIn_payload_fragment_0_31_reg[14]            | 8      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_14_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_15_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_16_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_16_delay_7_reg[59]   | 6      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_17_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_169_reg[95]          | 4      | 35    | NO           | YES                | YES               | 35     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_170_reg[60]          | 5      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_170_reg[29]          | 6      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataIn_payload_fragment_0_124_reg[29]           | 7      | 14    | NO           | NO                 | YES               | 14     | 0       | <br/>|graphSquare0 | _zz_dataIn_payload_fragment_0_124_reg[15]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_54_reg[94]           | 7      | 34    | NO           | YES                | YES               | 34     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_20_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_20_delay_4_reg[59]   | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_21_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_172_delay_2_reg[60]  | 4      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_172_delay_2_reg[29]  | 5      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_18_delay_1_reg[14]   | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_18_delay_4_reg[38]   | 3      | 39    | NO           | NO                 | YES               | 39     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_19_delay_2_reg[14]   | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_171_delay_1_reg[29]  | 4      | 30    | NO           | NO                 | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_309_reg[271]         | 5      | 31    | NO           | YES                | YES               | 31     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_309_reg[240]         | 6      | 120   | NO           | YES                | YES               | 120    | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_309_reg[120]         | 7      | 121   | NO           | YES                | YES               | 121    | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_290_reg[59]          | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_260_reg[241]         | 8      | 59    | NO           | YES                | YES               | 59     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_260_reg[182]         | 9      | 30    | NO           | YES                | YES               | 30     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_260_reg[152]         | 10     | 13    | NO           | YES                | YES               | 13     | 0       | <br/>|graphSquare0 | _zz_dataOut_payload_fragment_0_260_reg[139]         | 12     | 18    | NO           | YES                | YES               | 18     | 0       | <br/>|graphSquare0 | dataIn_valid_delay_24_reg                           | 24     | 1     | YES          | NO                 | YES               | 0      | 1       | <br/>|graphSquare0 | dataIn_payload_last_delay_24_reg                    | 24     | 1     | YES          | NO                 | YES               | 0      | 1       | <br/>+-------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>---------------------------------------------------------------------------------<br/>Finished ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Writing Synthesis Report<br/>---------------------------------------------------------------------------------<br/>Report BlackBoxes: <br/>+-+--------------+----------+<br/>| |BlackBox name |Instances |<br/>+-+--------------+----------+<br/>+-+--------------+----------+<br/>Report Cell Usage: <br/>+------+----------------+------+<br/>|      |Cell            |Count |<br/>+------+----------------+------+<br/>|1     |CARRY8          |  2679|<br/>|2     |DSP_ALU         |   218|<br/>|3     |DSP_A_B_DATA    |   218|<br/>|9     |DSP_C_DATA      |   218|<br/>|11    |DSP_MULTIPLIER  |   218|<br/>|13    |DSP_M_DATA      |   218|<br/>|14    |DSP_OUTPUT      |   218|<br/>|15    |DSP_PREADD      |   218|<br/>|16    |DSP_PREADD_DATA |   218|<br/>|18    |LUT1            |   337|<br/>|19    |LUT2            | 14487|<br/>|20    |LUT3            |  1994|<br/>|21    |LUT4            |     1|<br/>|22    |LUT5            |   410|<br/>|23    |LUT6            |     1|<br/>|24    |SRL16E          |  5211|<br/>|25    |SRLC32E         |    20|<br/>|26    |FDCE            |    25|<br/>|27    |FDRE            | 38346|<br/>+------+----------------+------+<br/>---------------------------------------------------------------------------------<br/>Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:45 . Memory (MB): peak = 5966.578 ; gain = 1159.086 ; free physical = 1931 ; free virtual = 26874<br/>---------------------------------------------------------------------------------<br/>Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.<br/>Synthesis Optimization Runtime : Time (s): cpu = 00:02:04 ; elapsed = 00:02:38 . Memory (MB): peak = 5970.488 ; gain = 832.121 ; free physical = 10691 ; free virtual = 35634<br/>Synthesis Optimization Complete : Time (s): cpu = 00:02:18 ; elapsed = 00:02:49 . Memory (MB): peak = 5970.488 ; gain = 1162.996 ; free physical = 10702 ; free virtual = 35635<br/>INFO: [Project 1-571] Translating synthesized netlist<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.53 . Memory (MB): peak = 5970.488 ; gain = 0.000 ; free physical = 10662 ; free virtual = 35594<br/>INFO: [Netlist 29-17] Analyzing 2897 Unisim elements for replacement<br/>INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds<br/>INFO: [Project 1-570] Preparing netlist for logic optimization<br/>Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/doit.xdc]<br/>Finished Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/doit.xdc]<br/>INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6071.766 ; gain = 0.000 ; free physical = 10492 ; free virtual = 35424<br/>INFO: [Project 1-111] Unisim Transformation Summary:<br/>  A total of 218 instances were transformed.<br/>  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 218 instances<br/>Synth Design complete, checksum: cc30d0c7<br/>INFO: [Common 17-83] Releasing license: Synthesis<br/>328 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.<br/>synth_design completed successfully<br/>synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:03:09 . Memory (MB): peak = 6071.766 ; gain = 1450.281 ; free physical = 10792 ; free virtual = 35724<br/># write_checkpoint -force graphSquare0_after_synth.dcp<br/>INFO: [Timing 38-35] Done setting XDC timing constraints.<br/>INFO: [Timing 38-480] Writing timing data to binary archive.<br/>INFO: [Common 17-1381] The checkpoint '/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare0/graphSquare0_after_synth.dcp' has been generated.<br/>write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 6329.633 ; gain = 257.867 ; free physical = 10589 ; free virtual = 35548<br/># report_utilization<br/>Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>------------------------------------------------------------------------------------<br/>| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021<br/>| Date         : Thu Aug  4 20:22:51 2022<br/>| Host         : FPGA-311 running 64-bit Ubuntu 18.04.2 LTS<br/>| Command      : report_utilization<br/>| Design       : graphSquare0<br/>| Device       : xcvu9pflga2104-2<br/>| Design State : Synthesized<br/>------------------------------------------------------------------------------------<br/>Utilization Design Information<br/>Table of Contents<br/>-----------------<br/>1. CLB Logic<br/>1.1 Summary of Registers by Type<br/>2. BLOCKRAM<br/>3. ARITHMETIC<br/>4. I/O<br/>5. CLOCK<br/>6. ADVANCED<br/>7. CONFIGURATION<br/>8. Primitives<br/>9. Black Boxes<br/>10. Instantiated Netlists<br/>11. SLR Connectivity<br/>12. SLR Connectivity Matrix<br/>13. SLR CLB Logic and Dedicated Block Utilization<br/>14. SLR IO Utilization<br/>1. CLB Logic<br/>------------<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>| CLB LUTs*                  | 22461 |     0 |          0 |   1182240 |  1.90 |<br/>|   LUT as Logic             | 17230 |     0 |          0 |   1182240 |  1.46 |<br/>|   LUT as Memory            |  5231 |     0 |          0 |    591840 |  0.88 |<br/>|     LUT as Distributed RAM |     0 |     0 |            |           |       |<br/>|     LUT as Shift Register  |  5231 |     0 |            |           |       |<br/>| CLB Registers              | 38371 |     0 |          0 |   2364480 |  1.62 |<br/>|   Register as Flip Flop    | 38371 |     0 |          0 |   2364480 |  1.62 |<br/>|   Register as Latch        |     0 |     0 |          0 |   2364480 |  0.00 |<br/>| CARRY8                     |  2679 |     0 |          0 |    147780 |  1.81 |<br/>| F7 Muxes                   |     0 |     0 |          0 |    591120 |  0.00 |<br/>| F8 Muxes                   |     0 |     0 |          0 |    295560 |  0.00 |<br/>| F9 Muxes                   |     0 |     0 |          0 |    147780 |  0.00 |<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.<br/>1.1 Summary of Registers by Type<br/>--------------------------------<br/>+-------+--------------+-------------+--------------+<br/>| Total | Clock Enable | Synchronous | Asynchronous |<br/>+-------+--------------+-------------+--------------+<br/>| 0     |            _ |           - |            - |<br/>| 0     |            _ |           - |          Set |<br/>| 0     |            _ |           - |        Reset |<br/>| 0     |            _ |         Set |            - |<br/>| 0     |            _ |       Reset |            - |<br/>| 0     |          Yes |           - |            - |<br/>| 0     |          Yes |           - |          Set |<br/>| 25    |          Yes |           - |        Reset |<br/>| 0     |          Yes |         Set |            - |<br/>| 38346 |          Yes |       Reset |            - |<br/>+-------+--------------+-------------+--------------+<br/>2. BLOCKRAM<br/>-----------<br/>+----------------+------+-------+------------+-----------+-------+<br/>|    Site Type   | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------+------+-------+------------+-----------+-------+<br/>| Block RAM Tile |    0 |     0 |          0 |      2160 |  0.00 |<br/>|   RAMB36/FIFO* |    0 |     0 |          0 |      2160 |  0.00 |<br/>|   RAMB18       |    0 |     0 |          0 |      4320 |  0.00 |<br/>| URAM           |    0 |     0 |          0 |       960 |  0.00 |<br/>+----------------+------+-------+------------+-----------+-------+<br/>* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2<br/>3. ARITHMETIC<br/>-------------<br/>+----------------+------+-------+------------+-----------+-------+<br/>|    Site Type   | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------+------+-------+------------+-----------+-------+<br/>| DSPs           |  218 |     0 |          0 |      6840 |  3.19 |<br/>|   DSP48E2 only |  218 |       |            |           |       |<br/>+----------------+------+-------+------------+-----------+-------+<br/>4. I/O<br/>------<br/>+------------+------+-------+------------+-----------+-------+<br/>|  Site Type | Used | Fixed | Prohibited | Available | Util% |<br/>+------------+------+-------+------------+-----------+-------+<br/>| Bonded IOB |    0 |     0 |          0 |       832 |  0.00 |<br/>+------------+------+-------+------------+-----------+-------+<br/>5. CLOCK<br/>--------<br/>+----------------------+------+-------+------------+-----------+-------+<br/>|       Site Type      | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------------+------+-------+------------+-----------+-------+<br/>| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |      1800 |  0.00 |<br/>|   BUFGCE             |    0 |     0 |          0 |       720 |  0.00 |<br/>|   BUFGCE_DIV         |    0 |     0 |          0 |       120 |  0.00 |<br/>|   BUFG_GT            |    0 |     0 |          0 |       720 |  0.00 |<br/>|   BUFGCTRL*          |    0 |     0 |          0 |       240 |  0.00 |<br/>| PLL                  |    0 |     0 |          0 |        60 |  0.00 |<br/>| MMCM                 |    0 |     0 |          0 |        30 |  0.00 |<br/>+----------------------+------+-------+------------+-----------+-------+<br/>* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.<br/>6. ADVANCED<br/>-----------<br/>+-----------------+------+-------+------------+-----------+-------+<br/>|    Site Type    | Used | Fixed | Prohibited | Available | Util% |<br/>+-----------------+------+-------+------------+-----------+-------+<br/>| CMACE4          |    0 |     0 |          0 |         9 |  0.00 |<br/>| GTYE4_CHANNEL   |    0 |     0 |          0 |        52 |  0.00 |<br/>| GTYE4_COMMON    |    0 |     0 |          0 |        13 |  0.00 |<br/>| ILKNE4          |    0 |     0 |          0 |         9 |  0.00 |<br/>| OBUFDS_GTE4     |    0 |     0 |          0 |        26 |  0.00 |<br/>| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        26 |  0.00 |<br/>| PCIE40E4        |    0 |     0 |          0 |         6 |  0.00 |<br/>| SYSMONE4        |    0 |     0 |          0 |         3 |  0.00 |<br/>+-----------------+------+-------+------------+-----------+-------+<br/>7. CONFIGURATION<br/>----------------<br/>+-------------+------+-------+------------+-----------+-------+<br/>|  Site Type  | Used | Fixed | Prohibited | Available | Util% |<br/>+-------------+------+-------+------------+-----------+-------+<br/>| BSCANE2     |    0 |     0 |          0 |        12 |  0.00 |<br/>| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |<br/>| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |<br/>| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |<br/>| ICAPE3      |    0 |     0 |          0 |         6 |  0.00 |<br/>| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |<br/>| STARTUPE3   |    0 |     0 |          0 |         3 |  0.00 |<br/>+-------------+------+-------+------------+-----------+-------+<br/>8. Primitives<br/>-------------<br/>+----------+-------+---------------------+<br/>| Ref Name |  Used | Functional Category |<br/>+----------+-------+---------------------+<br/>| FDRE     | 38346 |            Register |<br/>| LUT2     | 14487 |                 CLB |<br/>| SRL16E   |  5211 |                 CLB |<br/>| CARRY8   |  2679 |                 CLB |<br/>| LUT3     |  1994 |                 CLB |<br/>| LUT5     |   410 |                 CLB |<br/>| LUT1     |   337 |                 CLB |<br/>| DSP48E2  |   218 |          Arithmetic |<br/>| FDCE     |    25 |            Register |<br/>| SRLC32E  |    20 |                 CLB |<br/>| LUT6     |     1 |                 CLB |<br/>| LUT4     |     1 |                 CLB |<br/>+----------+-------+---------------------+<br/>9. Black Boxes<br/>--------------<br/>+----------+------+<br/>| Ref Name | Used |<br/>+----------+------+<br/>10. Instantiated Netlists<br/>-------------------------<br/>+----------+------+<br/>| Ref Name | Used |<br/>+----------+------+<br/>11. SLR Connectivity<br/>--------------------<br/>+----------------------------------+------+-------+-----------+-------+<br/>|                                  | Used | Fixed | Available | Util% |<br/>+----------------------------------+------+-------+-----------+-------+<br/>| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |<br/>|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |<br/>|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>+----------------------------------+------+-------+-----------+-------+<br/>| Total SLLs Used                  |    0 |       |           |       |<br/>+----------------------------------+------+-------+-----------+-------+<br/>12. SLR Connectivity Matrix<br/>---------------------------<br/>+-----------+------+------+------+<br/>| FROM \ TO | SLR2 | SLR1 | SLR0 |<br/>+-----------+------+------+------+<br/>| SLR2      |    0 |    0 |    0 |<br/>| SLR1      |    0 |    0 |    0 |<br/>| SLR0      |    0 |    0 |    0 |<br/>+-----------+------+------+------+<br/>13. SLR CLB Logic and Dedicated Block Utilization<br/>-------------------------------------------------<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>* Note: Available Control Sets based on CLB Registers / 8<br/>14. SLR IO Utilization<br/>----------------------<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| Total     |         0 |         |          0 |          |          0 |          |   0 |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/># report_timing<br/>INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: max.<br/>INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs<br/>WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew<br/>Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design<br/>INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.<br/>Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>-----------------------------------------------------------------------------------------<br/>| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021<br/>| Date              : Thu Aug  4 20:23:34 2022<br/>| Host              : FPGA-311 running 64-bit Ubuntu 18.04.2 LTS<br/>| Command           : report_timing<br/>| Design            : graphSquare0<br/>| Device            : xcvu9p-flga2104<br/>| Speed File        : -2  PRODUCTION 1.27 02-28-2020<br/>| Temperature Grade : I<br/>-----------------------------------------------------------------------------------------<br/>Timing Report<br/>Slack (VIOLATED) :        -0.412ns  (required time - arrival time)<br/>  Source:                 _zz_dataOut_payload_fragment_0_314_reg[49]__0/C<br/>                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})<br/>  Destination:            _zz_dataOut_payload_fragment_0_315_reg[580]/D<br/>                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})<br/>  Path Group:             clk<br/>  Path Type:              Setup (Max at Slow Process Corner)<br/>  Requirement:            1.250ns  (clk rise@1.250ns - clk rise@0.000ns)<br/>  Data Path Delay:        1.652ns  (logic 0.803ns (48.608%)  route 0.849ns (51.392%))<br/>  Logic Levels:           22  (CARRY8=19 LUT2=1 LUT3=1 LUT5=1)<br/>  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE<br/>    Total System Jitter     (TSJ):    0.071ns<br/>    Total Input Jitter      (TIJ):    0.000ns<br/>    Discrete Jitter          (DJ):    0.000ns<br/>    Phase Error              (PE):    0.000ns<br/>    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)<br/>  -------------------------------------------------------------------    -------------------<br/>                         (clock clk rise edge)        0.000     0.000 r  <br/>                                                      0.000     0.000 r  clk (IN)<br/>                         net (fo=44909, unset)        0.000     0.000    clk<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_314_reg[49]__0/C<br/>  -------------------------------------------------------------------    -------------------<br/>                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  _zz_dataOut_payload_fragment_0_314_reg[49]__0/Q<br/>                         net (fo=2, unplaced)         0.149     0.226    _zz_dataOut_payload_fragment_0_314__1[49]<br/>                         LUT2 (Prop_LUT2_I1_O)        0.037     0.263 r  _zz_dataOut_payload_fragment_0_315[297]_i_18/O<br/>                         net (fo=1, unplaced)         0.023     0.286    _zz_dataOut_payload_fragment_0_315[297]_i_18_n_0<br/>                         CARRY8 (Prop_CARRY8_S[1]_CO[7])<br/>                                                      0.197     0.483 r  _zz_dataOut_payload_fragment_0_315_reg[297]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.488    _zz_dataOut_payload_fragment_0_315_reg[297]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.510 r  _zz_dataOut_payload_fragment_0_315_reg[305]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.515    _zz_dataOut_payload_fragment_0_315_reg[305]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.537 r  _zz_dataOut_payload_fragment_0_315_reg[313]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.542    _zz_dataOut_payload_fragment_0_315_reg[313]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.564 r  _zz_dataOut_payload_fragment_0_315_reg[321]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.569    _zz_dataOut_payload_fragment_0_315_reg[321]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.591 r  _zz_dataOut_payload_fragment_0_315_reg[323]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.596    _zz_dataOut_payload_fragment_0_315_reg[323]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.618 r  _zz_dataOut_payload_fragment_0_315_reg[337]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.623    _zz_dataOut_payload_fragment_0_315_reg[337]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.645 r  _zz_dataOut_payload_fragment_0_315_reg[345]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.650    _zz_dataOut_payload_fragment_0_315_reg[345]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.672 r  _zz_dataOut_payload_fragment_0_315_reg[353]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.677    _zz_dataOut_payload_fragment_0_315_reg[353]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.699 r  _zz_dataOut_payload_fragment_0_315_reg[361]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.704    _zz_dataOut_payload_fragment_0_315_reg[361]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.726 r  _zz_dataOut_payload_fragment_0_315_reg[369]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.731    _zz_dataOut_payload_fragment_0_315_reg[369]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.753 r  _zz_dataOut_payload_fragment_0_315_reg[377]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.758    _zz_dataOut_payload_fragment_0_315_reg[377]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.780 r  _zz_dataOut_payload_fragment_0_315_reg[385]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.785    _zz_dataOut_payload_fragment_0_315_reg[385]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.807 r  _zz_dataOut_payload_fragment_0_315_reg[393]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.812    _zz_dataOut_payload_fragment_0_315_reg[393]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.834 r  _zz_dataOut_payload_fragment_0_315_reg[401]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.839    _zz_dataOut_payload_fragment_0_315_reg[401]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.861 r  _zz_dataOut_payload_fragment_0_315_reg[409]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.866    _zz_dataOut_payload_fragment_0_315_reg[409]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.888 r  _zz_dataOut_payload_fragment_0_315_reg[417]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.893    _zz_dataOut_payload_fragment_0_315_reg[417]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.915 r  _zz_dataOut_payload_fragment_0_315_reg[425]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.920    _zz_dataOut_payload_fragment_0_315_reg[425]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.942 r  _zz_dataOut_payload_fragment_0_315_reg[433]_i_3/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.947    _zz_dataOut_payload_fragment_0_315_reg[433]_i_3_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[1])<br/>                                                      0.042     0.989 r  _zz_dataOut_payload_fragment_0_315_reg[724]_i_3/CO[1]<br/>                         net (fo=147, unplaced)       0.248     1.237    _zz_dataOut_payload_fragment_0_315_reg[724]_i_3_n_6<br/>                         LUT3 (Prop_LUT3_I2_O)        0.038     1.275 r  _zz_dataOut_payload_fragment_0_315[723]_i_2/O<br/>                         net (fo=144, unplaced)       0.291     1.566    _zz_dataOut_payload_fragment_0_315[723]_i_2_n_0<br/>                         LUT5 (Prop_LUT5_I1_O)        0.038     1.604 r  _zz_dataOut_payload_fragment_0_315[580]_i_1/O<br/>                         net (fo=1, unplaced)         0.048     1.652    _zz_dataOut_payload_fragment_0_3150__0[580]<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_315_reg[580]/D<br/>  -------------------------------------------------------------------    -------------------<br/>                         (clock clk rise edge)        1.250     1.250 r  <br/>                                                      0.000     1.250 r  clk (IN)<br/>                         net (fo=44909, unset)        0.000     1.250    clk<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_315_reg[580]/C<br/>                         clock pessimism              0.000     1.250    <br/>                         clock uncertainty           -0.035     1.215    <br/>                         FDRE (Setup_FDRE_C_D)        0.025     1.240    _zz_dataOut_payload_fragment_0_315_reg[580]<br/>  -------------------------------------------------------------------<br/>                         required time                          1.240    <br/>                         arrival time                          -1.652    <br/>  -------------------------------------------------------------------<br/>                         slack                                 -0.412    <br/>report_timing: Time (s): cpu = 00:01:40 ; elapsed = 00:00:43 . Memory (MB): peak = 7104.176 ; gain = 774.543 ; free physical = 10107 ; free virtual = 35046<br/>INFO: [Common 17-206] Exiting Vivado at Thu Aug  4 20:23:35 2022...<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: <br/>LUT: 22461<br/>FF: 38371<br/>DSP: 218<br/>BRAM: 0<br/>CARRY8: 2679<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: <br/>fmax = 605.3268765133172 MHz<br/></span>
                                            </li>
                                        </ul>
                                    </li>
                                    <li class="level test">
                                        <span><em class="time">
                                                <div class="time">4 m 36 s</div>
                                            </em><em class="status">passed</em>should synth for square without width growth</span>
                                        <ul>
                                            <li class="text">
                                                <span class="stdout">[Runtime] SpinalHDL v1.7.0    git head : eca519e78d4e6022e34911ec300a432ed9db8220<br/>[Runtime] JVM max memory : 16064.0MiB<br/>[Runtime] Current date : 2022.08.04 20:23:45<br/>[Progress] at 1402.070 : Elaborate components<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: stages: 32 64 128 256 512 1024 2048 4096 8192 16384 <br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: SQUARE mult graph built<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 120 redundant vertices eliminated<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: start breaking bundles<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	40 pairs of merge-split found<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	570 vertices before<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: 	492 vertices after<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: end breaking bundles<br/>Version identifier: 12.10.0.0 | 2019-11-26 | 843d4de<br/>Tried aggregator 1 time.<br/>LP Presolve eliminated 102 rows and 2 columns.<br/>Aggregator did 255 substitutions.<br/>Reduced LP has 465 rows, 235 columns, and 930 nonzeros.<br/>Presolve time = 0.00 sec. (0.70 ticks)<br/>Initializing dual steep norms . . .<br/>Iteration log . . .<br/>Iteration:     1   Dual objective     =          -191.000000<br/>Iteration:    92   Dual objective     =            17.000000<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: solution status: Optimal<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: solution latency = 31<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: number of operators:<br/>	ADD -> 51<br/>	ADDC -> 71<br/>	AND -> 20<br/>	BASEADD -> 42<br/>	BASESUB -> 0<br/>	FullMult -> 51<br/>	LowMult -> 0<br/>	MUX -> 40<br/>	Merge -> 2<br/>	RESIZE -> 4<br/>	SHIFT -> 102<br/>	SUB -> 40<br/>	SUBC -> 0<br/>	Split -> 55<br/>	SquareMult -> 12<br/>	Var -> 2<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: latency before impl 31<br/>[Progress] at 1402.142 : Checks and transforms<br/>[Progress] at 1402.257 : Generate Verilog<br/>[Warning] 972 signals were pruned. You can call printPruned on the backend report to get more informations.<br/>[Done] at 1402.340<br/>/tools/Xilinx/Vivado/2021.1/bin/vivado -stack 2000 -nojournal -log doit.log -mode batch -source doit.tcl<br/>****** Vivado v2021.1 (64-bit)<br/>  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021<br/>  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021<br/>    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>source doit.tcl<br/># read_verilog graphSquare1.v <br/># read_xdc doit.xdc<br/># synth_design -part xcvu9p-flga2104-2-i -top graphSquare1 -mode out_of_context<br/>Command: synth_design -part xcvu9p-flga2104-2-i -top graphSquare1 -mode out_of_context<br/>Starting synth_design<br/>Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'<br/>INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'<br/>INFO: [Device 21-403] Loading part xcvu9p-flga2104-2-i<br/>INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.<br/>INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes<br/>INFO: [Synth 8-7075] Helper process launched with PID 5178<br/>---------------------------------------------------------------------------------<br/>Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5034.145 ; gain = 223.652 ; free physical = 10973 ; free virtual = 35782<br/>---------------------------------------------------------------------------------<br/>INFO: [Synth 8-6157] synthesizing module 'graphSquare1' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7]<br/>INFO: [Synth 8-6157] synthesizing module 'SquareMult34' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7134]<br/>INFO: [Synth 8-6155] done synthesizing module 'SquareMult34' (1#1) [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7134]<br/>INFO: [Synth 8-6157] synthesizing module 'FullMult32' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:6988]<br/>INFO: [Synth 8-6155] done synthesizing module 'FullMult32' (2#1) [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:6988]<br/>INFO: [Synth 8-6155] done synthesizing module 'graphSquare1' (3#1) [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7]<br/>---------------------------------------------------------------------------------<br/>Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 5159.082 ; gain = 348.590 ; free physical = 11312 ; free virtual = 36135<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Handling Custom Attributes<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5173.926 ; gain = 363.434 ; free physical = 11400 ; free virtual = 36211<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5173.926 ; gain = 363.434 ; free physical = 11400 ; free virtual = 36211<br/>---------------------------------------------------------------------------------<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.60 . Memory (MB): peak = 5175.887 ; gain = 0.000 ; free physical = 11265 ; free virtual = 36076<br/>INFO: [Project 1-570] Preparing netlist for logic optimization<br/>Processing XDC Constraints<br/>Initializing timing engine<br/>Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/doit.xdc]<br/>Finished Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/doit.xdc]<br/>Completed Processing XDC Constraints<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5548.824 ; gain = 0.000 ; free physical = 11052 ; free virtual = 35863<br/>INFO: [Project 1-111] Unisim Transformation Summary:<br/>No Unisim elements were transformed.<br/>Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 5556.824 ; gain = 8.000 ; free physical = 11041 ; free virtual = 35852<br/>---------------------------------------------------------------------------------<br/>Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 5556.824 ; gain = 746.332 ; free physical = 11357 ; free virtual = 36180<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Cross Boundary and Area Optimization<br/>---------------------------------------------------------------------------------<br/>DSP Report: Generating DSP multiplicationByDsp_50/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_50/_zz_ret_70 is absorbed into DSP multiplicationByDsp_50/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_50/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_50/_zz_ret_50 is absorbed into DSP multiplicationByDsp_50/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_50/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_50/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_50/_zz_ret_130 is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_50/_zz_ret_120 is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_50/_zz_ret_100 is absorbed into DSP multiplicationByDsp_50/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_51/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_70 is absorbed into DSP multiplicationByDsp_51/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_51/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_50 is absorbed into DSP multiplicationByDsp_51/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_51/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_51/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_130 is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_120 is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_51/_zz_ret_100 is absorbed into DSP multiplicationByDsp_51/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_70 is absorbed into DSP multiplicationByDsp_54/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_50 is absorbed into DSP multiplicationByDsp_54/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_54/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_54/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_130 is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_120 is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_54/_zz_ret_100 is absorbed into DSP multiplicationByDsp_54/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_55/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_70 is absorbed into DSP multiplicationByDsp_55/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_55/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_50 is absorbed into DSP multiplicationByDsp_55/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_55/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_55/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_130 is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_120 is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_55/_zz_ret_100 is absorbed into DSP multiplicationByDsp_55/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_58/_zz_ret_70 is absorbed into DSP multiplicationByDsp_58/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_58/_zz_ret_50 is absorbed into DSP multiplicationByDsp_58/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_58/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_58/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_58/_zz_ret_130 is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_58/_zz_ret_120 is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_58/_zz_ret_100 is absorbed into DSP multiplicationByDsp_58/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_57/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_57/_zz_ret_70 is absorbed into DSP multiplicationByDsp_57/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_57/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_57/_zz_ret_50 is absorbed into DSP multiplicationByDsp_57/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_57/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_57/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_57/_zz_ret_130 is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_57/_zz_ret_120 is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_57/_zz_ret_100 is absorbed into DSP multiplicationByDsp_57/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_70 is absorbed into DSP multiplicationByDsp_52/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_50 is absorbed into DSP multiplicationByDsp_52/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_52/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_130 is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_120 is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_52/_zz_ret_100 is absorbed into DSP multiplicationByDsp_52/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_53/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_53/_zz_ret_70 is absorbed into DSP multiplicationByDsp_53/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_53/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_53/_zz_ret_50 is absorbed into DSP multiplicationByDsp_53/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_53/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_53/_zz_ret_130 is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_53/_zz_ret_120 is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_53/_zz_ret_100 is absorbed into DSP multiplicationByDsp_53/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg, operation Mode is: (ACIN2*B'')'.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_70 is absorbed into DSP multiplicationByDsp_43/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_52/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_50 is absorbed into DSP multiplicationByDsp_43/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_43/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_53/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_43/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_130 is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_120 is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_43/_zz_ret_100 is absorbed into DSP multiplicationByDsp_43/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_25/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_25/_zz_ret_70 is absorbed into DSP multiplicationByDsp_25/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_25/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_25/_zz_ret_50 is absorbed into DSP multiplicationByDsp_25/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_25/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_25/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_25/_zz_ret_130 is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_25/_zz_ret_120 is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_25/_zz_ret_100 is absorbed into DSP multiplicationByDsp_25/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_26/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_26/_zz_ret_70 is absorbed into DSP multiplicationByDsp_26/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_26/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_26/_zz_ret_50 is absorbed into DSP multiplicationByDsp_26/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_26/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_26/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_26/_zz_ret_130 is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_26/_zz_ret_120 is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_26/_zz_ret_100 is absorbed into DSP multiplicationByDsp_26/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_42/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_42/_zz_ret_70 is absorbed into DSP multiplicationByDsp_42/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_42/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_42/_zz_ret_50 is absorbed into DSP multiplicationByDsp_42/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_42/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_42/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_42/_zz_ret_130 is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_42/_zz_ret_120 is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_42/_zz_ret_100 is absorbed into DSP multiplicationByDsp_42/_zz_ret_13_reg.<br/>WARNING: [Synth 8-3936] Found unconnected internal register '_zz_dataOut_payload_fragment_0_1387_reg' and it is trimmed from '512' to '497' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:3562]<br/>DSP Report: Generating DSP multiplicationByDsp_56/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_56/_zz_ret_70 is absorbed into DSP multiplicationByDsp_56/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_56/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_56/_zz_ret_50 is absorbed into DSP multiplicationByDsp_56/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_56/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_56/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_56/_zz_ret_130 is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_56/_zz_ret_120 is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_56/_zz_ret_100 is absorbed into DSP multiplicationByDsp_56/_zz_ret_13_reg.<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_342_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_343_delay_1_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_343_delay_1_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_661_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_662_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_663_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_664_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_665_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_666_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_667_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_668_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_669_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_670_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_671_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_672_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_673_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_674_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_675_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_676_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_677_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_678_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_679_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_680_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_836_reg[128] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_344_delay_21_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1372_reg[257] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_344_delay_22_reg[0] )<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_41/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7106]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_41/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7107]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_41/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7108]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_41/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7109]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_41/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7110]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_41/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7111]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_40/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7099]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_40/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7100]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_40/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7101]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_40/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7102]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_40/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7103]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_40/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7104]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_40/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7106]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_40/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7107]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_40/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7108]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_40/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7109]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_40/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7110]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_40/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_41/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7111]<br/>DSP Report: Generating DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_41/_zz_ret_70 is absorbed into DSP multiplicationByDsp_41/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_41/_zz_ret_50 is absorbed into DSP multiplicationByDsp_41/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_41/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_41/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_41/_zz_ret_130 is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_41/_zz_ret_120 is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_41/_zz_ret_100 is absorbed into DSP multiplicationByDsp_41/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_40/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_40/_zz_ret_70 is absorbed into DSP multiplicationByDsp_40/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_40/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_40/_zz_ret_50 is absorbed into DSP multiplicationByDsp_40/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_40/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_40/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_40/_zz_ret_130 is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_40/_zz_ret_120 is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_40/_zz_ret_100 is absorbed into DSP multiplicationByDsp_40/_zz_ret_13_reg.<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_40/_zz_ret_delay_1_reg[0]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[32]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_40/_zz_ret_delay_1_reg[1]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[33]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_40/_zz_ret_delay_1_reg[2]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[34]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_40/_zz_ret_delay_1_reg[3]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[35]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_40/_zz_ret_delay_1_reg[4]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[36]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_40/_zz_ret_delay_1_reg[5]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[37]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_40/_zz_ret_delay_1_reg[6]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[38]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_40/_zz_ret_delay_1_reg[7]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[39]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_40/_zz_ret_delay_1_reg[8]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[40]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_40/_zz_ret_delay_1_reg[9]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[41]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_40/_zz_ret_delay_1_reg[10]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[42]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_40/_zz_ret_delay_1_reg[11]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[43]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_40/_zz_ret_delay_1_reg[12]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[44]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_40/_zz_ret_delay_1_reg[13]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[45]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_40/_zz_ret_delay_1_reg[14]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[46]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_40/_zz_ret_delay_1_reg[15]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[47]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_41/_zz_ret_delay_1_reg[0]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_41/_zz_ret_delay_1_reg[1]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_41/_zz_ret_delay_1_reg[2]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_41/_zz_ret_delay_1_reg[3]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_41/_zz_ret_delay_1_reg[4]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_41/_zz_ret_delay_1_reg[5]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_41/_zz_ret_delay_1_reg[6]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_41/_zz_ret_delay_1_reg[7]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_41/_zz_ret_delay_1_reg[8]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_41/_zz_ret_delay_1_reg[9]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_41/_zz_ret_delay_1_reg[10]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_41/_zz_ret_delay_1_reg[11]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_41/_zz_ret_delay_1_reg[12]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_41/_zz_ret_delay_1_reg[13]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_41/_zz_ret_delay_1_reg[14]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_41/_zz_ret_delay_1_reg[15]' (FD) to '_zz_dataOut_payload_fragment_0_180_reg[15]'<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_9/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_9/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7106]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_9/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_9/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7107]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_9/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_9/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7108]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_9/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_9/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7109]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_9/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_9/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7110]<br/>INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_7/_zz_ret_9_reg' and it is trimmed from '47' to '46' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7185]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_7/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7189]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_7/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7195]<br/>DSP Report: Generating DSP multiplicationByDsp_8/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_8/_zz_ret_70 is absorbed into DSP multiplicationByDsp_8/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_8/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_8/_zz_ret_50 is absorbed into DSP multiplicationByDsp_8/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_8/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_8/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_8/_zz_ret_130 is absorbed into DSP multiplicationByDsp_8/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_8/_zz_ret_120 is absorbed into DSP multiplicationByDsp_8/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_8/_zz_ret_100 is absorbed into DSP multiplicationByDsp_8/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_70 is absorbed into DSP multiplicationByDsp_9/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_50 is absorbed into DSP multiplicationByDsp_9/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_9/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_130 is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_120 is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_9/_zz_ret_100 is absorbed into DSP multiplicationByDsp_9/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_7/_zz_ret_5_reg, operation Mode is: (A*B)'.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_40 is absorbed into DSP multiplicationByDsp_7/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_7/_zz_ret_3_reg, operation Mode is: (A*B)'.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_20 is absorbed into DSP multiplicationByDsp_7/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_7/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_7/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_90 is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_7/_zz_ret_70 is absorbed into DSP multiplicationByDsp_7/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_6/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_6/_zz_ret_70 is absorbed into DSP multiplicationByDsp_6/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_6/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_8/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_6/_zz_ret_50 is absorbed into DSP multiplicationByDsp_6/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_6/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_9/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_6/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_6/_zz_ret_130 is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_6/_zz_ret_120 is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_6/_zz_ret_100 is absorbed into DSP multiplicationByDsp_6/_zz_ret_13_reg.<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_12/_zz_ret_9_reg' and it is trimmed from '47' to '46' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7185]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_12/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7189]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_12/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7195]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_10/_zz_ret_9_reg' and it is trimmed from '47' to '46' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7185]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_10/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7189]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_10/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7195]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_24/_zz_ret_9_reg' and it is trimmed from '47' to '46' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7185]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_24/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7189]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_24/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7195]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_22/_zz_ret_9_reg' and it is trimmed from '47' to '46' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7185]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_22/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7189]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_22/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7195]<br/>DSP Report: Generating DSP multiplicationByDsp_12/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_10_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_10_delay_3_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_10_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_10_delay_3_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_40 is absorbed into DSP multiplicationByDsp_12/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_12/_zz_ret_3_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_10_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_10_delay_3_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_10_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_10_delay_3_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_20 is absorbed into DSP multiplicationByDsp_12/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_12/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_12/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_90 is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_12/_zz_ret_70 is absorbed into DSP multiplicationByDsp_12/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_11/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_11/_zz_ret_70 is absorbed into DSP multiplicationByDsp_11/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_11/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_11/_zz_ret_50 is absorbed into DSP multiplicationByDsp_11/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_11/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_11/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_11/_zz_ret_130 is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_11/_zz_ret_120 is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_11/_zz_ret_100 is absorbed into DSP multiplicationByDsp_11/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_10/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_27_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_28_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_27_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_28_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_10/_zz_ret_40 is absorbed into DSP multiplicationByDsp_10/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_10/_zz_ret_3_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_28_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_28_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_10/_zz_ret_20 is absorbed into DSP multiplicationByDsp_10/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_10/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_10/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_10/_zz_ret_90 is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_10/_zz_ret_70 is absorbed into DSP multiplicationByDsp_10/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_24/_zz_ret_5_reg, operation Mode is: (A*B)'.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_24/_zz_ret_40 is absorbed into DSP multiplicationByDsp_24/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_24/_zz_ret_3_reg, operation Mode is: (A*B)'.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_24/_zz_ret_20 is absorbed into DSP multiplicationByDsp_24/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_24/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_24/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_24/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_24/_zz_ret_90 is absorbed into DSP multiplicationByDsp_24/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_24/_zz_ret_70 is absorbed into DSP multiplicationByDsp_24/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_22/_zz_ret_5_reg, operation Mode is: (A*B)'.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_22/_zz_ret_40 is absorbed into DSP multiplicationByDsp_22/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_22/_zz_ret_3_reg, operation Mode is: (A*B)'.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_22/_zz_ret_20 is absorbed into DSP multiplicationByDsp_22/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_22/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_22/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_22/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_22/_zz_ret_90 is absorbed into DSP multiplicationByDsp_22/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_22/_zz_ret_70 is absorbed into DSP multiplicationByDsp_22/_zz_ret_9_reg.<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[0] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[1] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[2] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[3] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[4] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[5] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[6] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[7] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[8] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[9] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[10] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[11] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[12] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[13] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[14] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[15] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[16] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[17] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[18] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[19] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[20] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[21] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[22] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[23] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[24] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[25] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[26] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[27] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[28] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[29] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[30] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[31] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[32] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[33] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[34] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[35] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[36] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[37] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[38] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[39] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[40] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[41] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[42] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[43] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[44] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[45] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[46] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[47] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[48] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[49] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[50] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[51] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[52] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[53] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[54] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[55] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[56] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[57] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[58] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[59] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[60] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[61] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[62] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[63] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[64] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[65] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[66] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[67] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[68] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[69] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[70] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[71] )<br/>INFO: [Synth 8-3333] propagating constant 0 across sequential element (\_zz_dataOut_payload_fragment_0_1252_reg[72] )<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_11/_zz_ret_delay_1_reg[0]' (FD) to '_zz_dataIn_payload_fragment_0_10_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_11/_zz_ret_delay_1_reg[1]' (FD) to '_zz_dataIn_payload_fragment_0_10_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_11/_zz_ret_delay_1_reg[2]' (FD) to '_zz_dataIn_payload_fragment_0_10_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_11/_zz_ret_delay_1_reg[3]' (FD) to '_zz_dataIn_payload_fragment_0_10_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_11/_zz_ret_delay_1_reg[4]' (FD) to '_zz_dataIn_payload_fragment_0_10_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_11/_zz_ret_delay_1_reg[5]' (FD) to '_zz_dataIn_payload_fragment_0_10_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_11/_zz_ret_delay_1_reg[6]' (FD) to '_zz_dataIn_payload_fragment_0_10_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_11/_zz_ret_delay_1_reg[7]' (FD) to '_zz_dataIn_payload_fragment_0_10_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_11/_zz_ret_delay_1_reg[8]' (FD) to '_zz_dataIn_payload_fragment_0_10_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_11/_zz_ret_delay_1_reg[9]' (FD) to '_zz_dataIn_payload_fragment_0_10_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_11/_zz_ret_delay_1_reg[10]' (FD) to '_zz_dataIn_payload_fragment_0_10_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_11/_zz_ret_delay_1_reg[11]' (FD) to '_zz_dataIn_payload_fragment_0_10_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_11/_zz_ret_delay_1_reg[12]' (FD) to '_zz_dataIn_payload_fragment_0_10_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_11/_zz_ret_delay_1_reg[13]' (FD) to '_zz_dataIn_payload_fragment_0_10_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_11/_zz_ret_delay_1_reg[14]' (FD) to '_zz_dataIn_payload_fragment_0_10_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_11/_zz_ret_delay_1_reg[15]' (FD) to '_zz_dataIn_payload_fragment_0_10_delay_1_reg[15]'<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_37/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7106]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_37/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7107]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_37/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7108]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_37/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7109]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_37/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7110]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_37/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7111]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_36/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7099]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_36/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7100]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_36/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7101]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_36/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7102]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_36/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7103]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_36/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7104]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_36/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7106]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_36/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7107]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_36/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7108]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_36/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7109]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_36/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7110]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_36/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7111]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_36/_zz_ret_delay_1_reg[15:0]' into 'multiplicationByDsp_37/_zz_ret_delay_1_reg[15:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7074]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_36/_zz_ret_delay_2_reg[15:0]' into 'multiplicationByDsp_37/_zz_ret_delay_2_reg[15:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7075]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7099]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7100]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7101]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7102]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7103]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7104]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7106]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7107]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7108]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7109]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7110]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_27/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7111]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7099]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7100]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7101]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7102]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7103]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7104]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7106]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7107]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7108]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7109]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7110]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_23/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7111]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_20/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7099]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_20/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7100]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_20/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7101]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_20/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7102]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_20/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7103]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_20/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7104]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_20/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7106]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_20/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7107]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_20/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7108]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_20/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7109]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_20/dataIn_payload_last_delay_5_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7110]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_20/dataIn_payload_last_delay_6_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7111]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_20/_zz_ret_4_reg[16:0]' into 'multiplicationByDsp_36/_zz_ret_4_reg[16:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7066]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_20/_zz_ret_delay_1_reg[15:0]' into 'multiplicationByDsp_23/_zz_ret_delay_1_reg[15:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7074]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_20/_zz_ret_delay_2_reg[15:0]' into 'multiplicationByDsp_23/_zz_ret_delay_2_reg[15:0]' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7075]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7217]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7218]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7219]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7220]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7222]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7223]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7224]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_19/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7225]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_18/dataIn_valid_delay_1_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7099]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_18/dataIn_valid_delay_2_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7100]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_18/dataIn_valid_delay_3_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7101]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_18/dataIn_valid_delay_4_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7102]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_18/dataIn_valid_delay_5_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_5_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7103]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_18/dataIn_valid_delay_6_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_6_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7104]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_18/dataIn_payload_last_delay_1_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_1_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7106]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_18/dataIn_payload_last_delay_2_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_2_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7107]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_18/dataIn_payload_last_delay_3_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_3_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7108]<br/>INFO: [Synth 8-4471] merging register 'multiplicationByDsp_18/dataIn_payload_last_delay_4_reg' into 'multiplicationByDsp_37/dataIn_valid_delay_4_reg' [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7109]<br/>INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_4/_zz_ret_13_reg' and it is trimmed from '46' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7190]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_4/_zz_ret_9_reg' and it is trimmed from '47' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7185]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_4/_zz_ret_7_reg' and it is trimmed from '34' to '32' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7183]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_4/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7189]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_4/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7195]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_3/_zz_ret_9_reg' and it is trimmed from '47' to '46' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7185]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_3/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7189]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_3/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7195]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_2/_zz_ret_9_reg' and it is trimmed from '47' to '46' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7185]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_2/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7189]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_2/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7195]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp/_zz_ret_9_reg' and it is trimmed from '47' to '46' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7185]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7189]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7195]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_19/_zz_ret_9_reg' and it is trimmed from '47' to '46' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7185]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_19/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7189]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_19/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7195]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_17/_zz_ret_9_reg' and it is trimmed from '47' to '46' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7185]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_17/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7189]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_17/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7195]<br/>DSP Report: Generating DSP multiplicationByDsp_2/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_1_delay_21_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_1_delay_22_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_1_delay_21_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_1_delay_22_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_2/_zz_ret_40 is absorbed into DSP multiplicationByDsp_2/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_2/_zz_ret_3_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_1_delay_21_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_1_delay_22_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_1_delay_21_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_1_delay_22_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_2/_zz_ret_20 is absorbed into DSP multiplicationByDsp_2/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_2/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_2/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_2/_zz_ret_90 is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_2/_zz_ret_70 is absorbed into DSP multiplicationByDsp_2/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_1/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_1/_zz_ret_70 is absorbed into DSP multiplicationByDsp_1/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_1/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_1/_zz_ret_50 is absorbed into DSP multiplicationByDsp_1/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_1/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_1/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_1/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_1/_zz_ret_130 is absorbed into DSP multiplicationByDsp_1/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_1/_zz_ret_120 is absorbed into DSP multiplicationByDsp_1/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_1/_zz_ret_100 is absorbed into DSP multiplicationByDsp_1/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_18_reg is absorbed into DSP multiplicationByDsp/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_19_reg is absorbed into DSP multiplicationByDsp/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_18_reg is absorbed into DSP multiplicationByDsp/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_19_reg is absorbed into DSP multiplicationByDsp/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp/_zz_ret_40 is absorbed into DSP multiplicationByDsp/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp/_zz_ret_3_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_19_reg is absorbed into DSP multiplicationByDsp/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_19_reg is absorbed into DSP multiplicationByDsp/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp/_zz_ret_20 is absorbed into DSP multiplicationByDsp/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp/_zz_ret_90 is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp/_zz_ret_70 is absorbed into DSP multiplicationByDsp/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_36/_zz_ret_70 is absorbed into DSP multiplicationByDsp_36/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_36/_zz_ret_50 is absorbed into DSP multiplicationByDsp_36/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_36/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+(A:0x0)'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_36/_zz_ret_130 is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_36/_zz_ret_120 is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_37/_zz_ret_100 is absorbed into DSP multiplicationByDsp_36/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_37/_zz_ret_70 is absorbed into DSP multiplicationByDsp_37/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_37/_zz_ret_6_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_37/_zz_ret_50 is absorbed into DSP multiplicationByDsp_37/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_37/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+(A:0x0)'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_37/_zz_ret_130 is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_37/_zz_ret_120 is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_37/_zz_ret_100 is absorbed into DSP multiplicationByDsp_37/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_20/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_20/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_20/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_20/_zz_ret_70 is absorbed into DSP multiplicationByDsp_20/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_20/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_20/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_20/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_20/_zz_ret_50 is absorbed into DSP multiplicationByDsp_20/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_20/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_20/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_20/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_20/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_20/_zz_ret_130 is absorbed into DSP multiplicationByDsp_20/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_20/_zz_ret_120 is absorbed into DSP multiplicationByDsp_20/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_23/_zz_ret_100 is absorbed into DSP multiplicationByDsp_20/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_19/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_13_delay_7_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_13_delay_8_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_13_delay_7_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_13_delay_8_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_19/_zz_ret_40 is absorbed into DSP multiplicationByDsp_19/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_19/_zz_ret_3_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_13_delay_7_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_13_delay_8_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_13_delay_7_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_13_delay_8_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_19/_zz_ret_20 is absorbed into DSP multiplicationByDsp_19/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_19/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_19/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_19/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_19/_zz_ret_90 is absorbed into DSP multiplicationByDsp_19/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_19/_zz_ret_70 is absorbed into DSP multiplicationByDsp_19/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_18/_zz_ret_70 is absorbed into DSP multiplicationByDsp_18/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_36/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_18/_zz_ret_50 is absorbed into DSP multiplicationByDsp_18/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_18/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_37/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_18/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_18/_zz_ret_130 is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_18/_zz_ret_120 is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_18/_zz_ret_100 is absorbed into DSP multiplicationByDsp_18/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_17/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_29_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_30_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_29_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_30_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_17/_zz_ret_40 is absorbed into DSP multiplicationByDsp_17/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_17/_zz_ret_3_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_30_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_30_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_17/_zz_ret_20 is absorbed into DSP multiplicationByDsp_17/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_17/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_17/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_17/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_17/_zz_ret_90 is absorbed into DSP multiplicationByDsp_17/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_17/_zz_ret_70 is absorbed into DSP multiplicationByDsp_17/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_4/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_23_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_24_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_23_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_24_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_4/_zz_ret_40 is absorbed into DSP multiplicationByDsp_4/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_4/_zz_ret_3_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_23_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_24_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_23_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_24_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_4/_zz_ret_20 is absorbed into DSP multiplicationByDsp_4/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_4/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_4/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_4/_zz_ret_90 is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_4/_zz_ret_70 is absorbed into DSP multiplicationByDsp_4/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_27/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_70 is absorbed into DSP multiplicationByDsp_27/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_27/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_50 is absorbed into DSP multiplicationByDsp_27/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_27/_zz_ret_13_reg, operation Mode is: (-C+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_27/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_130 is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_120 is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_27/_zz_ret_100 is absorbed into DSP multiplicationByDsp_27/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_3/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_20_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_21_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_20_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_21_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_3/_zz_ret_40 is absorbed into DSP multiplicationByDsp_3/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_3/_zz_ret_3_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_21_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_21_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_3/_zz_ret_20 is absorbed into DSP multiplicationByDsp_3/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_3/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_3/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_3/_zz_ret_90 is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_3/_zz_ret_70 is absorbed into DSP multiplicationByDsp_3/_zz_ret_9_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_23/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_23/_zz_ret_70 is absorbed into DSP multiplicationByDsp_23/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_23/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_23/_zz_ret_50 is absorbed into DSP multiplicationByDsp_23/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_23/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_23/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_23/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_23/_zz_ret_130 is absorbed into DSP multiplicationByDsp_23/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_23/_zz_ret_120 is absorbed into DSP multiplicationByDsp_23/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_23/_zz_ret_100 is absorbed into DSP multiplicationByDsp_23/_zz_ret_13_reg.<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_1/_zz_ret_delay_1_reg[0]' (FD) to '_zz_dataIn_payload_fragment_0_1_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_1/_zz_ret_delay_1_reg[1]' (FD) to '_zz_dataIn_payload_fragment_0_1_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_1/_zz_ret_delay_1_reg[2]' (FD) to '_zz_dataIn_payload_fragment_0_1_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_1/_zz_ret_delay_1_reg[3]' (FD) to '_zz_dataIn_payload_fragment_0_1_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_1/_zz_ret_delay_1_reg[4]' (FD) to '_zz_dataIn_payload_fragment_0_1_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_1/_zz_ret_delay_1_reg[5]' (FD) to '_zz_dataIn_payload_fragment_0_1_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_1/_zz_ret_delay_1_reg[6]' (FD) to '_zz_dataIn_payload_fragment_0_1_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_1/_zz_ret_delay_1_reg[7]' (FD) to '_zz_dataIn_payload_fragment_0_1_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_1/_zz_ret_delay_1_reg[8]' (FD) to '_zz_dataIn_payload_fragment_0_1_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_1/_zz_ret_delay_1_reg[9]' (FD) to '_zz_dataIn_payload_fragment_0_1_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_1/_zz_ret_delay_1_reg[10]' (FD) to '_zz_dataIn_payload_fragment_0_1_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_1/_zz_ret_delay_1_reg[11]' (FD) to '_zz_dataIn_payload_fragment_0_1_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_1/_zz_ret_delay_1_reg[12]' (FD) to '_zz_dataIn_payload_fragment_0_1_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_1/_zz_ret_delay_1_reg[13]' (FD) to '_zz_dataIn_payload_fragment_0_1_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_1/_zz_ret_delay_1_reg[14]' (FD) to '_zz_dataIn_payload_fragment_0_1_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_1/_zz_ret_delay_1_reg[15]' (FD) to '_zz_dataIn_payload_fragment_0_1_delay_1_reg[15]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_23/_zz_ret_1_delay_1_reg[15]' (FD) to '_zz_dataOut_payload_fragment_0_181_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[0]' (FD) to '_zz_dataIn_payload_fragment_0_13_delay_1_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[1]' (FD) to '_zz_dataIn_payload_fragment_0_13_delay_1_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[2]' (FD) to '_zz_dataIn_payload_fragment_0_13_delay_1_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[3]' (FD) to '_zz_dataIn_payload_fragment_0_13_delay_1_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[4]' (FD) to '_zz_dataIn_payload_fragment_0_13_delay_1_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[5]' (FD) to '_zz_dataIn_payload_fragment_0_13_delay_1_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[6]' (FD) to '_zz_dataIn_payload_fragment_0_13_delay_1_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[7]' (FD) to '_zz_dataIn_payload_fragment_0_13_delay_1_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[8]' (FD) to '_zz_dataIn_payload_fragment_0_13_delay_1_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[9]' (FD) to '_zz_dataIn_payload_fragment_0_13_delay_1_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[10]' (FD) to '_zz_dataIn_payload_fragment_0_13_delay_1_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[11]' (FD) to '_zz_dataIn_payload_fragment_0_13_delay_1_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[12]' (FD) to '_zz_dataIn_payload_fragment_0_13_delay_1_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[13]' (FD) to '_zz_dataIn_payload_fragment_0_13_delay_1_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[14]' (FD) to '_zz_dataIn_payload_fragment_0_13_delay_1_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_18/_zz_ret_delay_1_reg[15]' (FD) to '_zz_dataIn_payload_fragment_0_13_delay_1_reg[15]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_27/_zz_ret_delay_1_reg[0]' (FD) to '_zz_dataIn_payload_fragment_0_22_reg[0]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_27/_zz_ret_delay_1_reg[1]' (FD) to '_zz_dataIn_payload_fragment_0_22_reg[1]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_27/_zz_ret_delay_1_reg[2]' (FD) to '_zz_dataIn_payload_fragment_0_22_reg[2]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_27/_zz_ret_delay_1_reg[3]' (FD) to '_zz_dataIn_payload_fragment_0_22_reg[3]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_27/_zz_ret_delay_1_reg[4]' (FD) to '_zz_dataIn_payload_fragment_0_22_reg[4]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_27/_zz_ret_delay_1_reg[5]' (FD) to '_zz_dataIn_payload_fragment_0_22_reg[5]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_27/_zz_ret_delay_1_reg[6]' (FD) to '_zz_dataIn_payload_fragment_0_22_reg[6]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_27/_zz_ret_delay_1_reg[7]' (FD) to '_zz_dataIn_payload_fragment_0_22_reg[7]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_27/_zz_ret_delay_1_reg[8]' (FD) to '_zz_dataIn_payload_fragment_0_22_reg[8]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_27/_zz_ret_delay_1_reg[9]' (FD) to '_zz_dataIn_payload_fragment_0_22_reg[9]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_27/_zz_ret_delay_1_reg[10]' (FD) to '_zz_dataIn_payload_fragment_0_22_reg[10]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_27/_zz_ret_delay_1_reg[11]' (FD) to '_zz_dataIn_payload_fragment_0_22_reg[11]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_27/_zz_ret_delay_1_reg[12]' (FD) to '_zz_dataIn_payload_fragment_0_22_reg[12]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_27/_zz_ret_delay_1_reg[13]' (FD) to '_zz_dataIn_payload_fragment_0_22_reg[13]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_27/_zz_ret_delay_1_reg[14]' (FD) to '_zz_dataIn_payload_fragment_0_22_reg[14]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_27/_zz_ret_delay_1_reg[15]' (FD) to '_zz_dataIn_payload_fragment_0_22_reg[15]'<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_31/_zz_ret_delay_1_reg[0]' (FD) to '_zz_dataOut_payload_fragment_0_47_delay_1_reg[32]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_31/_zz_ret_delay_1_reg[1]' (FD) to '_zz_dataOut_payload_fragment_0_47_delay_1_reg[33]'<br/>INFO: [Synth 8-3886] merging instance 'multiplicationByDsp_31/_zz_ret_delay_1_reg[2]' (FD) to '_zz_dataOut_payload_fragment_0_47_delay_1_reg[34]'<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_5/_zz_ret_9_reg' and it is trimmed from '47' to '46' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7185]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_5/_zz_ret_3_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7189]<br/>WARNING: [Synth 8-3936] Found unconnected internal register 'multiplicationByDsp_5/_zz_ret_2_reg' and it is trimmed from '34' to '30' bits. [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1.v:7195]<br/>DSP Report: Generating DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_21/_zz_ret_70 is absorbed into DSP multiplicationByDsp_21/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_21/_zz_ret_50 is absorbed into DSP multiplicationByDsp_21/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_21/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_21/_zz_ret_130 is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_21/_zz_ret_120 is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_21/_zz_ret_100 is absorbed into DSP multiplicationByDsp_21/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_15/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_15/_zz_ret_70 is absorbed into DSP multiplicationByDsp_15/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_15/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_15/_zz_ret_50 is absorbed into DSP multiplicationByDsp_15/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_15/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_15/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_15/_zz_ret_130 is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_15/_zz_ret_120 is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_15/_zz_ret_100 is absorbed into DSP multiplicationByDsp_15/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_70 is absorbed into DSP multiplicationByDsp_16/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_21/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_50 is absorbed into DSP multiplicationByDsp_16/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_16/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_16/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_130 is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_120 is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_16/_zz_ret_100 is absorbed into DSP multiplicationByDsp_16/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_30/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_30/_zz_ret_70 is absorbed into DSP multiplicationByDsp_30/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_30/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_30/_zz_ret_50 is absorbed into DSP multiplicationByDsp_30/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_30/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_30/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_30/_zz_ret_130 is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_30/_zz_ret_120 is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_30/_zz_ret_100 is absorbed into DSP multiplicationByDsp_30/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_34/_zz_ret_8_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_34/_zz_ret_70 is absorbed into DSP multiplicationByDsp_34/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_34/_zz_ret_6_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_34/_zz_ret_50 is absorbed into DSP multiplicationByDsp_34/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_34/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+(A:0x0)'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_34/_zz_ret_130 is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_34/_zz_ret_120 is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_34/_zz_ret_100 is absorbed into DSP multiplicationByDsp_34/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_35/_zz_ret_8_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_35/_zz_ret_70 is absorbed into DSP multiplicationByDsp_35/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_35/_zz_ret_6_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_35/_zz_ret_50 is absorbed into DSP multiplicationByDsp_35/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_35/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+(A:0x0)'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_35/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_35/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_35/_zz_ret_130 is absorbed into DSP multiplicationByDsp_35/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_35/_zz_ret_120 is absorbed into DSP multiplicationByDsp_35/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_34/_zz_ret_100 is absorbed into DSP multiplicationByDsp_35/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_45/_zz_ret_8_delay_2_reg, operation Mode is: (ACIN2*B'')'.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_45/_zz_ret_70 is absorbed into DSP multiplicationByDsp_45/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_45/_zz_ret_6_delay_2_reg, operation Mode is: ((A:0x0)''*B'')'.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_45/_zz_ret_50 is absorbed into DSP multiplicationByDsp_45/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_45/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_34/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_45/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_45/_zz_ret_130 is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_45/_zz_ret_120 is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_45/_zz_ret_100 is absorbed into DSP multiplicationByDsp_45/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_5/_zz_ret_5_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_25_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_26_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_25_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_5_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_26_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_5_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_4_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_5_reg.<br/>DSP Report: operator multiplicationByDsp_5/_zz_ret_40 is absorbed into DSP multiplicationByDsp_5/_zz_ret_5_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_5/_zz_ret_3_reg, operation Mode is: (A2*B2)'.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_26_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_3_reg.<br/>DSP Report: register _zz_dataIn_payload_fragment_0_26_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_3_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_3_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_2_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_3_reg.<br/>DSP Report: operator multiplicationByDsp_5/_zz_ret_20 is absorbed into DSP multiplicationByDsp_5/_zz_ret_3_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_5/_zz_ret_9_reg, operation Mode is: (C'+(A''*B'')')'.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_delay_1_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: register multiplicationByDsp_5/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_5/_zz_ret_90 is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: operator multiplicationByDsp_5/_zz_ret_70 is absorbed into DSP multiplicationByDsp_5/_zz_ret_9_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP _zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_7_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_2_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: register _zz_ret_8_delay_1_reg is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: operator _zz_ret_70 is absorbed into DSP _zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_5_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_2_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: register _zz_ret_6_delay_1_reg is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: operator _zz_ret_50 is absorbed into DSP _zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP _zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register _zz_ret_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_9_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_11_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_1_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_1_delay_2_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_13_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_12_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: register _zz_ret_10_reg is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_130 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_120 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: operator _zz_ret_100 is absorbed into DSP _zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_70 is absorbed into DSP multiplicationByDsp_59/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_50 is absorbed into DSP multiplicationByDsp_59/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_59/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_59/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_130 is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_120 is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_59/_zz_ret_100 is absorbed into DSP multiplicationByDsp_59/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_60/_zz_ret_70 is absorbed into DSP multiplicationByDsp_60/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_60/_zz_ret_50 is absorbed into DSP multiplicationByDsp_60/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_60/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_60/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_60/_zz_ret_130 is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_60/_zz_ret_120 is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_60/_zz_ret_100 is absorbed into DSP multiplicationByDsp_60/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_70 is absorbed into DSP multiplicationByDsp_61/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_50 is absorbed into DSP multiplicationByDsp_61/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_61/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_61/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_130 is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_120 is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_61/_zz_ret_100 is absorbed into DSP multiplicationByDsp_61/_zz_ret_13_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_7_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_8_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_8_delay_2_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_8_delay_1_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_62/_zz_ret_70 is absorbed into DSP multiplicationByDsp_62/_zz_ret_8_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg, operation Mode is: (A''*B'')'.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_5_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_6_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_6_delay_2_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_6_delay_1_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: operator multiplicationByDsp_62/_zz_ret_50 is absorbed into DSP multiplicationByDsp_62/_zz_ret_6_delay_2_reg.<br/>DSP Report: Generating DSP multiplicationByDsp_62/_zz_ret_13_reg, operation Mode is: (-PCIN+((D'+A'')*B'')'+1-1)'.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_delay_2_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_9_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_11_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_1_delay_1_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_1_delay_2_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_13_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_12_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: register multiplicationByDsp_62/_zz_ret_10_reg is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_62/_zz_ret_130 is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_62/_zz_ret_120 is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>DSP Report: operator multiplicationByDsp_62/_zz_ret_100 is absorbed into DSP multiplicationByDsp_62/_zz_ret_13_reg.<br/>INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.<br/>---------------------------------------------------------------------------------<br/>Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 5556.824 ; gain = 746.332 ; free physical = 4648 ; free virtual = 29532<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>DSP: Preliminary Mapping Report (see note below)<br/>+------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>|Module Name       | DSP Mapping                        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | <br/>+------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 2      | -      | -      | 18     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 2      | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (ACIN2*B'')'                       | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-C+((D'+A'')*B'')'+1-1)'          | 9      | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|SquareMult34      | (A*B)'                             | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (A*B)'                             | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                   | 17     | 15     | 46     | -      | 46     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|graphSquare1__GB5 | (A''*B'')'                         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare1__GB5 | (A''*B'')'                         | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                   | 17     | 15     | 46     | -      | 46     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|graphSquare1__GB5 | (A''*B'')'                         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare1__GB5 | (A2*B2)'                           | 15     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                   | 17     | 15     | 46     | -      | 46     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (A*B)'                             | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (A*B)'                             | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                   | 17     | 15     | 46     | -      | 46     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (A*B)'                             | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (A*B)'                             | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                   | 17     | 15     | 46     | -      | 46     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphSquare1__GB6 | (A''*B'')'                         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare1__GB6 | (A''*B'')'                         | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                   | 17     | 15     | 46     | -      | 46     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|graphSquare1__GB6 | (A''*B'')'                         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare1__GB6 | (A2*B2)'                           | 15     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                   | 17     | 15     | 46     | -      | 46     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|FullMult32        | ((A:0x0)''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | ((A:0x0)''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+(A:0x0)'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | ((A:0x0)''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | ((A:0x0)''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+(A:0x0)'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|graphSquare1__GB6 | (A''*B'')'                         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare1__GB6 | (A''*B'')'                         | 15     | 15     | -      | -      | 30     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                   | 17     | 15     | 46     | -      | 46     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|graphSquare1__GB6 | (A''*B'')'                         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare1__GB6 | (A2*B2)'                           | 15     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                   | 17     | 15     | 46     | -      | 46     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|graphSquare1__GB6 | (A''*B'')'                         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare1__GB6 | (A''*B'')'                         | 8      | 8      | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                   | 17     | 8      | 32     | -      | 32     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 9      | -      | -      | 25     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-C+((D'+A'')*B'')'+1-1)'          | 9      | 17     | 32     | 16     | 35     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | <br/>|graphSquare1__GB6 | (A''*B'')'                         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare1__GB6 | (A2*B2)'                           | 15     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                   | 17     | 15     | 46     | -      | 46     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | ((A:0x0)''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | ((A:0x0)''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+(A:0x0)'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | ((A:0x0)''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | ((A:0x0)''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+(A:0x0)'')*B'')'+1-1)' | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (ACIN2*B'')'                       | 16     | 3      | -      | -      | 19     | 1    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | ((A:0x0)''*B'')'                   | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 3      | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|graphSquare1__GB9 | (A''*B'')'                         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|graphSquare1__GB9 | (A2*B2)'                           | 15     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 1    | <br/>|SquareMult34      | (C'+(A''*B'')')'                   | 17     | 15     | 46     | -      | 46     | 2    | 2    | 1    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (A''*B'')'                         | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | <br/>|FullMult32        | (-PCIN+((D'+A'')*B'')'+1-1)'       | 16     | 17     | -      | 16     | 35     | 2    | 2    | -    | 1    | 1     | 1    | 1    | <br/>+------------------+------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+<br/>Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.<br/>---------------------------------------------------------------------------------<br/>Finished ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Applying XDC Timing Constraints<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 5694.527 ; gain = 884.035 ; free physical = 4139 ; free virtual = 29060<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Timing Optimization<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:50 . Memory (MB): peak = 5882.730 ; gain = 1072.238 ; free physical = 3964 ; free virtual = 28886<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Technology Mapping<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:02:07 . Memory (MB): peak = 5910.672 ; gain = 1100.180 ; free physical = 1859 ; free virtual = 26788<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Flattening Before IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Flattening Before IO Insertion<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Final Netlist Cleanup<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Final Netlist Cleanup<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished IO Insertion : Time (s): cpu = 00:01:53 ; elapsed = 00:02:15 . Memory (MB): peak = 5933.109 ; gain = 1122.617 ; free physical = 1820 ; free virtual = 26805<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Instances<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:02:16 . Memory (MB): peak = 5933.109 ; gain = 1122.617 ; free physical = 1820 ; free virtual = 26805<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Rebuilding User Hierarchy<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:02:28 . Memory (MB): peak = 5933.109 ; gain = 1122.617 ; free physical = 1753 ; free virtual = 26739<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Ports<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:02:28 . Memory (MB): peak = 5933.109 ; gain = 1122.617 ; free physical = 1754 ; free virtual = 26739<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Handling Custom Attributes<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:02:29 . Memory (MB): peak = 5933.109 ; gain = 1122.617 ; free physical = 1755 ; free virtual = 26740<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Renaming Generated Nets<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Finished Renaming Generated Nets : Time (s): cpu = 00:02:07 ; elapsed = 00:02:29 . Memory (MB): peak = 5933.109 ; gain = 1122.617 ; free physical = 1755 ; free virtual = 26740<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>Static Shift Register Report:<br/>+-------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>|Module Name  | RTL Name                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | <br/>+-------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1328_delay_6_reg[127]  | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1373_reg[126]          | 4      | 64    | NO           | YES                | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1373_reg[62]           | 5      | 63    | NO           | NO                 | YES               | 63     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_894_reg[0]             | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_881_reg[0]             | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_867_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_867_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_402_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_402_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_401_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_401_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1135_delay_12_reg[127] | 9      | 128   | NO           | NO                 | YES               | 128    | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_47_delay_13_reg[63]    | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_47_delay_13_reg[47]    | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_314_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_314_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_314_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_315_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_315_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1239_reg[62]           | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1239_reg[30]           | 5      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1318_reg[129]          | 7      | 130   | NO           | YES                | YES               | 130    | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1173_delay_6_reg[127]  | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_603_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_603_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_603_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_604_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_604_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1299_reg[62]           | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1299_reg[30]           | 5      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_959_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_861_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_861_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_861_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_862_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_862_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_953_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_947_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_941_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_941_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1168_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1328_delay_3_reg[127]  | 4      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1328_delay_3_reg[62]   | 5      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1328_delay_3_reg[30]   | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_868_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_868_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_838_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_983_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1169_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_852_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_934_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_482_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_482_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_516_reg[0]             | 21     | 1     | NO           | YES                | YES               | 0      | 1       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_462_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_476_reg[0]             | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_930_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_232_delay_17_reg[57]   | 18     | 43    | NO           | YES                | YES               | 43     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_232_delay_17_reg[14]   | 19     | 15    | NO           | NO                 | YES               | 0      | 15      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_232_delay_20_reg[57]   | 3      | 58    | NO           | NO                 | YES               | 58     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_233_delay_18_reg[63]   | 19     | 49    | NO           | YES                | YES               | 0      | 49      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_233_delay_18_reg[14]   | 20     | 15    | NO           | NO                 | YES               | 0      | 15      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_490_reg[31]            | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_496_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_450_reg[31]            | 15     | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_456_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_456_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_902_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_401_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1182_delay_4_reg[127]  | 5      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1182_delay_4_reg[62]   | 6      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1182_delay_4_reg[30]   | 7      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1269_reg[255]          | 19     | 65    | NO           | YES                | YES               | 0      | 65      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1269_reg[190]          | 20     | 31    | NO           | YES                | YES               | 0      | 31      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1269_reg[159]          | 21     | 14    | NO           | YES                | YES               | 0      | 14      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1269_reg[145]          | 23     | 18    | NO           | YES                | YES               | 0      | 18      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1251_reg[193]          | 13     | 66    | NO           | YES                | YES               | 66     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1270_reg[127]          | 14     | 64    | NO           | YES                | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1270_reg[63]           | 15     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1270_reg[62]           | 21     | 31    | NO           | YES                | YES               | 0      | 31      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1270_reg[31]           | 22     | 14    | NO           | YES                | YES               | 0      | 14      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1270_reg[17]           | 24     | 18    | NO           | YES                | YES               | 0      | 18      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_867_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1329_delay_4_reg[127]  | 5      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1329_delay_4_reg[62]   | 6      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1329_delay_4_reg[30]   | 7      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_702_reg[97]            | 20     | 35    | NO           | YES                | YES               | 0      | 35      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_356_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_356_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_356_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_357_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_357_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_177_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_177_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_177_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1143_reg[30]           | 3      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphSquare1 | _zz_dataIn_payload_fragment_0_13_delay_6_reg[31]      | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataIn_payload_fragment_0_13_delay_6_reg[15]      | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_720_reg[97]            | 6      | 35    | NO           | YES                | YES               | 35     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_971_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1300_reg[62]           | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1300_reg[30]           | 5      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_281_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_128_delay_18_reg[0]    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_133_delay_18_reg[0]    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_257_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_629_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1171_reg[30]           | 3      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_263_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_263_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_251_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_287_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_287_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_239_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_239_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_395_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_395_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_395_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_396_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_396_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_611_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_611_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_933_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_125_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_125_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_125_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_126_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_126_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_839_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_149_reg[0]             | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_178_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_178_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_245_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1181_delay_3_reg[127]  | 4      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1181_delay_3_reg[62]   | 5      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1181_delay_3_reg[30]   | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1135_delay_3_reg[127]  | 4      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1135_delay_3_reg[62]   | 5      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1135_delay_3_reg[30]   | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1355_reg[62]           | 4      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1355_reg[30]           | 5      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphSquare1 | _zz_dataIn_payload_fragment_0_7_delay_7_reg[31]       | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataIn_payload_fragment_0_7_delay_7_reg[15]       | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_135_delay_13_reg[63]   | 14     | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_135_delay_13_reg[14]   | 15     | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_135_delay_16_reg[63]   | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_136_delay_14_reg[63]   | 15     | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_136_delay_14_reg[14]   | 16     | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_849_reg[65]            | 11     | 3     | NO           | YES                | YES               | 3      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_850_reg[62]            | 12     | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_850_reg[30]            | 13     | 16    | NO           | YES                | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_850_reg[14]            | 14     | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1136_reg[30]           | 3      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_350_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_350_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_350_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_351_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_351_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1173_delay_3_reg[127]  | 4      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1173_delay_3_reg[62]   | 5      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1173_delay_3_reg[30]   | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_305_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_931_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1389_reg[255]          | 4      | 128   | NO           | YES                | YES               | 128    | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1356_delay_4_reg[255]  | 5      | 128   | NO           | YES                | YES               | 128    | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1356_delay_4_reg[127]  | 6      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1356_delay_4_reg[62]   | 7      | 63    | NO           | NO                 | YES               | 63     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_977_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_965_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_965_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1181_delay_6_reg[127]  | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1357_delay_5_reg[255]  | 6      | 128   | NO           | YES                | YES               | 128    | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1357_delay_5_reg[127]  | 7      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1357_delay_5_reg[62]   | 8      | 63    | NO           | NO                 | YES               | 63     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1387_reg[126]          | 3      | 127   | NO           | NO                 | YES               | 127    | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1356_delay_7_reg[240]  | 3      | 241   | NO           | NO                 | YES               | 241    | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1293_reg[241]          | 21     | 51    | NO           | YES                | YES               | 0      | 51      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1293_reg[190]          | 22     | 31    | NO           | YES                | YES               | 0      | 31      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1293_reg[159]          | 23     | 14    | NO           | YES                | YES               | 0      | 14      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1293_reg[145]          | 25     | 18    | NO           | YES                | YES               | 0      | 18      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1294_reg[62]           | 23     | 31    | NO           | YES                | YES               | 0      | 31      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1294_reg[31]           | 24     | 14    | NO           | YES                | YES               | 0      | 14      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1294_reg[17]           | 26     | 18    | NO           | YES                | YES               | 0      | 18      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_162_reg[0]             | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_547_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_774_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_535_reg[0]             | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1060_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1048_reg[0]            | 7      | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1389_reg[127]          | 17     | 64    | NO           | YES                | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1389_reg[63]           | 18     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1389_reg[62]           | 24     | 31    | NO           | YES                | YES               | 0      | 31      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1389_reg[31]           | 25     | 14    | NO           | YES                | YES               | 0      | 14      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1389_reg[17]           | 27     | 18    | NO           | YES                | YES               | 0      | 18      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1174_delay_4_reg[127]  | 5      | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1174_delay_4_reg[62]   | 6      | 32    | NO           | YES                | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1174_delay_4_reg[30]   | 7      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_51_delay_13_reg[63]    | 13     | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1342_reg[62]           | 3      | 63    | NO           | NO                 | YES               | 63     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_210_delay_13_reg[63]   | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_210_delay_13_reg[47]   | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_658_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_658_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_658_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_659_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_659_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_529_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_529_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1025_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_541_reg[31]            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_756_reg[31]            | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_756_reg[15]            | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1034_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_925_reg[14]            | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_801_delay_13_reg[63]   | 13     | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_818_delay_13_reg[63]   | 13     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_818_delay_13_reg[47]   | 12     | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_988_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_988_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_988_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_989_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_989_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1054_reg[31]           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1042_reg[31]           | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1042_reg[15]           | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1197_reg[14]           | 4      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_115_delay_3_reg[63]    | 4      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_115_delay_3_reg[14]    | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_115_delay_6_reg[63]    | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_116_delay_4_reg[63]    | 5      | 49    | NO           | YES                | YES               | 49     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_116_delay_4_reg[14]    | 6      | 15    | NO           | NO                 | YES               | 15     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1134_reg[30]           | 3      | 31    | NO           | NO                 | YES               | 31     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_712_reg[97]            | 6      | 35    | NO           | YES                | YES               | 35     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1220_reg[193]          | 12     | 66    | NO           | YES                | YES               | 66     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_184_delay_20_reg[0]    | 21     | 1     | NO           | YES                | YES               | 0      | 1       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_707_delay_20_reg[120]  | 19     | 57    | NO           | NO                 | YES               | 0      | 57      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_707_delay_20_reg[95]   | 20     | 32    | NO           | NO                 | YES               | 0      | 32      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1237_reg[255]          | 18     | 65    | NO           | YES                | YES               | 65     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1237_reg[190]          | 19     | 31    | NO           | YES                | YES               | 0      | 31      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1237_reg[159]          | 20     | 14    | NO           | YES                | YES               | 0      | 14      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_1237_reg[145]          | 22     | 18    | NO           | YES                | YES               | 0      | 18      | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_428_reg[0]             | 14     | 1     | NO           | YES                | YES               | 1      | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_707_delay_18_reg[32]   | 17     | 16    | NO           | NO                 | YES               | 16     | 0       | <br/>|graphSquare1 | _zz_dataOut_payload_fragment_0_707_delay_18_reg[48]   | 18     | 16    | NO           | NO                 | YES               | 0      | 16      | <br/>|graphSquare1 | dataIn_payload_last_delay_31_reg                      | 31     | 1     | YES          | NO                 | YES               | 0      | 1       | <br/>|graphSquare1 | dataIn_valid_delay_31_reg                             | 31     | 1     | YES          | NO                 | YES               | 0      | 1       | <br/>+-------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+<br/>---------------------------------------------------------------------------------<br/>Finished ROM, RAM, DSP, Shift Register and Retiming Reporting<br/>---------------------------------------------------------------------------------<br/>---------------------------------------------------------------------------------<br/>Start Writing Synthesis Report<br/>---------------------------------------------------------------------------------<br/>Report BlackBoxes: <br/>+-+--------------+----------+<br/>| |BlackBox name |Instances |<br/>+-+--------------+----------+<br/>+-+--------------+----------+<br/>Report Cell Usage: <br/>+------+----------------+------+<br/>|      |Cell            |Count |<br/>+------+----------------+------+<br/>|1     |CARRY8          |  2686|<br/>|2     |DSP_ALU         |   189|<br/>|3     |DSP_A_B_DATA    |   189|<br/>|6     |DSP_C_DATA      |   189|<br/>|8     |DSP_MULTIPLIER  |   189|<br/>|10    |DSP_M_DATA      |   189|<br/>|11    |DSP_OUTPUT      |   189|<br/>|12    |DSP_PREADD      |   189|<br/>|13    |DSP_PREADD_DATA |   189|<br/>|15    |LUT1            |   270|<br/>|16    |LUT2            | 14300|<br/>|17    |LUT3            |  1899|<br/>|18    |LUT4            |   577|<br/>|19    |LUT5            |   430|<br/>|20    |SRL16E          |  7605|<br/>|21    |SRLC32E         |   717|<br/>|22    |FDCE            |    32|<br/>|23    |FDRE            | 36959|<br/>+------+----------------+------+<br/>---------------------------------------------------------------------------------<br/>Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:02:30 . Memory (MB): peak = 5933.109 ; gain = 1122.617 ; free physical = 1755 ; free virtual = 26741<br/>---------------------------------------------------------------------------------<br/>Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.<br/>Synthesis Optimization Runtime : Time (s): cpu = 00:01:56 ; elapsed = 00:02:24 . Memory (MB): peak = 5937.020 ; gain = 743.629 ; free physical = 10557 ; free virtual = 35543<br/>Synthesis Optimization Complete : Time (s): cpu = 00:02:11 ; elapsed = 00:02:35 . Memory (MB): peak = 5937.020 ; gain = 1126.527 ; free physical = 10572 ; free virtual = 35543<br/>INFO: [Project 1-571] Translating synthesized netlist<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.58 . Memory (MB): peak = 5937.020 ; gain = 0.000 ; free physical = 10532 ; free virtual = 35502<br/>INFO: [Netlist 29-17] Analyzing 2875 Unisim elements for replacement<br/>INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds<br/>INFO: [Project 1-570] Preparing netlist for logic optimization<br/>Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/doit.xdc]<br/>Finished Parsing XDC File [/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/doit.xdc]<br/>INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).<br/>Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6068.555 ; gain = 0.000 ; free physical = 10368 ; free virtual = 35338<br/>INFO: [Project 1-111] Unisim Transformation Summary:<br/>  A total of 189 instances were transformed.<br/>  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 189 instances<br/>Synth Design complete, checksum: e574571a<br/>INFO: [Common 17-83] Releasing license: Synthesis<br/>329 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.<br/>synth_design completed successfully<br/>synth_design: Time (s): cpu = 00:02:32 ; elapsed = 00:02:57 . Memory (MB): peak = 6068.555 ; gain = 1446.039 ; free physical = 10642 ; free virtual = 35613<br/># write_checkpoint -force graphSquare1_after_synth.dcp<br/>INFO: [Timing 38-35] Done setting XDC timing constraints.<br/>INFO: [Timing 38-480] Writing timing data to binary archive.<br/>INFO: [Common 17-1381] The checkpoint '/home/ltr/IdeaProjects/Chainsaw2/synthWorkspace/graphSquare1/graphSquare1_after_synth.dcp' has been generated.<br/>write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 6327.422 ; gain = 258.867 ; free physical = 10456 ; free virtual = 35458<br/># report_utilization<br/>Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>------------------------------------------------------------------------------------<br/>| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021<br/>| Date         : Thu Aug  4 20:27:04 2022<br/>| Host         : FPGA-311 running 64-bit Ubuntu 18.04.2 LTS<br/>| Command      : report_utilization<br/>| Design       : graphSquare1<br/>| Device       : xcvu9pflga2104-2<br/>| Design State : Synthesized<br/>------------------------------------------------------------------------------------<br/>Utilization Design Information<br/>Table of Contents<br/>-----------------<br/>1. CLB Logic<br/>1.1 Summary of Registers by Type<br/>2. BLOCKRAM<br/>3. ARITHMETIC<br/>4. I/O<br/>5. CLOCK<br/>6. ADVANCED<br/>7. CONFIGURATION<br/>8. Primitives<br/>9. Black Boxes<br/>10. Instantiated Netlists<br/>11. SLR Connectivity<br/>12. SLR Connectivity Matrix<br/>13. SLR CLB Logic and Dedicated Block Utilization<br/>14. SLR IO Utilization<br/>1. CLB Logic<br/>------------<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>| CLB LUTs*                  | 25222 |     0 |          0 |   1182240 |  2.13 |<br/>|   LUT as Logic             | 16900 |     0 |          0 |   1182240 |  1.43 |<br/>|   LUT as Memory            |  8322 |     0 |          0 |    591840 |  1.41 |<br/>|     LUT as Distributed RAM |     0 |     0 |            |           |       |<br/>|     LUT as Shift Register  |  8322 |     0 |            |           |       |<br/>| CLB Registers              | 36991 |     0 |          0 |   2364480 |  1.56 |<br/>|   Register as Flip Flop    | 36991 |     0 |          0 |   2364480 |  1.56 |<br/>|   Register as Latch        |     0 |     0 |          0 |   2364480 |  0.00 |<br/>| CARRY8                     |  2686 |     0 |          0 |    147780 |  1.82 |<br/>| F7 Muxes                   |     0 |     0 |          0 |    591120 |  0.00 |<br/>| F8 Muxes                   |     0 |     0 |          0 |    295560 |  0.00 |<br/>| F9 Muxes                   |     0 |     0 |          0 |    147780 |  0.00 |<br/>+----------------------------+-------+-------+------------+-----------+-------+<br/>* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.<br/>1.1 Summary of Registers by Type<br/>--------------------------------<br/>+-------+--------------+-------------+--------------+<br/>| Total | Clock Enable | Synchronous | Asynchronous |<br/>+-------+--------------+-------------+--------------+<br/>| 0     |            _ |           - |            - |<br/>| 0     |            _ |           - |          Set |<br/>| 0     |            _ |           - |        Reset |<br/>| 0     |            _ |         Set |            - |<br/>| 0     |            _ |       Reset |            - |<br/>| 0     |          Yes |           - |            - |<br/>| 0     |          Yes |           - |          Set |<br/>| 32    |          Yes |           - |        Reset |<br/>| 0     |          Yes |         Set |            - |<br/>| 36959 |          Yes |       Reset |            - |<br/>+-------+--------------+-------------+--------------+<br/>2. BLOCKRAM<br/>-----------<br/>+----------------+------+-------+------------+-----------+-------+<br/>|    Site Type   | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------+------+-------+------------+-----------+-------+<br/>| Block RAM Tile |    0 |     0 |          0 |      2160 |  0.00 |<br/>|   RAMB36/FIFO* |    0 |     0 |          0 |      2160 |  0.00 |<br/>|   RAMB18       |    0 |     0 |          0 |      4320 |  0.00 |<br/>| URAM           |    0 |     0 |          0 |       960 |  0.00 |<br/>+----------------+------+-------+------------+-----------+-------+<br/>* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2<br/>3. ARITHMETIC<br/>-------------<br/>+----------------+------+-------+------------+-----------+-------+<br/>|    Site Type   | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------+------+-------+------------+-----------+-------+<br/>| DSPs           |  189 |     0 |          0 |      6840 |  2.76 |<br/>|   DSP48E2 only |  189 |       |            |           |       |<br/>+----------------+------+-------+------------+-----------+-------+<br/>4. I/O<br/>------<br/>+------------+------+-------+------------+-----------+-------+<br/>|  Site Type | Used | Fixed | Prohibited | Available | Util% |<br/>+------------+------+-------+------------+-----------+-------+<br/>| Bonded IOB |    0 |     0 |          0 |       832 |  0.00 |<br/>+------------+------+-------+------------+-----------+-------+<br/>5. CLOCK<br/>--------<br/>+----------------------+------+-------+------------+-----------+-------+<br/>|       Site Type      | Used | Fixed | Prohibited | Available | Util% |<br/>+----------------------+------+-------+------------+-----------+-------+<br/>| GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |      1800 |  0.00 |<br/>|   BUFGCE             |    0 |     0 |          0 |       720 |  0.00 |<br/>|   BUFGCE_DIV         |    0 |     0 |          0 |       120 |  0.00 |<br/>|   BUFG_GT            |    0 |     0 |          0 |       720 |  0.00 |<br/>|   BUFGCTRL*          |    0 |     0 |          0 |       240 |  0.00 |<br/>| PLL                  |    0 |     0 |          0 |        60 |  0.00 |<br/>| MMCM                 |    0 |     0 |          0 |        30 |  0.00 |<br/>+----------------------+------+-------+------------+-----------+-------+<br/>* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.<br/>6. ADVANCED<br/>-----------<br/>+-----------------+------+-------+------------+-----------+-------+<br/>|    Site Type    | Used | Fixed | Prohibited | Available | Util% |<br/>+-----------------+------+-------+------------+-----------+-------+<br/>| CMACE4          |    0 |     0 |          0 |         9 |  0.00 |<br/>| GTYE4_CHANNEL   |    0 |     0 |          0 |        52 |  0.00 |<br/>| GTYE4_COMMON    |    0 |     0 |          0 |        13 |  0.00 |<br/>| ILKNE4          |    0 |     0 |          0 |         9 |  0.00 |<br/>| OBUFDS_GTE4     |    0 |     0 |          0 |        26 |  0.00 |<br/>| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        26 |  0.00 |<br/>| PCIE40E4        |    0 |     0 |          0 |         6 |  0.00 |<br/>| SYSMONE4        |    0 |     0 |          0 |         3 |  0.00 |<br/>+-----------------+------+-------+------------+-----------+-------+<br/>7. CONFIGURATION<br/>----------------<br/>+-------------+------+-------+------------+-----------+-------+<br/>|  Site Type  | Used | Fixed | Prohibited | Available | Util% |<br/>+-------------+------+-------+------------+-----------+-------+<br/>| BSCANE2     |    0 |     0 |          0 |        12 |  0.00 |<br/>| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |<br/>| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |<br/>| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |<br/>| ICAPE3      |    0 |     0 |          0 |         6 |  0.00 |<br/>| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |<br/>| STARTUPE3   |    0 |     0 |          0 |         3 |  0.00 |<br/>+-------------+------+-------+------------+-----------+-------+<br/>8. Primitives<br/>-------------<br/>+----------+-------+---------------------+<br/>| Ref Name |  Used | Functional Category |<br/>+----------+-------+---------------------+<br/>| FDRE     | 36959 |            Register |<br/>| LUT2     | 14300 |                 CLB |<br/>| SRL16E   |  7605 |                 CLB |<br/>| CARRY8   |  2686 |                 CLB |<br/>| LUT3     |  1899 |                 CLB |<br/>| SRLC32E  |   717 |                 CLB |<br/>| LUT4     |   577 |                 CLB |<br/>| LUT5     |   430 |                 CLB |<br/>| LUT1     |   270 |                 CLB |<br/>| DSP48E2  |   189 |          Arithmetic |<br/>| FDCE     |    32 |            Register |<br/>+----------+-------+---------------------+<br/>9. Black Boxes<br/>--------------<br/>+----------+------+<br/>| Ref Name | Used |<br/>+----------+------+<br/>10. Instantiated Netlists<br/>-------------------------<br/>+----------+------+<br/>| Ref Name | Used |<br/>+----------+------+<br/>11. SLR Connectivity<br/>--------------------<br/>+----------------------------------+------+-------+-----------+-------+<br/>|                                  | Used | Fixed | Available | Util% |<br/>+----------------------------------+------+-------+-----------+-------+<br/>| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |<br/>|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |<br/>|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |<br/>|     Using TX_REG only            |    0 |     0 |           |       |<br/>|     Using RX_REG only            |    0 |     0 |           |       |<br/>|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |<br/>+----------------------------------+------+-------+-----------+-------+<br/>| Total SLLs Used                  |    0 |       |           |       |<br/>+----------------------------------+------+-------+-----------+-------+<br/>12. SLR Connectivity Matrix<br/>---------------------------<br/>+-----------+------+------+------+<br/>| FROM \ TO | SLR2 | SLR1 | SLR0 |<br/>+-----------+------+------+------+<br/>| SLR2      |    0 |    0 |    0 |<br/>| SLR1      |    0 |    0 |    0 |<br/>| SLR0      |    0 |    0 |    0 |<br/>+-----------+------+------+------+<br/>13. SLR CLB Logic and Dedicated Block Utilization<br/>-------------------------------------------------<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |<br/>+----------------------------+------+------+------+--------+--------+--------+<br/>* Note: Available Control Sets based on CLB Registers / 8<br/>14. SLR IO Utilization<br/>----------------------<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/>| Total     |         0 |         |          0 |          |          0 |          |   0 |<br/>+-----------+-----------+---------+------------+----------+------------+----------+-----+<br/># report_timing<br/>INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: max.<br/>INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs<br/>WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew<br/>Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design<br/>INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.<br/>Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.<br/>-----------------------------------------------------------------------------------------<br/>| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021<br/>| Date              : Thu Aug  4 20:28:10 2022<br/>| Host              : FPGA-311 running 64-bit Ubuntu 18.04.2 LTS<br/>| Command           : report_timing<br/>| Design            : graphSquare1<br/>| Device            : xcvu9p-flga2104<br/>| Speed File        : -2  PRODUCTION 1.27 02-28-2020<br/>| Temperature Grade : I<br/>-----------------------------------------------------------------------------------------<br/>Timing Report<br/>Slack (VIOLATED) :        -0.498ns  (required time - arrival time)<br/>  Source:                 _zz_dataOut_payload_fragment_0_1387_reg[45]__0/C<br/>                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})<br/>  Destination:            _zz_dataOut_payload_fragment_0_1388_reg[603]/D<br/>                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})<br/>  Path Group:             clk<br/>  Path Type:              Setup (Max at Slow Process Corner)<br/>  Requirement:            1.250ns  (clk rise@1.250ns - clk rise@0.000ns)<br/>  Data Path Delay:        1.738ns  (logic 0.798ns (45.915%)  route 0.940ns (54.085%))<br/>  Logic Levels:           22  (CARRY8=19 LUT2=1 LUT3=1 LUT5=1)<br/>  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE<br/>    Total System Jitter     (TSJ):    0.071ns<br/>    Total Input Jitter      (TIJ):    0.000ns<br/>    Discrete Jitter          (DJ):    0.000ns<br/>    Phase Error              (PE):    0.000ns<br/>    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)<br/>  -------------------------------------------------------------------    -------------------<br/>                         (clock clk rise edge)        0.000     0.000 r  <br/>                                                      0.000     0.000 r  clk (IN)<br/>                         net (fo=46446, unset)        0.000     0.000    clk<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_1387_reg[45]__0/C<br/>  -------------------------------------------------------------------    -------------------<br/>                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  _zz_dataOut_payload_fragment_0_1387_reg[45]__0/Q<br/>                         net (fo=2, unplaced)         0.149     0.226    _zz__zz_dataOut_payload_fragment_0_1388_2[302]<br/>                         LUT2 (Prop_LUT2_I1_O)        0.037     0.263 r  _zz_dataOut_payload_fragment_0_1388[308]_i_10/O<br/>                         net (fo=1, unplaced)         0.023     0.286    _zz_dataOut_payload_fragment_0_1388[308]_i_10_n_0<br/>                         CARRY8 (Prop_CARRY8_S[1]_CO[7])<br/>                                                      0.197     0.483 r  _zz_dataOut_payload_fragment_0_1388_reg[308]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.488    _zz_dataOut_payload_fragment_0_1388_reg[308]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.510 r  _zz_dataOut_payload_fragment_0_1388_reg[316]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.515    _zz_dataOut_payload_fragment_0_1388_reg[316]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.537 r  _zz_dataOut_payload_fragment_0_1388_reg[324]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.542    _zz_dataOut_payload_fragment_0_1388_reg[324]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.564 r  _zz_dataOut_payload_fragment_0_1388_reg[332]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.569    _zz_dataOut_payload_fragment_0_1388_reg[332]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.591 r  _zz_dataOut_payload_fragment_0_1388_reg[340]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.596    _zz_dataOut_payload_fragment_0_1388_reg[340]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.618 r  _zz_dataOut_payload_fragment_0_1388_reg[348]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.623    _zz_dataOut_payload_fragment_0_1388_reg[348]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.645 r  _zz_dataOut_payload_fragment_0_1388_reg[356]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.650    _zz_dataOut_payload_fragment_0_1388_reg[356]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.672 r  _zz_dataOut_payload_fragment_0_1388_reg[364]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.677    _zz_dataOut_payload_fragment_0_1388_reg[364]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.699 r  _zz_dataOut_payload_fragment_0_1388_reg[372]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.704    _zz_dataOut_payload_fragment_0_1388_reg[372]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.726 r  _zz_dataOut_payload_fragment_0_1388_reg[380]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.731    _zz_dataOut_payload_fragment_0_1388_reg[380]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.753 r  _zz_dataOut_payload_fragment_0_1388_reg[388]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.758    _zz_dataOut_payload_fragment_0_1388_reg[388]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.780 r  _zz_dataOut_payload_fragment_0_1388_reg[396]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.785    _zz_dataOut_payload_fragment_0_1388_reg[396]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.807 r  _zz_dataOut_payload_fragment_0_1388_reg[404]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.812    _zz_dataOut_payload_fragment_0_1388_reg[404]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.834 r  _zz_dataOut_payload_fragment_0_1388_reg[412]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.839    _zz_dataOut_payload_fragment_0_1388_reg[412]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.861 r  _zz_dataOut_payload_fragment_0_1388_reg[420]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.866    _zz_dataOut_payload_fragment_0_1388_reg[420]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.888 r  _zz_dataOut_payload_fragment_0_1388_reg[428]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.893    _zz_dataOut_payload_fragment_0_1388_reg[428]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.915 r  _zz_dataOut_payload_fragment_0_1388_reg[436]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.920    _zz_dataOut_payload_fragment_0_1388_reg[436]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.942 r  _zz_dataOut_payload_fragment_0_1388_reg[444]_i_2/CO[7]<br/>                         net (fo=1, unplaced)         0.005     0.947    _zz_dataOut_payload_fragment_0_1388_reg[444]_i_2_n_0<br/>                         CARRY8 (Prop_CARRY8_CI_CO[7])<br/>                                                      0.022     0.969 r  _zz_dataOut_payload_fragment_0_1388_reg[602]_i_2/CO[7]<br/>                         net (fo=152, unplaced)       0.338     1.307    _zz_dataOut_payload_fragment_0_1388_reg[602]_i_2_n_0<br/>                         LUT3 (Prop_LUT3_I0_O)        0.053     1.360 r  _zz_dataOut_payload_fragment_0_1388[753]_i_3/O<br/>                         net (fo=151, unplaced)       0.292     1.652    _zz_dataOut_payload_fragment_0_1388[753]_i_3_n_0<br/>                         LUT5 (Prop_LUT5_I1_O)        0.038     1.690 r  _zz_dataOut_payload_fragment_0_1388[603]_i_1/O<br/>                         net (fo=1, unplaced)         0.048     1.738    _zz_dataOut_payload_fragment_0_13880[603]<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_1388_reg[603]/D<br/>  -------------------------------------------------------------------    -------------------<br/>                         (clock clk rise edge)        1.250     1.250 r  <br/>                                                      0.000     1.250 r  clk (IN)<br/>                         net (fo=46446, unset)        0.000     1.250    clk<br/>                         FDRE                                         r  _zz_dataOut_payload_fragment_0_1388_reg[603]/C<br/>                         clock pessimism              0.000     1.250    <br/>                         clock uncertainty           -0.035     1.215    <br/>                         FDRE (Setup_FDRE_C_D)        0.025     1.240    _zz_dataOut_payload_fragment_0_1388_reg[603]<br/>  -------------------------------------------------------------------<br/>                         required time                          1.240    <br/>                         arrival time                          -1.738    <br/>  -------------------------------------------------------------------<br/>                         slack                                 -0.498    <br/>report_timing: Time (s): cpu = 00:01:34 ; elapsed = 00:01:05 . Memory (MB): peak = 6927.309 ; gain = 599.887 ; free physical = 9997 ; free virtual = 34971<br/>INFO: [Common 17-206] Exiting Vivado at Thu Aug  4 20:28:10 2022...<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: <br/>LUT: 25222<br/>FF: 36991<br/>DSP: 189<br/>BRAM: 0<br/>CARRY8: 2686<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">[INFO ]<br/></span>
                                            </li>
                                            <li class="text">
                                                <span class="stdout">: <br/>fmax = 575.373993095512 MHz<br/></span>
                                            </li>
                                        </ul>
                                    </li>
                                    <li class="level test ignored open">
                                        <span><em class="time"></em><em class="status">ignored</em>should synth for mont mult !!! IGNORED !!!</span>
                                        <ul>
                                            <li class="text">
                                                <span class="stdout"></span>
                                            </li>
                                        </ul>
                                    </li>
                                    <li class="level test ignored open">
                                        <span><em class="time"></em><em class="status">ignored</em>should synth for mont square !!! IGNORED !!!</span>
                                        <ul>
                                            <li class="text">
                                                <span class="stdout"></span>
                                            </li>
                                        </ul>
                                    </li>
                                </ul>
                            </li>
                        </ul>
                    </li>
                </ul>
            </div>
        </div>
        <div id="footer">
            <p>Generated by IntelliJ IDEA on 2022/8/4 下午9:44</p>
        </div>
    </body>
</html>
