// Seed: 1547927705
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input tri id_3,
    input wand id_4,
    input tri0 id_5,
    input uwire id_6,
    input wor id_7,
    input uwire id_8,
    output tri1 id_9
);
  wire id_11, id_12, id_13;
  assign module_1.id_0 = 0;
endmodule
module module_0 #(
    parameter id_4 = 32'd78,
    parameter id_7 = 32'd97
) (
    output supply1 module_1,
    input wand id_1,
    input tri0 id_2,
    output uwire id_3,
    input wand _id_4,
    output supply0 id_5,
    input tri id_6,
    input wor _id_7,
    input supply0 id_8,
    input tri id_9
);
  logic [id_7 : id_4] id_11;
  always_comb @(posedge id_11) id_11 <= id_1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_1,
      id_8,
      id_8,
      id_6,
      id_8,
      id_8,
      id_3
  );
endmodule
