digraph depgraph {
"102:IADD" -> "102:STORE:6"[label=0];
"69:LOAD:6" -> "102:STORE:6"[color=gray];
"80:IFGE" -> "102:STORE:6"[color=gray];
"87:DMA_LOAD(B)" -> "102:STORE:6"[color=gray];
"90:IFEQ" -> "102:STORE:6"[color=red,style=dashed];
"102:IADD" -> "102:STORE:6"[color=gray];
"69:LOAD:6" -> "80:IFGE"[label=0];
"76:DMA_LOAD" -> "80:IFGE"[label=1];
"83:LOAD:4(ref)" -> "87:DMA_LOAD(B)"[label=0];
"69:LOAD:6" -> "87:DMA_LOAD(B)"[label=1];
"80:IFGE" -> "87:DMA_LOAD(B)"[color=red,style=dashed];
"69:LOAD:6" -> "102:IADD"[label=0];
"102:CONST:1" -> "102:IADD"[label=1];
"71:LOAD:0(ref)" -> "72:DMA_LOAD"[label=0];
"72:CONST:2147483646" -> "72:DMA_LOAD"[label=1];
"71:LOAD:0(ref)" -> "76:DMA_LOAD"[label=0];
"102:CONST:2" -> "76:DMA_LOAD"[label=1];
"72:DMA_LOAD" -> "72:CI_CMP"[label=0];
"72:CONST:143" -> "72:CI_CMP"[label=1];
"87:DMA_LOAD(B)" -> "90:IFEQ"[label=0];
"88:CONST:46" -> "90:IFEQ"[label=1];
"80:IFGE" -> "90:IFEQ"[color=red,style=dashed];
"83:LOAD:4(ref)" -> "130:CACHE_FETCH(B)"[label=0];
"102:IADD" -> "130:CACHE_FETCH(B)"[label=1];
"87:DMA_LOAD(B)" -> "108:ISUB"[label=0];
"106:CONST:48" -> "108:ISUB"[label=1];
"110:FADD" -> "111:STORE:2"[label=0];
"90:IFEQ" -> "111:STORE:2"[color=red,style=dashed];
"93:LOAD:2" -> "111:STORE:2"[color=gray];
"97:FMUL" -> "111:STORE:2"[color=gray];
"93:LOAD:2" -> "97:FMUL"[label=0];
"94:CONST:844(indirect)" -> "97:FMUL"[label=1];
"97:FMUL" -> "110:FADD"[label=0];
"109:I2F" -> "110:FADD"[label=1];
"108:ISUB" -> "109:I2F"[label=0];
}