#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jul 28 03:02:05 2016
# Process ID: 3412
# Current directory: /home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2
# Command line: vivado -log FullChip.vds -mode batch -messageDb vivado.pb -notrace -source FullChip.tcl
# Log file: /home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/FullChip.vds
# Journal file: /home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source FullChip.tcl -notrace
Command: synth_design -top FullChip -part xc7a100tcsg324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 999.746 ; gain = 161.027 ; free physical = 113 ; free virtual = 4619
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FullChip' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd:17]
INFO: [Synth 8-3491] module 'synchronizer' declared at '/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/synchronizer.vhd:5' bound to instance 'synchronizer1' of component 'synchronizer' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd:159]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/synchronizer.vhd:14]
INFO: [Synth 8-3491] module 'c_counter_binary_0' declared at '/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/c_counter_binary_0_stub.vhdl:5' bound to instance 'Master' of component 'c_counter_binary_0' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/synchronizer.vhd:25]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_0' [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/c_counter_binary_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (1#1) [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/synchronizer.vhd:14]
INFO: [Synth 8-3491] module 'IMC' declared at '/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/IMC.vhd:4' bound to instance 'inputController1' of component 'IMC' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd:160]
INFO: [Synth 8-638] synthesizing module 'IMC' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/IMC.vhd:14]
INFO: [Synth 8-3491] module 'c_counter_binary_1' declared at '/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/c_counter_binary_1_stub.vhdl:5' bound to instance 'AddGen' of component 'c_counter_binary_1' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/IMC.vhd:26]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_1' [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/c_counter_binary_1_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'IMC' (2#1) [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/IMC.vhd:14]
INFO: [Synth 8-3491] module 'IMC2' declared at '/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/IMC2.vhd:4' bound to instance 'inputController2' of component 'IMC2' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd:161]
INFO: [Synth 8-638] synthesizing module 'IMC2' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/IMC2.vhd:14]
INFO: [Synth 8-3491] module 'c_counter_binary_2' declared at '/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/c_counter_binary_2_stub.vhdl:5' bound to instance 'Slave' of component 'c_counter_binary_2' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/IMC2.vhd:27]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_2' [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/c_counter_binary_2_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'IMC2' (3#1) [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/IMC2.vhd:14]
INFO: [Synth 8-3491] module 'input_memory' declared at '/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/input_memory_stub.vhdl:5' bound to instance 'inputMemory1' of component 'input_memory' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd:163]
INFO: [Synth 8-638] synthesizing module 'input_memory' [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/input_memory_stub.vhdl:23]
INFO: [Synth 8-3491] module 'inputMemory2' declared at '/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/inputMemory2_stub.vhdl:5' bound to instance 'InputMemory2x' of component 'inputMemory2' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd:179]
INFO: [Synth 8-638] synthesizing module 'inputMemory2' [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/inputMemory2_stub.vhdl:23]
INFO: [Synth 8-3491] module 'converter' declared at '/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/Converter.vhd:3' bound to instance 'Core1' of component 'converter' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd:195]
INFO: [Synth 8-638] synthesizing module 'converter' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/Converter.vhd:16]
INFO: [Synth 8-3491] module 'mult_gen_0' declared at '/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/mult_gen_0_stub.vhdl:5' bound to instance 'multrosso' of component 'mult_gen_0' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/Converter.vhd:52]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/mult_gen_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'xbip_multadd_0' declared at '/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/xbip_multadd_0_stub.vhdl:5' bound to instance 'multverde' of component 'xbip_multadd_0' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/Converter.vhd:53]
INFO: [Synth 8-638] synthesizing module 'xbip_multadd_0' [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/xbip_multadd_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'xbip_multadd_1' declared at '/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/xbip_multadd_1_stub.vhdl:5' bound to instance 'multblu' of component 'xbip_multadd_1' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/Converter.vhd:61]
INFO: [Synth 8-638] synthesizing module 'xbip_multadd_1' [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/xbip_multadd_1_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'converter' (4#1) [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/Converter.vhd:16]
INFO: [Synth 8-3491] module 'converter' declared at '/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/Converter.vhd:3' bound to instance 'Core2' of component 'converter' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd:210]
INFO: [Synth 8-3491] module 'converter' declared at '/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/Converter.vhd:3' bound to instance 'Core3' of component 'converter' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd:223]
INFO: [Synth 8-3491] module 'converter' declared at '/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/Converter.vhd:3' bound to instance 'Core4' of component 'converter' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd:236]
INFO: [Synth 8-3491] module 'OMCfull' declared at '/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMCfull.vhd:4' bound to instance 'outputmemorycontroller' of component 'OMCfull' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd:249]
INFO: [Synth 8-638] synthesizing module 'OMCfull' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMCfull.vhd:18]
INFO: [Synth 8-3491] module 'synchronizer' declared at '/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/synchronizer.vhd:5' bound to instance 'outputsync' of component 'synchronizer' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMCfull.vhd:54]
INFO: [Synth 8-3491] module 'OMC1' declared at '/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMC1.vhd:4' bound to instance 'generator1' of component 'OMC1' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMCfull.vhd:55]
INFO: [Synth 8-638] synthesizing module 'OMC1' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMC1.vhd:15]
INFO: [Synth 8-3491] module 'c_counter_binary_1' declared at '/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/c_counter_binary_1_stub.vhdl:5' bound to instance 'AddGen' of component 'c_counter_binary_1' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMC1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'OMC1' (5#1) [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMC1.vhd:15]
INFO: [Synth 8-3491] module 'OMC2' declared at '/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMC2.vhd:4' bound to instance 'generator2' of component 'OMC2' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMCfull.vhd:56]
INFO: [Synth 8-638] synthesizing module 'OMC2' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMC2.vhd:15]
INFO: [Synth 8-3491] module 'c_counter_binary_2' declared at '/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/c_counter_binary_2_stub.vhdl:5' bound to instance 'AddGen2' of component 'c_counter_binary_2' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMC2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'OMC2' (6#1) [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMC2.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'OMCfull' (7#1) [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OMCfull.vhd:18]
INFO: [Synth 8-3491] module 'OutputMemory' declared at '/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OutputMemory.vhd:3' bound to instance 'finalResult' of component 'OutputMemory' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd:251]
INFO: [Synth 8-638] synthesizing module 'OutputMemory' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OutputMemory.vhd:26]
INFO: [Synth 8-3491] module 'outputMemoryCore' declared at '/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/outputMemoryCore_stub.vhdl:5' bound to instance 'outputmem1' of component 'outputMemoryCore' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OutputMemory.vhd:45]
INFO: [Synth 8-638] synthesizing module 'outputMemoryCore' [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/outputMemoryCore_stub.vhdl:23]
INFO: [Synth 8-3491] module 'outputMemoryCore' declared at '/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/realtime/outputMemoryCore_stub.vhdl:5' bound to instance 'outputmem2' of component 'outputMemoryCore' [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OutputMemory.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'OutputMemory' (8#1) [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/OutputMemory.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FullChip' (9#1) [/home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/new/FullChip.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1039.129 ; gain = 200.410 ; free physical = 106 ; free virtual = 4579
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1039.129 ; gain = 200.410 ; free physical = 106 ; free virtual = 4579
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp/xbip_multadd_0_in_context.xdc] for cell 'Core1/multverde'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp/xbip_multadd_0_in_context.xdc] for cell 'Core1/multverde'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp/xbip_multadd_0_in_context.xdc] for cell 'Core2/multverde'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp/xbip_multadd_0_in_context.xdc] for cell 'Core2/multverde'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp/xbip_multadd_0_in_context.xdc] for cell 'Core3/multverde'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp/xbip_multadd_0_in_context.xdc] for cell 'Core3/multverde'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp/xbip_multadd_0_in_context.xdc] for cell 'Core4/multverde'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp/xbip_multadd_0_in_context.xdc] for cell 'Core4/multverde'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_2/mult_gen_0_in_context.xdc] for cell 'Core1/multrosso'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_2/mult_gen_0_in_context.xdc] for cell 'Core1/multrosso'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_2/mult_gen_0_in_context.xdc] for cell 'Core2/multrosso'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_2/mult_gen_0_in_context.xdc] for cell 'Core2/multrosso'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_2/mult_gen_0_in_context.xdc] for cell 'Core3/multrosso'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_2/mult_gen_0_in_context.xdc] for cell 'Core3/multrosso'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_2/mult_gen_0_in_context.xdc] for cell 'Core4/multrosso'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_2/mult_gen_0_in_context.xdc] for cell 'Core4/multrosso'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_3/xbip_multadd_1_in_context.xdc] for cell 'Core1/multblu'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_3/xbip_multadd_1_in_context.xdc] for cell 'Core1/multblu'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_3/xbip_multadd_1_in_context.xdc] for cell 'Core2/multblu'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_3/xbip_multadd_1_in_context.xdc] for cell 'Core2/multblu'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_3/xbip_multadd_1_in_context.xdc] for cell 'Core3/multblu'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_3/xbip_multadd_1_in_context.xdc] for cell 'Core3/multblu'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_3/xbip_multadd_1_in_context.xdc] for cell 'Core4/multblu'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_3/xbip_multadd_1_in_context.xdc] for cell 'Core4/multblu'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_4/c_counter_binary_0_in_context.xdc] for cell 'synchronizer1/Master'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_4/c_counter_binary_0_in_context.xdc] for cell 'synchronizer1/Master'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_4/c_counter_binary_0_in_context.xdc] for cell 'outputmemorycontroller/outputsync/Master'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_4/c_counter_binary_0_in_context.xdc] for cell 'outputmemorycontroller/outputsync/Master'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_5/input_memory_in_context.xdc] for cell 'inputMemory1'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_5/input_memory_in_context.xdc] for cell 'inputMemory1'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_6/c_counter_binary_1_in_context.xdc] for cell 'inputController1/AddGen'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_6/c_counter_binary_1_in_context.xdc] for cell 'inputController1/AddGen'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_6/c_counter_binary_1_in_context.xdc] for cell 'outputmemorycontroller/generator1/AddGen'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_6/c_counter_binary_1_in_context.xdc] for cell 'outputmemorycontroller/generator1/AddGen'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_7/c_counter_binary_2_in_context.xdc] for cell 'inputController2/Slave'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_7/c_counter_binary_2_in_context.xdc] for cell 'inputController2/Slave'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_7/c_counter_binary_2_in_context.xdc] for cell 'outputmemorycontroller/generator2/AddGen2'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_7/c_counter_binary_2_in_context.xdc] for cell 'outputmemorycontroller/generator2/AddGen2'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_8/inputMemory2_in_context.xdc] for cell 'InputMemory2x'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_8/inputMemory2_in_context.xdc] for cell 'InputMemory2x'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_9/outputMemoryCore_in_context.xdc] for cell 'finalResult/outputmem1'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_9/outputMemoryCore_in_context.xdc] for cell 'finalResult/outputmem1'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_9/outputMemoryCore_in_context.xdc] for cell 'finalResult/outputmem2'
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.runs/synth_2/.Xil/Vivado-3412-LinuxBox/dcp_9/outputMemoryCore_in_context.xdc] for cell 'finalResult/outputmem2'
Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.srcs/constrs_1/new/co.xdc]
Finished Parsing XDC File [/home/el3ctrician/PrimaProva/PrimaProva.srcs/constrs_1/new/co.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1333.566 ; gain = 0.000 ; free physical = 154 ; free virtual = 4422
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'InputMemory2x' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'inputMemory1' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'finalResult/outputmem1' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'finalResult/outputmem2' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'inputController1/AddGen' at clock pin 'CLK' is different from the actual clock period '10.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'inputController2/Slave' at clock pin 'CLK' is different from the actual clock period '10.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'outputmemorycontroller/generator1/AddGen' at clock pin 'CLK' is different from the actual clock period '10.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'outputmemorycontroller/generator2/AddGen2' at clock pin 'CLK' is different from the actual clock period '10.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'outputmemorycontroller/outputsync/Master' at clock pin 'CLK' is different from the actual clock period '10.000', this can result in different implementation results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context implementation of instance 'synchronizer1/Master' at clock pin 'CLK' is different from the actual clock period '10.000', this can result in different implementation results.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3428 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1333.570 ; gain = 494.852 ; free physical = 149 ; free virtual = 4419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1333.570 ; gain = 494.852 ; free physical = 149 ; free virtual = 4420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1333.570 ; gain = 494.852 ; free physical = 149 ; free virtual = 4420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1333.570 ; gain = 494.852 ; free physical = 141 ; free virtual = 4412
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module converter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 141 ; free virtual = 4412
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 135 ; free virtual = 4406
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 135 ; free virtual = 4406

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 127 ; free virtual = 4399
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 127 ; free virtual = 4399

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 116 ; free virtual = 4355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 116 ; free virtual = 4355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 114 ; free virtual = 4348
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 114 ; free virtual = 4348

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 114 ; free virtual = 4348
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 114 ; free virtual = 4348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 114 ; free virtual = 4348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 114 ; free virtual = 4348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 114 ; free virtual = 4348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 114 ; free virtual = 4348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 114 ; free virtual = 4348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |input_memory       |         1|
|2     |inputMemory2       |         1|
|3     |mult_gen_0         |         4|
|4     |xbip_multadd_0     |         4|
|5     |xbip_multadd_1     |         4|
|6     |outputMemoryCore   |         2|
|7     |c_counter_binary_1 |         2|
|8     |c_counter_binary_2 |         2|
|9     |c_counter_binary_0 |         2|
+------+-------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |c_counter_binary_0_bbox    |     1|
|2     |c_counter_binary_0_bbox__2 |     1|
|3     |c_counter_binary_1_bbox    |     1|
|4     |c_counter_binary_1_bbox_0  |     1|
|5     |c_counter_binary_2_bbox    |     1|
|6     |c_counter_binary_2_bbox_1  |     1|
|7     |inputMemory2_bbox          |     1|
|8     |input_memory_bbox          |     1|
|9     |mult_gen_0_bbox            |     1|
|10    |mult_gen_0_bbox__4         |     1|
|11    |mult_gen_0_bbox__5         |     1|
|12    |mult_gen_0_bbox__6         |     1|
|13    |outputMemoryCore_bbox      |     1|
|14    |outputMemoryCore_bbox_2    |     1|
|15    |xbip_multadd_0_bbox        |     1|
|16    |xbip_multadd_0_bbox__4     |     1|
|17    |xbip_multadd_0_bbox__5     |     1|
|18    |xbip_multadd_0_bbox__6     |     1|
|19    |xbip_multadd_1_bbox        |     1|
|20    |xbip_multadd_1_bbox__4     |     1|
|21    |xbip_multadd_1_bbox__5     |     1|
|22    |xbip_multadd_1_bbox__6     |     1|
|23    |BUFG                       |     1|
|24    |LUT1                       |     5|
|25    |LUT2                       |     2|
|26    |FDCE                       |    33|
|27    |FDPE                       |     4|
|28    |IBUF                       |     3|
|29    |OBUF                       |    32|
+------+---------------------------+------+

Report Instance Areas: 
+------+-------------------------+---------------+------+
|      |Instance                 |Module         |Cells |
+------+-------------------------+---------------+------+
|1     |top                      |               |   810|
|2     |  Core1                  |converter      |   144|
|3     |  Core2                  |converter_0    |   144|
|4     |  Core3                  |converter_1    |   144|
|5     |  Core4                  |converter_2    |   144|
|6     |  finalResult            |OutputMemory   |    32|
|7     |  inputController1       |IMC            |    14|
|8     |  inputController2       |IMC2           |    14|
|9     |  outputmemorycontroller |OMCfull        |    36|
|10    |    generator1           |OMC1           |    15|
|11    |    generator2           |OMC2           |    14|
|12    |    outputsync           |synchronizer_3 |     5|
|13    |  synchronizer1          |synchronizer   |     6|
+------+-------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 114 ; free virtual = 4348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1333.574 ; gain = 82.383 ; free physical = 114 ; free virtual = 4348
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1333.574 ; gain = 494.855 ; free physical = 114 ; free virtual = 4348
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 5 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1333.574 ; gain = 423.520 ; free physical = 113 ; free virtual = 4348
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1341.574 ; gain = 0.000 ; free physical = 111 ; free virtual = 4347
INFO: [Common 17-206] Exiting Vivado at Thu Jul 28 03:02:47 2016...
