m255
K3
13
cModel Technology
Z0 dH:\University\term7\CA_LAB\Modelsim
vRegister
Z1 !s100 >BV]:GKg1gV94L@G:A5681
Z2 I9LXo8LDCT@[07Bk^U?aJh1
Z3 VJgORYWRECNT5LiP4;Hzc11
Z4 dH:\University\term7\FPGA\CA\2\Codes\rgb2gray\simulation
Z5 w1674568710
Z6 8H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Register.v
Z7 FH:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Register.v
L0 1
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Register.v|
Z10 o-work work -O0
Z11 n@register
Z12 !s108 1674570407.369000
Z13 !s107 H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Register.v|
!i10b 1
!s85 0
!s101 -O0
vRgb2Gray
Z14 !s100 =HzbbL]RO8QWLO1aMLaPH1
Z15 Iz9nmalLKGA;R7JO^`PA803
Z16 VP=648Y7?]2CEEWKhn<AK>1
R4
Z17 w1674569778
Z18 8H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray.v
Z19 FH:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray.v
L0 1
R8
r1
31
Z20 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray.v|
R10
Z21 n@rgb2@gray
Z22 !s108 1674570407.478000
Z23 !s107 H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray.v|
!i10b 1
!s85 0
!s101 -O0
vRgb2Gray_Controller
Z24 !s100 7k8bB^e?ND]c@T_m6UN2Y3
Z25 I4m7MWDPf01k9Y5nH5ZZ:13
Z26 VSz>ofCPB0FJaJ4GLZWPPe1
R4
Z27 w1674567808
Z28 8H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray_Controller.v
Z29 FH:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray_Controller.v
L0 1
R8
r1
31
Z30 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray_Controller.v|
R10
Z31 n@rgb2@gray_@controller
Z32 !s108 1674570407.583000
Z33 !s107 H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray_Controller.v|
!i10b 1
!s85 0
!s101 -O0
vRgb2Gray_Datapath
Z34 I<i?cn5=Zfg@eYb6AA`[z]0
Z35 V?zC3?bVbF<>ZWH]dhJ5if2
R4
Z36 w1674570404
Z37 8H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray_Datapath.v
Z38 FH:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray_Datapath.v
L0 1
R8
r1
31
Z39 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray_Datapath.v|
R10
Z40 n@rgb2@gray_@datapath
!i10b 1
Z41 !s100 Al9RkjE:befHBXAV2P[cV3
!s85 0
Z42 !s108 1674570407.674000
Z43 !s107 H:/University/term7/FPGA/CA/2/Codes/rgb2gray/hdl/Rgb2Gray_Datapath.v|
!s101 -O0
vRgb2Gray_tb
!i10b 1
Z44 !s100 V@UW@R;j]YCYTHG36Td3S3
Z45 I1PFn:N4MLd:DIU`AzfF>A0
Z46 VT8L@OGRn9WLHTOOIB^glP3
R4
Z47 w1674569818
Z48 8H:/University/term7/FPGA/CA/2/Codes/rgb2gray/test/Rgb2Gray_tb.v
Z49 FH:/University/term7/FPGA/CA/2/Codes/rgb2gray/test/Rgb2Gray_tb.v
L0 1
R8
r1
!s85 0
31
!s108 1674570407.778000
!s107 H:/University/term7/FPGA/CA/2/Codes/rgb2gray/test/Rgb2Gray_tb.v|
Z50 !s90 -reportprogress|300|-work|work|H:/University/term7/FPGA/CA/2/Codes/rgb2gray/test/Rgb2Gray_tb.v|
!s101 -O0
R10
Z51 n@rgb2@gray_tb
