# Project-SystemVerilog-Verification
Verify UART+FIFO module using SystemVerilog
