
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000190  00800200  00006ca4  00006d38  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00006ca4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000006d0  00800390  00800390  00006ec8  2**0
                  ALLOC
  3 .stab         000137ac  00000000  00000000  00006ec8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00009ea6  00000000  00000000  0001a674  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  0002451a  2**0
                  CONTENTS, READONLY
  6 .debug_info   00001160  00000000  00000000  0002452b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001072  00000000  00000000  0002568b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000001d  00000000  00000000  000266fd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006de  00000000  00000000  0002671a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 fc 02 	jmp	0x5f8	; 0x5f8 <__ctors_end>
       4:	0c 94 95 2f 	jmp	0x5f2a	; 0x5f2a <__vector_1>
       8:	0c 94 c7 2f 	jmp	0x5f8e	; 0x5f8e <__vector_2>
       c:	0c 94 f9 2f 	jmp	0x5ff2	; 0x5ff2 <__vector_3>
      10:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      14:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      18:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      1c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      20:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      24:	0c 94 63 2f 	jmp	0x5ec6	; 0x5ec6 <__vector_9>
      28:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      2c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      30:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      34:	0c 94 c2 2d 	jmp	0x5b84	; 0x5b84 <__vector_13>
      38:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      3c:	0c 94 c2 2d 	jmp	0x5b84	; 0x5b84 <__vector_13>
      40:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      44:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      48:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      4c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      50:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      54:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      58:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      5c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      60:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      64:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      68:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      6c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      70:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      74:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      78:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      7c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      80:	0c 94 f5 2d 	jmp	0x5bea	; 0x5bea <__vector_32>
      84:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      88:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      8c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      90:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      94:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      98:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      9c:	0c 94 be 0c 	jmp	0x197c	; 0x197c <__vector_39>
      a0:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      a4:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      a8:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      ac:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      b0:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      b4:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      b8:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      bc:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      c0:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      c4:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      c8:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      cc:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      d0:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      d4:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      d8:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      dc:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      e0:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
      e4:	0c 94 aa 10 	jmp	0x2154	; 0x2154 <__vector_57>
      e8:	0c 94 9b 10 	jmp	0x2136	; 0x2136 <__vector_58>
      ec:	0c 94 6b 10 	jmp	0x20d6	; 0x20d6 <__vector_59>
      f0:	0c 94 5b 11 	jmp	0x22b6	; 0x22b6 <__vector_60>
      f4:	0c 94 5c 10 	jmp	0x20b8	; 0x20b8 <__vector_61>
      f8:	0c 94 4d 10 	jmp	0x209a	; 0x209a <__vector_62>
      fc:	0c 94 3b 10 	jmp	0x2076	; 0x2076 <__vector_63>
     100:	0c 94 2c 10 	jmp	0x2058	; 0x2058 <__vector_64>
     104:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
     108:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
     10c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
     110:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
     114:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
     118:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
     11c:	0c 94 1b 03 	jmp	0x636	; 0x636 <__bad_interrupt>
     120:	db 12       	cpse	r13, r27
     122:	e8 12       	cpse	r14, r24
     124:	f5 12       	cpse	r15, r21
     126:	02 13       	cpse	r16, r18
     128:	0f 13       	cpse	r16, r31
     12a:	1c 13       	cpse	r17, r28
     12c:	29 13       	cpse	r18, r25
     12e:	4c 13       	cpse	r20, r28
     130:	5a 13       	cpse	r21, r26
     132:	68 13       	cpse	r22, r24
     134:	76 13       	cpse	r23, r22
     136:	84 13       	cpse	r24, r20
     138:	92 13       	cpse	r25, r18
     13a:	a0 13       	cpse	r26, r16
     13c:	c3 13       	cpse	r28, r19
     13e:	c5 13       	cpse	r28, r21
     140:	c7 13       	cpse	r28, r23
     142:	c9 13       	cpse	r28, r25
     144:	cb 13       	cpse	r28, r27
     146:	cd 13       	cpse	r28, r29
     148:	cf 13       	cpse	r28, r31
     14a:	ee 13       	cpse	r30, r30
     14c:	11 14       	cp	r1, r1
     14e:	35 14       	cp	r3, r5
     150:	58 14       	cp	r5, r8
     152:	7b 14       	cp	r7, r11
     154:	9e 14       	cp	r9, r14
     156:	c1 14       	cp	r12, r1
     158:	fb 14       	cp	r15, r11
     15a:	08 15       	cp	r16, r8
     15c:	15 15       	cp	r17, r5
     15e:	22 15       	cp	r18, r2
     160:	2f 15       	cp	r18, r15
     162:	3c 15       	cp	r19, r12
     164:	49 15       	cp	r20, r9
     166:	62 15       	cp	r22, r2
     168:	6f 15       	cp	r22, r15
     16a:	7c 15       	cp	r23, r12
     16c:	89 15       	cp	r24, r9
     16e:	96 15       	cp	r25, r6
     170:	a3 15       	cp	r26, r3
     172:	b0 15       	cp	r27, r0
     174:	e9 1c       	adc	r14, r9
     176:	ef 1c       	adc	r14, r15
     178:	f2 1c       	adc	r15, r2
     17a:	f5 1c       	adc	r15, r5
     17c:	f8 1c       	adc	r15, r8
     17e:	fb 1c       	adc	r15, r11
     180:	01 1d       	adc	r16, r1
     182:	fe 1c       	adc	r15, r14
     184:	04 1d       	adc	r16, r4
     186:	07 1d       	adc	r16, r7
     188:	0a 1d       	adc	r16, r10
     18a:	13 1d       	adc	r17, r3
     18c:	16 1d       	adc	r17, r6
     18e:	19 1d       	adc	r17, r9
     190:	1c 1d       	adc	r17, r12
     192:	10 1d       	adc	r17, r0
     194:	e6 1c       	adc	r14, r6
     196:	ec 1c       	adc	r14, r12
     198:	1f 1d       	adc	r17, r15
     19a:	22 1d       	adc	r18, r2
     19c:	0d 1d       	adc	r16, r13
     19e:	e3 1c       	adc	r14, r3
     1a0:	0b 1e       	adc	r0, r27
     1a2:	0e 1e       	adc	r0, r30
     1a4:	19 1e       	adc	r1, r25
     1a6:	1e 1e       	adc	r1, r30
     1a8:	25 1e       	adc	r2, r21
     1aa:	2e 1e       	adc	r2, r30
     1ac:	31 1e       	adc	r3, r17
     1ae:	36 1e       	adc	r3, r22
     1b0:	3d 1e       	adc	r3, r29
     1b2:	46 1e       	adc	r4, r22

000001b4 <__trampolines_end>:
     1b4:	74 78       	andi	r23, 0x84	; 132
     1b6:	20 65       	ori	r18, 0x50	; 80
     1b8:	72 72       	andi	r23, 0x22	; 34
     1ba:	6f 72       	andi	r22, 0x2F	; 47
     1bc:	0d 0a       	sbc	r0, r29
	...

000001bf <__c.3776>:
     1bf:	46 61 69 6c 65 64 20 74 6f 20 72 65 67 69 73 74     Failed to regist
     1cf:	65 72 20 73 69 67 6e 61 6c 0d 0a 00                 er signal...

000001db <__c.3746>:
     1db:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     1eb:	74 69 6e 67 20 65 6e 61 62 6c 65 20 73 69 67 6e     ting enable sign
     1fb:	61 6c 20 66 61 69 6c 65 64 0d 0a 00                 al failed...

00000207 <__c.3744>:
     207:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     217:	74 69 6e 67 20 74 78 20 73 69 67 6e 61 6c 20 66     ting tx signal f
     227:	61 69 6c 65 64 0d 0a 00                             ailed...

0000022f <__c.3742>:
     22f:	54 44 4d 41 20 45 52 52 4f 52 3a 20 63 72 65 61     TDMA ERROR: crea
     23f:	74 69 6e 67 20 72 78 20 73 69 67 6e 61 6c 20 66     ting rx signal f
     24f:	61 69 6c 65 64 0d 0a 00                             ailed...

00000257 <__c.3717>:
     257:	54 44 4d 41 20 54 58 3a 20 57 6f 6b 65 20 75 70     TDMA TX: Woke up
     267:	20 6f 6e 20 77 72 6f 6e 67 20 73 69 67 6e 61 6c      on wrong signal
     277:	0d 0a 00                                            ...

0000027a <__c.3715>:
     27a:	54 44 4d 41 20 54 58 3a 20 45 72 72 6f 72 20 63     TDMA TX: Error c
     28a:	61 6c 6c 69 6e 67 20 65 76 65 6e 74 20 77 61 69     alling event wai
     29a:	74 0d 0a 00                                         t...

0000029e <__c.3341>:
     29e:	0d 0a 4e 61 6e 6f 2d 52 4b 20 54 61 73 6b 20 53     ..Nano-RK Task S
     2ae:	74 61 74 69 73 74 69 63 73 3a 0d 0a 00              tatistics:...

000002bb <__c.3336>:
     2bb:	0d 0a 00                                            ...

000002be <__c.3334>:
     2be:	0d 0a 20 20 20 4f 76 65 72 66 6c 6f 77 20 45 72     ..   Overflow Er
     2ce:	72 6f 72 20 53 74 61 74 75 73 3a 20 00              ror Status: .

000002db <__c.3332>:
     2db:	0d 0a 20 20 20 4b 65 72 6e 65 6c 20 56 69 6f 6c     ..   Kernel Viol
     2eb:	61 74 69 6f 6e 73 3a 20 00                          ations: .

000002f4 <__c.3330>:
     2f4:	0d 0a 20 20 20 50 72 65 65 6d 70 74 69 6f 6e 73     ..   Preemptions
     304:	3a 20 00                                            : .

00000307 <__c.3328>:
     307:	0d 0a 20 20 20 53 77 61 70 2d 69 6e 73 3a 20 00     ..   Swap-ins: .

00000317 <__c.3326>:
     317:	0d 0a 20 20 20 54 69 6d 65 20 5b 4d 69 6e 2c 4c     ..   Time [Min,L
     327:	61 73 74 2c 4d 61 78 5d 3a 20 00                    ast,Max]: .

00000332 <__c.3324>:
     332:	0d 0a 20 20 20 54 6f 74 61 6c 20 43 50 55 3a 20     ..   Total CPU: 
	...

00000343 <__c.3322>:
     343:	0d 0a 20 20 20 49 64 6c 65 20 54 61 73 6b 20 44     ..   Idle Task D
     353:	65 65 70 20 53 6c 65 65 70 20 54 69 6d 65 3a 20     eep Sleep Time: 
	...

00000364 <__c.3320>:
     364:	0d 0a 20 20 20 54 6f 74 61 6c 20 53 79 73 74 65     ..   Total Syste
     374:	6d 20 55 70 74 69 6d 65 3a 20 00                    m Uptime: .

0000037f <__c.3318>:
     37f:	20 54 61 73 6b 20 49 44 3a 20 00                     Task ID: .

0000038a <__c.3420>:
     38a:	55 4e 4b 4f 57 4e 00                                UNKOWN.

00000391 <__c.3417>:
     391:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

000003a0 <__c.3414>:
     3a0:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

000003b1 <__c.3411>:
     3b1:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     3c1:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

000003cc <__c.3408>:
     3cc:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     3dc:	20 53 69 67 6e 61 6c 00                              Signal.

000003e4 <__c.3405>:
     3e4:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     3f4:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

00000404 <__c.3402>:
     404:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     414:	72 6f 72 00                                         ror.

00000418 <__c.3399>:
     418:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

00000429 <__c.3396>:
     429:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     439:	61 72 74 00                                         art.

0000043d <__c.3393>:
     43d:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

0000044c <__c.3390>:
     44c:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     45c:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

00000467 <__c.3387>:
     467:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000473 <__c.3384>:
     473:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     483:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     493:	20 6f 6b 3f 00                                       ok?.

00000498 <__c.3381>:
     498:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     4a8:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

000004b6 <__c.3378>:
     4b6:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     4c6:	72 74 00                                            rt.

000004c9 <__c.3375>:
     4c9:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     4d9:	49 44 00                                            ID.

000004dc <__c.3372>:
     4dc:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     4ec:	20 57 61 6b 65 75 70 00                              Wakeup.

000004f4 <__c.3369>:
     4f4:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     504:	6c 61 74 65 64 00                                   lated.

0000050a <__c.3366>:
     50a:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     51a:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

00000525 <__c.3363>:
     525:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     535:	69 6e 74 65 72 00                                   inter.

0000053b <__c.3360>:
     53b:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     54b:	6c 6f 77 00                                         low.

0000054f <__c.3357>:
     54f:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     55f:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     56f:	6e 6f 75 67 68 21 00                                nough!.

00000576 <__c.3353>:
     576:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     586:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     596:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     5a6:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

000005b2 <__c.3350>:
     5b2:	29 3a 20 00                                         ): .

000005b6 <__c.3348>:
     5b6:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

000005c2 <__c.3341>:
     5c2:	4e 52 4b 20 52 65 62 6f 6f 74 2e 2e 2e 0d 0a 00     NRK Reboot......

000005d2 <__c.3249>:
     5d2:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

000005e1 <__c.2228>:
     5e1:	45 46 47 65 66 67 00                                EFGefg.

000005e8 <__c.2222>:
     5e8:	20 2b 2d 2e 30 31 32 33 34 35 36 37 38 39 68 00      +-.0123456789h.

000005f8 <__ctors_end>:
     5f8:	11 24       	eor	r1, r1
     5fa:	1f be       	out	0x3f, r1	; 63
     5fc:	cf ef       	ldi	r28, 0xFF	; 255
     5fe:	d1 e4       	ldi	r29, 0x41	; 65
     600:	de bf       	out	0x3e, r29	; 62
     602:	cd bf       	out	0x3d, r28	; 61

00000604 <__do_copy_data>:
     604:	13 e0       	ldi	r17, 0x03	; 3
     606:	a0 e0       	ldi	r26, 0x00	; 0
     608:	b2 e0       	ldi	r27, 0x02	; 2
     60a:	e4 ea       	ldi	r30, 0xA4	; 164
     60c:	fc e6       	ldi	r31, 0x6C	; 108
     60e:	00 e0       	ldi	r16, 0x00	; 0
     610:	0b bf       	out	0x3b, r16	; 59
     612:	02 c0       	rjmp	.+4      	; 0x618 <__do_copy_data+0x14>
     614:	07 90       	elpm	r0, Z+
     616:	0d 92       	st	X+, r0
     618:	a0 39       	cpi	r26, 0x90	; 144
     61a:	b1 07       	cpc	r27, r17
     61c:	d9 f7       	brne	.-10     	; 0x614 <__do_copy_data+0x10>

0000061e <__do_clear_bss>:
     61e:	1a e0       	ldi	r17, 0x0A	; 10
     620:	a0 e9       	ldi	r26, 0x90	; 144
     622:	b3 e0       	ldi	r27, 0x03	; 3
     624:	01 c0       	rjmp	.+2      	; 0x628 <.do_clear_bss_start>

00000626 <.do_clear_bss_loop>:
     626:	1d 92       	st	X+, r1

00000628 <.do_clear_bss_start>:
     628:	a0 36       	cpi	r26, 0x60	; 96
     62a:	b1 07       	cpc	r27, r17
     62c:	e1 f7       	brne	.-8      	; 0x626 <.do_clear_bss_loop>
     62e:	0e 94 0e 31 	call	0x621c	; 0x621c <main>
     632:	0c 94 50 36 	jmp	0x6ca0	; 0x6ca0 <_exit>

00000636 <__bad_interrupt>:
     636:	0c 94 b8 2d 	jmp	0x5b70	; 0x5b70 <__vector_default>

0000063a <uni_timer_handler>:
  nrk_start();
  
  return 0;
}

void uni_timer_handler(void){
     63a:	5f 92       	push	r5
     63c:	6f 92       	push	r6
     63e:	7f 92       	push	r7
     640:	8f 92       	push	r8
     642:	9f 92       	push	r9
     644:	af 92       	push	r10
     646:	bf 92       	push	r11
     648:	cf 92       	push	r12
     64a:	df 92       	push	r13
     64c:	ef 92       	push	r14
     64e:	ff 92       	push	r15
     650:	0f 93       	push	r16
     652:	1f 93       	push	r17
     654:	cf 93       	push	r28
     656:	df 93       	push	r29
     658:	cd b7       	in	r28, 0x3d	; 61
     65a:	de b7       	in	r29, 0x3e	; 62
     65c:	68 97       	sbiw	r28, 0x18	; 24
     65e:	0f b6       	in	r0, 0x3f	; 63
     660:	f8 94       	cli
     662:	de bf       	out	0x3e, r29	; 62
     664:	0f be       	out	0x3f, r0	; 63
     666:	cd bf       	out	0x3d, r28	; 61
  nrk_time_t pTime, sTime,cTime;


  // the current time, we now have to subtract this form
  // the previous time.
  nrk_time_get(&cTime);
     668:	ce 01       	movw	r24, r28
     66a:	01 96       	adiw	r24, 0x01	; 1
     66c:	0e 94 c4 25 	call	0x4b88	; 0x4b88 <nrk_time_get>

  if (nrk_gpio_get(NRK_PORTB_5))
     670:	80 91 62 02 	lds	r24, 0x0262
     674:	0e 94 b1 13 	call	0x2762	; 0x2762 <nrk_gpio_get>
     678:	81 11       	cpse	r24, r1
     67a:	06 c0       	rjmp	.+12     	; 0x688 <uni_timer_handler+0x4e>
    timerNo = 0;
  else if (nrk_gpio_get(NRK_PORTB_7))
     67c:	80 91 60 02 	lds	r24, 0x0260
     680:	0e 94 b1 13 	call	0x2762	; 0x2762 <nrk_gpio_get>
     684:	81 11       	cpse	r24, r1
     686:	0f c0       	rjmp	.+30     	; 0x6a6 <uni_timer_handler+0x6c>
    timerNo = 1;

  switch (timerNo) {
    case 0: pTime = time0;
     688:	88 e0       	ldi	r24, 0x08	; 8
     68a:	e3 ea       	ldi	r30, 0xA3	; 163
     68c:	f3 e0       	ldi	r31, 0x03	; 3
     68e:	de 01       	movw	r26, r28
     690:	51 96       	adiw	r26, 0x11	; 17
     692:	01 90       	ld	r0, Z+
     694:	0d 92       	st	X+, r0
     696:	8a 95       	dec	r24
     698:	e1 f7       	brne	.-8      	; 0x692 <uni_timer_handler+0x58>
            seq = &timer0Seq;
            break;
     69a:	51 2c       	mov	r5, r1
  else if (nrk_gpio_get(NRK_PORTB_7))
    timerNo = 1;

  switch (timerNo) {
    case 0: pTime = time0;
            seq = &timer0Seq;
     69c:	9d e0       	ldi	r25, 0x0D	; 13
     69e:	69 2e       	mov	r6, r25
     6a0:	98 e0       	ldi	r25, 0x08	; 8
     6a2:	79 2e       	mov	r7, r25
            break;
     6a4:	0f c0       	rjmp	.+30     	; 0x6c4 <uni_timer_handler+0x8a>
    case 1: pTime = time1;
     6a6:	88 e0       	ldi	r24, 0x08	; 8
     6a8:	eb e9       	ldi	r30, 0x9B	; 155
     6aa:	f3 e0       	ldi	r31, 0x03	; 3
     6ac:	de 01       	movw	r26, r28
     6ae:	51 96       	adiw	r26, 0x11	; 17
     6b0:	01 90       	ld	r0, Z+
     6b2:	0d 92       	st	X+, r0
     6b4:	8a 95       	dec	r24
     6b6:	e1 f7       	brne	.-8      	; 0x6b0 <uni_timer_handler+0x76>
            seq = &timer1Seq;
            break;
     6b8:	55 24       	eor	r5, r5
     6ba:	53 94       	inc	r5
  switch (timerNo) {
    case 0: pTime = time0;
            seq = &timer0Seq;
            break;
    case 1: pTime = time1;
            seq = &timer1Seq;
     6bc:	8c e0       	ldi	r24, 0x0C	; 12
     6be:	68 2e       	mov	r6, r24
     6c0:	88 e0       	ldi	r24, 0x08	; 8
     6c2:	78 2e       	mov	r7, r24
            break;
  }

  v = nrk_time_sub(&sTime, cTime, pTime);
     6c4:	89 88       	ldd	r8, Y+17	; 0x11
     6c6:	9a 88       	ldd	r9, Y+18	; 0x12
     6c8:	ab 88       	ldd	r10, Y+19	; 0x13
     6ca:	bc 88       	ldd	r11, Y+20	; 0x14
     6cc:	cd 88       	ldd	r12, Y+21	; 0x15
     6ce:	de 88       	ldd	r13, Y+22	; 0x16
     6d0:	ef 88       	ldd	r14, Y+23	; 0x17
     6d2:	f8 8c       	ldd	r15, Y+24	; 0x18
     6d4:	09 81       	ldd	r16, Y+1	; 0x01
     6d6:	1a 81       	ldd	r17, Y+2	; 0x02
     6d8:	2b 81       	ldd	r18, Y+3	; 0x03
     6da:	3c 81       	ldd	r19, Y+4	; 0x04
     6dc:	4d 81       	ldd	r20, Y+5	; 0x05
     6de:	5e 81       	ldd	r21, Y+6	; 0x06
     6e0:	6f 81       	ldd	r22, Y+7	; 0x07
     6e2:	78 85       	ldd	r23, Y+8	; 0x08
     6e4:	ce 01       	movw	r24, r28
     6e6:	09 96       	adiw	r24, 0x09	; 9
     6e8:	0e 94 21 26 	call	0x4c42	; 0x4c42 <nrk_time_sub>

  //increment the corresponding sequence number
  *seq = *seq + 1;
     6ec:	f3 01       	movw	r30, r6
     6ee:	80 81       	ld	r24, Z
     6f0:	8f 5f       	subi	r24, 0xFF	; 255
     6f2:	80 83       	st	Z, r24

  // save the new previous time for this timer.
  pTime.secs = cTime.secs;
  pTime.nano_secs = cTime.nano_secs;

  tx_pack.mac = CLIENT_MAC;
     6f4:	91 e0       	ldi	r25, 0x01	; 1
     6f6:	90 93 90 03 	sts	0x0390, r25
  tx_pack.seq = *seq;
     6fa:	80 93 91 03 	sts	0x0391, r24
  tx_pack.timerNo = timerNo;
     6fe:	50 92 92 03 	sts	0x0392, r5
  tx_pack.secs = sTime.secs;
     702:	89 85       	ldd	r24, Y+9	; 0x09
     704:	9a 85       	ldd	r25, Y+10	; 0x0a
     706:	ab 85       	ldd	r26, Y+11	; 0x0b
     708:	bc 85       	ldd	r27, Y+12	; 0x0c
     70a:	80 93 93 03 	sts	0x0393, r24
     70e:	90 93 94 03 	sts	0x0394, r25
     712:	a0 93 95 03 	sts	0x0395, r26
     716:	b0 93 96 03 	sts	0x0396, r27
  tx_pack.nano_secs = sTime.nano_secs;
     71a:	8d 85       	ldd	r24, Y+13	; 0x0d
     71c:	9e 85       	ldd	r25, Y+14	; 0x0e
     71e:	af 85       	ldd	r26, Y+15	; 0x0f
     720:	b8 89       	ldd	r27, Y+16	; 0x10
     722:	80 93 97 03 	sts	0x0397, r24
     726:	90 93 98 03 	sts	0x0398, r25
     72a:	a0 93 99 03 	sts	0x0399, r26
     72e:	b0 93 9a 03 	sts	0x039A, r27

  //printf("secs:%d, nano_secs:%d\r\n",sTime.secs,sTime.nano_secs);

  v = tdma_send (&tx_tdma_fd, &tx_pack, sizeof(tx_buf), TDMA_BLOCKING);
     732:	20 e0       	ldi	r18, 0x00	; 0
     734:	40 e7       	ldi	r20, 0x70	; 112
     736:	60 e9       	ldi	r22, 0x90	; 144
     738:	73 e0       	ldi	r23, 0x03	; 3
     73a:	85 ee       	ldi	r24, 0xE5	; 229
     73c:	96 e0       	ldi	r25, 0x06	; 6
     73e:	0e 94 43 06 	call	0xc86	; 0xc86 <tdma_send>

  if (!v)
     742:	81 11       	cpse	r24, r1
     744:	04 c0       	rjmp	.+8      	; 0x74e <uni_timer_handler+0x114>
  {
     nrk_kprintf(PSTR("tx error\r\n"));
     746:	84 eb       	ldi	r24, 0xB4	; 180
     748:	91 e0       	ldi	r25, 0x01	; 1
     74a:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
  }
}
     74e:	68 96       	adiw	r28, 0x18	; 24
     750:	0f b6       	in	r0, 0x3f	; 63
     752:	f8 94       	cli
     754:	de bf       	out	0x3e, r29	; 62
     756:	0f be       	out	0x3f, r0	; 63
     758:	cd bf       	out	0x3d, r28	; 61
     75a:	df 91       	pop	r29
     75c:	cf 91       	pop	r28
     75e:	1f 91       	pop	r17
     760:	0f 91       	pop	r16
     762:	ff 90       	pop	r15
     764:	ef 90       	pop	r14
     766:	df 90       	pop	r13
     768:	cf 90       	pop	r12
     76a:	bf 90       	pop	r11
     76c:	af 90       	pop	r10
     76e:	9f 90       	pop	r9
     770:	8f 90       	pop	r8
     772:	7f 90       	pop	r7
     774:	6f 90       	pop	r6
     776:	5f 90       	pop	r5
     778:	08 95       	ret

0000077a <task_imu>:
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
  i2c_buf[2] = ADXL_PWRCTL_MEASURE;
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
}

void task_imu(){
     77a:	cf 93       	push	r28
     77c:	df 93       	push	r29
     77e:	00 d0       	rcall	.+0      	; 0x780 <task_imu+0x6>
     780:	cd b7       	in	r28, 0x3d	; 61
     782:	de b7       	in	r29, 0x3e	; 62
  int v;
  
  while(1){
    packetReady = false;
    i = 0;
    tx_buf[i++] = NODE_ADDR;
     784:	11 e0       	ldi	r17, 0x01	; 1
	  // Button logic is inverter 0 means pressed, 1 not pressed
	  //if(v==0) nrk_led_set(RED_LED);
	  //else nrk_led_clr(RED_LED);
	  /* END : Cadence Debugging */
    
    i2c_buf[0] = (ADXL345_ADDRESS) | (FALSE<<TWI_READ_BIT);
     786:	86 ea       	ldi	r24, 0xA6	; 166
     788:	f8 2e       	mov	r15, r24
    i2c_buf[1] = ADXL345_REGISTER_XLSB;
     78a:	92 e3       	ldi	r25, 0x32	; 50
     78c:	e9 2e       	mov	r14, r25
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);


    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
     78e:	27 ea       	ldi	r18, 0xA7	; 167
     790:	d2 2e       	mov	r13, r18
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < ADXL_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (ITG3200_ADDRESS) | (FALSE<<TWI_READ_BIT);
     792:	30 ed       	ldi	r19, 0xD0	; 208
     794:	c3 2e       	mov	r12, r19
    i2c_buf[1] = ITG3200_REGISTER_XMSB;
     796:	4d e1       	ldi	r20, 0x1D	; 29
     798:	b4 2e       	mov	r11, r20
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);

    /* Read first byte */
    i2c_buf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
     79a:	51 ed       	ldi	r21, 0xD1	; 209
     79c:	a5 2e       	mov	r10, r21
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < ITG3200_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (HMC5843_ADDRESS) | (FALSE<<TWI_READ_BIT);
     79e:	6c e3       	ldi	r22, 0x3C	; 60
     7a0:	96 2e       	mov	r9, r22
    i2c_buf[1] = HMC5843_REGISTER_XMSB;
     7a2:	73 e0       	ldi	r23, 0x03	; 3
     7a4:	87 2e       	mov	r8, r23
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);

    /* Read first byte */
    i2c_buf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
     7a6:	ed e3       	ldi	r30, 0x3D	; 61
     7a8:	7e 2e       	mov	r7, r30
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < HMC5843_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
    }
    tx_len = i;
     7aa:	04 e1       	ldi	r16, 0x14	; 20
  unsigned int i;
  unsigned int count;
  int v;
  
  while(1){
    packetReady = false;
     7ac:	10 92 02 06 	sts	0x0602, r1
    i = 0;
    tx_buf[i++] = NODE_ADDR;
     7b0:	10 93 9c 07 	sts	0x079C, r17
    tx_buf[i++] = sequenceNo++;
     7b4:	80 91 a6 06 	lds	r24, 0x06A6
     7b8:	90 91 a7 06 	lds	r25, 0x06A7
     7bc:	9c 01       	movw	r18, r24
     7be:	2f 5f       	subi	r18, 0xFF	; 255
     7c0:	3f 4f       	sbci	r19, 0xFF	; 255
     7c2:	30 93 a7 06 	sts	0x06A7, r19
     7c6:	20 93 a6 06 	sts	0x06A6, r18
     7ca:	80 93 9d 07 	sts	0x079D, r24
	  // Button logic is inverter 0 means pressed, 1 not pressed
	  //if(v==0) nrk_led_set(RED_LED);
	  //else nrk_led_clr(RED_LED);
	  /* END : Cadence Debugging */
    
    i2c_buf[0] = (ADXL345_ADDRESS) | (FALSE<<TWI_READ_BIT);
     7ce:	f0 92 93 06 	sts	0x0693, r15
    i2c_buf[1] = ADXL345_REGISTER_XLSB;
     7d2:	e0 92 94 06 	sts	0x0694, r14
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);
     7d6:	62 e0       	ldi	r22, 0x02	; 2
     7d8:	83 e9       	ldi	r24, 0x93	; 147
     7da:	96 e0       	ldi	r25, 0x06	; 6
     7dc:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <TWI_Start_Transceiver_With_Data>


    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);
     7e0:	d0 92 93 06 	sts	0x0693, r13

    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
     7e4:	67 e0       	ldi	r22, 0x07	; 7
     7e6:	83 e9       	ldi	r24, 0x93	; 147
     7e8:	96 e0       	ldi	r25, 0x06	; 6
     7ea:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <TWI_Start_Transceiver_With_Data>
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
     7ee:	67 e0       	ldi	r22, 0x07	; 7
     7f0:	83 e9       	ldi	r24, 0x93	; 147
     7f2:	96 e0       	ldi	r25, 0x06	; 6
     7f4:	0e 94 a7 0c 	call	0x194e	; 0x194e <TWI_Get_Data_From_Transceiver>
  
  while(1){
    packetReady = false;
    i = 0;
    tx_buf[i++] = NODE_ADDR;
    tx_buf[i++] = sequenceNo++;
     7f8:	82 e0       	ldi	r24, 0x02	; 2
     7fa:	90 e0       	ldi	r25, 0x00	; 0
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);

    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < ADXL_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
     7fc:	2c 01       	movw	r4, r24
     7fe:	2f ef       	ldi	r18, 0xFF	; 255
     800:	42 1a       	sub	r4, r18
     802:	52 0a       	sbc	r5, r18
     804:	fc 01       	movw	r30, r24
     806:	ee 56       	subi	r30, 0x6E	; 110
     808:	f9 4f       	sbci	r31, 0xF9	; 249
     80a:	20 81       	ld	r18, Z
     80c:	fc 01       	movw	r30, r24
     80e:	e4 56       	subi	r30, 0x64	; 100
     810:	f8 4f       	sbci	r31, 0xF8	; 248
     812:	20 83       	st	Z, r18
     814:	c2 01       	movw	r24, r4
    /* Read first byte */
    i2c_buf[0] = (ADXL345_ADDRESS) | (TRUE<<TWI_READ_BIT);

    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < ADXL_SIZE; count++){
     816:	88 30       	cpi	r24, 0x08	; 8
     818:	91 05       	cpc	r25, r1
     81a:	81 f7       	brne	.-32     	; 0x7fc <task_imu+0x82>
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (ITG3200_ADDRESS) | (FALSE<<TWI_READ_BIT);
     81c:	c0 92 93 06 	sts	0x0693, r12
    i2c_buf[1] = ITG3200_REGISTER_XMSB;
     820:	b0 92 94 06 	sts	0x0694, r11
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);
     824:	62 e0       	ldi	r22, 0x02	; 2
     826:	83 e9       	ldi	r24, 0x93	; 147
     828:	96 e0       	ldi	r25, 0x06	; 6
     82a:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <TWI_Start_Transceiver_With_Data>

    /* Read first byte */
    i2c_buf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
     82e:	a0 92 93 06 	sts	0x0693, r10
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
     832:	67 e0       	ldi	r22, 0x07	; 7
     834:	83 e9       	ldi	r24, 0x93	; 147
     836:	96 e0       	ldi	r25, 0x06	; 6
     838:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <TWI_Start_Transceiver_With_Data>
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
     83c:	67 e0       	ldi	r22, 0x07	; 7
     83e:	83 e9       	ldi	r24, 0x93	; 147
     840:	96 e0       	ldi	r25, 0x06	; 6
     842:	0e 94 a7 0c 	call	0x194e	; 0x194e <TWI_Get_Data_From_Transceiver>
    for (count = 0; count < ITG3200_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
     846:	92 01       	movw	r18, r4
     848:	2f 5f       	subi	r18, 0xFF	; 255
     84a:	3f 4f       	sbci	r19, 0xFF	; 255
     84c:	f2 01       	movw	r30, r4
     84e:	e4 57       	subi	r30, 0x74	; 116
     850:	f9 4f       	sbci	r31, 0xF9	; 249
     852:	80 81       	ld	r24, Z
     854:	f2 01       	movw	r30, r4
     856:	e4 56       	subi	r30, 0x64	; 100
     858:	f8 4f       	sbci	r31, 0xF8	; 248
     85a:	80 83       	st	Z, r24
     85c:	29 01       	movw	r4, r18

    /* Read first byte */
    i2c_buf[0] = (ITG3200_ADDRESS) | (TRUE<<TWI_READ_BIT);
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < ITG3200_SIZE; count++){
     85e:	2e 30       	cpi	r18, 0x0E	; 14
     860:	31 05       	cpc	r19, r1
     862:	89 f7       	brne	.-30     	; 0x846 <task_imu+0xcc>
      tx_buf[i++] = i2c_buf[count+1];
    }

    i2c_buf[0] = (HMC5843_ADDRESS) | (FALSE<<TWI_READ_BIT);
     864:	90 92 93 06 	sts	0x0693, r9
    i2c_buf[1] = HMC5843_REGISTER_XMSB;
     868:	80 92 94 06 	sts	0x0694, r8
    TWI_Start_Transceiver_With_Data(i2c_buf, 2);
     86c:	62 e0       	ldi	r22, 0x02	; 2
     86e:	83 e9       	ldi	r24, 0x93	; 147
     870:	96 e0       	ldi	r25, 0x06	; 6
     872:	29 83       	std	Y+1, r18	; 0x01
     874:	3a 83       	std	Y+2, r19	; 0x02
     876:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <TWI_Start_Transceiver_With_Data>

    /* Read first byte */
    i2c_buf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
     87a:	70 92 93 06 	sts	0x0693, r7
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
     87e:	67 e0       	ldi	r22, 0x07	; 7
     880:	83 e9       	ldi	r24, 0x93	; 147
     882:	96 e0       	ldi	r25, 0x06	; 6
     884:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <TWI_Start_Transceiver_With_Data>
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
     888:	67 e0       	ldi	r22, 0x07	; 7
     88a:	83 e9       	ldi	r24, 0x93	; 147
     88c:	96 e0       	ldi	r25, 0x06	; 6
     88e:	0e 94 a7 0c 	call	0x194e	; 0x194e <TWI_Get_Data_From_Transceiver>
     892:	3a 81       	ldd	r19, Y+2	; 0x02
     894:	29 81       	ldd	r18, Y+1	; 0x01
     896:	f9 01       	movw	r30, r18
     898:	ea 57       	subi	r30, 0x7A	; 122
     89a:	f9 4f       	sbci	r31, 0xF9	; 249
    for (count = 0; count < HMC5843_SIZE; count++){
      tx_buf[i++] = i2c_buf[count+1];
     89c:	80 81       	ld	r24, Z
     89e:	f9 01       	movw	r30, r18
     8a0:	e4 56       	subi	r30, 0x64	; 100
     8a2:	f8 4f       	sbci	r31, 0xF8	; 248
     8a4:	80 83       	st	Z, r24
     8a6:	2f 5f       	subi	r18, 0xFF	; 255
     8a8:	3f 4f       	sbci	r19, 0xFF	; 255

    /* Read first byte */
    i2c_buf[0] = (HMC5843_ADDRESS) | (TRUE<<TWI_READ_BIT);
    TWI_Start_Transceiver_With_Data(i2c_buf, 7);
    TWI_Get_Data_From_Transceiver(i2c_buf,7);
    for (count = 0; count < HMC5843_SIZE; count++){
     8aa:	24 31       	cpi	r18, 0x14	; 20
     8ac:	31 05       	cpc	r19, r1
     8ae:	99 f7       	brne	.-26     	; 0x896 <task_imu+0x11c>
      tx_buf[i++] = i2c_buf[count+1];
    }
    tx_len = i;
     8b0:	00 93 a9 08 	sts	0x08A9, r16
    packetReady = true;
     8b4:	10 93 02 06 	sts	0x0602, r17
    nrk_wait_until_next_period();
     8b8:	0e 94 15 24 	call	0x482a	; 0x482a <nrk_wait_until_next_period>
  }
     8bc:	77 cf       	rjmp	.-274    	; 0x7ac <task_imu+0x32>

000008be <tx_task>:
}


void tx_task ()
{
     8be:	cf 93       	push	r28
     8c0:	df 93       	push	r29
     8c2:	cd b7       	in	r28, 0x3d	; 61
     8c4:	de b7       	in	r29, 0x3e	; 62
     8c6:	28 97       	sbiw	r28, 0x08	; 8
     8c8:	0f b6       	in	r0, 0x3f	; 63
     8ca:	f8 94       	cli
     8cc:	de bf       	out	0x3e, r29	; 62
     8ce:	0f be       	out	0x3f, r0	; 63
     8d0:	cd bf       	out	0x3d, r28	; 61
  int8_t v;
  uint8_t cnt;
  nrk_time_t t;


  printf ("Tx Task PID=%u\r\n", nrk_get_pid ());
     8d2:	0e 94 be 25 	call	0x4b7c	; 0x4b7c <nrk_get_pid>
     8d6:	1f 92       	push	r1
     8d8:	8f 93       	push	r24
     8da:	88 e7       	ldi	r24, 0x78	; 120
     8dc:	92 e0       	ldi	r25, 0x02	; 2
     8de:	9f 93       	push	r25
     8e0:	8f 93       	push	r24
     8e2:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
  t.secs = 5;
     8e6:	85 e0       	ldi	r24, 0x05	; 5
     8e8:	90 e0       	ldi	r25, 0x00	; 0
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	b0 e0       	ldi	r27, 0x00	; 0
     8ee:	89 83       	std	Y+1, r24	; 0x01
     8f0:	9a 83       	std	Y+2, r25	; 0x02
     8f2:	ab 83       	std	Y+3, r26	; 0x03
     8f4:	bc 83       	std	Y+4, r27	; 0x04
  t.nano_secs = 0;
     8f6:	1d 82       	std	Y+5, r1	; 0x05
     8f8:	1e 82       	std	Y+6, r1	; 0x06
     8fa:	1f 82       	std	Y+7, r1	; 0x07
     8fc:	18 86       	std	Y+8, r1	; 0x08

  // // setup a software watch dog timer
  nrk_sw_wdt_init(0, &t, NULL);
     8fe:	40 e0       	ldi	r20, 0x00	; 0
     900:	50 e0       	ldi	r21, 0x00	; 0
     902:	be 01       	movw	r22, r28
     904:	6f 5f       	subi	r22, 0xFF	; 255
     906:	7f 4f       	sbci	r23, 0xFF	; 255
     908:	80 e0       	ldi	r24, 0x00	; 0
     90a:	90 e0       	ldi	r25, 0x00	; 0
     90c:	0e 94 99 2b 	call	0x5732	; 0x5732 <nrk_sw_wdt_init>
  nrk_sw_wdt_start(0);
     910:	80 e0       	ldi	r24, 0x00	; 0
     912:	90 e0       	ldi	r25, 0x00	; 0
     914:	0e 94 14 2c 	call	0x5828	; 0x5828 <nrk_sw_wdt_start>


  while (!tdma_started())
     918:	0f 90       	pop	r0
     91a:	0f 90       	pop	r0
     91c:	0f 90       	pop	r0
     91e:	0f 90       	pop	r0
     920:	0e 94 78 08 	call	0x10f0	; 0x10f0 <tdma_started>
     924:	81 11       	cpse	r24, r1
     926:	16 c0       	rjmp	.+44     	; 0x954 <tx_task+0x96>
    nrk_wait_until_next_period ();
     928:	0e 94 15 24 	call	0x482a	; 0x482a <nrk_wait_until_next_period>
     92c:	f9 cf       	rjmp	.-14     	; 0x920 <tx_task+0x62>

    // if sensor data hasn't been gathered yet
    if (!packetReady)
     nrk_wait_until_next_period();
    
    nrk_led_clr(RED_LED);
     92e:	80 e0       	ldi	r24, 0x00	; 0
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	0e 94 e1 15 	call	0x2bc2	; 0x2bc2 <nrk_led_clr>
    v = tdma_send (&tx_tdma_fd, &tx_buf, tx_len, TDMA_BLOCKING);
     936:	20 e0       	ldi	r18, 0x00	; 0
     938:	40 91 a9 08 	lds	r20, 0x08A9
     93c:	6c e9       	ldi	r22, 0x9C	; 156
     93e:	77 e0       	ldi	r23, 0x07	; 7
     940:	85 ee       	ldi	r24, 0xE5	; 229
     942:	96 e0       	ldi	r25, 0x06	; 6
     944:	0e 94 43 06 	call	0xc86	; 0xc86 <tdma_send>
    if (v == NRK_OK) {
     948:	81 30       	cpi	r24, 0x01	; 1
     94a:	21 f0       	breq	.+8      	; 0x954 <tx_task+0x96>
        //printf("%d",tx_buf[i]);
      //}
      //printf("\n");
    }
    else
      printf("packet sending error!\r\n");
     94c:	89 e8       	ldi	r24, 0x89	; 137
     94e:	92 e0       	ldi	r25, 0x02	; 2
     950:	0e 94 2c 34 	call	0x6858	; 0x6858 <puts>

  cnt = 0;

  while (1) {
    // Update watchdog timer
    nrk_sw_wdt_update(0);
     954:	80 e0       	ldi	r24, 0x00	; 0
     956:	90 e0       	ldi	r25, 0x00	; 0
     958:	0e 94 bd 2b 	call	0x577a	; 0x577a <nrk_sw_wdt_update>
    nrk_led_set(RED_LED);
     95c:	80 e0       	ldi	r24, 0x00	; 0
     95e:	90 e0       	ldi	r25, 0x00	; 0
     960:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <nrk_led_set>

    // if sensor data hasn't been gathered yet
    if (!packetReady)
     964:	80 91 02 06 	lds	r24, 0x0602
     968:	81 11       	cpse	r24, r1
     96a:	e1 cf       	rjmp	.-62     	; 0x92e <tx_task+0x70>
     nrk_wait_until_next_period();
     96c:	0e 94 15 24 	call	0x482a	; 0x482a <nrk_wait_until_next_period>
     970:	de cf       	rjmp	.-68     	; 0x92e <tx_task+0x70>

00000972 <init_interrupts>:
void uni_timer_handler(void);

void nrk_create_taskset();

void init_interrupts(){
  nrk_gpio_direction(NRK_PORTB_5, NRK_PIN_INPUT);
     972:	60 e0       	ldi	r22, 0x00	; 0
     974:	80 91 62 02 	lds	r24, 0x0262
     978:	0e 94 e6 14 	call	0x29cc	; 0x29cc <nrk_gpio_direction>
  nrk_ext_int_configure(NRK_PC_INT_5, NRK_LEVEL_TRIGGER, &uni_timer_handler);
     97c:	4d e1       	ldi	r20, 0x1D	; 29
     97e:	53 e0       	ldi	r21, 0x03	; 3
     980:	61 e0       	ldi	r22, 0x01	; 1
     982:	88 e0       	ldi	r24, 0x08	; 8
     984:	0e 94 d9 2e 	call	0x5db2	; 0x5db2 <nrk_ext_int_configure>
  nrk_ext_int_enable(NRK_PC_INT_5);
     988:	88 e0       	ldi	r24, 0x08	; 8
     98a:	0e 94 57 2e 	call	0x5cae	; 0x5cae <nrk_ext_int_enable>
  
  nrk_gpio_direction(NRK_PORTB_7, NRK_PIN_INPUT);
     98e:	60 e0       	ldi	r22, 0x00	; 0
     990:	80 91 60 02 	lds	r24, 0x0260
     994:	0e 94 e6 14 	call	0x29cc	; 0x29cc <nrk_gpio_direction>
  nrk_ext_int_configure(NRK_PC_INT_7, NRK_LEVEL_TRIGGER, &uni_timer_handler);
     998:	4d e1       	ldi	r20, 0x1D	; 29
     99a:	53 e0       	ldi	r21, 0x03	; 3
     99c:	61 e0       	ldi	r22, 0x01	; 1
     99e:	8a e0       	ldi	r24, 0x0A	; 10
     9a0:	0e 94 d9 2e 	call	0x5db2	; 0x5db2 <nrk_ext_int_configure>
  nrk_ext_int_enable(NRK_PC_INT_7);
     9a4:	8a e0       	ldi	r24, 0x0A	; 10
     9a6:	0c 94 57 2e 	jmp	0x5cae	; 0x5cae <nrk_ext_int_enable>

000009aa <init_itg3200>:
}


void init_itg3200() {
    /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = ITG3200_ADDRESS | FALSE<<TWI_READ_BIT;
     9aa:	e3 e9       	ldi	r30, 0x93	; 147
     9ac:	f6 e0       	ldi	r31, 0x06	; 6
     9ae:	80 ed       	ldi	r24, 0xD0	; 208
     9b0:	80 83       	st	Z, r24
  i2c_buf[1] = ITG3200_REGISTER_DLPF;
     9b2:	86 e1       	ldi	r24, 0x16	; 22
     9b4:	81 83       	std	Z+1, r24	; 0x01
  i2c_buf[2] = ITG3200_FULLSCALE | ITG3200_42HZ;
     9b6:	8b e1       	ldi	r24, 0x1B	; 27
     9b8:	82 83       	std	Z+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     9ba:	63 e0       	ldi	r22, 0x03	; 3
     9bc:	cf 01       	movw	r24, r30
     9be:	0c 94 78 0c 	jmp	0x18f0	; 0x18f0 <TWI_Start_Transceiver_With_Data>

000009c2 <init_hmc5843>:
}

void init_hmc5843() {
    /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = HMC5843_ADDRESS | FALSE<<TWI_READ_BIT;
     9c2:	e3 e9       	ldi	r30, 0x93	; 147
     9c4:	f6 e0       	ldi	r31, 0x06	; 6
     9c6:	8c e3       	ldi	r24, 0x3C	; 60
     9c8:	80 83       	st	Z, r24
  i2c_buf[1] = HMC5843_REGISTER_MEASMODE;
     9ca:	82 e0       	ldi	r24, 0x02	; 2
     9cc:	81 83       	std	Z+1, r24	; 0x01
  i2c_buf[2] = HMC5843_MEASMODE_CONT;
     9ce:	12 82       	std	Z+2, r1	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     9d0:	63 e0       	ldi	r22, 0x03	; 3
     9d2:	cf 01       	movw	r24, r30
     9d4:	0c 94 78 0c 	jmp	0x18f0	; 0x18f0 <TWI_Start_Transceiver_With_Data>

000009d8 <init_adxl345>:
}


void init_adxl345() {
     9d8:	0f 93       	push	r16
     9da:	1f 93       	push	r17
     9dc:	cf 93       	push	r28
     9de:	df 93       	push	r29
  unsigned int read = 0;

  /* put in standby mode while we change fifo control bits */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     9e0:	c3 e9       	ldi	r28, 0x93	; 147
     9e2:	d6 e0       	ldi	r29, 0x06	; 6
     9e4:	16 ea       	ldi	r17, 0xA6	; 166
     9e6:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
     9e8:	0d e2       	ldi	r16, 0x2D	; 45
     9ea:	09 83       	std	Y+1, r16	; 0x01
  i2c_buf[2] = ADXL_PWRCTL_STBY;
     9ec:	1a 82       	std	Y+2, r1	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     9ee:	63 e0       	ldi	r22, 0x03	; 3
     9f0:	ce 01       	movw	r24, r28
     9f2:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <TWI_Start_Transceiver_With_Data>

  /* set the fifo mode to stream */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     9f6:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_FIFOCTL;
     9f8:	88 e3       	ldi	r24, 0x38	; 56
     9fa:	89 83       	std	Y+1, r24	; 0x01
  i2c_buf[2] = ADXL_FIFOCTL_STREAM;
     9fc:	80 e8       	ldi	r24, 0x80	; 128
     9fe:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf,3);
     a00:	63 e0       	ldi	r22, 0x03	; 3
     a02:	ce 01       	movw	r24, r28
     a04:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <TWI_Start_Transceiver_With_Data>

  /* set data format to full resolution +-16g */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     a08:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_DTFMT;
     a0a:	81 e3       	ldi	r24, 0x31	; 49
     a0c:	89 83       	std	Y+1, r24	; 0x01
  i2c_buf[2] = ADXL_16G_DTFMT;
     a0e:	8f e0       	ldi	r24, 0x0F	; 15
     a10:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf,3);
     a12:	63 e0       	ldi	r22, 0x03	; 3
     a14:	ce 01       	movw	r24, r28
     a16:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <TWI_Start_Transceiver_With_Data>

  /* set to measure mode */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
     a1a:	18 83       	st	Y, r17
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
     a1c:	09 83       	std	Y+1, r16	; 0x01
  i2c_buf[2] = ADXL_PWRCTL_MEASURE;
     a1e:	88 e0       	ldi	r24, 0x08	; 8
     a20:	8a 83       	std	Y+2, r24	; 0x02
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     a22:	63 e0       	ldi	r22, 0x03	; 3
     a24:	ce 01       	movw	r24, r28
}
     a26:	df 91       	pop	r29
     a28:	cf 91       	pop	r28
     a2a:	1f 91       	pop	r17
     a2c:	0f 91       	pop	r16

  /* set to measure mode */
  i2c_buf[0] = ADXL345_ADDRESS | FALSE<<TWI_READ_BIT;
  i2c_buf[1] = ADXL_REGISTER_PWRCTL;
  i2c_buf[2] = ADXL_PWRCTL_MEASURE;
  TWI_Start_Transceiver_With_Data(i2c_buf, 3);
     a2e:	0c 94 78 0c 	jmp	0x18f0	; 0x18f0 <TWI_Start_Transceiver_With_Data>

00000a32 <nrk_create_taskset>:



void
nrk_create_taskset()
{
     a32:	8f 92       	push	r8
     a34:	9f 92       	push	r9
     a36:	af 92       	push	r10
     a38:	bf 92       	push	r11
     a3a:	cf 92       	push	r12
     a3c:	df 92       	push	r13
     a3e:	ef 92       	push	r14
     a40:	ff 92       	push	r15
     a42:	cf 93       	push	r28
  nrk_task_set_entry_function( &TaskOne, task_imu);
     a44:	6d eb       	ldi	r22, 0xBD	; 189
     a46:	73 e0       	ldi	r23, 0x03	; 3
     a48:	8d ea       	ldi	r24, 0xAD	; 173
     a4a:	96 e0       	ldi	r25, 0x06	; 6
     a4c:	0e 94 69 30 	call	0x60d2	; 0x60d2 <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskOne, Stack1, NRK_APP_STACKSIZE);
     a50:	40 e8       	ldi	r20, 0x80	; 128
     a52:	50 e0       	ldi	r21, 0x00	; 0
     a54:	67 ef       	ldi	r22, 0xF7	; 247
     a56:	76 e0       	ldi	r23, 0x06	; 6
     a58:	8d ea       	ldi	r24, 0xAD	; 173
     a5a:	96 e0       	ldi	r25, 0x06	; 6
     a5c:	0e 94 6d 30 	call	0x60da	; 0x60da <nrk_task_set_stk>
  TaskOne.prio = 1;
     a60:	ed ea       	ldi	r30, 0xAD	; 173
     a62:	f6 e0       	ldi	r31, 0x06	; 6
     a64:	c1 e0       	ldi	r28, 0x01	; 1
     a66:	c0 87       	std	Z+8, r28	; 0x08
  TaskOne.FirstActivation = TRUE;
     a68:	c7 83       	std	Z+7, r28	; 0x07
  TaskOne.Type = BASIC_TASK;
     a6a:	c1 87       	std	Z+9, r28	; 0x09
  TaskOne.SchType = PREEMPTIVE;
     a6c:	c2 87       	std	Z+10, r28	; 0x0a
  TaskOne.period.secs = 0;
     a6e:	13 86       	std	Z+11, r1	; 0x0b
     a70:	14 86       	std	Z+12, r1	; 0x0c
     a72:	15 86       	std	Z+13, r1	; 0x0d
     a74:	16 86       	std	Z+14, r1	; 0x0e
  TaskOne.period.nano_secs = 25 * NANOS_PER_MS;
     a76:	80 e4       	ldi	r24, 0x40	; 64
     a78:	88 2e       	mov	r8, r24
     a7a:	88 e7       	ldi	r24, 0x78	; 120
     a7c:	98 2e       	mov	r9, r24
     a7e:	8d e7       	ldi	r24, 0x7D	; 125
     a80:	a8 2e       	mov	r10, r24
     a82:	bb 24       	eor	r11, r11
     a84:	b3 94       	inc	r11
     a86:	87 86       	std	Z+15, r8	; 0x0f
     a88:	90 8a       	std	Z+16, r9	; 0x10
     a8a:	a1 8a       	std	Z+17, r10	; 0x11
     a8c:	b2 8a       	std	Z+18, r11	; 0x12
  TaskOne.cpu_reserve.secs = 0;
     a8e:	13 8a       	std	Z+19, r1	; 0x13
     a90:	14 8a       	std	Z+20, r1	; 0x14
     a92:	15 8a       	std	Z+21, r1	; 0x15
     a94:	16 8a       	std	Z+22, r1	; 0x16
  TaskOne.cpu_reserve.nano_secs = 0;
     a96:	17 8a       	std	Z+23, r1	; 0x17
     a98:	10 8e       	std	Z+24, r1	; 0x18
     a9a:	11 8e       	std	Z+25, r1	; 0x19
     a9c:	12 8e       	std	Z+26, r1	; 0x1a
  TaskOne.offset.secs = 1;
     a9e:	c1 2c       	mov	r12, r1
     aa0:	d1 2c       	mov	r13, r1
     aa2:	76 01       	movw	r14, r12
     aa4:	c3 94       	inc	r12
     aa6:	c3 8e       	std	Z+27, r12	; 0x1b
     aa8:	d4 8e       	std	Z+28, r13	; 0x1c
     aaa:	e5 8e       	std	Z+29, r14	; 0x1d
     aac:	f6 8e       	std	Z+30, r15	; 0x1e
  TaskOne.offset.nano_secs= 0;
     aae:	17 8e       	std	Z+31, r1	; 0x1f
     ab0:	10 a2       	std	Z+32, r1	; 0x20
     ab2:	11 a2       	std	Z+33, r1	; 0x21
     ab4:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&TaskOne);
     ab6:	cf 01       	movw	r24, r30
     ab8:	0e 94 83 23 	call	0x4706	; 0x4706 <nrk_activate_task>

  nrk_task_set_entry_function (&tx_task_info, tx_task);
     abc:	6f e5       	ldi	r22, 0x5F	; 95
     abe:	74 e0       	ldi	r23, 0x04	; 4
     ac0:	89 e7       	ldi	r24, 0x79	; 121
     ac2:	97 e0       	ldi	r25, 0x07	; 7
     ac4:	0e 94 69 30 	call	0x60d2	; 0x60d2 <nrk_task_set_entry_function>
  nrk_task_set_stk (&tx_task_info, tx_task_stack, NRK_APP_STACKSIZE);
     ac8:	40 e8       	ldi	r20, 0x80	; 128
     aca:	50 e0       	ldi	r21, 0x00	; 0
     acc:	63 e1       	ldi	r22, 0x13	; 19
     ace:	76 e0       	ldi	r23, 0x06	; 6
     ad0:	89 e7       	ldi	r24, 0x79	; 121
     ad2:	97 e0       	ldi	r25, 0x07	; 7
     ad4:	0e 94 6d 30 	call	0x60da	; 0x60da <nrk_task_set_stk>
  tx_task_info.prio = 2;
     ad8:	e9 e7       	ldi	r30, 0x79	; 121
     ada:	f7 e0       	ldi	r31, 0x07	; 7
     adc:	82 e0       	ldi	r24, 0x02	; 2
     ade:	80 87       	std	Z+8, r24	; 0x08
  tx_task_info.FirstActivation = TRUE;
     ae0:	c7 83       	std	Z+7, r28	; 0x07
  tx_task_info.Type = BASIC_TASK;
     ae2:	c1 87       	std	Z+9, r28	; 0x09
  tx_task_info.SchType = PREEMPTIVE;
     ae4:	c2 87       	std	Z+10, r28	; 0x0a
  tx_task_info.period.secs = 0;
     ae6:	13 86       	std	Z+11, r1	; 0x0b
     ae8:	14 86       	std	Z+12, r1	; 0x0c
     aea:	15 86       	std	Z+13, r1	; 0x0d
     aec:	16 86       	std	Z+14, r1	; 0x0e
  tx_task_info.period.nano_secs = 25 * NANOS_PER_MS;
     aee:	87 86       	std	Z+15, r8	; 0x0f
     af0:	90 8a       	std	Z+16, r9	; 0x10
     af2:	a1 8a       	std	Z+17, r10	; 0x11
     af4:	b2 8a       	std	Z+18, r11	; 0x12
  tx_task_info.cpu_reserve.secs = 0;
     af6:	13 8a       	std	Z+19, r1	; 0x13
     af8:	14 8a       	std	Z+20, r1	; 0x14
     afa:	15 8a       	std	Z+21, r1	; 0x15
     afc:	16 8a       	std	Z+22, r1	; 0x16
  tx_task_info.cpu_reserve.nano_secs = 0 * NANOS_PER_MS;
     afe:	17 8a       	std	Z+23, r1	; 0x17
     b00:	10 8e       	std	Z+24, r1	; 0x18
     b02:	11 8e       	std	Z+25, r1	; 0x19
     b04:	12 8e       	std	Z+26, r1	; 0x1a
  tx_task_info.offset.secs = 1;
     b06:	c3 8e       	std	Z+27, r12	; 0x1b
     b08:	d4 8e       	std	Z+28, r13	; 0x1c
     b0a:	e5 8e       	std	Z+29, r14	; 0x1d
     b0c:	f6 8e       	std	Z+30, r15	; 0x1e
  tx_task_info.offset.nano_secs = 0;
     b0e:	17 8e       	std	Z+31, r1	; 0x1f
     b10:	10 a2       	std	Z+32, r1	; 0x20
     b12:	11 a2       	std	Z+33, r1	; 0x21
     b14:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&tx_task_info);
     b16:	cf 01       	movw	r24, r30
     b18:	0e 94 83 23 	call	0x4706	; 0x4706 <nrk_activate_task>


  tdma_task_config ();
}
     b1c:	cf 91       	pop	r28
     b1e:	ff 90       	pop	r15
     b20:	ef 90       	pop	r14
     b22:	df 90       	pop	r13
     b24:	cf 90       	pop	r12
     b26:	bf 90       	pop	r11
     b28:	af 90       	pop	r10
     b2a:	9f 90       	pop	r9
     b2c:	8f 90       	pop	r8
  tx_task_info.offset.secs = 1;
  tx_task_info.offset.nano_secs = 0;
  nrk_activate_task (&tx_task_info);


  tdma_task_config ();
     b2e:	0c 94 2a 0c 	jmp	0x1854	; 0x1854 <tdma_task_config>

00000b32 <_tdma_rx_master>:
{
  int8_t v, i;
  static uint8_t cnt=0;
  v = 0;

  if (tdma_rx_buf_empty != 1) {
     b32:	80 91 d6 03 	lds	r24, 0x03D6
     b36:	81 30       	cpi	r24, 0x01	; 1
     b38:	99 f0       	breq	.+38     	; 0xb60 <_tdma_rx_master+0x2e>
    rf_rx_off();
     b3a:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <rf_rx_off>
    rf_rx_on();
     b3e:	0e 94 38 0e 	call	0x1c70	; 0x1c70 <rf_rx_on>
    cnt++;
     b42:	80 91 ab 03 	lds	r24, 0x03AB
     b46:	8f 5f       	subi	r24, 0xFF	; 255
     b48:	80 93 ab 03 	sts	0x03AB, r24
    // catch annoying race condition, FIXME: why does this really happen?
    if(cnt>2){ tdma_rx_buf_empty=0;
     b4c:	83 30       	cpi	r24, 0x03	; 3
     b4e:	30 f0       	brcs	.+12     	; 0xb5c <_tdma_rx_master+0x2a>
     b50:	10 92 d6 03 	sts	0x03D6, r1
          nrk_event_signal (tdma_rx_pkt_signal);
     b54:	80 91 0f 08 	lds	r24, 0x080F
     b58:	0e 94 90 20 	call	0x4120	; 0x4120 <nrk_event_signal>
	}
    return NRK_ERROR;
     b5c:	8f ef       	ldi	r24, 0xFF	; 255
     b5e:	08 95       	ret
    }
cnt=0;
     b60:	10 92 ab 03 	sts	0x03AB, r1
  #ifdef GPIO_DEBUG
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
     b64:	0e 94 42 0f 	call	0x1e84	; 0x1e84 <rf_rx_packet_nonblock>
      if (v == 1) {
     b68:	81 30       	cpi	r24, 0x01	; 1
     b6a:	91 f5       	brne	.+100    	; 0xbd0 <_tdma_rx_master+0x9e>
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
     b6c:	60 91 08 06 	lds	r22, 0x0608
     b70:	6d 30       	cpi	r22, 0x0D	; 13
     b72:	6c f1       	brlt	.+90     	; 0xbce <_tdma_rx_master+0x9c>
	if(_tdma_aes_enabled)
     b74:	80 91 e1 03 	lds	r24, 0x03E1
     b78:	81 11       	cpse	r24, r1
     b7a:	07 c0       	rjmp	.+14     	; 0xb8a <_tdma_rx_master+0x58>
   		 	nrk_gpio_clr(NRK_MISO);
  		#endif
			return NRK_ERROR; 
		}
	 }
	  tdma_rx_buf_empty = 0;
     b7c:	10 92 d6 03 	sts	0x03D6, r1
          nrk_event_signal (tdma_rx_pkt_signal);
     b80:	80 91 0f 08 	lds	r24, 0x080F
     b84:	0e 94 90 20 	call	0x4120	; 0x4120 <nrk_event_signal>
     b88:	22 c0       	rjmp	.+68     	; 0xbce <_tdma_rx_master+0x9c>
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
     b8a:	80 91 0a 06 	lds	r24, 0x060A
     b8e:	90 91 0b 06 	lds	r25, 0x060B
     b92:	0e 94 18 12 	call	0x2430	; 0x2430 <aes_decrypt>
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
     b96:	80 91 0a 06 	lds	r24, 0x060A
     b9a:	90 91 0b 06 	lds	r25, 0x060B
     b9e:	20 91 08 06 	lds	r18, 0x0608
     ba2:	82 0f       	add	r24, r18
     ba4:	91 1d       	adc	r25, r1
     ba6:	27 fd       	sbrc	r18, 7
     ba8:	9a 95       	dec	r25
     baa:	fc 01       	movw	r30, r24
     bac:	31 97       	sbiw	r30, 0x01	; 1
     bae:	20 81       	ld	r18, Z
     bb0:	2a 3c       	cpi	r18, 0xCA	; 202
     bb2:	a1 f6       	brne	.-88     	; 0xb5c <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
     bb4:	31 97       	sbiw	r30, 0x01	; 1
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
     bb6:	20 81       	ld	r18, Z
     bb8:	2e 3f       	cpi	r18, 0xFE	; 254
     bba:	81 f6       	brne	.-96     	; 0xb5c <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
     bbc:	31 97       	sbiw	r30, 0x01	; 1
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
     bbe:	20 81       	ld	r18, Z
     bc0:	2e 3b       	cpi	r18, 0xBE	; 190
     bc2:	61 f6       	brne	.-104    	; 0xb5c <_tdma_rx_master+0x2a>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-4]!= 0xEF ) 
     bc4:	31 97       	sbiw	r30, 0x01	; 1
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
     bc6:	80 81       	ld	r24, Z
     bc8:	8f 3e       	cpi	r24, 0xEF	; 239
     bca:	c1 f2       	breq	.-80     	; 0xb7c <_tdma_rx_master+0x4a>
     bcc:	c7 cf       	rjmp	.-114    	; 0xb5c <_tdma_rx_master+0x2a>
//  if (rf_rx_check_fifop () == 1) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
     bce:	81 e0       	ldi	r24, 0x01	; 1
  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MISO);
  #endif

  return v;
}
     bd0:	08 95       	ret

00000bd2 <rf_rx_callback>:
 */
RF_RX_INFO *rf_rx_callback (RF_RX_INFO * pRRI)
{
  // Any code here gets called the instant a packet is received from the interrupt   
  return pRRI;
}
     bd2:	08 95       	ret

00000bd4 <tdma_aes_setkey>:

void tdma_aes_setkey(uint8_t *key)
{
uint8_t i;
	aes_setkey(key);
     bd4:	0c 94 a7 11 	jmp	0x234e	; 0x234e <aes_setkey>

00000bd8 <tdma_aes_enable>:
}


void tdma_aes_enable()
{
  _tdma_aes_enabled=1;
     bd8:	81 e0       	ldi	r24, 0x01	; 1
     bda:	80 93 e1 03 	sts	0x03E1, r24
     bde:	08 95       	ret

00000be0 <tdma_aes_disable>:
}

void tdma_aes_disable()
{
  _tdma_aes_enabled=1;
     be0:	81 e0       	ldi	r24, 0x01	; 1
     be2:	80 93 e1 03 	sts	0x03E1, r24
     be6:	08 95       	ret

00000be8 <tdma_sync_ok>:
}

uint8_t tdma_sync_ok()
{
return sync_status;
}
     be8:	80 91 ae 03 	lds	r24, 0x03AE
     bec:	08 95       	ret

00000bee <tdma_set_error_callback>:

int8_t tdma_set_error_callback(void (*fp)(void))
{
	if(fp==NULL ) return NRK_ERROR;
     bee:	00 97       	sbiw	r24, 0x00	; 0
     bf0:	31 f0       	breq	.+12     	; 0xbfe <tdma_set_error_callback+0x10>
	tdma_error_callback=fp;
     bf2:	90 93 ad 03 	sts	0x03AD, r25
     bf6:	80 93 ac 03 	sts	0x03AC, r24
return NRK_OK;
     bfa:	81 e0       	ldi	r24, 0x01	; 1
     bfc:	08 95       	ret
return sync_status;
}

int8_t tdma_set_error_callback(void (*fp)(void))
{
	if(fp==NULL ) return NRK_ERROR;
     bfe:	8f ef       	ldi	r24, 0xFF	; 255
	tdma_error_callback=fp;
return NRK_OK;
}
     c00:	08 95       	ret

00000c02 <tdma_tx_slot_add>:


int8_t tdma_tx_slot_add (uint16_t slot)
{
  tdma_tx_sched[0] = slot;
     c02:	90 93 e4 03 	sts	0x03E4, r25
     c06:	80 93 e3 03 	sts	0x03E3, r24
  tdma_tx_slots = 1;
     c0a:	81 e0       	ldi	r24, 0x01	; 1
     c0c:	80 93 e2 03 	sts	0x03E2, r24
  return NRK_OK;
}
     c10:	08 95       	ret

00000c12 <tdma_tx_reserve_set>:
  else
    return NRK_ERROR;
#else
  return NRK_ERROR;
#endif
}
     c12:	8f ef       	ldi	r24, 0xFF	; 255
     c14:	08 95       	ret

00000c16 <tdma_tx_reserve_get>:
  else
    return 0;
#else
  return 0;
#endif
}
     c16:	80 e0       	ldi	r24, 0x00	; 0
     c18:	90 e0       	ldi	r25, 0x00	; 0
     c1a:	08 95       	ret

00000c1c <tdma_set_rf_power>:

int8_t tdma_set_rf_power (uint8_t power)
{
  if (power > 31)
     c1c:	80 32       	cpi	r24, 0x20	; 32
     c1e:	20 f4       	brcc	.+8      	; 0xc28 <tdma_set_rf_power+0xc>
    return NRK_ERROR;
  rf_tx_power (power);
     c20:	0e 94 86 0d 	call	0x1b0c	; 0x1b0c <rf_tx_power>
  return NRK_OK;
     c24:	81 e0       	ldi	r24, 0x01	; 1
     c26:	08 95       	ret
}

int8_t tdma_set_rf_power (uint8_t power)
{
  if (power > 31)
    return NRK_ERROR;
     c28:	8f ef       	ldi	r24, 0xFF	; 255
  rf_tx_power (power);
  return NRK_OK;
}
     c2a:	08 95       	ret

00000c2c <tdma_set_channel>:

int8_t tdma_set_channel (uint8_t chan)
{
  if (chan > 26)
     c2c:	8b 31       	cpi	r24, 0x1B	; 27
     c2e:	68 f4       	brcc	.+26     	; 0xc4a <tdma_set_channel+0x1e>
     c30:	68 2f       	mov	r22, r24
    return NRK_ERROR;
  tdma_chan = chan;
     c32:	80 93 d4 03 	sts	0x03D4, r24
//rf_init (&tdma_rfRxInfo, chan, 0xFFFF, 0x00000);
  rf_init (&tdma_rfRxInfo, chan, 0x2420, 0x1214);
     c36:	24 e1       	ldi	r18, 0x14	; 20
     c38:	32 e1       	ldi	r19, 0x12	; 18
     c3a:	40 e2       	ldi	r20, 0x20	; 32
     c3c:	54 e2       	ldi	r21, 0x24	; 36
     c3e:	85 e0       	ldi	r24, 0x05	; 5
     c40:	96 e0       	ldi	r25, 0x06	; 6
     c42:	0e 94 c8 0d 	call	0x1b90	; 0x1b90 <rf_init>
  return NRK_OK;
     c46:	81 e0       	ldi	r24, 0x01	; 1
     c48:	08 95       	ret
}

int8_t tdma_set_channel (uint8_t chan)
{
  if (chan > 26)
    return NRK_ERROR;
     c4a:	8f ef       	ldi	r24, 0xFF	; 255
  tdma_chan = chan;
//rf_init (&tdma_rfRxInfo, chan, 0xFFFF, 0x00000);
  rf_init (&tdma_rfRxInfo, chan, 0x2420, 0x1214);
  return NRK_OK;
}
     c4c:	08 95       	ret

00000c4e <tdma_set_slot_len_ms>:

int8_t tdma_set_slot_len_ms (uint16_t len)
{
  tdma_slot_len_ms = len;
     c4e:	90 93 dc 03 	sts	0x03DC, r25
     c52:	80 93 db 03 	sts	0x03DB, r24
  _tdma_slot_time.nano_secs = len * NANOS_PER_MS;
     c56:	ea eb       	ldi	r30, 0xBA	; 186
     c58:	f3 e0       	ldi	r31, 0x03	; 3
     c5a:	dc 01       	movw	r26, r24
     c5c:	20 e4       	ldi	r18, 0x40	; 64
     c5e:	32 e4       	ldi	r19, 0x42	; 66
     c60:	4f e0       	ldi	r20, 0x0F	; 15
     c62:	50 e0       	ldi	r21, 0x00	; 0
     c64:	0e 94 a8 32 	call	0x6550	; 0x6550 <__muluhisi3>
     c68:	64 83       	std	Z+4, r22	; 0x04
     c6a:	75 83       	std	Z+5, r23	; 0x05
     c6c:	86 83       	std	Z+6, r24	; 0x06
     c6e:	97 83       	std	Z+7, r25	; 0x07
  _tdma_slot_time.secs = 0;
     c70:	10 82       	st	Z, r1
     c72:	11 82       	std	Z+1, r1	; 0x01
     c74:	12 82       	std	Z+2, r1	; 0x02
     c76:	13 82       	std	Z+3, r1	; 0x03
  return NRK_OK;
}
     c78:	81 e0       	ldi	r24, 0x01	; 1
     c7a:	08 95       	ret

00000c7c <tdma_set_slots_per_cycle>:


int8_t tdma_set_slots_per_cycle (uint16_t slots_per_cycle)
{

  tdma_slots_per_cycle = slots_per_cycle;
     c7c:	90 93 da 03 	sts	0x03DA, r25
     c80:	80 93 d9 03 	sts	0x03D9, r24
}
     c84:	08 95       	ret

00000c86 <tdma_send>:

int8_t tdma_send (tdma_info * fd, uint8_t * buf, uint8_t len, uint8_t flags)
{
     c86:	cf 92       	push	r12
     c88:	df 92       	push	r13
     c8a:	ef 92       	push	r14
     c8c:	ff 92       	push	r15
     c8e:	cf 93       	push	r28
     c90:	df 93       	push	r29
     c92:	00 d0       	rcall	.+0      	; 0xc94 <tdma_send+0xe>
     c94:	cd b7       	in	r28, 0x3d	; 61
     c96:	de b7       	in	r29, 0x3e	; 62
     c98:	6c 01       	movw	r12, r24
     c9a:	7b 01       	movw	r14, r22
  uint32_t mask;
  uint8_t i;

  if (tx_data_ready == 1)
     c9c:	80 91 dd 03 	lds	r24, 0x03DD
     ca0:	81 30       	cpi	r24, 0x01	; 1
     ca2:	09 f4       	brne	.+2      	; 0xca6 <tdma_send+0x20>
     ca4:	8d c0       	rjmp	.+282    	; 0xdc0 <tdma_send+0x13a>
    return NRK_ERROR;
  if (len == 0)
     ca6:	44 23       	and	r20, r20
     ca8:	09 f4       	brne	.+2      	; 0xcac <tdma_send+0x26>
     caa:	8a c0       	rjmp	.+276    	; 0xdc0 <tdma_send+0x13a>
    return NRK_ERROR;
  if (buf == NULL)
     cac:	61 15       	cp	r22, r1
     cae:	71 05       	cpc	r23, r1
     cb0:	09 f4       	brne	.+2      	; 0xcb4 <tdma_send+0x2e>
     cb2:	86 c0       	rjmp	.+268    	; 0xdc0 <tdma_send+0x13a>
    return NRK_ERROR;
  if (fd == NULL)
     cb4:	c1 14       	cp	r12, r1
     cb6:	d1 04       	cpc	r13, r1
     cb8:	09 f4       	brne	.+2      	; 0xcbc <tdma_send+0x36>
     cba:	82 c0       	rjmp	.+260    	; 0xdc0 <tdma_send+0x13a>
    if (nrk_reserve_consume (tx_reserve) == NRK_ERROR) {
      return NRK_ERROR;
    }
  }
#endif
  if (flags == TDMA_BLOCKING)
     cbc:	21 11       	cpse	r18, r1
     cbe:	08 c0       	rjmp	.+16     	; 0xcd0 <tdma_send+0x4a>
    nrk_signal_register (tdma_tx_pkt_done_signal);
     cc0:	80 91 10 08 	lds	r24, 0x0810
     cc4:	2a 83       	std	Y+2, r18	; 0x02
     cc6:	49 83       	std	Y+1, r20	; 0x01
     cc8:	0e 94 5e 20 	call	0x40bc	; 0x40bc <nrk_signal_register>
     ccc:	49 81       	ldd	r20, Y+1	; 0x01
     cce:	2a 81       	ldd	r18, Y+2	; 0x02

  tx_data_ready = 1;
     cd0:	81 e0       	ldi	r24, 0x01	; 1
     cd2:	80 93 dd 03 	sts	0x03DD, r24

  tdma_rfTxInfo.pPayload = tdma_tx_buf;
     cd6:	8b e5       	ldi	r24, 0x5B	; 91
     cd8:	94 e0       	ldi	r25, 0x04	; 4
     cda:	90 93 d4 06 	sts	0x06D4, r25
     cde:	80 93 d3 06 	sts	0x06D3, r24
// Setup the header data
  tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = (fd->slot >> 8) & 0xff;
     ce2:	f6 01       	movw	r30, r12
     ce4:	81 81       	ldd	r24, Z+1	; 0x01
     ce6:	80 93 5c 04 	sts	0x045C, r24
  tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = (fd->slot & 0xff);
     cea:	80 81       	ld	r24, Z
     cec:	80 93 5b 04 	sts	0x045B, r24
  tdma_rfTxInfo.pPayload[TDMA_DST_HIGH] = (fd->dst >> 8) & 0xff;
     cf0:	85 81       	ldd	r24, Z+5	; 0x05
     cf2:	96 81       	ldd	r25, Z+6	; 0x06
     cf4:	90 93 5e 04 	sts	0x045E, r25
  tdma_rfTxInfo.pPayload[TDMA_DST_LOW] = (fd->dst & 0xff);
     cf8:	80 93 5d 04 	sts	0x045D, r24
//  tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = (fd->src >> 8) & 0xff;
  tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = (tdma_my_mac & 0xff);
     cfc:	80 91 e0 03 	lds	r24, 0x03E0
     d00:	80 93 60 04 	sts	0x0460, r24
  tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = (tdma_my_mac >> 8) & 0xff;
     d04:	10 92 5f 04 	sts	0x045F, r1
  fd->seq_num++;
     d08:	81 85       	ldd	r24, Z+9	; 0x09
     d0a:	92 85       	ldd	r25, Z+10	; 0x0a
     d0c:	01 96       	adiw	r24, 0x01	; 1
     d0e:	92 87       	std	Z+10, r25	; 0x0a
     d10:	81 87       	std	Z+9, r24	; 0x09
  tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_HIGH] = ((fd->seq_num>>8) & 0xff);
     d12:	90 93 62 04 	sts	0x0462, r25
  tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_LOW] = (fd->seq_num & 0xff);
     d16:	80 93 61 04 	sts	0x0461, r24
  tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_HIGH] = (fd->cycle_size >> 8) & 0xff;
     d1a:	83 81       	ldd	r24, Z+3	; 0x03
     d1c:	80 93 64 04 	sts	0x0464, r24
  tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_LOW] = (fd->cycle_size & 0xff);
     d20:	82 81       	ldd	r24, Z+2	; 0x02
     d22:	80 93 63 04 	sts	0x0463, r24
  tdma_rfTxInfo.pPayload[TDMA_TTL] = tdma_ttl<<4 | tdma_ttl;
     d26:	30 91 de 03 	lds	r19, 0x03DE
     d2a:	f0 e1       	ldi	r31, 0x10	; 16
     d2c:	3f 9f       	mul	r19, r31
     d2e:	c0 01       	movw	r24, r0
     d30:	11 24       	eor	r1, r1
     d32:	83 2b       	or	r24, r19
     d34:	80 93 65 04 	sts	0x0465, r24
     d38:	5e 2d       	mov	r21, r14

// Copy the user payload to the back of the header
  for (i = 0; i < len; i++)
     d3a:	f7 01       	movw	r30, r14
     d3c:	8c e0       	ldi	r24, 0x0C	; 12
     d3e:	90 e0       	ldi	r25, 0x00	; 0
     d40:	3e 2f       	mov	r19, r30
     d42:	35 1b       	sub	r19, r21
     d44:	34 17       	cp	r19, r20
     d46:	50 f4       	brcc	.+20     	; 0xd5c <tdma_send+0xd6>
    tdma_rfTxInfo.pPayload[i + TDMA_PCF_HEADER] = buf[i];
     d48:	31 91       	ld	r19, Z+
     d4a:	a0 91 d3 06 	lds	r26, 0x06D3
     d4e:	b0 91 d4 06 	lds	r27, 0x06D4
     d52:	a8 0f       	add	r26, r24
     d54:	b9 1f       	adc	r27, r25
     d56:	3c 93       	st	X, r19
     d58:	01 96       	adiw	r24, 0x01	; 1
     d5a:	f2 cf       	rjmp	.-28     	; 0xd40 <tdma_send+0xba>
// Set packet length with header
  tdma_rfTxInfo.length = len + TDMA_PCF_HEADER;
     d5c:	44 5f       	subi	r20, 0xF4	; 244
     d5e:	40 93 d2 06 	sts	0x06D2, r20
#ifdef DEBUG
  nrk_kprintf (PSTR ("Waiting for tx done signal\r\n"));
#endif

  if (flags == TDMA_BLOCKING) {
     d62:	21 11       	cpse	r18, r1
     d64:	2b c0       	rjmp	.+86     	; 0xdbc <tdma_send+0x136>
    mask = nrk_event_wait (SIG (tdma_tx_pkt_done_signal));
     d66:	81 e0       	ldi	r24, 0x01	; 1
     d68:	90 e0       	ldi	r25, 0x00	; 0
     d6a:	a0 e0       	ldi	r26, 0x00	; 0
     d6c:	b0 e0       	ldi	r27, 0x00	; 0
     d6e:	bc 01       	movw	r22, r24
     d70:	cd 01       	movw	r24, r26
     d72:	00 90 10 08 	lds	r0, 0x0810
     d76:	04 c0       	rjmp	.+8      	; 0xd80 <tdma_send+0xfa>
     d78:	66 0f       	add	r22, r22
     d7a:	77 1f       	adc	r23, r23
     d7c:	88 1f       	adc	r24, r24
     d7e:	99 1f       	adc	r25, r25
     d80:	0a 94       	dec	r0
     d82:	d2 f7       	brpl	.-12     	; 0xd78 <tdma_send+0xf2>
     d84:	0e 94 01 21 	call	0x4202	; 0x4202 <nrk_event_wait>
     d88:	6b 01       	movw	r12, r22
     d8a:	7c 01       	movw	r14, r24
    if (mask == 0)
     d8c:	61 15       	cp	r22, r1
     d8e:	71 05       	cpc	r23, r1
     d90:	81 05       	cpc	r24, r1
     d92:	91 05       	cpc	r25, r1
     d94:	21 f4       	brne	.+8      	; 0xd9e <tdma_send+0x118>
      nrk_kprintf (PSTR ("TDMA TX: Error calling event wait\r\n"));
     d96:	8a e7       	ldi	r24, 0x7A	; 122
     d98:	92 e0       	ldi	r25, 0x02	; 2
     d9a:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
    if ((mask & SIG (tdma_tx_pkt_done_signal)) == 0)
     d9e:	00 90 10 08 	lds	r0, 0x0810
     da2:	04 c0       	rjmp	.+8      	; 0xdac <tdma_send+0x126>
     da4:	f6 94       	lsr	r15
     da6:	e7 94       	ror	r14
     da8:	d7 94       	ror	r13
     daa:	c7 94       	ror	r12
     dac:	0a 94       	dec	r0
     dae:	d2 f7       	brpl	.-12     	; 0xda4 <tdma_send+0x11e>
     db0:	c0 fc       	sbrc	r12, 0
     db2:	04 c0       	rjmp	.+8      	; 0xdbc <tdma_send+0x136>
      nrk_kprintf (PSTR ("TDMA TX: Woke up on wrong signal\r\n"));
     db4:	87 e5       	ldi	r24, 0x57	; 87
     db6:	92 e0       	ldi	r25, 0x02	; 2
     db8:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
    return NRK_OK;
     dbc:	81 e0       	ldi	r24, 0x01	; 1
     dbe:	01 c0       	rjmp	.+2      	; 0xdc2 <tdma_send+0x13c>
{
  uint32_t mask;
  uint8_t i;

  if (tx_data_ready == 1)
    return NRK_ERROR;
     dc0:	8f ef       	ldi	r24, 0xFF	; 255
      nrk_kprintf (PSTR ("TDMA TX: Woke up on wrong signal\r\n"));
    return NRK_OK;
  }

  return NRK_OK;
}
     dc2:	0f 90       	pop	r0
     dc4:	0f 90       	pop	r0
     dc6:	df 91       	pop	r29
     dc8:	cf 91       	pop	r28
     dca:	ff 90       	pop	r15
     dcc:	ef 90       	pop	r14
     dce:	df 90       	pop	r13
     dd0:	cf 90       	pop	r12
     dd2:	08 95       	ret

00000dd4 <tdma_recv>:

int8_t tdma_recv (tdma_info * fd, uint8_t * buf, uint8_t * len, uint8_t flags)
{
     dd4:	8f 92       	push	r8
     dd6:	9f 92       	push	r9
     dd8:	af 92       	push	r10
     dda:	bf 92       	push	r11
     ddc:	cf 92       	push	r12
     dde:	df 92       	push	r13
     de0:	ef 92       	push	r14
     de2:	ff 92       	push	r15
     de4:	0f 93       	push	r16
     de6:	1f 93       	push	r17
     de8:	cf 93       	push	r28
     dea:	df 93       	push	r29
     dec:	1f 92       	push	r1
     dee:	cd b7       	in	r28, 0x3d	; 61
     df0:	de b7       	in	r29, 0x3e	; 62
     df2:	4c 01       	movw	r8, r24
     df4:	8b 01       	movw	r16, r22
     df6:	5a 01       	movw	r10, r20
     df8:	80 91 d6 03 	lds	r24, 0x03D6
  nrk_sig_mask_t event;
  uint8_t i;
  if (flags == TDMA_BLOCKING) {
     dfc:	21 11       	cpse	r18, r1
     dfe:	1c c0       	rjmp	.+56     	; 0xe38 <tdma_recv+0x64>
    if (tdma_rx_buf_empty == 1) {
     e00:	81 30       	cpi	r24, 0x01	; 1
     e02:	f1 f4       	brne	.+60     	; 0xe40 <tdma_recv+0x6c>
      nrk_signal_register (tdma_rx_pkt_signal);
     e04:	80 91 0f 08 	lds	r24, 0x080F
     e08:	29 83       	std	Y+1, r18	; 0x01
     e0a:	0e 94 5e 20 	call	0x40bc	; 0x40bc <nrk_signal_register>
      event = nrk_event_wait (SIG (tdma_rx_pkt_signal));
     e0e:	81 e0       	ldi	r24, 0x01	; 1
     e10:	90 e0       	ldi	r25, 0x00	; 0
     e12:	a0 e0       	ldi	r26, 0x00	; 0
     e14:	b0 e0       	ldi	r27, 0x00	; 0
     e16:	bc 01       	movw	r22, r24
     e18:	cd 01       	movw	r24, r26
     e1a:	00 90 0f 08 	lds	r0, 0x080F
     e1e:	04 c0       	rjmp	.+8      	; 0xe28 <tdma_recv+0x54>
     e20:	66 0f       	add	r22, r22
     e22:	77 1f       	adc	r23, r23
     e24:	88 1f       	adc	r24, r24
     e26:	99 1f       	adc	r25, r25
     e28:	0a 94       	dec	r0
     e2a:	d2 f7       	brpl	.-12     	; 0xe20 <tdma_recv+0x4c>
     e2c:	0e 94 01 21 	call	0x4202	; 0x4202 <nrk_event_wait>
     e30:	6b 01       	movw	r12, r22
     e32:	7c 01       	movw	r14, r24
     e34:	29 81       	ldd	r18, Y+1	; 0x01
     e36:	04 c0       	rjmp	.+8      	; 0xe40 <tdma_recv+0x6c>
    }
  }
  else if (tdma_rx_buf_empty == 1)
     e38:	81 30       	cpi	r24, 0x01	; 1
     e3a:	11 f4       	brne	.+4      	; 0xe40 <tdma_recv+0x6c>
    return NRK_ERROR;
     e3c:	8f ef       	ldi	r24, 0xFF	; 255
     e3e:	7c c0       	rjmp	.+248    	; 0xf38 <tdma_recv+0x164>

  if (tdma_rfRxInfo.length < TDMA_PCF_HEADER)
     e40:	80 91 08 06 	lds	r24, 0x0608
     e44:	8c 30       	cpi	r24, 0x0C	; 12
     e46:	d4 f3       	brlt	.-12     	; 0xe3c <tdma_recv+0x68>
    return NRK_ERROR;
  // Set the length
  *len = (uint8_t) (tdma_rfRxInfo.length - TDMA_PCF_HEADER);
     e48:	8c 50       	subi	r24, 0x0C	; 12
     e4a:	d5 01       	movw	r26, r10
     e4c:	8c 93       	st	X, r24
  // Copy the payload data
  for (i = 0; i < *len; i++)
     e4e:	80 e0       	ldi	r24, 0x00	; 0
     e50:	f5 01       	movw	r30, r10
     e52:	90 81       	ld	r25, Z
     e54:	89 17       	cp	r24, r25
     e56:	78 f4       	brcc	.+30     	; 0xe76 <tdma_recv+0xa2>
    buf[i] = tdma_rfRxInfo.pPayload[i + TDMA_PCF_HEADER];
     e58:	48 2f       	mov	r20, r24
     e5a:	50 e0       	ldi	r21, 0x00	; 0
     e5c:	e0 91 0a 06 	lds	r30, 0x060A
     e60:	f0 91 0b 06 	lds	r31, 0x060B
     e64:	e4 0f       	add	r30, r20
     e66:	f5 1f       	adc	r31, r21
     e68:	94 85       	ldd	r25, Z+12	; 0x0c
     e6a:	f8 01       	movw	r30, r16
     e6c:	e4 0f       	add	r30, r20
     e6e:	f5 1f       	adc	r31, r21
     e70:	90 83       	st	Z, r25
  if (tdma_rfRxInfo.length < TDMA_PCF_HEADER)
    return NRK_ERROR;
  // Set the length
  *len = (uint8_t) (tdma_rfRxInfo.length - TDMA_PCF_HEADER);
  // Copy the payload data
  for (i = 0; i < *len; i++)
     e72:	8f 5f       	subi	r24, 0xFF	; 255
     e74:	ed cf       	rjmp	.-38     	; 0xe50 <tdma_recv+0x7c>
    buf[i] = tdma_rfRxInfo.pPayload[i + TDMA_PCF_HEADER];

  // Fill the information struct
  fd->rssi = tdma_rfRxInfo.rssi;
     e76:	80 91 0d 06 	lds	r24, 0x060D
     e7a:	99 27       	eor	r25, r25
     e7c:	87 fd       	sbrc	r24, 7
     e7e:	90 95       	com	r25
     e80:	d4 01       	movw	r26, r8
     e82:	1e 96       	adiw	r26, 0x0e	; 14
     e84:	9c 93       	st	X, r25
     e86:	8e 93       	st	-X, r24
     e88:	1d 97       	sbiw	r26, 0x0d	; 13
  fd->actualRssi = tdma_rfRxInfo.actualRssi;
     e8a:	80 91 0e 06 	lds	r24, 0x060E
     e8e:	1f 96       	adiw	r26, 0x0f	; 15
     e90:	8c 93       	st	X, r24
     e92:	1f 97       	sbiw	r26, 0x0f	; 15
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
     e94:	80 91 0f 06 	lds	r24, 0x060F
     e98:	50 96       	adiw	r26, 0x10	; 16
     e9a:	8c 93       	st	X, r24
     e9c:	50 97       	sbiw	r26, 0x10	; 16
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
     e9e:	80 91 10 06 	lds	r24, 0x0610
     ea2:	51 96       	adiw	r26, 0x11	; 17
     ea4:	8c 93       	st	X, r24
     ea6:	51 97       	sbiw	r26, 0x11	; 17
  fd->src =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
     ea8:	e0 91 0a 06 	lds	r30, 0x060A
     eac:	f0 91 0b 06 	lds	r31, 0x060B
     eb0:	85 81       	ldd	r24, Z+5	; 0x05
     eb2:	90 e0       	ldi	r25, 0x00	; 0
     eb4:	98 2f       	mov	r25, r24
     eb6:	88 27       	eor	r24, r24
     eb8:	34 81       	ldd	r19, Z+4	; 0x04
     eba:	83 2b       	or	r24, r19
  // Fill the information struct
  fd->rssi = tdma_rfRxInfo.rssi;
  fd->actualRssi = tdma_rfRxInfo.actualRssi;
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
  fd->src =
     ebc:	18 96       	adiw	r26, 0x08	; 8
     ebe:	9c 93       	st	X, r25
     ec0:	8e 93       	st	-X, r24
     ec2:	17 97       	sbiw	r26, 0x07	; 7
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
     ec4:	83 81       	ldd	r24, Z+3	; 0x03
     ec6:	90 e0       	ldi	r25, 0x00	; 0
     ec8:	98 2f       	mov	r25, r24
     eca:	88 27       	eor	r24, r24
     ecc:	32 81       	ldd	r19, Z+2	; 0x02
     ece:	83 2b       	or	r24, r19
  fd->energyDetectionLevel = tdma_rfRxInfo.energyDetectionLevel;
  fd->linkQualityIndication = tdma_rfRxInfo.linkQualityIndication;
  fd->src =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
     ed0:	16 96       	adiw	r26, 0x06	; 6
     ed2:	9c 93       	st	X, r25
     ed4:	8e 93       	st	-X, r24
     ed6:	15 97       	sbiw	r26, 0x05	; 5
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
     ed8:	81 81       	ldd	r24, Z+1	; 0x01
     eda:	90 e0       	ldi	r25, 0x00	; 0
     edc:	98 2f       	mov	r25, r24
     ede:	88 27       	eor	r24, r24
     ee0:	30 81       	ld	r19, Z
     ee2:	83 2b       	or	r24, r19
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SRC_LOW];
  fd->dst =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
     ee4:	11 96       	adiw	r26, 0x01	; 1
     ee6:	9c 93       	st	X, r25
     ee8:	8e 93       	st	-X, r24
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
    ((uint16_t) tdma_rfRxInfo.
     eea:	87 81       	ldd	r24, Z+7	; 0x07
     eec:	90 e0       	ldi	r25, 0x00	; 0
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
     eee:	98 2f       	mov	r25, r24
     ef0:	88 27       	eor	r24, r24
     ef2:	36 81       	ldd	r19, Z+6	; 0x06
     ef4:	83 2b       	or	r24, r19
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_DST_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_DST_LOW];
  fd->slot =
    ((uint16_t) tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
     ef6:	1a 96       	adiw	r26, 0x0a	; 10
     ef8:	9c 93       	st	X, r25
     efa:	8e 93       	st	-X, r24
     efc:	19 97       	sbiw	r26, 0x09	; 9
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SEQ_NUM_LOW];
  fd->cycle_size =
    ((uint16_t) tdma_rfRxInfo.
     efe:	81 85       	ldd	r24, Z+9	; 0x09
     f00:	90 e0       	ldi	r25, 0x00	; 0
     pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
     f02:	98 2f       	mov	r25, r24
     f04:	88 27       	eor	r24, r24
     f06:	30 85       	ldd	r19, Z+8	; 0x08
     f08:	83 2b       	or	r24, r19
    pPayload[TDMA_SLOT_LOW];
  fd->seq_num =
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_SEQ_NUM_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_SEQ_NUM_LOW];
  fd->cycle_size =
     f0a:	13 96       	adiw	r26, 0x03	; 3
     f0c:	9c 93       	st	X, r25
     f0e:	8e 93       	st	-X, r24
     f10:	12 97       	sbiw	r26, 0x02	; 2
    ((uint16_t) tdma_rfRxInfo.
     pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
    pPayload[TDMA_CYCLE_SIZE_LOW];

  fd->ttl= (uint8_t) tdma_rfRxInfo.pPayload[TDMA_TTL]; 
     f12:	82 85       	ldd	r24, Z+10	; 0x0a
     f14:	1c 96       	adiw	r26, 0x0c	; 12
     f16:	8c 93       	st	X, r24


  // Check if it was a time out instead of packet RX signal
  if (flags == TDMA_BLOCKING)
     f18:	21 11       	cpse	r18, r1
     f1a:	0b c0       	rjmp	.+22     	; 0xf32 <tdma_recv+0x15e>
    if ((event & SIG (tdma_rx_pkt_signal)) == 0)
     f1c:	00 90 0f 08 	lds	r0, 0x080F
     f20:	04 c0       	rjmp	.+8      	; 0xf2a <tdma_recv+0x156>
     f22:	f6 94       	lsr	r15
     f24:	e7 94       	ror	r14
     f26:	d7 94       	ror	r13
     f28:	c7 94       	ror	r12
     f2a:	0a 94       	dec	r0
     f2c:	d2 f7       	brpl	.-12     	; 0xf22 <tdma_recv+0x14e>
     f2e:	c0 fe       	sbrs	r12, 0
     f30:	85 cf       	rjmp	.-246    	; 0xe3c <tdma_recv+0x68>
      return NRK_ERROR;

  // Set the buffer as empty
  tdma_rx_buf_empty = 1;
     f32:	81 e0       	ldi	r24, 0x01	; 1
     f34:	80 93 d6 03 	sts	0x03D6, r24
  return NRK_OK;

}
     f38:	0f 90       	pop	r0
     f3a:	df 91       	pop	r29
     f3c:	cf 91       	pop	r28
     f3e:	1f 91       	pop	r17
     f40:	0f 91       	pop	r16
     f42:	ff 90       	pop	r15
     f44:	ef 90       	pop	r14
     f46:	df 90       	pop	r13
     f48:	cf 90       	pop	r12
     f4a:	bf 90       	pop	r11
     f4c:	af 90       	pop	r10
     f4e:	9f 90       	pop	r9
     f50:	8f 90       	pop	r8
     f52:	08 95       	ret

00000f54 <tdma_rx_pkt_set_buffer>:


int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
     f54:	00 97       	sbiw	r24, 0x00	; 0
     f56:	51 f0       	breq	.+20     	; 0xf6c <tdma_rx_pkt_set_buffer+0x18>
    return NRK_ERROR;
  tdma_rfRxInfo.pPayload = buf;
     f58:	90 93 0b 06 	sts	0x060B, r25
     f5c:	80 93 0a 06 	sts	0x060A, r24
  tdma_rfRxInfo.max_length = size;
     f60:	60 93 09 06 	sts	0x0609, r22
  tdma_rx_buf_empty = 1;
     f64:	81 e0       	ldi	r24, 0x01	; 1
     f66:	80 93 d6 03 	sts	0x03D6, r24
  return NRK_OK;
     f6a:	08 95       	ret


int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
    return NRK_ERROR;
     f6c:	8f ef       	ldi	r24, 0xFF	; 255
  tdma_rfRxInfo.pPayload = buf;
  tdma_rfRxInfo.max_length = size;
  tdma_rx_buf_empty = 1;
  return NRK_OK;
}
     f6e:	08 95       	ret

00000f70 <tdma_ttl_set>:

void tdma_ttl_set(uint8_t ttl)
{
tdma_ttl=ttl;
     f70:	80 93 de 03 	sts	0x03DE, r24
     f74:	08 95       	ret

00000f76 <tdma_init>:
}

int8_t tdma_init (uint8_t mode, uint8_t chan, uint16_t my_mac)
{
     f76:	0f 93       	push	r16
     f78:	1f 93       	push	r17
     f7a:	cf 93       	push	r28
     f7c:	df 93       	push	r29
     f7e:	16 2f       	mov	r17, r22
     f80:	d4 2f       	mov	r29, r20
     f82:	05 2f       	mov	r16, r21
  tx_reserve = -1;
     f84:	9f ef       	ldi	r25, 0xFF	; 255
     f86:	90 93 b1 03 	sts	0x03B1, r25
  tdma_rx_failure_cnt = 0;
     f8a:	10 92 b0 03 	sts	0x03B0, r1
     f8e:	10 92 af 03 	sts	0x03AF, r1
  tdma_mode = mode;
     f92:	80 93 df 03 	sts	0x03DF, r24
  tdma_tx_slots = 0;
     f96:	10 92 e2 03 	sts	0x03E2, r1
  tdma_ttl=TDMA_DEFAULT_TTL;
     f9a:	83 e0       	ldi	r24, 0x03	; 3
     f9c:	80 93 de 03 	sts	0x03DE, r24
  sync_status=0;
     fa0:	10 92 ae 03 	sts	0x03AE, r1
    nrk_gpio_direction(NRK_MOSI,NRK_PIN_OUTPUT);
    nrk_gpio_direction(NRK_MISO,NRK_PIN_OUTPUT);
  #endif


  tdma_slots_per_cycle = TDMA_DEFAULT_SLOTS_PER_CYCLE;
     fa4:	80 e0       	ldi	r24, 0x00	; 0
     fa6:	94 e0       	ldi	r25, 0x04	; 4
     fa8:	90 93 da 03 	sts	0x03DA, r25
     fac:	80 93 d9 03 	sts	0x03D9, r24

  _tdma_slot_time.nano_secs = TDMA_DEFAULT_SLOT_MS * NANOS_PER_MS;
     fb0:	80 e8       	ldi	r24, 0x80	; 128
     fb2:	96 e9       	ldi	r25, 0x96	; 150
     fb4:	a8 e9       	ldi	r26, 0x98	; 152
     fb6:	b0 e0       	ldi	r27, 0x00	; 0
     fb8:	80 93 be 03 	sts	0x03BE, r24
     fbc:	90 93 bf 03 	sts	0x03BF, r25
     fc0:	a0 93 c0 03 	sts	0x03C0, r26
     fc4:	b0 93 c1 03 	sts	0x03C1, r27
  _tdma_slot_time.secs = 0;
     fc8:	10 92 ba 03 	sts	0x03BA, r1
     fcc:	10 92 bb 03 	sts	0x03BB, r1
     fd0:	10 92 bc 03 	sts	0x03BC, r1
     fd4:	10 92 bd 03 	sts	0x03BD, r1

  tdma_rx_pkt_signal = nrk_signal_create ();
     fd8:	0e 94 4e 1f 	call	0x3e9c	; 0x3e9c <nrk_signal_create>
     fdc:	c8 2f       	mov	r28, r24
     fde:	80 93 0f 08 	sts	0x080F, r24
  if (tdma_rx_pkt_signal == NRK_ERROR) {
     fe2:	8f 3f       	cpi	r24, 0xFF	; 255
     fe4:	19 f4       	brne	.+6      	; 0xfec <tdma_init+0x76>
    nrk_kprintf (PSTR ("TDMA ERROR: creating rx signal failed\r\n"));
     fe6:	8f e2       	ldi	r24, 0x2F	; 47
     fe8:	92 e0       	ldi	r25, 0x02	; 2
     fea:	09 c0       	rjmp	.+18     	; 0xffe <tdma_init+0x88>
    nrk_kernel_error_add (NRK_SIGNAL_CREATE_ERROR, nrk_cur_task_TCB->task_ID);
    return NRK_ERROR;
  }
  tdma_tx_pkt_done_signal = nrk_signal_create ();
     fec:	0e 94 4e 1f 	call	0x3e9c	; 0x3e9c <nrk_signal_create>
     ff0:	c8 2f       	mov	r28, r24
     ff2:	80 93 10 08 	sts	0x0810, r24
  if (tdma_tx_pkt_done_signal == NRK_ERROR) {
     ff6:	8f 3f       	cpi	r24, 0xFF	; 255
     ff8:	69 f4       	brne	.+26     	; 0x1014 <tdma_init+0x9e>
    nrk_kprintf (PSTR ("TDMA ERROR: creating tx signal failed\r\n"));
     ffa:	87 e0       	ldi	r24, 0x07	; 7
     ffc:	92 e0       	ldi	r25, 0x02	; 2
     ffe:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
    nrk_kernel_error_add (NRK_SIGNAL_CREATE_ERROR, nrk_cur_task_TCB->task_ID);
    1002:	e0 91 05 0a 	lds	r30, 0x0A05
    1006:	f0 91 06 0a 	lds	r31, 0x0A06
    100a:	60 85       	ldd	r22, Z+8	; 0x08
    100c:	8e e0       	ldi	r24, 0x0E	; 14
    100e:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <nrk_kernel_error_add>
    return NRK_ERROR;
    1012:	2d c0       	rjmp	.+90     	; 0x106e <tdma_init+0xf8>
  }
  tdma_enable_signal = nrk_signal_create ();
    1014:	0e 94 4e 1f 	call	0x3e9c	; 0x3e9c <nrk_signal_create>
    1018:	c8 2f       	mov	r28, r24
    101a:	80 93 aa 08 	sts	0x08AA, r24
  if (tdma_enable_signal == NRK_ERROR) {
    101e:	8f 3f       	cpi	r24, 0xFF	; 255
    1020:	19 f4       	brne	.+6      	; 0x1028 <tdma_init+0xb2>
    nrk_kprintf (PSTR ("TDMA ERROR: creating enable signal failed\r\n"));
    1022:	8b ed       	ldi	r24, 0xDB	; 219
    1024:	91 e0       	ldi	r25, 0x01	; 1
    1026:	eb cf       	rjmp	.-42     	; 0xffe <tdma_init+0x88>

int8_t tdma_rx_pkt_set_buffer (uint8_t * buf, uint8_t size)
{
  if (buf == NULL)
    return NRK_ERROR;
  tdma_rfRxInfo.pPayload = buf;
    1028:	8b ee       	ldi	r24, 0xEB	; 235
    102a:	93 e0       	ldi	r25, 0x03	; 3
    102c:	90 93 0b 06 	sts	0x060B, r25
    1030:	80 93 0a 06 	sts	0x060A, r24
  tdma_rfRxInfo.max_length = size;
    1034:	80 e7       	ldi	r24, 0x70	; 112
    1036:	80 93 09 06 	sts	0x0609, r24
  }


  // Set the one main rx buffer
  tdma_rx_pkt_set_buffer (tdma_rx_buf, TDMA_MAX_PKT_SIZE);
  tdma_rx_buf_empty = 1;
    103a:	c1 e0       	ldi	r28, 0x01	; 1
    103c:	c0 93 d6 03 	sts	0x03D6, r28
  tx_data_ready = 0;
    1040:	10 92 dd 03 	sts	0x03DD, r1


  // Setup the radio 
  rf_init (&tdma_rfRxInfo, chan, 0xffff, my_mac);
    1044:	2d 2f       	mov	r18, r29
    1046:	30 2f       	mov	r19, r16
    1048:	4f ef       	ldi	r20, 0xFF	; 255
    104a:	5f ef       	ldi	r21, 0xFF	; 255
    104c:	61 2f       	mov	r22, r17
    104e:	85 e0       	ldi	r24, 0x05	; 5
    1050:	96 e0       	ldi	r25, 0x06	; 6
    1052:	0e 94 c8 0d 	call	0x1b90	; 0x1b90 <rf_init>
  tdma_chan = chan;
    1056:	10 93 d4 03 	sts	0x03D4, r17
  tdma_my_mac = my_mac;
    105a:	d0 93 e0 03 	sts	0x03E0, r29

  //FASTSPI_SETREG (CC2420_RSSI, 0xE580); // CCA THR=-25
  //FASTSPI_SETREG (CC2420_TXCTRL, 0x80FF);       // TX TURNAROUND = 128 us
  //FASTSPI_SETREG (CC2420_RXCTRL1, 0x0A56);
  // default cca thresh of -45
  rf_set_cca_thresh (-45);
    105e:	83 ed       	ldi	r24, 0xD3	; 211
    1060:	9f ef       	ldi	r25, 0xFF	; 255
    1062:	0e 94 b9 10 	call	0x2172	; 0x2172 <rf_set_cca_thresh>

  asm volatile ("":::"memory");
  tdma_running = 1;
    1066:	c0 93 d5 03 	sts	0x03D5, r28
  tdma_is_enabled = 1;
    106a:	c0 93 d3 03 	sts	0x03D3, r28
  return NRK_OK;
}
    106e:	8c 2f       	mov	r24, r28
    1070:	df 91       	pop	r29
    1072:	cf 91       	pop	r28
    1074:	1f 91       	pop	r17
    1076:	0f 91       	pop	r16
    1078:	08 95       	ret

0000107a <tdma_get_rx_pkt_signal>:


nrk_sig_t tdma_get_rx_pkt_signal ()
{
  nrk_signal_register (tdma_rx_pkt_signal);
    107a:	80 91 0f 08 	lds	r24, 0x080F
    107e:	0e 94 5e 20 	call	0x40bc	; 0x40bc <nrk_signal_register>
  return (tdma_rx_pkt_signal);
}
    1082:	80 91 0f 08 	lds	r24, 0x080F
    1086:	08 95       	ret

00001088 <tdma_get_tx_done_signal>:

nrk_sig_t tdma_get_tx_done_signal ()
{
  nrk_signal_register (tdma_tx_pkt_done_signal);
    1088:	80 91 10 08 	lds	r24, 0x0810
    108c:	0e 94 5e 20 	call	0x40bc	; 0x40bc <nrk_signal_register>
  return (tdma_tx_pkt_done_signal);
}
    1090:	80 91 10 08 	lds	r24, 0x0810
    1094:	08 95       	ret

00001096 <tdma_rx_pkt_get>:


uint8_t *tdma_rx_pkt_get (uint8_t * len, int8_t * rssi)
{

  if (tdma_rx_buf_empty == 1) {
    1096:	20 91 d6 03 	lds	r18, 0x03D6
    109a:	21 30       	cpi	r18, 0x01	; 1
    109c:	39 f4       	brne	.+14     	; 0x10ac <tdma_rx_pkt_get+0x16>
    *len = 0;
    109e:	fc 01       	movw	r30, r24
    10a0:	10 82       	st	Z, r1
    *rssi = 0;
    10a2:	fb 01       	movw	r30, r22
    10a4:	10 82       	st	Z, r1
    return NULL;
    10a6:	80 e0       	ldi	r24, 0x00	; 0
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	08 95       	ret
  }
  *len = tdma_rfRxInfo.length;
    10ac:	20 91 08 06 	lds	r18, 0x0608
    10b0:	fc 01       	movw	r30, r24
    10b2:	20 83       	st	Z, r18
  *rssi = tdma_rfRxInfo.rssi;
    10b4:	80 91 0d 06 	lds	r24, 0x060D
    10b8:	fb 01       	movw	r30, r22
    10ba:	80 83       	st	Z, r24
  return tdma_rfRxInfo.pPayload;
    10bc:	80 91 0a 06 	lds	r24, 0x060A
    10c0:	90 91 0b 06 	lds	r25, 0x060B
}
    10c4:	08 95       	ret

000010c6 <tdma_rx_pkt_release>:


int8_t tdma_rx_pkt_release(void)
{
    tdma_rx_buf_empty=1;
    10c6:	81 e0       	ldi	r24, 0x01	; 1
    10c8:	80 93 d6 03 	sts	0x03D6, r24
return NRK_OK;
}
    10cc:	08 95       	ret

000010ce <tdma_disable>:


void tdma_disable ()
{
  tdma_is_enabled = 0;
    10ce:	10 92 d3 03 	sts	0x03D3, r1
  rf_power_down ();
    10d2:	0c 94 47 0d 	jmp	0x1a8e	; 0x1a8e <rf_power_down>

000010d6 <tdma_enable>:
}

void tdma_enable ()
{
  tdma_is_enabled = 1;
    10d6:	81 e0       	ldi	r24, 0x01	; 1
    10d8:	80 93 d3 03 	sts	0x03D3, r24
  rf_power_up ();
    10dc:	0e 94 6d 0d 	call	0x1ada	; 0x1ada <rf_power_up>
  nrk_event_signal (tdma_enable_signal);
    10e0:	80 91 aa 08 	lds	r24, 0x08AA
    10e4:	0c 94 90 20 	jmp	0x4120	; 0x4120 <nrk_event_signal>

000010e8 <tdma_wakeup>:

}

void tdma_wakeup()
{
tdma_wakeup_flag=1;
    10e8:	81 e0       	ldi	r24, 0x01	; 1
    10ea:	80 93 ee 05 	sts	0x05EE, r24
    10ee:	08 95       	ret

000010f0 <tdma_started>:

}

int8_t tdma_started ()
{
  return tdma_running;
    10f0:	80 91 d5 03 	lds	r24, 0x03D5
}
    10f4:	08 95       	ret

000010f6 <_tdma_rx>:
  return v;
}


int8_t _tdma_rx ()
{
    10f6:	cf 93       	push	r28
    10f8:	df 93       	push	r29
  int8_t v, i;
  v = 0;

  if (tdma_rx_buf_empty != 1)
    10fa:	80 91 d6 03 	lds	r24, 0x03D6
    10fe:	81 30       	cpi	r24, 0x01	; 1
    1100:	11 f0       	breq	.+4      	; 0x1106 <_tdma_rx+0x10>
    return NRK_ERROR;
    1102:	8f ef       	ldi	r24, 0xFF	; 255
    1104:	40 c0       	rjmp	.+128    	; 0x1186 <_tdma_rx+0x90>
    1106:	d4 e6       	ldi	r29, 0x64	; 100
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
    for (i = 0; i < 100; i++) {
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
    1108:	0e 94 42 0f 	call	0x1e84	; 0x1e84 <rf_rx_packet_nonblock>
    110c:	c8 2f       	mov	r28, r24
      if (v == 1) {
    110e:	81 30       	cpi	r24, 0x01	; 1
    1110:	89 f5       	brne	.+98     	; 0x1174 <_tdma_rx+0x7e>
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
    1112:	60 91 08 06 	lds	r22, 0x0608
    1116:	6d 30       	cpi	r22, 0x0D	; 13
    1118:	ac f1       	brlt	.+106    	; 0x1184 <_tdma_rx+0x8e>
	if(_tdma_aes_enabled)
    111a:	80 91 e1 03 	lds	r24, 0x03E1
    111e:	81 11       	cpse	r24, r1
    1120:	07 c0       	rjmp	.+14     	; 0x1130 <_tdma_rx+0x3a>
    nrk_gpio_clr(NRK_MISO);
  #endif
			return NRK_ERROR; 
			}
	 }
	  tdma_rx_buf_empty = 0;
    1122:	10 92 d6 03 	sts	0x03D6, r1
          nrk_event_signal (tdma_rx_pkt_signal);
    1126:	80 91 0f 08 	lds	r24, 0x080F
    112a:	0e 94 90 20 	call	0x4120	; 0x4120 <nrk_event_signal>
    112e:	2a c0       	rjmp	.+84     	; 0x1184 <_tdma_rx+0x8e>
      if (v == 1) {
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
    1130:	80 91 0a 06 	lds	r24, 0x060A
    1134:	90 91 0b 06 	lds	r25, 0x060B
    1138:	0e 94 18 12 	call	0x2430	; 0x2430 <aes_decrypt>
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    113c:	80 91 0a 06 	lds	r24, 0x060A
    1140:	90 91 0b 06 	lds	r25, 0x060B
    1144:	20 91 08 06 	lds	r18, 0x0608
    1148:	82 0f       	add	r24, r18
    114a:	91 1d       	adc	r25, r1
    114c:	27 fd       	sbrc	r18, 7
    114e:	9a 95       	dec	r25
    1150:	fc 01       	movw	r30, r24
    1152:	31 97       	sbiw	r30, 0x01	; 1
    1154:	20 81       	ld	r18, Z
    1156:	2a 3c       	cpi	r18, 0xCA	; 202
    1158:	a1 f6       	brne	.-88     	; 0x1102 <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    115a:	31 97       	sbiw	r30, 0x01	; 1
        // Grab packet, do good stuff
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
    115c:	20 81       	ld	r18, Z
    115e:	2e 3f       	cpi	r18, 0xFE	; 254
    1160:	81 f6       	brne	.-96     	; 0x1102 <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    1162:	31 97       	sbiw	r30, 0x01	; 1
        if (tdma_rfRxInfo.length > TDMA_PCF_HEADER) {
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
    1164:	20 81       	ld	r18, Z
    1166:	2e 3b       	cpi	r18, 0xBE	; 190
    1168:	61 f6       	brne	.-104    	; 0x1102 <_tdma_rx+0xc>
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-4]!= 0xEF ) {
    116a:	31 97       	sbiw	r30, 0x01	; 1
	if(_tdma_aes_enabled)
	{
          aes_decrypt(tdma_rfRxInfo.pPayload, tdma_rfRxInfo.length );
	  if(tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-1]!= 0xCA ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-2]!= 0xFE ||
	     tdma_rfRxInfo.pPayload[tdma_rfRxInfo.length-3]!= 0xBE ||
    116c:	80 81       	ld	r24, Z
    116e:	8f 3e       	cpi	r24, 0xEF	; 239
    1170:	c1 f2       	breq	.-80     	; 0x1122 <_tdma_rx+0x2c>
    1172:	c7 cf       	rjmp	.-114    	; 0x1102 <_tdma_rx+0xc>
	  tdma_rx_buf_empty = 0;
          nrk_event_signal (tdma_rx_pkt_signal);
        }
        break;
      }
      nrk_spin_wait_us (100);
    1174:	84 e6       	ldi	r24, 0x64	; 100
    1176:	90 e0       	ldi	r25, 0x00	; 0
    1178:	0e 94 67 2c 	call	0x58ce	; 0x58ce <nrk_spin_wait_us>
    117c:	d1 50       	subi	r29, 0x01	; 1

  #ifdef GPIO_DEBUG
    nrk_gpio_set(NRK_MISO);
  #endif
//  if (rf_rx_check_fifop () == 1) {
    for (i = 0; i < 100; i++) {
    117e:	21 f6       	brne	.-120    	; 0x1108 <_tdma_rx+0x12>
    1180:	8c 2f       	mov	r24, r28
    1182:	01 c0       	rjmp	.+2      	; 0x1186 <_tdma_rx+0x90>
  //    v = rf_polling_rx_packet ();
  v = rf_rx_packet_nonblock ();
    1184:	81 e0       	ldi	r24, 0x01	; 1

  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MISO);
  #endif
  return v;
}
    1186:	df 91       	pop	r29
    1188:	cf 91       	pop	r28
    118a:	08 95       	ret

0000118c <_tdma_tx>:


int8_t _tdma_tx ()
{
    118c:	0f 93       	push	r16
    118e:	1f 93       	push	r17
    1190:	cf 93       	push	r28
  int8_t v;
  uint8_t checksum, i;
  uint8_t *data_start, *frame_start = &TRXFBST;
 

if(_tdma_aes_enabled)
    1192:	90 91 e1 03 	lds	r25, 0x03E1
    1196:	99 23       	and	r25, r25
    1198:	09 f4       	brne	.+2      	; 0x119c <_tdma_tx+0x10>
    119a:	43 c0       	rjmp	.+134    	; 0x1222 <_tdma_tx+0x96>
{
   // Add 0xCAFEBEEF as a magic number for AES MAC
   tdma_rfTxInfo.length=tdma_rfTxInfo.length+4;
    119c:	20 91 d2 06 	lds	r18, 0x06D2
    11a0:	84 e0       	ldi	r24, 0x04	; 4
    11a2:	82 0f       	add	r24, r18

   // Make packet a multiple of 16
   if((tdma_rfTxInfo.length%16)!=0) tdma_rfTxInfo.length=((tdma_rfTxInfo.length/16)+1)*16;
    11a4:	38 2f       	mov	r19, r24
    11a6:	3f 70       	andi	r19, 0x0F	; 15
    11a8:	31 f0       	breq	.+12     	; 0x11b6 <_tdma_tx+0x2a>
    11aa:	87 ff       	sbrs	r24, 7
    11ac:	02 c0       	rjmp	.+4      	; 0x11b2 <_tdma_tx+0x26>
    11ae:	83 e1       	ldi	r24, 0x13	; 19
    11b0:	82 0f       	add	r24, r18
    11b2:	80 7f       	andi	r24, 0xF0	; 240
    11b4:	80 5f       	subi	r24, 0xF0	; 240
    11b6:	80 93 d2 06 	sts	0x06D2, r24
   
//   printf( "l2: %d\r\n",tdma_rfTxInfo.length );
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-1]=0xCA;
    11ba:	80 91 d2 06 	lds	r24, 0x06D2
    11be:	e0 91 d3 06 	lds	r30, 0x06D3
    11c2:	f0 91 d4 06 	lds	r31, 0x06D4
    11c6:	e8 0f       	add	r30, r24
    11c8:	f1 1d       	adc	r31, r1
    11ca:	87 fd       	sbrc	r24, 7
    11cc:	fa 95       	dec	r31
    11ce:	31 97       	sbiw	r30, 0x01	; 1
    11d0:	8a ec       	ldi	r24, 0xCA	; 202
    11d2:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
    11d4:	80 91 d2 06 	lds	r24, 0x06D2
    11d8:	e0 91 d3 06 	lds	r30, 0x06D3
    11dc:	f0 91 d4 06 	lds	r31, 0x06D4
    11e0:	e8 0f       	add	r30, r24
    11e2:	f1 1d       	adc	r31, r1
    11e4:	87 fd       	sbrc	r24, 7
    11e6:	fa 95       	dec	r31
    11e8:	32 97       	sbiw	r30, 0x02	; 2
    11ea:	8e ef       	ldi	r24, 0xFE	; 254
    11ec:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
    11ee:	80 91 d2 06 	lds	r24, 0x06D2
    11f2:	e0 91 d3 06 	lds	r30, 0x06D3
    11f6:	f0 91 d4 06 	lds	r31, 0x06D4
    11fa:	e8 0f       	add	r30, r24
    11fc:	f1 1d       	adc	r31, r1
    11fe:	87 fd       	sbrc	r24, 7
    1200:	fa 95       	dec	r31
    1202:	33 97       	sbiw	r30, 0x03	; 3
    1204:	8e eb       	ldi	r24, 0xBE	; 190
    1206:	80 83       	st	Z, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
    1208:	80 91 d2 06 	lds	r24, 0x06D2
    120c:	e0 91 d3 06 	lds	r30, 0x06D3
    1210:	f0 91 d4 06 	lds	r31, 0x06D4
    1214:	e8 0f       	add	r30, r24
    1216:	f1 1d       	adc	r31, r1
    1218:	87 fd       	sbrc	r24, 7
    121a:	fa 95       	dec	r31
    121c:	34 97       	sbiw	r30, 0x04	; 4
    121e:	8f ee       	ldi	r24, 0xEF	; 239
    1220:	80 83       	st	Z, r24
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    1222:	60 91 d2 06 	lds	r22, 0x06D2
    1226:	06 2f       	mov	r16, r22
    1228:	11 27       	eor	r17, r17
    122a:	07 fd       	sbrc	r16, 7
    122c:	10 95       	com	r17
	checksum+=tdma_rfTxInfo.pPayload[i];
    122e:	e0 91 d3 06 	lds	r30, 0x06D3
    1232:	f0 91 d4 06 	lds	r31, 0x06D4
    1236:	c0 e0       	ldi	r28, 0x00	; 0
    1238:	40 e0       	ldi	r20, 0x00	; 0
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    123a:	24 2f       	mov	r18, r20
    123c:	30 e0       	ldi	r19, 0x00	; 0
    123e:	20 17       	cp	r18, r16
    1240:	31 07       	cpc	r19, r17
    1242:	3c f4       	brge	.+14     	; 0x1252 <_tdma_tx+0xc6>
	checksum+=tdma_rfTxInfo.pPayload[i];
    1244:	2e 0f       	add	r18, r30
    1246:	3f 1f       	adc	r19, r31
    1248:	d9 01       	movw	r26, r18
    124a:	8c 91       	ld	r24, X
    124c:	c8 0f       	add	r28, r24
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-2]=0xFE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-3]=0xBE;
   tdma_rfTxInfo.pPayload[tdma_rfTxInfo.length-4]=0xEF;
}
  checksum=0;
  for(i=0; i<tdma_rfTxInfo.length; i++ )
    124e:	4f 5f       	subi	r20, 0xFF	; 255
    1250:	f4 cf       	rjmp	.-24     	; 0x123a <_tdma_tx+0xae>
	checksum+=tdma_rfTxInfo.pPayload[i];

if(_tdma_aes_enabled)   aes_encrypt(tdma_rfTxInfo.pPayload, tdma_rfTxInfo.length );
    1252:	99 23       	and	r25, r25
    1254:	19 f0       	breq	.+6      	; 0x125c <_tdma_tx+0xd0>
    1256:	cf 01       	movw	r24, r30
    1258:	0e 94 c9 11 	call	0x2392	; 0x2392 <aes_encrypt>
  

  data_start = frame_start + 9 + 1 + tdma_rfTxInfo.length;
    125c:	e0 91 d2 06 	lds	r30, 0x06D2
    1260:	ff 27       	eor	r31, r31
    1262:	e7 fd       	sbrc	r30, 7
    1264:	f0 95       	com	r31
  memcpy(data_start, &checksum, sizeof(uint8_t));
    1266:	e6 57       	subi	r30, 0x76	; 118
    1268:	fe 4f       	sbci	r31, 0xFE	; 254
    126a:	c0 83       	st	Z, r28
    nrk_gpio_set(NRK_MOSI);
  #endif

for(i=0; i<TX_PKT_RETRY; i++ )
{
  v = rf_tx_packet (&tdma_rfTxInfo);
    126c:	80 ed       	ldi	r24, 0xD0	; 208
    126e:	96 e0       	ldi	r25, 0x06	; 6
    1270:	0e 94 44 0e 	call	0x1c88	; 0x1c88 <rf_tx_packet>
  // Too delay or not?
}

  tx_data_ready = 0;
    1274:	10 92 dd 03 	sts	0x03DD, r1
  nrk_event_signal (tdma_tx_pkt_done_signal);
    1278:	80 91 10 08 	lds	r24, 0x0810
    127c:	0e 94 90 20 	call	0x4120	; 0x4120 <nrk_event_signal>
  #ifdef GPIO_DEBUG
    nrk_gpio_clr(NRK_MOSI);
  #endif
  return NRK_OK;
}
    1280:	81 e0       	ldi	r24, 0x01	; 1
    1282:	cf 91       	pop	r28
    1284:	1f 91       	pop	r17
    1286:	0f 91       	pop	r16
    1288:	08 95       	ret

0000128a <tdma_nw_task>:
  nrk_event_signal (tdma_enable_signal);
}


void tdma_nw_task ()
{
    128a:	cf 93       	push	r28
    128c:	df 93       	push	r29
    128e:	00 d0       	rcall	.+0      	; 0x1290 <tdma_nw_task+0x6>
    1290:	cd b7       	in	r28, 0x3d	; 61
    1292:	de b7       	in	r29, 0x3e	; 62
  int8_t v, i;
  uint16_t slot, tmp,tmp2,sync;
  nrk_sig_mask_t event;

  do {
    nrk_wait_until_next_period ();
    1294:	0e 94 15 24 	call	0x482a	; 0x482a <nrk_wait_until_next_period>

}

int8_t tdma_started ()
{
  return tdma_running;
    1298:	80 91 d5 03 	lds	r24, 0x03D5
  uint16_t slot, tmp,tmp2,sync;
  nrk_sig_mask_t event;

  do {
    nrk_wait_until_next_period ();
  } while (!tdma_started ());
    129c:	88 23       	and	r24, r24
    129e:	d1 f3       	breq	.-12     	; 0x1294 <tdma_nw_task+0xa>

//register the signal after bmac_init has been called
  v = nrk_signal_register (tdma_enable_signal);
    12a0:	80 91 aa 08 	lds	r24, 0x08AA
    12a4:	0e 94 5e 20 	call	0x40bc	; 0x40bc <nrk_signal_register>
    12a8:	8a 83       	std	Y+2, r24	; 0x02
  if (v == NRK_ERROR)
    12aa:	8f 3f       	cpi	r24, 0xFF	; 255
    12ac:	21 f4       	brne	.+8      	; 0x12b6 <tdma_nw_task+0x2c>
    nrk_kprintf (PSTR ("Failed to register signal\r\n"));
    12ae:	8f eb       	ldi	r24, 0xBF	; 191
    12b0:	91 e0       	ldi	r25, 0x01	; 1
    12b2:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
      slot++;
	// For the last slot, we wakeup a bit late to make sure all other nodes have woken up in time to
	// receive the beacon message.  
      if (slot > tdma_slots_per_cycle ){
        nrk_wait_until_ticks(TDMA_WAKEUP_GAURD_TIME_MS);
	slot = 0;
    12b6:	61 2c       	mov	r6, r1
    12b8:	71 2c       	mov	r7, r1

      // Transmit on slot
      if (tx_data_ready == 1) {
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = slot & 0xff;    // slot
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = slot >> 8;
        tdma_rfTxInfo.destAddr = 0xffff;
    12ba:	22 24       	eor	r2, r2
    12bc:	2a 94       	dec	r2
    12be:	32 2c       	mov	r3, r2
//rf_set_rx (&tdma_rfRxInfo, tdma_chan);



  while (1) {
    if (tdma_mode == TDMA_HOST) {
    12c0:	80 91 df 03 	lds	r24, 0x03DF
    12c4:	81 30       	cpi	r24, 0x01	; 1
    12c6:	09 f0       	breq	.+2      	; 0x12ca <tdma_nw_task+0x40>
    12c8:	e3 c0       	rjmp	.+454    	; 0x1490 <tdma_nw_task+0x206>
	    sync_status=1; // HOST is always synced
    12ca:	80 93 ae 03 	sts	0x03AE, r24
      // This is the downstream transmit slot
      if (slot == 0) {
    12ce:	61 14       	cp	r6, r1
    12d0:	71 04       	cpc	r7, r1
    12d2:	09 f0       	breq	.+2      	; 0x12d6 <tdma_nw_task+0x4c>
    12d4:	88 c0       	rjmp	.+272    	; 0x13e6 <tdma_nw_task+0x15c>

        //  for(i=0; i<100; i++ ) tdma_rfTxInfo.pPayload[i] = 0;  
        //rf_rx_off();
        // If there is no pending packet, lets make an empty one
        if (tx_data_ready == 0) {
    12d6:	80 91 dd 03 	lds	r24, 0x03DD
    12da:	81 11       	cpse	r24, r1
    12dc:	16 c0       	rjmp	.+44     	; 0x130a <tdma_nw_task+0x80>
          tdma_rfTxInfo.pPayload = tdma_tx_buf;
    12de:	2b e5       	ldi	r18, 0x5B	; 91
    12e0:	34 e0       	ldi	r19, 0x04	; 4
    12e2:	30 93 d4 06 	sts	0x06D4, r19
    12e6:	20 93 d3 06 	sts	0x06D3, r18
          // Setup the header data
          tdma_rfTxInfo.pPayload[TDMA_DST_LOW] = 0xff;  // dst
    12ea:	3f ef       	ldi	r19, 0xFF	; 255
    12ec:	30 93 5d 04 	sts	0x045D, r19
          tdma_rfTxInfo.pPayload[TDMA_DST_HIGH] = 0xff;
    12f0:	30 93 5e 04 	sts	0x045E, r19
          tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = 0x00;  // src
    12f4:	10 92 5f 04 	sts	0x045F, r1
          tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = 0x00;
    12f8:	10 92 60 04 	sts	0x0460, r1
          tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_LOW] = 0x00;      // seq num
    12fc:	10 92 61 04 	sts	0x0461, r1
          tdma_rfTxInfo.pPayload[TDMA_SEQ_NUM_HIGH] = 0x00;
    1300:	10 92 62 04 	sts	0x0462, r1
          tdma_rfTxInfo.length = TDMA_PCF_HEADER;
    1304:	8c e0       	ldi	r24, 0x0C	; 12
    1306:	80 93 d2 06 	sts	0x06D2, r24
        }
        tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_LOW] = tdma_slots_per_cycle & 0xff;      // cycle size 
    130a:	e0 91 d3 06 	lds	r30, 0x06D3
    130e:	f0 91 d4 06 	lds	r31, 0x06D4
    1312:	90 91 d9 03 	lds	r25, 0x03D9
    1316:	80 91 da 03 	lds	r24, 0x03DA
    131a:	90 87       	std	Z+8, r25	; 0x08
        tdma_rfTxInfo.pPayload[TDMA_CYCLE_SIZE_HIGH] =
    131c:	81 87       	std	Z+9, r24	; 0x09
          tdma_slots_per_cycle >> 8;
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = 0;      // slot
    131e:	10 82       	st	Z, r1
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = 0;
    1320:	e0 91 d3 06 	lds	r30, 0x06D3
    1324:	f0 91 d4 06 	lds	r31, 0x06D4
    1328:	11 82       	std	Z+1, r1	; 0x01
        tdma_rfTxInfo.pPayload[TDMA_TTL] = tdma_ttl<<4 | (tdma_ttl);
    132a:	e0 91 d3 06 	lds	r30, 0x06D3
    132e:	f0 91 d4 06 	lds	r31, 0x06D4
    1332:	20 91 de 03 	lds	r18, 0x03DE
    1336:	30 e1       	ldi	r19, 0x10	; 16
    1338:	23 9f       	mul	r18, r19
    133a:	c0 01       	movw	r24, r0
    133c:	11 24       	eor	r1, r1
    133e:	82 2b       	or	r24, r18
    1340:	82 87       	std	Z+10, r24	; 0x0a
        tdma_rfTxInfo.pPayload[TDMA_SLOT_SIZE] = tdma_slot_len_ms;
    1342:	80 91 db 03 	lds	r24, 0x03DB
    1346:	83 87       	std	Z+11, r24	; 0x0b
        nrk_time_get (&_tdma_next_wakeup);
    1348:	82 eb       	ldi	r24, 0xB2	; 178
    134a:	93 e0       	ldi	r25, 0x03	; 3
    134c:	0e 94 c4 25 	call	0x4b88	; 0x4b88 <nrk_time_get>
        tdma_rfTxInfo.destAddr = 0xffff;
    1350:	30 92 d1 06 	sts	0x06D1, r3
    1354:	20 92 d0 06 	sts	0x06D0, r2
        tdma_rfTxInfo.ackRequest = 0;
    1358:	10 92 d6 06 	sts	0x06D6, r1
        tdma_rfTxInfo.cca = 0;
    135c:	10 92 d5 06 	sts	0x06D5, r1
        _tdma_tx ();
    1360:	0e 94 c6 08 	call	0x118c	; 0x118c <_tdma_tx>
        rf_rx_on ();
    1364:	0e 94 38 0e 	call	0x1c70	; 0x1c70 <rf_rx_on>
	if(tdma_wakeup_flag==1)
    1368:	80 91 ee 05 	lds	r24, 0x05EE
    136c:	81 30       	cpi	r24, 0x01	; 1
    136e:	09 f0       	breq	.+2      	; 0x1372 <tdma_nw_task+0xe8>
    1370:	45 c0       	rjmp	.+138    	; 0x13fc <tdma_nw_task+0x172>
    1372:	41 2c       	mov	r4, r1
    1374:	51 2c       	mov	r5, r1
		{
		for(slot=0; slot<1000; slot++ )
			{
				if((slot%5)==0)nrk_led_toggle(BLUE_LED);
    1376:	c2 01       	movw	r24, r4
    1378:	65 e0       	ldi	r22, 0x05	; 5
    137a:	70 e0       	ldi	r23, 0x00	; 0
    137c:	0e 94 c3 32 	call	0x6586	; 0x6586 <__udivmodhi4>
    1380:	89 2b       	or	r24, r25
    1382:	21 f4       	brne	.+8      	; 0x138c <tdma_nw_task+0x102>
    1384:	82 e0       	ldi	r24, 0x02	; 2
    1386:	90 e0       	ldi	r25, 0x00	; 0
    1388:	0e 94 ca 15 	call	0x2b94	; 0x2b94 <nrk_led_toggle>
        			tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = 0xff;      // slot
    138c:	e0 91 d3 06 	lds	r30, 0x06D3
    1390:	f0 91 d4 06 	lds	r31, 0x06D4
    1394:	8f ef       	ldi	r24, 0xFF	; 255
    1396:	80 83       	st	Z, r24
        			tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = 0xff;
    1398:	e0 91 d3 06 	lds	r30, 0x06D3
    139c:	f0 91 d4 06 	lds	r31, 0x06D4
    13a0:	81 83       	std	Z+1, r24	; 0x01
          			tdma_rfTxInfo.pPayload[TDMA_SRC_LOW] = 0x0;  // src
    13a2:	e0 91 d3 06 	lds	r30, 0x06D3
    13a6:	f0 91 d4 06 	lds	r31, 0x06D4
    13aa:	14 82       	std	Z+4, r1	; 0x04
          			tdma_rfTxInfo.pPayload[TDMA_SRC_HIGH] = 0x0;
    13ac:	e0 91 d3 06 	lds	r30, 0x06D3
    13b0:	f0 91 d4 06 	lds	r31, 0x06D4
    13b4:	15 82       	std	Z+5, r1	; 0x05
          			tdma_rfTxInfo.length = TDMA_PCF_HEADER;
    13b6:	9c e0       	ldi	r25, 0x0C	; 12
    13b8:	90 93 d2 06 	sts	0x06D2, r25
        			_tdma_tx ();
    13bc:	0e 94 c6 08 	call	0x118c	; 0x118c <_tdma_tx>
        			//rf_rx_on ();
				nrk_wait_until_ticks(10);
    13c0:	8a e0       	ldi	r24, 0x0A	; 10
    13c2:	90 e0       	ldi	r25, 0x00	; 0
    13c4:	0e 94 bc 24 	call	0x4978	; 0x4978 <nrk_wait_until_ticks>
        tdma_rfTxInfo.cca = 0;
        _tdma_tx ();
        rf_rx_on ();
	if(tdma_wakeup_flag==1)
		{
		for(slot=0; slot<1000; slot++ )
    13c8:	ef ef       	ldi	r30, 0xFF	; 255
    13ca:	4e 1a       	sub	r4, r30
    13cc:	5e 0a       	sbc	r5, r30
    13ce:	f8 ee       	ldi	r31, 0xE8	; 232
    13d0:	4f 16       	cp	r4, r31
    13d2:	f3 e0       	ldi	r31, 0x03	; 3
    13d4:	5f 06       	cpc	r5, r31
    13d6:	79 f6       	brne	.-98     	; 0x1376 <tdma_nw_task+0xec>
          			tdma_rfTxInfo.length = TDMA_PCF_HEADER;
        			_tdma_tx ();
        			//rf_rx_on ();
				nrk_wait_until_ticks(10);
			}
		nrk_led_clr(BLUE_LED);
    13d8:	82 e0       	ldi	r24, 0x02	; 2
    13da:	90 e0       	ldi	r25, 0x00	; 0
    13dc:	0e 94 e1 15 	call	0x2bc2	; 0x2bc2 <nrk_led_clr>
		slot=0;
		tdma_wakeup_flag=0;
    13e0:	10 92 ee 05 	sts	0x05EE, r1
    13e4:	0b c0       	rjmp	.+22     	; 0x13fc <tdma_nw_task+0x172>
      else {
        // Upstream data slot
        // This configures the packet receive interrupt to call the _tdma_rx_master function
        // The _tdma_rx_master function triggers a signal to the tdma_rx function.
        //rf_rx_on();
	rx_end_callback(&_tdma_rx_master);
    13e6:	89 e9       	ldi	r24, 0x99	; 153
    13e8:	95 e0       	ldi	r25, 0x05	; 5
    13ea:	0e 94 c3 0d 	call	0x1b86	; 0x1b86 <rx_end_callback>
        if (v == 1)
    13ee:	2a 81       	ldd	r18, Y+2	; 0x02
    13f0:	21 30       	cpi	r18, 0x01	; 1
    13f2:	21 f4       	brne	.+8      	; 0x13fc <tdma_nw_task+0x172>
          tdma_last_tx_slot = slot;
    13f4:	70 92 d8 03 	sts	0x03D8, r7
    13f8:	60 92 d7 03 	sts	0x03D7, r6
      }
      slot++;
    13fc:	3f ef       	ldi	r19, 0xFF	; 255
    13fe:	63 1a       	sub	r6, r19
    1400:	73 0a       	sbc	r7, r19
	// For the last slot, we wakeup a bit late to make sure all other nodes have woken up in time to
	// receive the beacon message.  
      if (slot > tdma_slots_per_cycle ){
    1402:	80 91 d9 03 	lds	r24, 0x03D9
    1406:	90 91 da 03 	lds	r25, 0x03DA
    140a:	86 15       	cp	r24, r6
    140c:	97 05       	cpc	r25, r7
    140e:	28 f4       	brcc	.+10     	; 0x141a <tdma_nw_task+0x190>
        nrk_wait_until_ticks(TDMA_WAKEUP_GAURD_TIME_MS);
    1410:	8a e0       	ldi	r24, 0x0A	; 10
    1412:	90 e0       	ldi	r25, 0x00	; 0
    1414:	0e 94 bc 24 	call	0x4978	; 0x4978 <nrk_wait_until_ticks>
    1418:	ec c1       	rjmp	.+984    	; 0x17f2 <tdma_nw_task+0x568>
	slot = 0;
	}
      else {
      nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    141a:	80 90 ba 03 	lds	r8, 0x03BA
    141e:	90 90 bb 03 	lds	r9, 0x03BB
    1422:	a0 90 bc 03 	lds	r10, 0x03BC
    1426:	b0 90 bd 03 	lds	r11, 0x03BD
    142a:	c0 90 be 03 	lds	r12, 0x03BE
    142e:	d0 90 bf 03 	lds	r13, 0x03BF
    1432:	e0 90 c0 03 	lds	r14, 0x03C0
    1436:	f0 90 c1 03 	lds	r15, 0x03C1
    143a:	00 91 b2 03 	lds	r16, 0x03B2
    143e:	10 91 b3 03 	lds	r17, 0x03B3
    1442:	20 91 b4 03 	lds	r18, 0x03B4
    1446:	30 91 b5 03 	lds	r19, 0x03B5
    144a:	40 91 b6 03 	lds	r20, 0x03B6
    144e:	50 91 b7 03 	lds	r21, 0x03B7
    1452:	60 91 b8 03 	lds	r22, 0x03B8
    1456:	70 91 b9 03 	lds	r23, 0x03B9
    145a:	82 eb       	ldi	r24, 0xB2	; 178
    145c:	93 e0       	ldi	r25, 0x03	; 3
    145e:	0e 94 ce 26 	call	0x4d9c	; 0x4d9c <nrk_time_add>
      nrk_time_compact_nanos (&_tdma_next_wakeup);
    1462:	82 eb       	ldi	r24, 0xB2	; 178
    1464:	93 e0       	ldi	r25, 0x03	; 3
    1466:	0e 94 ad 26 	call	0x4d5a	; 0x4d5a <nrk_time_compact_nanos>
      nrk_wait_until (_tdma_next_wakeup);
    146a:	20 91 b2 03 	lds	r18, 0x03B2
    146e:	30 91 b3 03 	lds	r19, 0x03B3
    1472:	40 91 b4 03 	lds	r20, 0x03B4
    1476:	50 91 b5 03 	lds	r21, 0x03B5
    147a:	60 91 b6 03 	lds	r22, 0x03B6
    147e:	70 91 b7 03 	lds	r23, 0x03B7
    1482:	80 91 b8 03 	lds	r24, 0x03B8
    1486:	90 91 b9 03 	lds	r25, 0x03B9
    148a:	0e 94 68 25 	call	0x4ad0	; 0x4ad0 <nrk_wait_until>
    148e:	18 cf       	rjmp	.-464    	; 0x12c0 <tdma_nw_task+0x36>
	
      }
    }
    // TDMA slave node
    else {
      if (slot == 0) {
    1490:	67 28       	or	r6, r7
    1492:	09 f0       	breq	.+2      	; 0x1496 <tdma_nw_task+0x20c>
    1494:	57 c0       	rjmp	.+174    	; 0x1544 <tdma_nw_task+0x2ba>

	//rf_rx_off ();
	//rf_power_down();
	      	
	sync=0;
	rf_power_up();
    1496:	0e 94 6d 0d 	call	0x1ada	; 0x1ada <rf_power_up>
	rf_rx_on ();
    149a:	0e 94 38 0e 	call	0x1c70	; 0x1c70 <rf_rx_on>
      if (slot == 0) {

	//rf_rx_off ();
	//rf_power_down();
	      	
	sync=0;
    149e:	61 2c       	mov	r6, r1
    14a0:	71 2c       	mov	r7, r1
	rf_power_up();
	rf_rx_on ();
        do {
          v = _tdma_rx ();
    14a2:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <_tdma_rx>
    14a6:	8a 83       	std	Y+2, r24	; 0x02
          nrk_time_get (&_tdma_next_wakeup);
    14a8:	82 eb       	ldi	r24, 0xB2	; 178
    14aa:	93 e0       	ldi	r25, 0x03	; 3
    14ac:	0e 94 c4 25 	call	0x4b88	; 0x4b88 <nrk_time_get>
          if (v == NRK_OK) {
    14b0:	8a 81       	ldd	r24, Y+2	; 0x02
    14b2:	81 30       	cpi	r24, 0x01	; 1
    14b4:	09 f5       	brne	.+66     	; 0x14f8 <tdma_nw_task+0x26e>

	    // See if its part of a wakeup packet stream
            tmp =
              (tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    14b6:	e0 91 0a 06 	lds	r30, 0x060A
    14ba:	f0 91 0b 06 	lds	r31, 0x060B
              pPayload[TDMA_SRC_LOW];
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
    14be:	81 81       	ldd	r24, Z+1	; 0x01
    14c0:	90 e0       	ldi	r25, 0x00	; 0
    14c2:	98 2f       	mov	r25, r24
    14c4:	88 27       	eor	r24, r24
    14c6:	20 81       	ld	r18, Z
    14c8:	82 2b       	or	r24, r18
          nrk_time_get (&_tdma_next_wakeup);
          if (v == NRK_OK) {

	    // See if its part of a wakeup packet stream
            tmp =
              (tdma_rfRxInfo.pPayload[TDMA_SRC_HIGH] << 8) | tdma_rfRxInfo.
    14ca:	25 81       	ldd	r18, Z+5	; 0x05
    14cc:	30 e0       	ldi	r19, 0x00	; 0
    14ce:	32 2f       	mov	r19, r18
    14d0:	22 27       	eor	r18, r18
    14d2:	44 81       	ldd	r20, Z+4	; 0x04
    14d4:	24 2b       	or	r18, r20
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_SLOT_LOW];

	    if(tmp==0x0 && tmp2==0xffff) sync=0;
    14d6:	23 2b       	or	r18, r19
    14d8:	21 f4       	brne	.+8      	; 0x14e2 <tdma_nw_task+0x258>
    14da:	8f 3f       	cpi	r24, 0xFF	; 255
    14dc:	2f ef       	ldi	r18, 0xFF	; 255
    14de:	92 07       	cpc	r25, r18
    14e0:	21 f0       	breq	.+8      	; 0x14ea <tdma_nw_task+0x260>

            if (tmp2 != 0) {
    14e2:	89 2b       	or	r24, r25
    14e4:	09 f4       	brne	.+2      	; 0x14e8 <tdma_nw_task+0x25e>
    14e6:	88 c1       	rjmp	.+784    	; 0x17f8 <tdma_nw_task+0x56e>
    14e8:	02 c0       	rjmp	.+4      	; 0x14ee <tdma_nw_task+0x264>
	    // Check if its slot 0 packet
            tmp2 =
              (tdma_rfRxInfo.pPayload[TDMA_SLOT_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_SLOT_LOW];

	    if(tmp==0x0 && tmp2==0xffff) sync=0;
    14ea:	61 2c       	mov	r6, r1
    14ec:	71 2c       	mov	r7, r1

            if (tmp2 != 0) {
              v = NRK_ERROR;
          	tdma_rx_buf_empty = 1;
    14ee:	31 e0       	ldi	r19, 0x01	; 1
    14f0:	30 93 d6 03 	sts	0x03D6, r19
    14f4:	8f ef       	ldi	r24, 0xFF	; 255
    14f6:	8a 83       	std	Y+2, r24	; 0x02
            _tdma_slot_time.nano_secs = tdma_slot_len_ms * NANOS_PER_MS;
            _tdma_slot_time.secs = 0;
	    }
          }
	  // Make this time based so that it doesn't get shorter with non sync packets
	  if(sync>=100) { 
    14f8:	94 e6       	ldi	r25, 0x64	; 100
    14fa:	69 16       	cp	r6, r25
    14fc:	71 04       	cpc	r7, r1
    14fe:	c0 f0       	brcs	.+48     	; 0x1530 <tdma_nw_task+0x2a6>
		  		sync_status=0; /*nrk_led_set(RED_LED);*/ 
    1500:	10 92 ae 03 	sts	0x03AE, r1
				//sync=30000; 
				if(tdma_error_callback!=NULL ) i=tdma_error_callback(sync-100);
    1504:	e0 91 ac 03 	lds	r30, 0x03AC
    1508:	f0 91 ad 03 	lds	r31, 0x03AD
    150c:	30 97       	sbiw	r30, 0x00	; 0
    150e:	29 f0       	breq	.+10     	; 0x151a <tdma_nw_task+0x290>
    1510:	c3 01       	movw	r24, r6
    1512:	84 56       	subi	r24, 0x64	; 100
    1514:	91 09       	sbc	r25, r1
    1516:	09 95       	icall
    1518:	89 83       	std	Y+1, r24	; 0x01
		if(i==NRK_OK) { tdma_rx_buf_empty=1; /*nrk_kprintf( PSTR("sync=0\r\n"));*/ sync=0; }
    151a:	e9 81       	ldd	r30, Y+1	; 0x01
    151c:	e1 30       	cpi	r30, 0x01	; 1
    151e:	19 f4       	brne	.+6      	; 0x1526 <tdma_nw_task+0x29c>
    1520:	61 2c       	mov	r6, r1
    1522:	71 2c       	mov	r7, r1
    1524:	05 c0       	rjmp	.+10     	; 0x1530 <tdma_nw_task+0x2a6>
	  } 
	  if(sync<30000 ) sync++;
    1526:	f0 e3       	ldi	r31, 0x30	; 48
    1528:	6f 16       	cp	r6, r31
    152a:	f5 e7       	ldi	r31, 0x75	; 117
    152c:	7f 06       	cpc	r7, r31
    152e:	18 f4       	brcc	.+6      	; 0x1536 <tdma_nw_task+0x2ac>
    1530:	2f ef       	ldi	r18, 0xFF	; 255
    1532:	62 1a       	sub	r6, r18
    1534:	72 0a       	sbc	r7, r18
}


int8_t tdma_rx_pkt_release(void)
{
    tdma_rx_buf_empty=1;
    1536:	31 e0       	ldi	r19, 0x01	; 1
    1538:	30 93 d6 03 	sts	0x03D6, r19
				if(tdma_error_callback!=NULL ) i=tdma_error_callback(sync-100);
		if(i==NRK_OK) { tdma_rx_buf_empty=1; /*nrk_kprintf( PSTR("sync=0\r\n"));*/ sync=0; }
	  } 
	  if(sync<30000 ) sync++;
	tdma_rx_pkt_release();
        } while (v != NRK_OK);
    153c:	8a 81       	ldd	r24, Y+2	; 0x02
    153e:	81 30       	cpi	r24, 0x01	; 1
    1540:	09 f0       	breq	.+2      	; 0x1544 <tdma_nw_task+0x2ba>
    1542:	af cf       	rjmp	.-162    	; 0x14a2 <tdma_nw_task+0x218>
      //if(sync==30000)  sync_status=1; /*nrk_led_clr(RED_LED);*/ 
      }

      // Compute TTL offset
      ttl_delay=(tdma_rfRxInfo.pPayload[TDMA_TTL]>>4)-(tdma_rfRxInfo.pPayload[TDMA_TTL]&0xf);
    1544:	e0 91 0a 06 	lds	r30, 0x060A
    1548:	f0 91 0b 06 	lds	r31, 0x060B
    154c:	92 85       	ldd	r25, Z+10	; 0x0a
    154e:	89 2f       	mov	r24, r25
    1550:	82 95       	swap	r24
    1552:	8f 70       	andi	r24, 0x0F	; 15
    1554:	9f 70       	andi	r25, 0x0F	; 15
    1556:	89 1b       	sub	r24, r25
      if(ttl_delay>16) ttl_delay=0;
    1558:	81 31       	cpi	r24, 0x11	; 17
    155a:	18 f4       	brcc	.+6      	; 0x1562 <tdma_nw_task+0x2d8>
        } while (v != NRK_OK);
      //if(sync==30000)  sync_status=1; /*nrk_led_clr(RED_LED);*/ 
      }

      // Compute TTL offset
      ttl_delay=(tdma_rfRxInfo.pPayload[TDMA_TTL]>>4)-(tdma_rfRxInfo.pPayload[TDMA_TTL]&0xf);
    155c:	80 93 d2 03 	sts	0x03D2, r24
    1560:	02 c0       	rjmp	.+4      	; 0x1566 <tdma_nw_task+0x2dc>
      if(ttl_delay>16) ttl_delay=0;
    1562:	10 92 d2 03 	sts	0x03D2, r1
      _ttl_delay_total.secs=0;
    1566:	10 92 ca 03 	sts	0x03CA, r1
    156a:	10 92 cb 03 	sts	0x03CB, r1
    156e:	10 92 cc 03 	sts	0x03CC, r1
    1572:	10 92 cd 03 	sts	0x03CD, r1
      _ttl_delay_total.nano_secs=0;
    1576:	10 92 ce 03 	sts	0x03CE, r1
    157a:	10 92 cf 03 	sts	0x03CF, r1
    157e:	10 92 d0 03 	sts	0x03D0, r1
    1582:	10 92 d1 03 	sts	0x03D1, r1
      _ttl_delay_per_tx.secs=0;
    1586:	10 92 c2 03 	sts	0x03C2, r1
    158a:	10 92 c3 03 	sts	0x03C3, r1
    158e:	10 92 c4 03 	sts	0x03C4, r1
    1592:	10 92 c5 03 	sts	0x03C5, r1
      _ttl_delay_per_tx.nano_secs=0;

      _ttl_delay_per_tx.secs=0;
      _ttl_delay_per_tx.nano_secs=((uint32_t)tdma_rfRxInfo.length+(uint32_t)17)*32000;   // (payload_bytes + header) * 32 us
    1596:	a0 91 08 06 	lds	r26, 0x0608
    159a:	bb 27       	eor	r27, r27
    159c:	a7 fd       	sbrc	r26, 7
    159e:	b0 95       	com	r27
    15a0:	20 e0       	ldi	r18, 0x00	; 0
    15a2:	3d e7       	ldi	r19, 0x7D	; 125
    15a4:	0e 94 a1 32 	call	0x6542	; 0x6542 <__usmulhisi3>
    15a8:	dc 01       	movw	r26, r24
    15aa:	cb 01       	movw	r24, r22
    15ac:	93 5b       	subi	r25, 0xB3	; 179
    15ae:	a7 4f       	sbci	r26, 0xF7	; 247
    15b0:	bf 4f       	sbci	r27, 0xFF	; 255
    15b2:	80 93 c6 03 	sts	0x03C6, r24
    15b6:	90 93 c7 03 	sts	0x03C7, r25
    15ba:	a0 93 c8 03 	sts	0x03C8, r26
    15be:	b0 93 c9 03 	sts	0x03C9, r27

      for (tmp = 0; tmp < ttl_delay; tmp++)
    15c2:	61 2c       	mov	r6, r1
    15c4:	71 2c       	mov	r7, r1
    15c6:	80 91 d2 03 	lds	r24, 0x03D2
    15ca:	90 e0       	ldi	r25, 0x00	; 0
    15cc:	68 16       	cp	r6, r24
    15ce:	79 06       	cpc	r7, r25
    15d0:	40 f5       	brcc	.+80     	; 0x1622 <tdma_nw_task+0x398>
        nrk_time_add (&_ttl_delay_total, _ttl_delay_total, _ttl_delay_per_tx);
    15d2:	80 90 c2 03 	lds	r8, 0x03C2
    15d6:	90 90 c3 03 	lds	r9, 0x03C3
    15da:	a0 90 c4 03 	lds	r10, 0x03C4
    15de:	b0 90 c5 03 	lds	r11, 0x03C5
    15e2:	c0 90 c6 03 	lds	r12, 0x03C6
    15e6:	d0 90 c7 03 	lds	r13, 0x03C7
    15ea:	e0 90 c8 03 	lds	r14, 0x03C8
    15ee:	f0 90 c9 03 	lds	r15, 0x03C9
    15f2:	00 91 ca 03 	lds	r16, 0x03CA
    15f6:	10 91 cb 03 	lds	r17, 0x03CB
    15fa:	20 91 cc 03 	lds	r18, 0x03CC
    15fe:	30 91 cd 03 	lds	r19, 0x03CD
    1602:	40 91 ce 03 	lds	r20, 0x03CE
    1606:	50 91 cf 03 	lds	r21, 0x03CF
    160a:	60 91 d0 03 	lds	r22, 0x03D0
    160e:	70 91 d1 03 	lds	r23, 0x03D1
    1612:	8a ec       	ldi	r24, 0xCA	; 202
    1614:	93 e0       	ldi	r25, 0x03	; 3
    1616:	0e 94 ce 26 	call	0x4d9c	; 0x4d9c <nrk_time_add>
      _ttl_delay_per_tx.nano_secs=0;

      _ttl_delay_per_tx.secs=0;
      _ttl_delay_per_tx.nano_secs=((uint32_t)tdma_rfRxInfo.length+(uint32_t)17)*32000;   // (payload_bytes + header) * 32 us

      for (tmp = 0; tmp < ttl_delay; tmp++)
    161a:	9f ef       	ldi	r25, 0xFF	; 255
    161c:	69 1a       	sub	r6, r25
    161e:	79 0a       	sbc	r7, r25
    1620:	d2 cf       	rjmp	.-92     	; 0x15c6 <tdma_nw_task+0x33c>
        nrk_time_add (&_ttl_delay_total, _ttl_delay_total, _ttl_delay_per_tx);


      sync_status=1;
    1622:	e1 e0       	ldi	r30, 0x01	; 1
    1624:	e0 93 ae 03 	sts	0x03AE, r30
	rf_rx_off ();
    1628:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <rf_rx_off>
	rf_power_down();
    162c:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <rf_power_down>

      // Find next slot
      slot = tdma_tx_sched[0];
    1630:	80 91 e3 03 	lds	r24, 0x03E3
    1634:	90 91 e4 03 	lds	r25, 0x03E4
      if (slot > tdma_slots_per_cycle)
    1638:	60 90 d9 03 	lds	r6, 0x03D9
    163c:	70 90 da 03 	lds	r7, 0x03DA
    1640:	86 15       	cp	r24, r6
    1642:	97 05       	cpc	r25, r7
    1644:	08 f4       	brcc	.+2      	; 0x1648 <tdma_nw_task+0x3be>
    1646:	3c 01       	movw	r6, r24
        slot = tdma_slots_per_cycle;
 //         nrk_time_get (&tmp_time);
//      printf( "tt=%lu %lu\r\n",tmp_time.secs,tmp_time.nano_secs/NANOS_PER_MS);
//      printf( "nw=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      for (tmp = 0; tmp < slot; tmp++)
    1648:	41 2c       	mov	r4, r1
    164a:	51 2c       	mov	r5, r1
    164c:	46 14       	cp	r4, r6
    164e:	57 04       	cpc	r5, r7
    1650:	41 f1       	breq	.+80     	; 0x16a2 <tdma_nw_task+0x418>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    1652:	80 90 ba 03 	lds	r8, 0x03BA
    1656:	90 90 bb 03 	lds	r9, 0x03BB
    165a:	a0 90 bc 03 	lds	r10, 0x03BC
    165e:	b0 90 bd 03 	lds	r11, 0x03BD
    1662:	c0 90 be 03 	lds	r12, 0x03BE
    1666:	d0 90 bf 03 	lds	r13, 0x03BF
    166a:	e0 90 c0 03 	lds	r14, 0x03C0
    166e:	f0 90 c1 03 	lds	r15, 0x03C1
    1672:	00 91 b2 03 	lds	r16, 0x03B2
    1676:	10 91 b3 03 	lds	r17, 0x03B3
    167a:	20 91 b4 03 	lds	r18, 0x03B4
    167e:	30 91 b5 03 	lds	r19, 0x03B5
    1682:	40 91 b6 03 	lds	r20, 0x03B6
    1686:	50 91 b7 03 	lds	r21, 0x03B7
    168a:	60 91 b8 03 	lds	r22, 0x03B8
    168e:	70 91 b9 03 	lds	r23, 0x03B9
    1692:	82 eb       	ldi	r24, 0xB2	; 178
    1694:	93 e0       	ldi	r25, 0x03	; 3
    1696:	0e 94 ce 26 	call	0x4d9c	; 0x4d9c <nrk_time_add>
      if (slot > tdma_slots_per_cycle)
        slot = tdma_slots_per_cycle;
 //         nrk_time_get (&tmp_time);
//      printf( "tt=%lu %lu\r\n",tmp_time.secs,tmp_time.nano_secs/NANOS_PER_MS);
//      printf( "nw=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      for (tmp = 0; tmp < slot; tmp++)
    169a:	ff ef       	ldi	r31, 0xFF	; 255
    169c:	4f 1a       	sub	r4, r31
    169e:	5f 0a       	sbc	r5, r31
    16a0:	d5 cf       	rjmp	.-86     	; 0x164c <tdma_nw_task+0x3c2>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
      // Subtract TTL delay time
      nrk_time_sub(&_tdma_next_wakeup, _tdma_next_wakeup, _ttl_delay_total);
    16a2:	80 90 ca 03 	lds	r8, 0x03CA
    16a6:	90 90 cb 03 	lds	r9, 0x03CB
    16aa:	a0 90 cc 03 	lds	r10, 0x03CC
    16ae:	b0 90 cd 03 	lds	r11, 0x03CD
    16b2:	c0 90 ce 03 	lds	r12, 0x03CE
    16b6:	d0 90 cf 03 	lds	r13, 0x03CF
    16ba:	e0 90 d0 03 	lds	r14, 0x03D0
    16be:	f0 90 d1 03 	lds	r15, 0x03D1
    16c2:	00 91 b2 03 	lds	r16, 0x03B2
    16c6:	10 91 b3 03 	lds	r17, 0x03B3
    16ca:	20 91 b4 03 	lds	r18, 0x03B4
    16ce:	30 91 b5 03 	lds	r19, 0x03B5
    16d2:	40 91 b6 03 	lds	r20, 0x03B6
    16d6:	50 91 b7 03 	lds	r21, 0x03B7
    16da:	60 91 b8 03 	lds	r22, 0x03B8
    16de:	70 91 b9 03 	lds	r23, 0x03B9
    16e2:	82 eb       	ldi	r24, 0xB2	; 178
    16e4:	93 e0       	ldi	r25, 0x03	; 3
    16e6:	0e 94 21 26 	call	0x4c42	; 0x4c42 <nrk_time_sub>

      nrk_time_compact_nanos (&_tdma_next_wakeup);
    16ea:	82 eb       	ldi	r24, 0xB2	; 178
    16ec:	93 e0       	ldi	r25, 0x03	; 3
    16ee:	0e 94 ad 26 	call	0x4d5a	; 0x4d5a <nrk_time_compact_nanos>

  //    printf( "nw2=%lu %lu\r\n",_tdma_next_wakeup.secs,_tdma_next_wakeup.nano_secs/NANOS_PER_MS);
      nrk_wait_until (_tdma_next_wakeup);
    16f2:	20 91 b2 03 	lds	r18, 0x03B2
    16f6:	30 91 b3 03 	lds	r19, 0x03B3
    16fa:	40 91 b4 03 	lds	r20, 0x03B4
    16fe:	50 91 b5 03 	lds	r21, 0x03B5
    1702:	60 91 b6 03 	lds	r22, 0x03B6
    1706:	70 91 b7 03 	lds	r23, 0x03B7
    170a:	80 91 b8 03 	lds	r24, 0x03B8
    170e:	90 91 b9 03 	lds	r25, 0x03B9
    1712:	0e 94 68 25 	call	0x4ad0	; 0x4ad0 <nrk_wait_until>

      // Transmit on slot
      if (tx_data_ready == 1) {
    1716:	80 91 dd 03 	lds	r24, 0x03DD
    171a:	81 30       	cpi	r24, 0x01	; 1
    171c:	b1 f4       	brne	.+44     	; 0x174a <tdma_nw_task+0x4c0>
        tdma_rfTxInfo.pPayload[TDMA_SLOT_LOW] = slot & 0xff;    // slot
    171e:	e0 91 d3 06 	lds	r30, 0x06D3
    1722:	f0 91 d4 06 	lds	r31, 0x06D4
    1726:	60 82       	st	Z, r6
        tdma_rfTxInfo.pPayload[TDMA_SLOT_HIGH] = slot >> 8;
    1728:	e0 91 d3 06 	lds	r30, 0x06D3
    172c:	f0 91 d4 06 	lds	r31, 0x06D4
    1730:	71 82       	std	Z+1, r7	; 0x01
        tdma_rfTxInfo.destAddr = 0xffff;
    1732:	30 92 d1 06 	sts	0x06D1, r3
    1736:	20 92 d0 06 	sts	0x06D0, r2
        tdma_rfTxInfo.ackRequest = 0;
    173a:	10 92 d6 06 	sts	0x06D6, r1
        tdma_rfTxInfo.cca = 0;
    173e:	10 92 d5 06 	sts	0x06D5, r1
	rf_power_up();
    1742:	0e 94 6d 0d 	call	0x1ada	; 0x1ada <rf_power_up>
        _tdma_tx ();
    1746:	0e 94 c6 08 	call	0x118c	; 0x118c <_tdma_tx>
      }

      // Sleep until end of cycle 
	rf_rx_off ();
    174a:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <rf_rx_off>
	rf_power_down();
    174e:	0e 94 47 0d 	call	0x1a8e	; 0x1a8e <rf_power_down>
      for (tmp = 0; tmp < ((uint16_t)tdma_slots_per_cycle - (uint16_t)slot); tmp++)
    1752:	41 2c       	mov	r4, r1
    1754:	51 2c       	mov	r5, r1
    1756:	80 91 d9 03 	lds	r24, 0x03D9
    175a:	90 91 da 03 	lds	r25, 0x03DA
    175e:	86 19       	sub	r24, r6
    1760:	97 09       	sbc	r25, r7
    1762:	48 16       	cp	r4, r24
    1764:	59 06       	cpc	r5, r25
    1766:	40 f5       	brcc	.+80     	; 0x17b8 <tdma_nw_task+0x52e>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
    1768:	80 90 ba 03 	lds	r8, 0x03BA
    176c:	90 90 bb 03 	lds	r9, 0x03BB
    1770:	a0 90 bc 03 	lds	r10, 0x03BC
    1774:	b0 90 bd 03 	lds	r11, 0x03BD
    1778:	c0 90 be 03 	lds	r12, 0x03BE
    177c:	d0 90 bf 03 	lds	r13, 0x03BF
    1780:	e0 90 c0 03 	lds	r14, 0x03C0
    1784:	f0 90 c1 03 	lds	r15, 0x03C1
    1788:	00 91 b2 03 	lds	r16, 0x03B2
    178c:	10 91 b3 03 	lds	r17, 0x03B3
    1790:	20 91 b4 03 	lds	r18, 0x03B4
    1794:	30 91 b5 03 	lds	r19, 0x03B5
    1798:	40 91 b6 03 	lds	r20, 0x03B6
    179c:	50 91 b7 03 	lds	r21, 0x03B7
    17a0:	60 91 b8 03 	lds	r22, 0x03B8
    17a4:	70 91 b9 03 	lds	r23, 0x03B9
    17a8:	82 eb       	ldi	r24, 0xB2	; 178
    17aa:	93 e0       	ldi	r25, 0x03	; 3
    17ac:	0e 94 ce 26 	call	0x4d9c	; 0x4d9c <nrk_time_add>
      }

      // Sleep until end of cycle 
	rf_rx_off ();
	rf_power_down();
      for (tmp = 0; tmp < ((uint16_t)tdma_slots_per_cycle - (uint16_t)slot); tmp++)
    17b0:	2f ef       	ldi	r18, 0xFF	; 255
    17b2:	42 1a       	sub	r4, r18
    17b4:	52 0a       	sbc	r5, r18
    17b6:	cf cf       	rjmp	.-98     	; 0x1756 <tdma_nw_task+0x4cc>
        nrk_time_add (&_tdma_next_wakeup, _tdma_next_wakeup, _tdma_slot_time);
      nrk_time_compact_nanos (&_tdma_next_wakeup);
    17b8:	82 eb       	ldi	r24, 0xB2	; 178
    17ba:	93 e0       	ldi	r25, 0x03	; 3
    17bc:	0e 94 ad 26 	call	0x4d5a	; 0x4d5a <nrk_time_compact_nanos>
      nrk_wait_until (_tdma_next_wakeup);
    17c0:	20 91 b2 03 	lds	r18, 0x03B2
    17c4:	30 91 b3 03 	lds	r19, 0x03B3
    17c8:	40 91 b4 03 	lds	r20, 0x03B4
    17cc:	50 91 b5 03 	lds	r21, 0x03B5
    17d0:	60 91 b6 03 	lds	r22, 0x03B6
    17d4:	70 91 b7 03 	lds	r23, 0x03B7
    17d8:	80 91 b8 03 	lds	r24, 0x03B8
    17dc:	90 91 b9 03 	lds	r25, 0x03B9
    17e0:	0e 94 68 25 	call	0x4ad0	; 0x4ad0 <nrk_wait_until>
      slot = 0;
      while(!tdma_is_enabled) nrk_wait_until_next_period();
    17e4:	80 91 d3 03 	lds	r24, 0x03D3
    17e8:	81 11       	cpse	r24, r1
    17ea:	03 c0       	rjmp	.+6      	; 0x17f2 <tdma_nw_task+0x568>
    17ec:	0e 94 15 24 	call	0x482a	; 0x482a <nrk_wait_until_next_period>
    17f0:	f9 cf       	rjmp	.-14     	; 0x17e4 <tdma_nw_task+0x55a>
		
      slot=0;
    17f2:	61 2c       	mov	r6, r1
    17f4:	71 2c       	mov	r7, r1
    17f6:	64 cd       	rjmp	.-1336   	; 0x12c0 <tdma_nw_task+0x36>
	      	//rf_rx_on();
	    }
	    if(v!=NRK_ERROR)
	    {
	    // set TTL to TTL_MAX from gateway
	    tdma_ttl = tdma_rfRxInfo.pPayload[TDMA_TTL]>>4;
    17f8:	82 85       	ldd	r24, Z+10	; 0x0a
    17fa:	82 95       	swap	r24
    17fc:	8f 70       	andi	r24, 0x0F	; 15
    17fe:	80 93 de 03 	sts	0x03DE, r24
            tdma_slots_per_cycle =
              (tdma_rfRxInfo.
               pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
    1802:	81 85       	ldd	r24, Z+9	; 0x09
    1804:	90 e0       	ldi	r25, 0x00	; 0
    1806:	98 2f       	mov	r25, r24
    1808:	88 27       	eor	r24, r24
    180a:	20 85       	ldd	r18, Z+8	; 0x08
    180c:	82 2b       	or	r24, r18
	    }
	    if(v!=NRK_ERROR)
	    {
	    // set TTL to TTL_MAX from gateway
	    tdma_ttl = tdma_rfRxInfo.pPayload[TDMA_TTL]>>4;
            tdma_slots_per_cycle =
    180e:	90 93 da 03 	sts	0x03DA, r25
    1812:	80 93 d9 03 	sts	0x03D9, r24
              (tdma_rfRxInfo.
               pPayload[TDMA_CYCLE_SIZE_HIGH] << 8) | tdma_rfRxInfo.
              pPayload[TDMA_CYCLE_SIZE_LOW];
            tdma_slot_len_ms = tdma_rfRxInfo.pPayload[TDMA_SLOT_SIZE];
    1816:	a3 85       	ldd	r26, Z+11	; 0x0b
    1818:	8a 2f       	mov	r24, r26
    181a:	90 e0       	ldi	r25, 0x00	; 0
    181c:	90 93 dc 03 	sts	0x03DC, r25
    1820:	80 93 db 03 	sts	0x03DB, r24
            _tdma_slot_time.nano_secs = tdma_slot_len_ms * NANOS_PER_MS;
    1824:	dc 01       	movw	r26, r24
    1826:	20 e4       	ldi	r18, 0x40	; 64
    1828:	32 e4       	ldi	r19, 0x42	; 66
    182a:	4f e0       	ldi	r20, 0x0F	; 15
    182c:	50 e0       	ldi	r21, 0x00	; 0
    182e:	0e 94 a8 32 	call	0x6550	; 0x6550 <__muluhisi3>
    1832:	60 93 be 03 	sts	0x03BE, r22
    1836:	70 93 bf 03 	sts	0x03BF, r23
    183a:	80 93 c0 03 	sts	0x03C0, r24
    183e:	90 93 c1 03 	sts	0x03C1, r25
            _tdma_slot_time.secs = 0;
    1842:	10 92 ba 03 	sts	0x03BA, r1
    1846:	10 92 bb 03 	sts	0x03BB, r1
    184a:	10 92 bc 03 	sts	0x03BC, r1
    184e:	10 92 bd 03 	sts	0x03BD, r1
    1852:	52 ce       	rjmp	.-860    	; 0x14f8 <tdma_nw_task+0x26e>

00001854 <tdma_task_config>:
}


void tdma_task_config ()
{
  nrk_task_set_entry_function (&tdma_task, tdma_nw_task);
    1854:	65 e4       	ldi	r22, 0x45	; 69
    1856:	79 e0       	ldi	r23, 0x09	; 9
    1858:	8b ec       	ldi	r24, 0xCB	; 203
    185a:	95 e0       	ldi	r25, 0x05	; 5
    185c:	0e 94 69 30 	call	0x60d2	; 0x60d2 <nrk_task_set_entry_function>
  nrk_task_set_stk (&tdma_task, tdma_task_stack, TDMA_STACKSIZE);
    1860:	40 e0       	ldi	r20, 0x00	; 0
    1862:	51 e0       	ldi	r21, 0x01	; 1
    1864:	6b ec       	ldi	r22, 0xCB	; 203
    1866:	74 e0       	ldi	r23, 0x04	; 4
    1868:	8b ec       	ldi	r24, 0xCB	; 203
    186a:	95 e0       	ldi	r25, 0x05	; 5
    186c:	0e 94 6d 30 	call	0x60da	; 0x60da <nrk_task_set_stk>
  tdma_task.prio = TDMA_TASK_PRIORITY;
    1870:	eb ec       	ldi	r30, 0xCB	; 203
    1872:	f5 e0       	ldi	r31, 0x05	; 5
    1874:	84 e1       	ldi	r24, 0x14	; 20
    1876:	80 87       	std	Z+8, r24	; 0x08
  tdma_task.FirstActivation = TRUE;
    1878:	81 e0       	ldi	r24, 0x01	; 1
    187a:	87 83       	std	Z+7, r24	; 0x07
  tdma_task.Type = BASIC_TASK;
    187c:	81 87       	std	Z+9, r24	; 0x09
  tdma_task.SchType = PREEMPTIVE;
    187e:	82 87       	std	Z+10, r24	; 0x0a
  tdma_task.period.secs = 1;
    1880:	81 e0       	ldi	r24, 0x01	; 1
    1882:	90 e0       	ldi	r25, 0x00	; 0
    1884:	a0 e0       	ldi	r26, 0x00	; 0
    1886:	b0 e0       	ldi	r27, 0x00	; 0
    1888:	83 87       	std	Z+11, r24	; 0x0b
    188a:	94 87       	std	Z+12, r25	; 0x0c
    188c:	a5 87       	std	Z+13, r26	; 0x0d
    188e:	b6 87       	std	Z+14, r27	; 0x0e
  tdma_task.period.nano_secs = 0; // 20 * NANOS_PER_MS;
    1890:	17 86       	std	Z+15, r1	; 0x0f
    1892:	10 8a       	std	Z+16, r1	; 0x10
    1894:	11 8a       	std	Z+17, r1	; 0x11
    1896:	12 8a       	std	Z+18, r1	; 0x12
  tdma_task.cpu_reserve.secs = PCF_TDMA_TIMEOUT;       // bmac reserve , 0 to disable
    1898:	87 e0       	ldi	r24, 0x07	; 7
    189a:	90 e0       	ldi	r25, 0x00	; 0
    189c:	a0 e0       	ldi	r26, 0x00	; 0
    189e:	b0 e0       	ldi	r27, 0x00	; 0
    18a0:	83 8b       	std	Z+19, r24	; 0x13
    18a2:	94 8b       	std	Z+20, r25	; 0x14
    18a4:	a5 8b       	std	Z+21, r26	; 0x15
    18a6:	b6 8b       	std	Z+22, r27	; 0x16
  tdma_task.cpu_reserve.nano_secs = 0;
    18a8:	17 8a       	std	Z+23, r1	; 0x17
    18aa:	10 8e       	std	Z+24, r1	; 0x18
    18ac:	11 8e       	std	Z+25, r1	; 0x19
    18ae:	12 8e       	std	Z+26, r1	; 0x1a
  tdma_task.offset.secs = 0;
    18b0:	13 8e       	std	Z+27, r1	; 0x1b
    18b2:	14 8e       	std	Z+28, r1	; 0x1c
    18b4:	15 8e       	std	Z+29, r1	; 0x1d
    18b6:	16 8e       	std	Z+30, r1	; 0x1e
  tdma_task.offset.nano_secs = 0;
    18b8:	17 8e       	std	Z+31, r1	; 0x1f
    18ba:	10 a2       	std	Z+32, r1	; 0x20
    18bc:	11 a2       	std	Z+33, r1	; 0x21
    18be:	12 a2       	std	Z+34, r1	; 0x22
  nrk_activate_task (&tdma_task);
    18c0:	cf 01       	movw	r24, r30
    18c2:	0c 94 83 23 	jmp	0x4706	; 0x4706 <nrk_activate_task>

000018c6 <TWI_Master_Initialise>:

void TWI_Master_Initialise(void)

{

  TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in header file.
    18c6:	8a e0       	ldi	r24, 0x0A	; 10
    18c8:	80 93 b8 00 	sts	0x00B8, r24

// TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 00.

  TWDR = 0xFF;                                      // Default content = SDA released.
    18cc:	8f ef       	ldi	r24, 0xFF	; 255
    18ce:	80 93 bb 00 	sts	0x00BB, r24

  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
    18d2:	84 e0       	ldi	r24, 0x04	; 4
    18d4:	80 93 bc 00 	sts	0x00BC, r24
    18d8:	08 95       	ret

000018da <TWI_Transceiver_Busy>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
    18da:	80 91 bc 00 	lds	r24, 0x00BC

}
    18de:	81 70       	andi	r24, 0x01	; 1
    18e0:	08 95       	ret

000018e2 <TWI_Get_State_Info>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
    18e2:	80 91 bc 00 	lds	r24, 0x00BC

unsigned char TWI_Get_State_Info( void )

{

  while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
    18e6:	80 fd       	sbrc	r24, 0
    18e8:	fc cf       	rjmp	.-8      	; 0x18e2 <TWI_Get_State_Info>

  return ( TWI_state );                         // Return error state.

}
    18ea:	80 91 10 02 	lds	r24, 0x0210
    18ee:	08 95       	ret

000018f0 <TWI_Start_Transceiver_With_Data>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
    18f0:	20 91 bc 00 	lds	r18, 0x00BC
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )

{
  unsigned char temp;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    18f4:	20 fd       	sbrc	r18, 0
    18f6:	fc cf       	rjmp	.-8      	; 0x18f0 <TWI_Start_Transceiver_With_Data>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
    18f8:	60 93 f1 05 	sts	0x05F1, r22
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
    18fc:	fc 01       	movw	r30, r24
    18fe:	20 81       	ld	r18, Z
    1900:	20 93 f2 05 	sts	0x05F2, r18
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
    1904:	20 ff       	sbrs	r18, 0
    1906:	09 c0       	rjmp	.+18     	; 0x191a <TWI_Start_Transceiver_With_Data+0x2a>
  {
    for ( temp = 1; temp < msgSize; temp++ )
      TWI_buf[ temp ] = msg[ temp ];
  }

  TWI_statusReg.all = 0;      
    1908:	10 92 ef 05 	sts	0x05EF, r1
  TWI_state         = TWI_NO_STATE ;
    190c:	88 ef       	ldi	r24, 0xF8	; 248
    190e:	80 93 10 02 	sts	0x0210, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
    1912:	85 ea       	ldi	r24, 0xA5	; 165
    1914:	80 93 bc 00 	sts	0x00BC, r24
    1918:	08 95       	ret
    191a:	fc 01       	movw	r30, r24
    191c:	31 96       	adiw	r30, 0x01	; 1
    191e:	22 ef       	ldi	r18, 0xF2	; 242
    1920:	35 e0       	ldi	r19, 0x05	; 5

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
    1922:	d9 01       	movw	r26, r18
    1924:	11 96       	adiw	r26, 0x01	; 1
    1926:	8a 2f       	mov	r24, r26
    1928:	82 1b       	sub	r24, r18
  {
    for ( temp = 1; temp < msgSize; temp++ )
    192a:	86 17       	cp	r24, r22
    192c:	68 f7       	brcc	.-38     	; 0x1908 <TWI_Start_Transceiver_With_Data+0x18>
      TWI_buf[ temp ] = msg[ temp ];
    192e:	81 91       	ld	r24, Z+
    1930:	8c 93       	st	X, r24
    1932:	f8 cf       	rjmp	.-16     	; 0x1924 <TWI_Start_Transceiver_With_Data+0x34>

00001934 <TWI_Start_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
    1934:	80 91 bc 00 	lds	r24, 0x00BC
****************************************************************************/

void TWI_Start_Transceiver( void )

{
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    1938:	80 fd       	sbrc	r24, 0
    193a:	fc cf       	rjmp	.-8      	; 0x1934 <TWI_Start_Transceiver>
  TWI_statusReg.all = 0;      
    193c:	10 92 ef 05 	sts	0x05EF, r1
  TWI_state         = TWI_NO_STATE ;
    1940:	88 ef       	ldi	r24, 0xF8	; 248
    1942:	80 93 10 02 	sts	0x0210, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
    1946:	85 ea       	ldi	r24, 0xA5	; 165
    1948:	80 93 bc 00 	sts	0x00BC, r24
    194c:	08 95       	ret

0000194e <TWI_Get_Data_From_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
    194e:	20 91 bc 00 	lds	r18, 0x00BC
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )

{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    1952:	20 fd       	sbrc	r18, 0
    1954:	fc cf       	rjmp	.-8      	; 0x194e <TWI_Get_Data_From_Transceiver>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
    1956:	20 91 ef 05 	lds	r18, 0x05EF
    195a:	20 fd       	sbrc	r18, 0
    195c:	04 c0       	rjmp	.+8      	; 0x1966 <TWI_Get_Data_From_Transceiver+0x18>
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
    195e:	80 91 ef 05 	lds	r24, 0x05EF
    1962:	81 70       	andi	r24, 0x01	; 1
    1964:	08 95       	ret
    1966:	22 ef       	ldi	r18, 0xF2	; 242
    1968:	35 e0       	ldi	r19, 0x05	; 5
    196a:	fc 01       	movw	r30, r24
{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
    196c:	d9 01       	movw	r26, r18
    196e:	8a 2f       	mov	r24, r26
    1970:	82 1b       	sub	r24, r18
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    1972:	86 17       	cp	r24, r22
    1974:	a0 f7       	brcc	.-24     	; 0x195e <TWI_Get_Data_From_Transceiver+0x10>
    {
      msg[ i ] = TWI_buf[ i ];
    1976:	8d 91       	ld	r24, X+
    1978:	81 93       	st	Z+, r24
    197a:	f9 cf       	rjmp	.-14     	; 0x196e <TWI_Get_Data_From_Transceiver+0x20>

0000197c <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect) 
{
    197c:	1f 92       	push	r1
    197e:	0f 92       	push	r0
    1980:	0f b6       	in	r0, 0x3f	; 63
    1982:	0f 92       	push	r0
    1984:	11 24       	eor	r1, r1
    1986:	0b b6       	in	r0, 0x3b	; 59
    1988:	0f 92       	push	r0
    198a:	2f 93       	push	r18
    198c:	3f 93       	push	r19
    198e:	8f 93       	push	r24
    1990:	9f 93       	push	r25
    1992:	ef 93       	push	r30
    1994:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;


  switch (TWSR)
    1996:	80 91 b9 00 	lds	r24, 0x00B9
    199a:	88 32       	cpi	r24, 0x28	; 40
    199c:	01 f1       	breq	.+64     	; 0x19de <__vector_39+0x62>
    199e:	40 f4       	brcc	.+16     	; 0x19b0 <__vector_39+0x34>
    19a0:	80 31       	cpi	r24, 0x10	; 16
    19a2:	d9 f0       	breq	.+54     	; 0x19da <__vector_39+0x5e>
    19a4:	88 31       	cpi	r24, 0x18	; 24
    19a6:	d9 f0       	breq	.+54     	; 0x19de <__vector_39+0x62>
    19a8:	88 30       	cpi	r24, 0x08	; 8
    19aa:	09 f0       	breq	.+2      	; 0x19ae <__vector_39+0x32>
    19ac:	4a c0       	rjmp	.+148    	; 0x1a42 <__vector_39+0xc6>
    19ae:	15 c0       	rjmp	.+42     	; 0x19da <__vector_39+0x5e>
    19b0:	80 34       	cpi	r24, 0x40	; 64
    19b2:	91 f1       	breq	.+100    	; 0x1a18 <__vector_39+0x9c>
    19b4:	28 f4       	brcc	.+10     	; 0x19c0 <__vector_39+0x44>
    19b6:	88 33       	cpi	r24, 0x38	; 56
    19b8:	09 f0       	breq	.+2      	; 0x19bc <__vector_39+0x40>
    19ba:	43 c0       	rjmp	.+134    	; 0x1a42 <__vector_39+0xc6>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    19bc:	85 ea       	ldi	r24, 0xA5	; 165
    19be:	46 c0       	rjmp	.+140    	; 0x1a4c <__vector_39+0xd0>
ISR(TWI_vect) 
{
  static unsigned char TWI_bufPtr;


  switch (TWSR)
    19c0:	80 35       	cpi	r24, 0x50	; 80
    19c2:	f1 f0       	breq	.+60     	; 0x1a00 <__vector_39+0x84>
    19c4:	88 35       	cpi	r24, 0x58	; 88
    19c6:	e9 f5       	brne	.+122    	; 0x1a42 <__vector_39+0xc6>
               (0<<TWWC);                                 // 
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    19c8:	80 91 bb 00 	lds	r24, 0x00BB
    19cc:	e0 91 f0 05 	lds	r30, 0x05F0
    19d0:	f0 e0       	ldi	r31, 0x00	; 0
    19d2:	ee 50       	subi	r30, 0x0E	; 14
    19d4:	fa 4f       	sbci	r31, 0xFA	; 250
    19d6:	80 83       	st	Z, r24
    19d8:	2d c0       	rjmp	.+90     	; 0x1a34 <__vector_39+0xb8>

  switch (TWSR)
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    19da:	10 92 f0 05 	sts	0x05F0, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    19de:	e0 91 f0 05 	lds	r30, 0x05F0
    19e2:	80 91 f1 05 	lds	r24, 0x05F1
    19e6:	e8 17       	cp	r30, r24
    19e8:	28 f5       	brcc	.+74     	; 0x1a34 <__vector_39+0xb8>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    19ea:	81 e0       	ldi	r24, 0x01	; 1
    19ec:	8e 0f       	add	r24, r30
    19ee:	80 93 f0 05 	sts	0x05F0, r24
    19f2:	f0 e0       	ldi	r31, 0x00	; 0
    19f4:	ee 50       	subi	r30, 0x0E	; 14
    19f6:	fa 4f       	sbci	r31, 0xFA	; 250
    19f8:	80 81       	ld	r24, Z
    19fa:	80 93 bb 00 	sts	0x00BB, r24
    19fe:	18 c0       	rjmp	.+48     	; 0x1a30 <__vector_39+0xb4>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    1a00:	e0 91 f0 05 	lds	r30, 0x05F0
    1a04:	81 e0       	ldi	r24, 0x01	; 1
    1a06:	8e 0f       	add	r24, r30
    1a08:	80 93 f0 05 	sts	0x05F0, r24
    1a0c:	80 91 bb 00 	lds	r24, 0x00BB
    1a10:	f0 e0       	ldi	r31, 0x00	; 0
    1a12:	ee 50       	subi	r30, 0x0E	; 14
    1a14:	fa 4f       	sbci	r31, 0xFA	; 250
    1a16:	80 83       	st	Z, r24

    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    1a18:	20 91 f0 05 	lds	r18, 0x05F0
    1a1c:	30 e0       	ldi	r19, 0x00	; 0
    1a1e:	80 91 f1 05 	lds	r24, 0x05F1
    1a22:	90 e0       	ldi	r25, 0x00	; 0
    1a24:	01 97       	sbiw	r24, 0x01	; 1
    1a26:	28 17       	cp	r18, r24
    1a28:	39 07       	cpc	r19, r25
    1a2a:	14 f4       	brge	.+4      	; 0x1a30 <__vector_39+0xb4>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1a2c:	85 ec       	ldi	r24, 0xC5	; 197
    1a2e:	0e c0       	rjmp	.+28     	; 0x1a4c <__vector_39+0xd0>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1a30:	85 e8       	ldi	r24, 0x85	; 133
    1a32:	0c c0       	rjmp	.+24     	; 0x1a4c <__vector_39+0xd0>
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1a34:	80 91 ef 05 	lds	r24, 0x05EF
    1a38:	81 60       	ori	r24, 0x01	; 1
    1a3a:	80 93 ef 05 	sts	0x05EF, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1a3e:	84 e9       	ldi	r24, 0x94	; 148
    1a40:	05 c0       	rjmp	.+10     	; 0x1a4c <__vector_39+0xd0>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    1a42:	80 91 b9 00 	lds	r24, 0x00B9
    1a46:	80 93 10 02 	sts	0x0210, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    1a4a:	84 e0       	ldi	r24, 0x04	; 4
    1a4c:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }

}
    1a50:	ff 91       	pop	r31
    1a52:	ef 91       	pop	r30
    1a54:	9f 91       	pop	r25
    1a56:	8f 91       	pop	r24
    1a58:	3f 91       	pop	r19
    1a5a:	2f 91       	pop	r18
    1a5c:	0f 90       	pop	r0
    1a5e:	0b be       	out	0x3b, r0	; 59
    1a60:	0f 90       	pop	r0
    1a62:	0f be       	out	0x3f, r0	; 63
    1a64:	0f 90       	pop	r0
    1a66:	1f 90       	pop	r1
    1a68:	18 95       	reti

00001a6a <rf_cmd>:


/* Safely change the radio state */
static void rf_cmd(uint8_t cmd)
{
	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    1a6a:	90 91 41 01 	lds	r25, 0x0141
    1a6e:	9f 71       	andi	r25, 0x1F	; 31
    1a70:	9f 31       	cpi	r25, 0x1F	; 31
    1a72:	d9 f3       	breq	.-10     	; 0x1a6a <rf_cmd>
		continue;
	TRX_STATE = cmd;
    1a74:	80 93 42 01 	sts	0x0142, r24
    1a78:	08 95       	ret

00001a7a <set_wireless_prog>:
uint8_t reset_val[] = {0x43, 0x15, 0xa6, 0xd9, 0x3d, 0x31, 0x82, 0xf1, 0x8c, 0xa7, 0x4f, 0xc5, 0x99, 0x97, 0x04, 0xac};


void set_wireless_prog(uint8_t val)
{
   wireless_prog = val;
    1a7a:	80 93 fc 05 	sts	0x05FC, r24
    1a7e:	08 95       	ret

00001a80 <rf_enable_glossy>:
}

void rf_enable_glossy()
{
	use_glossy = 1;
    1a80:	81 e0       	ldi	r24, 0x01	; 1
    1a82:	80 93 31 09 	sts	0x0931, r24
    1a86:	08 95       	ret

00001a88 <rf_disable_glossy>:
}

void rf_disable_glossy()
{
	use_glossy = 0;
    1a88:	10 92 31 09 	sts	0x0931, r1
    1a8c:	08 95       	ret

00001a8e <rf_power_down>:

void rf_power_down()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    1a8e:	80 91 41 01 	lds	r24, 0x0141
    1a92:	8f 71       	andi	r24, 0x1F	; 31
    1a94:	8f 31       	cpi	r24, 0x1F	; 31
    1a96:	d9 f3       	breq	.-10     	; 0x1a8e <rf_power_down>
		continue;

	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
    1a98:	80 91 41 01 	lds	r24, 0x0141
    1a9c:	8f 71       	andi	r24, 0x1F	; 31
	if((status == 0) || (status == 0xF))
    1a9e:	e1 f0       	breq	.+56     	; 0x1ad8 <rf_power_down+0x4a>
    1aa0:	8f 30       	cpi	r24, 0x0F	; 15
    1aa2:	d1 f0       	breq	.+52     	; 0x1ad8 <rf_power_down+0x4a>
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
    1aa4:	80 91 41 01 	lds	r24, 0x0141
    1aa8:	8f 71       	andi	r24, 0x1F	; 31
    1aaa:	88 30       	cpi	r24, 0x08	; 8
    1aac:	31 f4       	brne	.+12     	; 0x1aba <rf_power_down+0x2c>
		do{
			status = (TRX_STATUS & 0x1F);
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
    1aae:	80 91 39 01 	lds	r24, 0x0139
    1ab2:	82 60       	ori	r24, 0x02	; 2
    1ab4:	80 93 39 01 	sts	0x0139, r24
    1ab8:	0b c0       	rjmp	.+22     	; 0x1ad0 <rf_power_down+0x42>
	status = (TRX_STATUS & 0x1F);
	if((status == 0) || (status == 0xF))
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
		rf_cmd(TRX_OFF);
    1aba:	88 e0       	ldi	r24, 0x08	; 8
    1abc:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <rf_cmd>
		do{
			status = (TRX_STATUS & 0x1F);
    1ac0:	80 91 41 01 	lds	r24, 0x0141
    1ac4:	8f 71       	andi	r24, 0x1F	; 31
		}while(status != TRX_OFF);
    1ac6:	88 30       	cpi	r24, 0x08	; 8
    1ac8:	d9 f7       	brne	.-10     	; 0x1ac0 <rf_power_down+0x32>
    1aca:	f1 cf       	rjmp	.-30     	; 0x1aae <rf_power_down+0x20>
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
	}while((status != 0) && (status != 0xF));
    1acc:	8f 30       	cpi	r24, 0x0F	; 15
    1ace:	21 f0       	breq	.+8      	; 0x1ad8 <rf_power_down+0x4a>
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
    1ad0:	80 91 41 01 	lds	r24, 0x0141
    1ad4:	8f 71       	andi	r24, 0x1F	; 31
	}while((status != 0) && (status != 0xF));
    1ad6:	d1 f7       	brne	.-12     	; 0x1acc <rf_power_down+0x3e>
    1ad8:	08 95       	ret

00001ada <rf_power_up>:

void rf_power_up()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
    1ada:	80 91 41 01 	lds	r24, 0x0141
    1ade:	8f 71       	andi	r24, 0x1F	; 31
    1ae0:	8f 31       	cpi	r24, 0x1F	; 31
    1ae2:	d9 f3       	breq	.-10     	; 0x1ada <rf_power_up>
		continue;
	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
    1ae4:	80 91 41 01 	lds	r24, 0x0141
    1ae8:	8f 71       	andi	r24, 0x1F	; 31
	if((status != 0) && (status != 0xF))
    1aea:	11 f0       	breq	.+4      	; 0x1af0 <rf_power_up+0x16>
    1aec:	8f 30       	cpi	r24, 0x0F	; 15
    1aee:	51 f4       	brne	.+20     	; 0x1b04 <rf_power_up+0x2a>
		return;

	/* Wake up */
	TRXPR &= ~(1 << SLPTR);
    1af0:	80 91 39 01 	lds	r24, 0x0139
    1af4:	8d 7f       	andi	r24, 0xFD	; 253
    1af6:	80 93 39 01 	sts	0x0139, r24
	while((TRX_STATUS & 0x1F) != TRX_OFF)
    1afa:	80 91 41 01 	lds	r24, 0x0141
    1afe:	8f 71       	andi	r24, 0x1F	; 31
    1b00:	88 30       	cpi	r24, 0x08	; 8
    1b02:	d9 f7       	brne	.-10     	; 0x1afa <rf_power_up+0x20>
    1b04:	08 95       	ret

00001b06 <rf_pll_on>:
	TRX_STATE = cmd;
}

void rf_pll_on()
{
   rf_cmd(PLL_ON);
    1b06:	89 e0       	ldi	r24, 0x09	; 9
    1b08:	0c 94 35 0d 	jmp	0x1a6a	; 0x1a6a <rf_cmd>

00001b0c <rf_tx_power>:
}


void rf_tx_power(uint8_t pwr)
{
	PHY_TX_PWR &= 0xF0;
    1b0c:	e5 e4       	ldi	r30, 0x45	; 69
    1b0e:	f1 e0       	ldi	r31, 0x01	; 1
    1b10:	90 81       	ld	r25, Z
    1b12:	90 7f       	andi	r25, 0xF0	; 240
    1b14:	90 83       	st	Z, r25
	PHY_TX_PWR |= (pwr & 0xF);
    1b16:	90 81       	ld	r25, Z
    1b18:	8f 70       	andi	r24, 0x0F	; 15
    1b1a:	98 2b       	or	r25, r24
    1b1c:	90 83       	st	Z, r25
    1b1e:	08 95       	ret

00001b20 <rf_addr_decode_enable>:
}

void rf_addr_decode_enable()
{
	XAH_CTRL_1 &= ~(1 << AACK_PROM_MODE);
    1b20:	e7 e5       	ldi	r30, 0x57	; 87
    1b22:	f1 e0       	ldi	r31, 0x01	; 1
    1b24:	80 81       	ld	r24, Z
    1b26:	8d 7f       	andi	r24, 0xFD	; 253
    1b28:	80 83       	st	Z, r24
    1b2a:	08 95       	ret

00001b2c <rf_addr_decode_disable>:
}


void rf_addr_decode_disable()
{
	XAH_CTRL_1 |= (1 << AACK_PROM_MODE);
    1b2c:	e7 e5       	ldi	r30, 0x57	; 87
    1b2e:	f1 e0       	ldi	r31, 0x01	; 1
    1b30:	80 81       	ld	r24, Z
    1b32:	82 60       	ori	r24, 0x02	; 2
    1b34:	80 83       	st	Z, r24
    1b36:	08 95       	ret

00001b38 <rf_auto_ack_enable>:
}


void rf_auto_ack_enable()
{
	CSMA_SEED_1 &= ~(1 << AACK_DIS_ACK);
    1b38:	ee e6       	ldi	r30, 0x6E	; 110
    1b3a:	f1 e0       	ldi	r31, 0x01	; 1
    1b3c:	80 81       	ld	r24, Z
    1b3e:	8f 7e       	andi	r24, 0xEF	; 239
    1b40:	80 83       	st	Z, r24
    1b42:	08 95       	ret

00001b44 <rf_auto_ack_disable>:
}

void rf_auto_ack_disable()
{
	CSMA_SEED_1 |= (1 << AACK_DIS_ACK);
    1b44:	ee e6       	ldi	r30, 0x6E	; 110
    1b46:	f1 e0       	ldi	r31, 0x01	; 1
    1b48:	80 81       	ld	r24, Z
    1b4a:	80 61       	ori	r24, 0x10	; 16
    1b4c:	80 83       	st	Z, r24
    1b4e:	08 95       	ret

00001b50 <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
	/* Set short MAC address */
	SHORT_ADDR_0 = (my_mac & 0xFF); 
    1b50:	80 93 60 01 	sts	0x0160, r24
	SHORT_ADDR_1 = (my_mac >> 8);
    1b54:	90 93 61 01 	sts	0x0161, r25
	rfSettings.myAddr = my_mac;
    1b58:	90 93 3b 09 	sts	0x093B, r25
    1b5c:	80 93 3a 09 	sts	0x093A, r24
    1b60:	08 95       	ret

00001b62 <rf_set_rx>:
}


void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
	rfSettings.pRxInfo = pRRI;
    1b62:	90 93 35 09 	sts	0x0935, r25
    1b66:	80 93 34 09 	sts	0x0934, r24
	PHY_CC_CCA &= ~(0x1F);
    1b6a:	e8 e4       	ldi	r30, 0x48	; 72
    1b6c:	f1 e0       	ldi	r31, 0x01	; 1
    1b6e:	80 81       	ld	r24, Z
    1b70:	80 7e       	andi	r24, 0xE0	; 224
    1b72:	80 83       	st	Z, r24
	PHY_CC_CCA |= (channel << CHANNEL0);
    1b74:	80 81       	ld	r24, Z
    1b76:	68 2b       	or	r22, r24
    1b78:	60 83       	st	Z, r22
    1b7a:	08 95       	ret

00001b7c <rx_start_callback>:
}

void rx_start_callback(void (*func)(void)){
	rx_start_func = func;
    1b7c:	90 93 00 06 	sts	0x0600, r25
    1b80:	80 93 ff 05 	sts	0x05FF, r24
    1b84:	08 95       	ret

00001b86 <rx_end_callback>:
}

void rx_end_callback(void (*func)(void)){
	rx_end_func = func;
    1b86:	90 93 fe 05 	sts	0x05FE, r25
    1b8a:	80 93 fd 05 	sts	0x05FD, r24
    1b8e:	08 95       	ret

00001b90 <rf_init>:
}


void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{ 
    1b90:	0f 93       	push	r16
    1b92:	1f 93       	push	r17
    1b94:	cf 93       	push	r28
    1b96:	df 93       	push	r29
    1b98:	fc 01       	movw	r30, r24
    1b9a:	d9 01       	movw	r26, r18

*/


	/* Turn on auto crc calculation */
	TRX_CTRL_1 = (1 << TX_AUTO_CRC_ON);
    1b9c:	80 e2       	ldi	r24, 0x20	; 32
    1b9e:	80 93 44 01 	sts	0x0144, r24
	/* Set PA buffer lead time to 6 us and TX power to 3.0 dBm (maximum) */
	PHY_TX_PWR = (1 << PA_BUF_LT1) | (1 << PA_BUF_LT0) | (0 << TX_PWR0);
    1ba2:	80 ec       	ldi	r24, 0xC0	; 192
    1ba4:	80 93 45 01 	sts	0x0145, r24
	/* CCA Mode and Channel selection */
	PHY_CC_CCA = (0 << CCA_MODE1) | (1 << CCA_MODE0) | (channel << CHANNEL0);
    1ba8:	60 62       	ori	r22, 0x20	; 32
    1baa:	60 93 48 01 	sts	0x0148, r22
	/* Set CCA energy threshold */
	CCA_THRES = 0xC5;
    1bae:	85 ec       	ldi	r24, 0xC5	; 197
    1bb0:	80 93 49 01 	sts	0x0149, r24
	/* Start of frame delimiter */
	SFD_VALUE = 0xA7;
    1bb4:	87 ea       	ldi	r24, 0xA7	; 167
    1bb6:	80 93 4b 01 	sts	0x014B, r24
	/* Dynamic buffer protection on and data rate is 250 kb/s */
	TRX_CTRL_2 = (1 << RX_SAFE_MODE) | (0 << OQPSK_DATA_RATE1) | (0 << OQPSK_DATA_RATE0);
    1bba:	80 e8       	ldi	r24, 0x80	; 128
    1bbc:	80 93 4c 01 	sts	0x014C, r24
	
	/* Set short MAC address */
	SHORT_ADDR_0 = (myAddr & 0xFF); SHORT_ADDR_1 = (myAddr >> 8);
    1bc0:	20 93 60 01 	sts	0x0160, r18
    1bc4:	b0 93 61 01 	sts	0x0161, r27
	/* Set PAN ID */
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
    1bc8:	40 93 62 01 	sts	0x0162, r20
    1bcc:	50 93 63 01 	sts	0x0163, r21
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1bd0:	c6 e4       	ldi	r28, 0x46	; 70
    1bd2:	d1 e0       	ldi	r29, 0x01	; 1
    1bd4:	08 81       	ld	r16, Y
    1bd6:	88 81       	ld	r24, Y
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
    1bd8:	98 81       	ld	r25, Y
    1bda:	28 81       	ld	r18, Y
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1bdc:	30 2f       	mov	r19, r16
    1bde:	32 95       	swap	r19
    1be0:	36 95       	lsr	r19
    1be2:	37 70       	andi	r19, 0x07	; 7
    1be4:	60 e4       	ldi	r22, 0x40	; 64
    1be6:	36 9f       	mul	r19, r22
    1be8:	80 01       	movw	r16, r0
    1bea:	11 24       	eor	r1, r1
    1bec:	22 95       	swap	r18
    1bee:	26 95       	lsr	r18
    1bf0:	23 70       	andi	r18, 0x03	; 3
    1bf2:	62 2f       	mov	r22, r18
    1bf4:	60 2b       	or	r22, r16
    1bf6:	82 95       	swap	r24
    1bf8:	86 95       	lsr	r24
    1bfa:	83 70       	andi	r24, 0x03	; 3
    1bfc:	70 e1       	ldi	r23, 0x10	; 16
    1bfe:	87 9f       	mul	r24, r23
    1c00:	90 01       	movw	r18, r0
    1c02:	11 24       	eor	r1, r1
    1c04:	26 2b       	or	r18, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
    1c06:	92 95       	swap	r25
    1c08:	96 95       	lsr	r25
    1c0a:	93 70       	andi	r25, 0x03	; 3
    1c0c:	84 e0       	ldi	r24, 0x04	; 4
    1c0e:	98 9f       	mul	r25, r24
    1c10:	b0 01       	movw	r22, r0
    1c12:	11 24       	eor	r1, r1
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
    1c14:	62 2b       	or	r22, r18
    1c16:	60 93 6d 01 	sts	0x016D, r22
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
    1c1a:	88 81       	ld	r24, Y
    1c1c:	98 81       	ld	r25, Y
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
    1c1e:	92 95       	swap	r25
    1c20:	96 95       	lsr	r25
    1c22:	93 70       	andi	r25, 0x03	; 3
    1c24:	39 2f       	mov	r19, r25
    1c26:	30 64       	ori	r19, 0x40	; 64
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
    1c28:	98 2f       	mov	r25, r24
    1c2a:	92 95       	swap	r25
    1c2c:	96 70       	andi	r25, 0x06	; 6
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
    1c2e:	93 2b       	or	r25, r19
    1c30:	90 93 6e 01 	sts	0x016E, r25
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);

	/* don't re-transmit frames or perform cca multiple times, slotted op is off */
	XAH_CTRL_0 = (0 << MAX_FRAME_RETRIES0) | (0 << MAX_CSMA_RETRIES0)
    1c34:	10 92 6c 01 	sts	0x016C, r1
			| (0 << SLOTTED_OPERATION);
   
   /* Enable all radio interrupts */
	IRQ_MASK = (1 << AWAKE_EN) | (1 << TX_END_EN) | (1 << AMI_EN) | (1 << CCA_ED_DONE_EN)
    1c38:	8f ef       	ldi	r24, 0xFF	; 255
    1c3a:	80 93 4e 01 	sts	0x014E, r24
			| (1 << RX_END_EN) | (1 << RX_START_EN) | (1 << PLL_UNLOCK_EN) | (1 << PLL_LOCK_EN);

	/* Initialize settings struct */
	rfSettings.pRxInfo = pRRI;
    1c3e:	c4 e3       	ldi	r28, 0x34	; 52
    1c40:	d9 e0       	ldi	r29, 0x09	; 9
    1c42:	f9 83       	std	Y+1, r31	; 0x01
    1c44:	e8 83       	st	Y, r30
	rfSettings.txSeqNumber = 0;
    1c46:	1a 82       	std	Y+2, r1	; 0x02
	rfSettings.ackReceived = 0;
    1c48:	1b 82       	std	Y+3, r1	; 0x03
	rfSettings.panId = panId;
    1c4a:	5d 83       	std	Y+5, r21	; 0x05
    1c4c:	4c 83       	std	Y+4, r20	; 0x04
	rfSettings.myAddr = myAddr;
    1c4e:	bf 83       	std	Y+7, r27	; 0x07
    1c50:	ae 83       	std	Y+6, r26	; 0x06
	rfSettings.receiveOn = 0;
    1c52:	18 86       	std	Y+8, r1	; 0x08

	rf_ready = 1;
    1c54:	81 e0       	ldi	r24, 0x01	; 1
    1c56:	80 93 4e 09 	sts	0x094E, r24
   rx_ready = 0;
    1c5a:	10 92 65 09 	sts	0x0965, r1
   tx_done = 0;
    1c5e:	10 92 3d 09 	sts	0x093D, r1

	use_glossy = 0;
    1c62:	10 92 31 09 	sts	0x0931, r1

} // rf_init() 
    1c66:	df 91       	pop	r29
    1c68:	cf 91       	pop	r28
    1c6a:	1f 91       	pop	r17
    1c6c:	0f 91       	pop	r16
    1c6e:	08 95       	ret

00001c70 <rf_rx_on>:
	rf_cc2591_rx_on();
#endif
#ifdef GLOSSY_TESTING
	clear_packet_flags();
#endif
	rf_cmd(RX_AACK_ON);
    1c70:	86 e1       	ldi	r24, 0x16	; 22
    1c72:	0c 94 35 0d 	jmp	0x1a6a	; 0x1a6a <rf_cmd>

00001c76 <rf_polling_rx_on>:

#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	rf_cmd(RX_AACK_ON);
    1c76:	86 e1       	ldi	r24, 0x16	; 22
    1c78:	0c 94 35 0d 	jmp	0x1a6a	; 0x1a6a <rf_cmd>

00001c7c <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
  nrk_sem_post(radio_sem);
#endif
  //	DISABLE_FIFOP_INT();
*/
   rf_cmd(TRX_OFF);
    1c7c:	88 e0       	ldi	r24, 0x08	; 8
    1c7e:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <rf_cmd>
   rx_ready = 0;
    1c82:	10 92 65 09 	sts	0x0965, r1
    1c86:	08 95       	ret

00001c88 <rf_tx_packet>:
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------


uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    1c88:	0f 93       	push	r16
    1c8a:	1f 93       	push	r17
    1c8c:	cf 93       	push	r28
    1c8e:	df 93       	push	r29
    1c90:	fc 01       	movw	r30, r24
	*/

	uint8_t trx_status, trx_error, *data_start, *frame_start = &TRXFBST;
	uint16_t i;

	if(!rf_ready) 
    1c92:	80 91 4e 09 	lds	r24, 0x094E
    1c96:	81 11       	cpse	r24, r1
    1c98:	02 c0       	rjmp	.+4      	; 0x1c9e <rf_tx_packet+0x16>
		return NRK_ERROR;
    1c9a:	8f ef       	ldi	r24, 0xFF	; 255
    1c9c:	ab c0       	rjmp	.+342    	; 0x1df4 <rf_tx_packet+0x16c>

	/* TODO: Setting FCF bits is probably slow. Optimize later. */
	fcf.frame_type = 1;
	fcf.sec_en = 0;
	fcf.frame_pending = 0;
	fcf.ack_request = pRTI->ackRequest;
    1c9e:	26 81       	ldd	r18, Z+6	; 0x06
	fcf.dest_addr_mode = 2;
	fcf.frame_version = 0;
	fcf.src_addr_mode = 2;
	
	/* Build the rest of the MAC header */
	rfSettings.txSeqNumber++;
    1ca0:	80 91 36 09 	lds	r24, 0x0936
    1ca4:	8f 5f       	subi	r24, 0xFF	; 255
    1ca6:	80 93 36 09 	sts	0x0936, r24
	machead->fcf = fcf;
    1caa:	90 91 81 01 	lds	r25, 0x0181
    1cae:	90 7e       	andi	r25, 0xE0	; 224
    1cb0:	91 60       	ori	r25, 0x01	; 1
    1cb2:	20 fb       	bst	r18, 0
    1cb4:	95 f9       	bld	r25, 5
    1cb6:	9f 73       	andi	r25, 0x3F	; 63
    1cb8:	90 64       	ori	r25, 0x40	; 64
    1cba:	90 93 81 01 	sts	0x0181, r25
    1cbe:	88 e8       	ldi	r24, 0x88	; 136
    1cc0:	80 93 82 01 	sts	0x0182, r24
	if (use_glossy) {
    1cc4:	80 91 31 09 	lds	r24, 0x0931
    1cc8:	88 23       	and	r24, r24
    1cca:	61 f0       	breq	.+24     	; 0x1ce4 <rf_tx_packet+0x5c>
		machead->seq_num = 0xFF;
    1ccc:	8f ef       	ldi	r24, 0xFF	; 255
    1cce:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = 0xAAAA;
    1cd2:	8a ea       	ldi	r24, 0xAA	; 170
    1cd4:	9a ea       	ldi	r25, 0xAA	; 170
    1cd6:	90 93 89 01 	sts	0x0189, r25
    1cda:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = 0xFFFF;
    1cde:	8f ef       	ldi	r24, 0xFF	; 255
    1ce0:	9f ef       	ldi	r25, 0xFF	; 255
    1ce2:	10 c0       	rjmp	.+32     	; 0x1d04 <rf_tx_packet+0x7c>
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	} else {
		machead->seq_num = rfSettings.txSeqNumber;
    1ce4:	80 91 36 09 	lds	r24, 0x0936
    1ce8:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = (SHORT_ADDR_1 << 8) | SHORT_ADDR_0;
    1cec:	20 91 61 01 	lds	r18, 0x0161
    1cf0:	80 91 60 01 	lds	r24, 0x0160
    1cf4:	90 e0       	ldi	r25, 0x00	; 0
    1cf6:	92 2b       	or	r25, r18
    1cf8:	90 93 89 01 	sts	0x0189, r25
    1cfc:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = pRTI->destAddr;
    1d00:	80 81       	ld	r24, Z
    1d02:	91 81       	ldd	r25, Z+1	; 0x01
    1d04:	90 93 87 01 	sts	0x0187, r25
    1d08:	80 93 86 01 	sts	0x0186, r24
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
    1d0c:	20 91 63 01 	lds	r18, 0x0163
    1d10:	80 91 62 01 	lds	r24, 0x0162
    1d14:	90 e0       	ldi	r25, 0x00	; 0
    1d16:	92 2b       	or	r25, r18
    1d18:	90 93 85 01 	sts	0x0185, r25
    1d1c:	80 93 84 01 	sts	0x0184, r24
    1d20:	8f 01       	movw	r16, r30
	}
	//machead->src_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	
	/* Copy data payload into packet */
	data_start = frame_start + sizeof(ieee_mac_frame_header_t) + 1;
	memcpy(data_start, pRTI->pPayload, pRTI->length);
    1d22:	42 81       	ldd	r20, Z+2	; 0x02
    1d24:	55 27       	eor	r21, r21
    1d26:	47 fd       	sbrc	r20, 7
    1d28:	50 95       	com	r21
    1d2a:	63 81       	ldd	r22, Z+3	; 0x03
    1d2c:	74 81       	ldd	r23, Z+4	; 0x04
    1d2e:	8a e8       	ldi	r24, 0x8A	; 138
    1d30:	91 e0       	ldi	r25, 0x01	; 1
    1d32:	0e 94 78 33 	call	0x66f0	; 0x66f0 <memcpy>
	/* Set the size of the packet */
	*frame_start = sizeof(ieee_mac_frame_header_t) + pRTI->length + 2;
    1d36:	f8 01       	movw	r30, r16
    1d38:	82 81       	ldd	r24, Z+2	; 0x02
    1d3a:	85 5f       	subi	r24, 0xF5	; 245
    1d3c:	80 93 80 01 	sts	0x0180, r24
	
	vprintf("packet length: %d bytes\r\n", *frame_start);

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
    1d40:	80 91 41 01 	lds	r24, 0x0141
    1d44:	d8 2f       	mov	r29, r24
    1d46:	df 71       	andi	r29, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
    1d48:	9f ef       	ldi	r25, 0xFF	; 255
    1d4a:	9d 0f       	add	r25, r29
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
    1d4c:	92 30       	cpi	r25, 0x02	; 2
    1d4e:	c0 f3       	brcs	.-16     	; 0x1d40 <rf_tx_packet+0xb8>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
    1d50:	d1 31       	cpi	r29, 0x11	; 17
    1d52:	b1 f3       	breq	.-20     	; 0x1d40 <rf_tx_packet+0xb8>
    1d54:	d2 31       	cpi	r29, 0x12	; 18
    1d56:	a1 f3       	breq	.-24     	; 0x1d40 <rf_tx_packet+0xb8>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
    1d58:	df 31       	cpi	r29, 0x1F	; 31
    1d5a:	91 f3       	breq	.-28     	; 0x1d40 <rf_tx_packet+0xb8>
	
	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
    1d5c:	98 ef       	ldi	r25, 0xF8	; 248
    1d5e:	9d 0f       	add	r25, r29
    1d60:	92 30       	cpi	r25, 0x02	; 2
    1d62:	20 f0       	brcs	.+8      	; 0x1d6c <rf_tx_packet+0xe4>
    1d64:	8f 70       	andi	r24, 0x0F	; 15
    1d66:	86 30       	cpi	r24, 0x06	; 6
    1d68:	09 f0       	breq	.+2      	; 0x1d6c <rf_tx_packet+0xe4>
    1d6a:	97 cf       	rjmp	.-210    	; 0x1c9a <rf_tx_packet+0x12>
			&& (trx_status != RX_AACK_ON) && (trx_status != PLL_ON)){
		return NRK_ERROR;
	}

	rf_cmd(RX_AACK_ON);
    1d6c:	86 e1       	ldi	r24, 0x16	; 22
    1d6e:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <rf_cmd>

	/* Perform CCA if requested */
	if(pRTI->cca){
    1d72:	f8 01       	movw	r30, r16
    1d74:	85 81       	ldd	r24, Z+5	; 0x05
    1d76:	81 11       	cpse	r24, r1
    1d78:	0b c0       	rjmp	.+22     	; 0x1d90 <rf_tx_packet+0x108>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
			return NRK_ERROR;
	}

	rf_cmd(PLL_ON);
    1d7a:	89 e0       	ldi	r24, 0x09	; 9
    1d7c:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <rf_cmd>
	if(pRTI->ackRequest)
    1d80:	f8 01       	movw	r30, r16
    1d82:	86 81       	ldd	r24, Z+6	; 0x06
    1d84:	88 23       	and	r24, r24
    1d86:	91 f0       	breq	.+36     	; 0x1dac <rf_tx_packet+0x124>
		rf_cmd(TX_ARET_ON);
    1d88:	89 e1       	ldi	r24, 0x19	; 25
    1d8a:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <rf_cmd>
    1d8e:	0e c0       	rjmp	.+28     	; 0x1dac <rf_tx_packet+0x124>

	rf_cmd(RX_AACK_ON);

	/* Perform CCA if requested */
	if(pRTI->cca){
		PHY_CC_CCA |= (1 << CCA_REQUEST);
    1d90:	80 91 48 01 	lds	r24, 0x0148
    1d94:	80 68       	ori	r24, 0x80	; 128
    1d96:	80 93 48 01 	sts	0x0148, r24
		while(!(TRX_STATUS & (1 << CCA_DONE)))
    1d9a:	80 91 41 01 	lds	r24, 0x0141
    1d9e:	87 ff       	sbrs	r24, 7
    1da0:	fc cf       	rjmp	.-8      	; 0x1d9a <rf_tx_packet+0x112>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
    1da2:	80 91 41 01 	lds	r24, 0x0141
    1da6:	86 ff       	sbrs	r24, 6
    1da8:	78 cf       	rjmp	.-272    	; 0x1c9a <rf_tx_packet+0x12>
    1daa:	e7 cf       	rjmp	.-50     	; 0x1d7a <rf_tx_packet+0xf2>
	
#ifdef RADIO_CC2591
		rf_cc2591_tx_on();
#endif

   tx_done = 0;
    1dac:	10 92 3d 09 	sts	0x093D, r1
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
    1db0:	82 e0       	ldi	r24, 0x02	; 2
    1db2:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <rf_cmd>
   for(i=0; (i<65000) && !tx_done; i++){
    1db6:	80 e0       	ldi	r24, 0x00	; 0
    1db8:	90 e0       	ldi	r25, 0x00	; 0
    1dba:	20 91 3d 09 	lds	r18, 0x093D
    1dbe:	21 11       	cpse	r18, r1
    1dc0:	05 c0       	rjmp	.+10     	; 0x1dcc <rf_tx_packet+0x144>
    1dc2:	01 96       	adiw	r24, 0x01	; 1
    1dc4:	88 3e       	cpi	r24, 0xE8	; 232
    1dc6:	fd ef       	ldi	r31, 0xFD	; 253
    1dc8:	9f 07       	cpc	r25, r31
    1dca:	b9 f7       	brne	.-18     	; 0x1dba <rf_tx_packet+0x132>
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
    1dcc:	f8 01       	movw	r30, r16
    1dce:	26 81       	ldd	r18, Z+6	; 0x06
    1dd0:	22 23       	and	r18, r18
    1dd2:	31 f0       	breq	.+12     	; 0x1de0 <rf_tx_packet+0x158>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
    1dd4:	20 91 42 01 	lds	r18, 0x0142
    1dd8:	22 95       	swap	r18
    1dda:	26 95       	lsr	r18
    1ddc:	27 70       	andi	r18, 0x07	; 7
   for(i=0; (i<65000) && !tx_done; i++){
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
    1dde:	29 f4       	brne	.+10     	; 0x1dea <rf_tx_packet+0x162>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
    1de0:	88 3e       	cpi	r24, 0xE8	; 232
    1de2:	9d 4f       	sbci	r25, 0xFD	; 253
    1de4:	11 f0       	breq	.+4      	; 0x1dea <rf_tx_packet+0x162>
   for(i=0; (i<65000) && !tx_done; i++){
      continue;
   }

   /* note error if ACK requested and not received */
	trx_error = ((pRTI->ackRequest && 
    1de6:	c1 e0       	ldi	r28, 0x01	; 1
    1de8:	01 c0       	rjmp	.+2      	; 0x1dec <rf_tx_packet+0x164>
    1dea:	cf ef       	ldi	r28, 0xFF	; 255
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
	rf_cmd(trx_status);
    1dec:	8d 2f       	mov	r24, r29
    1dee:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <rf_cmd>

#ifdef RADIO_CC2591
	if (trx_error == NRK_ERROR) rf_cc2591_rx_on();
#endif

	return trx_error;
    1df2:	8c 2f       	mov	r24, r28
}
    1df4:	df 91       	pop	r29
    1df6:	cf 91       	pop	r28
    1df8:	1f 91       	pop	r17
    1dfa:	0f 91       	pop	r16
    1dfc:	08 95       	ret

00001dfe <rf_tx_packet_resend>:
uint8_t rf_tx_packet_resend()
{
   uint8_t trx_error;
   uint16_t i;

   tx_done = 0;
    1dfe:	10 92 3d 09 	sts	0x093D, r1
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
    1e02:	82 e0       	ldi	r24, 0x02	; 2
    1e04:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <rf_cmd>
    1e08:	88 ee       	ldi	r24, 0xE8	; 232
    1e0a:	9d ef       	ldi	r25, 0xFD	; 253
   for(i=0; (i<65000) && !tx_done; i++)
    1e0c:	20 91 3d 09 	lds	r18, 0x093D
    1e10:	21 11       	cpse	r18, r1
    1e12:	04 c0       	rjmp	.+8      	; 0x1e1c <rf_tx_packet_resend+0x1e>
    1e14:	01 97       	sbiw	r24, 0x01	; 1
    1e16:	d1 f7       	brne	.-12     	; 0x1e0c <rf_tx_packet_resend+0xe>
      continue;
   trx_error = (i == 65000) ? NRK_ERROR : NRK_OK;
    1e18:	8f ef       	ldi	r24, 0xFF	; 255

   return trx_error;
}
    1e1a:	08 95       	ret
   tx_done = 0;
   // Send packet. 0x2 is equivalent to TX_START
   rf_cmd(0x2);
   for(i=0; (i<65000) && !tx_done; i++)
      continue;
   trx_error = (i == 65000) ? NRK_ERROR : NRK_OK;
    1e1c:	81 e0       	ldi	r24, 0x01	; 1
    1e1e:	08 95       	ret

00001e20 <rf_cca_check>:

/* Returns 1 if the channel is clear
 * Returns 0 if the channel is being used
 */
int8_t rf_cca_check()
{
    1e20:	cf 93       	push	r28
    1e22:	df 93       	push	r29
	uint8_t trx_status, cca_value;

	if(!rf_ready)
    1e24:	80 91 4e 09 	lds	r24, 0x094E
    1e28:	88 23       	and	r24, r24
    1e2a:	41 f1       	breq	.+80     	; 0x1e7c <rf_cca_check+0x5c>
		return NRK_ERROR;

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
    1e2c:	80 91 41 01 	lds	r24, 0x0141
    1e30:	c8 2f       	mov	r28, r24
    1e32:	cf 71       	andi	r28, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
    1e34:	9f ef       	ldi	r25, 0xFF	; 255
    1e36:	9c 0f       	add	r25, r28
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
    1e38:	92 30       	cpi	r25, 0x02	; 2
    1e3a:	c0 f3       	brcs	.-16     	; 0x1e2c <rf_cca_check+0xc>

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
    1e3c:	c1 31       	cpi	r28, 0x11	; 17
    1e3e:	b1 f3       	breq	.-20     	; 0x1e2c <rf_cca_check+0xc>
    1e40:	c2 31       	cpi	r28, 0x12	; 18
    1e42:	a1 f3       	breq	.-24     	; 0x1e2c <rf_cca_check+0xc>
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
    1e44:	cf 31       	cpi	r28, 0x1F	; 31
    1e46:	91 f3       	breq	.-28     	; 0x1e2c <rf_cca_check+0xc>

	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
    1e48:	c8 30       	cpi	r28, 0x08	; 8
    1e4a:	19 f0       	breq	.+6      	; 0x1e52 <rf_cca_check+0x32>
    1e4c:	8f 70       	andi	r24, 0x0F	; 15
    1e4e:	86 30       	cpi	r24, 0x06	; 6
    1e50:	a9 f4       	brne	.+42     	; 0x1e7c <rf_cca_check+0x5c>
			&& (trx_status != RX_AACK_ON))
		return NRK_ERROR;
	
	rf_cmd(RX_AACK_ON);
    1e52:	86 e1       	ldi	r24, 0x16	; 22
    1e54:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <rf_cmd>

	PHY_CC_CCA |= (1 << CCA_REQUEST);
    1e58:	80 91 48 01 	lds	r24, 0x0148
    1e5c:	80 68       	ori	r24, 0x80	; 128
    1e5e:	80 93 48 01 	sts	0x0148, r24
	while(!(TRX_STATUS & (1 << CCA_DONE)))
    1e62:	80 91 41 01 	lds	r24, 0x0141
    1e66:	87 ff       	sbrs	r24, 7
    1e68:	fc cf       	rjmp	.-8      	; 0x1e62 <rf_cca_check+0x42>
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
    1e6a:	d0 91 41 01 	lds	r29, 0x0141
	rf_cmd(trx_status);
    1e6e:	8c 2f       	mov	r24, r28
    1e70:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <rf_cmd>
	rf_cmd(RX_AACK_ON);

	PHY_CC_CCA |= (1 << CCA_REQUEST);
	while(!(TRX_STATUS & (1 << CCA_DONE)))
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
    1e74:	d6 fb       	bst	r29, 6
    1e76:	88 27       	eor	r24, r24
    1e78:	80 f9       	bld	r24, 0
	rf_cmd(trx_status);

	return cca_value;
    1e7a:	01 c0       	rjmp	.+2      	; 0x1e7e <rf_cca_check+0x5e>
int8_t rf_cca_check()
{
	uint8_t trx_status, cca_value;

	if(!rf_ready)
		return NRK_ERROR;
    1e7c:	8f ef       	ldi	r24, 0xFF	; 255
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
	rf_cmd(trx_status);

	return cca_value;
}
    1e7e:	df 91       	pop	r29
    1e80:	cf 91       	pop	r28
    1e82:	08 95       	ret

00001e84 <rf_rx_packet_nonblock>:
	#endif
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
    1e84:	80 91 4e 09 	lds	r24, 0x094E
    1e88:	88 23       	and	r24, r24
    1e8a:	09 f4       	brne	.+2      	; 0x1e8e <rf_rx_packet_nonblock+0xa>
    1e8c:	e3 c0       	rjmp	.+454    	; 0x2054 <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;

   if(!rx_ready)
    1e8e:	80 91 65 09 	lds	r24, 0x0965
    1e92:	88 23       	and	r24, r24
    1e94:	09 f4       	brne	.+2      	; 0x1e98 <rf_rx_packet_nonblock+0x14>
    1e96:	dc c0       	rjmp	.+440    	; 0x2050 <rf_rx_packet_nonblock+0x1cc>
      return 0;
   else if((TST_RX_LENGTH - 2) > rfSettings.pRxInfo->max_length)
    1e98:	80 91 7b 01 	lds	r24, 0x017B
    1e9c:	e0 91 34 09 	lds	r30, 0x0934
    1ea0:	f0 91 35 09 	lds	r31, 0x0935
    1ea4:	90 e0       	ldi	r25, 0x00	; 0
    1ea6:	02 97       	sbiw	r24, 0x02	; 2
    1ea8:	24 81       	ldd	r18, Z+4	; 0x04
    1eaa:	33 27       	eor	r19, r19
    1eac:	27 fd       	sbrc	r18, 7
    1eae:	30 95       	com	r19
    1eb0:	28 17       	cp	r18, r24
    1eb2:	39 07       	cpc	r19, r25
    1eb4:	0c f4       	brge	.+2      	; 0x1eb8 <rf_rx_packet_nonblock+0x34>
    1eb6:	ce c0       	rjmp	.+412    	; 0x2054 <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;


	ieee_mac_frame_header_t *machead = frame_start;

	rfSettings.pRxInfo->seqNumber = machead->seq_num;
    1eb8:	e0 91 34 09 	lds	r30, 0x0934
    1ebc:	f0 91 35 09 	lds	r31, 0x0935
    1ec0:	80 91 82 01 	lds	r24, 0x0182
    1ec4:	80 83       	st	Z, r24
	rfSettings.pRxInfo->srcAddr = machead->src_addr;
    1ec6:	e0 91 34 09 	lds	r30, 0x0934
    1eca:	f0 91 35 09 	lds	r31, 0x0935
    1ece:	80 91 87 01 	lds	r24, 0x0187
    1ed2:	90 91 88 01 	lds	r25, 0x0188
    1ed6:	92 83       	std	Z+2, r25	; 0x02
    1ed8:	81 83       	std	Z+1, r24	; 0x01
	rfSettings.pRxInfo->length = TST_RX_LENGTH - sizeof(ieee_mac_frame_header_t) - 2;
    1eda:	e0 91 34 09 	lds	r30, 0x0934
    1ede:	f0 91 35 09 	lds	r31, 0x0935
    1ee2:	80 91 7b 01 	lds	r24, 0x017B
    1ee6:	8b 50       	subi	r24, 0x0B	; 11
    1ee8:	83 83       	std	Z+3, r24	; 0x03

	if((rfSettings.pRxInfo->length > rfSettings.pRxInfo->max_length)
    1eea:	a0 91 34 09 	lds	r26, 0x0934
    1eee:	b0 91 35 09 	lds	r27, 0x0935
    1ef2:	e0 91 34 09 	lds	r30, 0x0934
    1ef6:	f0 91 35 09 	lds	r31, 0x0935
    1efa:	13 96       	adiw	r26, 0x03	; 3
    1efc:	9c 91       	ld	r25, X
    1efe:	84 81       	ldd	r24, Z+4	; 0x04
    1f00:	89 17       	cp	r24, r25
    1f02:	3c f0       	brlt	.+14     	; 0x1f12 <rf_rx_packet_nonblock+0x8e>
			|| (rfSettings.pRxInfo->length < 0)){
    1f04:	e0 91 34 09 	lds	r30, 0x0934
    1f08:	f0 91 35 09 	lds	r31, 0x0935
    1f0c:	83 81       	ldd	r24, Z+3	; 0x03
    1f0e:	87 ff       	sbrs	r24, 7
    1f10:	0d c0       	rjmp	.+26     	; 0x1f2c <rf_rx_packet_nonblock+0xa8>
		rx_ready = 0;
    1f12:	10 92 65 09 	sts	0x0965, r1
      TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
    1f16:	80 91 4c 01 	lds	r24, 0x014C
    1f1a:	8f 77       	andi	r24, 0x7F	; 127
    1f1c:	80 93 4c 01 	sts	0x014C, r24
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
    1f20:	80 91 4c 01 	lds	r24, 0x014C
    1f24:	80 68       	ori	r24, 0x80	; 128
    1f26:	80 93 4c 01 	sts	0x014C, r24
    1f2a:	94 c0       	rjmp	.+296    	; 0x2054 <rf_rx_packet_nonblock+0x1d0>
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);
    1f2c:	a0 91 34 09 	lds	r26, 0x0934
    1f30:	b0 91 35 09 	lds	r27, 0x0935
      TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
    1f34:	e0 91 34 09 	lds	r30, 0x0934
    1f38:	f0 91 35 09 	lds	r31, 0x0935
    1f3c:	13 96       	adiw	r26, 0x03	; 3
    1f3e:	4c 91       	ld	r20, X
    1f40:	55 27       	eor	r21, r21
    1f42:	47 fd       	sbrc	r20, 7
    1f44:	50 95       	com	r21
    1f46:	69 e8       	ldi	r22, 0x89	; 137
    1f48:	71 e0       	ldi	r23, 0x01	; 1
    1f4a:	85 81       	ldd	r24, Z+5	; 0x05
    1f4c:	96 81       	ldd	r25, Z+6	; 0x06
    1f4e:	0e 94 78 33 	call	0x66f0	; 0x66f0 <memcpy>
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);

   /* if reset packet received, perform reset */
   if(wireless_prog && (rfSettings.pRxInfo->length == 16)){
    1f52:	80 91 fc 05 	lds	r24, 0x05FC
    1f56:	88 23       	and	r24, r24
    1f58:	09 f4       	brne	.+2      	; 0x1f5c <rf_rx_packet_nonblock+0xd8>
    1f5a:	3e c0       	rjmp	.+124    	; 0x1fd8 <rf_rx_packet_nonblock+0x154>
    1f5c:	e0 91 34 09 	lds	r30, 0x0934
    1f60:	f0 91 35 09 	lds	r31, 0x0935
    1f64:	83 81       	ldd	r24, Z+3	; 0x03
    1f66:	80 31       	cpi	r24, 0x10	; 16
    1f68:	b9 f5       	brne	.+110    	; 0x1fd8 <rf_rx_packet_nonblock+0x154>
      if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 4) == 0){
    1f6a:	e0 91 34 09 	lds	r30, 0x0934
    1f6e:	f0 91 35 09 	lds	r31, 0x0935
    1f72:	65 81       	ldd	r22, Z+5	; 0x05
    1f74:	76 81       	ldd	r23, Z+6	; 0x06
    1f76:	44 e0       	ldi	r20, 0x04	; 4
    1f78:	50 e0       	ldi	r21, 0x00	; 0
    1f7a:	81 e1       	ldi	r24, 0x11	; 17
    1f7c:	92 e0       	ldi	r25, 0x02	; 2
    1f7e:	0e 94 81 33 	call	0x6702	; 0x6702 <strncmp>
    1f82:	89 2b       	or	r24, r25
    1f84:	49 f5       	brne	.+82     	; 0x1fd8 <rf_rx_packet_nonblock+0x154>
         if(strncmp(reset_val, rfSettings.pRxInfo->pPayload, 16) == 0){
    1f86:	e0 91 34 09 	lds	r30, 0x0934
    1f8a:	f0 91 35 09 	lds	r31, 0x0935
    1f8e:	65 81       	ldd	r22, Z+5	; 0x05
    1f90:	76 81       	ldd	r23, Z+6	; 0x06
    1f92:	40 e1       	ldi	r20, 0x10	; 16
    1f94:	50 e0       	ldi	r21, 0x00	; 0
    1f96:	81 e1       	ldi	r24, 0x11	; 17
    1f98:	92 e0       	ldi	r25, 0x02	; 2
    1f9a:	0e 94 81 33 	call	0x6702	; 0x6702 <strncmp>
    1f9e:	89 2b       	or	r24, r25
    1fa0:	d9 f4       	brne	.+54     	; 0x1fd8 <rf_rx_packet_nonblock+0x154>
            wdt_enable(WDTO_500MS);
    1fa2:	9d e0       	ldi	r25, 0x0D	; 13
    1fa4:	88 e1       	ldi	r24, 0x18	; 24
    1fa6:	0f b6       	in	r0, 0x3f	; 63
    1fa8:	f8 94       	cli
    1faa:	a8 95       	wdr
    1fac:	80 93 60 00 	sts	0x0060, r24
    1fb0:	0f be       	out	0x3f, r0	; 63
    1fb2:	90 93 60 00 	sts	0x0060, r25
            nrk_led_set(0);
    1fb6:	80 e0       	ldi	r24, 0x00	; 0
    1fb8:	90 e0       	ldi	r25, 0x00	; 0
    1fba:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <nrk_led_set>
            nrk_led_set(1);
    1fbe:	81 e0       	ldi	r24, 0x01	; 1
    1fc0:	90 e0       	ldi	r25, 0x00	; 0
    1fc2:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <nrk_led_set>
            nrk_led_set(2);
    1fc6:	82 e0       	ldi	r24, 0x02	; 2
    1fc8:	90 e0       	ldi	r25, 0x00	; 0
    1fca:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <nrk_led_set>
            nrk_led_set(3);
    1fce:	83 e0       	ldi	r24, 0x03	; 3
    1fd0:	90 e0       	ldi	r25, 0x00	; 0
    1fd2:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <nrk_led_set>
    1fd6:	ff cf       	rjmp	.-2      	; 0x1fd6 <rf_rx_packet_nonblock+0x152>
      }
   }

	/* I am assuming that ackRequest is supposed to
	 * be set, not read, by rf_basic */
	rfSettings.pRxInfo->ackRequest = machead->fcf.ack_request;
    1fd8:	e0 91 34 09 	lds	r30, 0x0934
    1fdc:	f0 91 35 09 	lds	r31, 0x0935
    1fe0:	80 91 80 01 	lds	r24, 0x0180
    1fe4:	85 fb       	bst	r24, 5
    1fe6:	88 27       	eor	r24, r24
    1fe8:	80 f9       	bld	r24, 0
    1fea:	87 83       	std	Z+7, r24	; 0x07
	//rfSettings.pRxInfo->rssi = *(frame_start + TST_RX_LENGTH);
	rfSettings.pRxInfo->rssi = PHY_ED_LEVEL;
    1fec:	e0 91 34 09 	lds	r30, 0x0934
    1ff0:	f0 91 35 09 	lds	r31, 0x0935
    1ff4:	80 91 47 01 	lds	r24, 0x0147
    1ff8:	80 87       	std	Z+8, r24	; 0x08
	rfSettings.pRxInfo->actualRssi = PHY_RSSI >> 3;
    1ffa:	e0 91 34 09 	lds	r30, 0x0934
    1ffe:	f0 91 35 09 	lds	r31, 0x0935
    2002:	80 91 46 01 	lds	r24, 0x0146
    2006:	86 95       	lsr	r24
    2008:	86 95       	lsr	r24
    200a:	86 95       	lsr	r24
    200c:	81 87       	std	Z+9, r24	; 0x09
	rfSettings.pRxInfo->energyDetectionLevel = PHY_ED_LEVEL;
    200e:	e0 91 34 09 	lds	r30, 0x0934
    2012:	f0 91 35 09 	lds	r31, 0x0935
    2016:	80 91 47 01 	lds	r24, 0x0147
    201a:	82 87       	std	Z+10, r24	; 0x0a
	rfSettings.pRxInfo->linkQualityIndication = *(frame_start + TST_RX_LENGTH);
    201c:	a0 91 34 09 	lds	r26, 0x0934
    2020:	b0 91 35 09 	lds	r27, 0x0935
    2024:	e0 91 7b 01 	lds	r30, 0x017B
    2028:	f0 e0       	ldi	r31, 0x00	; 0
    202a:	e0 58       	subi	r30, 0x80	; 128
    202c:	fe 4f       	sbci	r31, 0xFE	; 254
    202e:	80 81       	ld	r24, Z
    2030:	1b 96       	adiw	r26, 0x0b	; 11
    2032:	8c 93       	st	X, r24

	/* Reset frame buffer protection */
	rx_ready = 0;
    2034:	10 92 65 09 	sts	0x0965, r1
   TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
    2038:	80 91 4c 01 	lds	r24, 0x014C
    203c:	8f 77       	andi	r24, 0x7F	; 127
    203e:	80 93 4c 01 	sts	0x014C, r24
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
    2042:	80 91 4c 01 	lds	r24, 0x014C
    2046:	80 68       	ori	r24, 0x80	; 128
    2048:	80 93 4c 01 	sts	0x014C, r24

	return NRK_OK;
    204c:	81 e0       	ldi	r24, 0x01	; 1
    204e:	08 95       	ret

	if(!rf_ready)
		return NRK_ERROR;

   if(!rx_ready)
      return 0;
    2050:	80 e0       	ldi	r24, 0x00	; 0
    2052:	08 95       	ret
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
		return NRK_ERROR;
    2054:	8f ef       	ldi	r24, 0xFF	; 255
	rx_ready = 0;
   TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);

	return NRK_OK;
}
    2056:	08 95       	ret

00002058 <__vector_64>:

/* These interrupt handlers are useful for finding
 * out the exact order of events during a transmission */

SIGNAL(TRX24_AWAKE_vect)
{
    2058:	1f 92       	push	r1
    205a:	0f 92       	push	r0
    205c:	0f b6       	in	r0, 0x3f	; 63
    205e:	0f 92       	push	r0
    2060:	11 24       	eor	r1, r1
    2062:	8f 93       	push	r24
	vprintf("RADIO AWAKE IRQ!\r\n");
	IRQ_STATUS = (1 << AWAKE);
    2064:	80 e8       	ldi	r24, 0x80	; 128
    2066:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    206a:	8f 91       	pop	r24
    206c:	0f 90       	pop	r0
    206e:	0f be       	out	0x3f, r0	; 63
    2070:	0f 90       	pop	r0
    2072:	1f 90       	pop	r1
    2074:	18 95       	reti

00002076 <__vector_63>:

SIGNAL(TRX24_TX_END_vect)
{
    2076:	1f 92       	push	r1
    2078:	0f 92       	push	r0
    207a:	0f b6       	in	r0, 0x3f	; 63
    207c:	0f 92       	push	r0
    207e:	11 24       	eor	r1, r1
    2080:	8f 93       	push	r24
	vprintf("TX_END IRQ!\r\n");
	tx_done = 1;
    2082:	81 e0       	ldi	r24, 0x01	; 1
    2084:	80 93 3d 09 	sts	0x093D, r24
   IRQ_STATUS = (1 << TX_END);
    2088:	80 e4       	ldi	r24, 0x40	; 64
    208a:	80 93 4f 01 	sts	0x014F, r24
#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	return;
}
    208e:	8f 91       	pop	r24
    2090:	0f 90       	pop	r0
    2092:	0f be       	out	0x3f, r0	; 63
    2094:	0f 90       	pop	r0
    2096:	1f 90       	pop	r1
    2098:	18 95       	reti

0000209a <__vector_62>:

SIGNAL(TRX24_XAH_AMI_vect)
{
    209a:	1f 92       	push	r1
    209c:	0f 92       	push	r0
    209e:	0f b6       	in	r0, 0x3f	; 63
    20a0:	0f 92       	push	r0
    20a2:	11 24       	eor	r1, r1
    20a4:	8f 93       	push	r24
	vprintf("AMI IRQ!\r\n");
	IRQ_STATUS = (1 << AMI);
    20a6:	80 e2       	ldi	r24, 0x20	; 32
    20a8:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    20ac:	8f 91       	pop	r24
    20ae:	0f 90       	pop	r0
    20b0:	0f be       	out	0x3f, r0	; 63
    20b2:	0f 90       	pop	r0
    20b4:	1f 90       	pop	r1
    20b6:	18 95       	reti

000020b8 <__vector_61>:

SIGNAL(TRX24_CCA_ED_DONE_vect)
{
    20b8:	1f 92       	push	r1
    20ba:	0f 92       	push	r0
    20bc:	0f b6       	in	r0, 0x3f	; 63
    20be:	0f 92       	push	r0
    20c0:	11 24       	eor	r1, r1
    20c2:	8f 93       	push	r24
	vprintf("CCA_ED_DONE IRQ!\r\n");
	IRQ_STATUS = (1 << CCA_ED_DONE);
    20c4:	80 e1       	ldi	r24, 0x10	; 16
    20c6:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    20ca:	8f 91       	pop	r24
    20cc:	0f 90       	pop	r0
    20ce:	0f be       	out	0x3f, r0	; 63
    20d0:	0f 90       	pop	r0
    20d2:	1f 90       	pop	r1
    20d4:	18 95       	reti

000020d6 <__vector_59>:

SIGNAL(TRX24_RX_START_vect)
{
    20d6:	1f 92       	push	r1
    20d8:	0f 92       	push	r0
    20da:	0f b6       	in	r0, 0x3f	; 63
    20dc:	0f 92       	push	r0
    20de:	11 24       	eor	r1, r1
    20e0:	0b b6       	in	r0, 0x3b	; 59
    20e2:	0f 92       	push	r0
    20e4:	2f 93       	push	r18
    20e6:	3f 93       	push	r19
    20e8:	4f 93       	push	r20
    20ea:	5f 93       	push	r21
    20ec:	6f 93       	push	r22
    20ee:	7f 93       	push	r23
    20f0:	8f 93       	push	r24
    20f2:	9f 93       	push	r25
    20f4:	af 93       	push	r26
    20f6:	bf 93       	push	r27
    20f8:	ef 93       	push	r30
    20fa:	ff 93       	push	r31
	vprintf("RX_START IRQ!\r\n");
	IRQ_STATUS = (1 << RX_START);
    20fc:	84 e0       	ldi	r24, 0x04	; 4
    20fe:	80 93 4f 01 	sts	0x014F, r24

	if(rx_start_func)
    2102:	e0 91 ff 05 	lds	r30, 0x05FF
    2106:	f0 91 00 06 	lds	r31, 0x0600
    210a:	30 97       	sbiw	r30, 0x00	; 0
    210c:	09 f0       	breq	.+2      	; 0x2110 <__vector_59+0x3a>
		rx_start_func();
    210e:	09 95       	icall

	return;
}
    2110:	ff 91       	pop	r31
    2112:	ef 91       	pop	r30
    2114:	bf 91       	pop	r27
    2116:	af 91       	pop	r26
    2118:	9f 91       	pop	r25
    211a:	8f 91       	pop	r24
    211c:	7f 91       	pop	r23
    211e:	6f 91       	pop	r22
    2120:	5f 91       	pop	r21
    2122:	4f 91       	pop	r20
    2124:	3f 91       	pop	r19
    2126:	2f 91       	pop	r18
    2128:	0f 90       	pop	r0
    212a:	0b be       	out	0x3b, r0	; 59
    212c:	0f 90       	pop	r0
    212e:	0f be       	out	0x3f, r0	; 63
    2130:	0f 90       	pop	r0
    2132:	1f 90       	pop	r1
    2134:	18 95       	reti

00002136 <__vector_58>:

SIGNAL(TRX24_PLL_UNLOCK_vect)
{
    2136:	1f 92       	push	r1
    2138:	0f 92       	push	r0
    213a:	0f b6       	in	r0, 0x3f	; 63
    213c:	0f 92       	push	r0
    213e:	11 24       	eor	r1, r1
    2140:	8f 93       	push	r24
	vprintf("PLL_UNLOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_UNLOCK);
    2142:	82 e0       	ldi	r24, 0x02	; 2
    2144:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    2148:	8f 91       	pop	r24
    214a:	0f 90       	pop	r0
    214c:	0f be       	out	0x3f, r0	; 63
    214e:	0f 90       	pop	r0
    2150:	1f 90       	pop	r1
    2152:	18 95       	reti

00002154 <__vector_57>:

SIGNAL(TRX24_PLL_LOCK_vect)
{
    2154:	1f 92       	push	r1
    2156:	0f 92       	push	r0
    2158:	0f b6       	in	r0, 0x3f	; 63
    215a:	0f 92       	push	r0
    215c:	11 24       	eor	r1, r1
    215e:	8f 93       	push	r24
	vprintf("PLL_LOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_LOCK);
    2160:	81 e0       	ldi	r24, 0x01	; 1
    2162:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    2166:	8f 91       	pop	r24
    2168:	0f 90       	pop	r0
    216a:	0f be       	out	0x3f, r0	; 63
    216c:	0f 90       	pop	r0
    216e:	1f 90       	pop	r1
    2170:	18 95       	reti

00002172 <rf_set_cca_thresh>:



void rf_set_cca_thresh(int8_t t)
{
	CCA_THRES &= 0xF0;
    2172:	e9 e4       	ldi	r30, 0x49	; 73
    2174:	f1 e0       	ldi	r31, 0x01	; 1
    2176:	90 81       	ld	r25, Z
    2178:	90 7f       	andi	r25, 0xF0	; 240
    217a:	90 83       	st	Z, r25
	CCA_THRES |= (t & 0xF);
    217c:	90 81       	ld	r25, Z
    217e:	8f 70       	andi	r24, 0x0F	; 15
    2180:	98 2b       	or	r25, r24
    2182:	90 83       	st	Z, r25
    2184:	08 95       	ret

00002186 <rf_security_last_pkt_status>:
// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
	//return last_pkt_encrypted;
	return NRK_ERROR;
}
    2186:	8f ef       	ldi	r24, 0xFF	; 255
    2188:	08 95       	ret

0000218a <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    218a:	08 95       	ret

0000218c <rf_security_set_key>:
	return;
}


void rf_security_set_key(uint8_t *key)
{
    218c:	08 95       	ret

0000218e <rf_security_disable>:
}



void rf_security_disable()
{
    218e:	08 95       	ret

00002190 <rf_tx_tdma_packet>:


uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time) {
//    return success;
	return NRK_ERROR;
}
    2190:	8f ef       	ldi	r24, 0xFF	; 255
    2192:	08 95       	ret

00002194 <rf_get_sem>:


nrk_sem_t* rf_get_sem()
{
return radio_sem;
}
    2194:	80 91 2f 09 	lds	r24, 0x092F
    2198:	90 91 30 09 	lds	r25, 0x0930
    219c:	08 95       	ret

0000219e <rf_flush_rx_fifo>:



inline void rf_flush_rx_fifo()
{
    219e:	08 95       	ret

000021a0 <rf_busy>:

uint8_t rf_busy()
{
//return SFD_IS_1;
return 1;
}
    21a0:	81 e0       	ldi	r24, 0x01	; 1
    21a2:	08 95       	ret

000021a4 <rf_rx_check_fifop>:
/* Implement */
uint8_t rf_rx_check_fifop()
{
//return FIFOP_IS_1;
return 1;
}
    21a4:	81 e0       	ldi	r24, 0x01	; 1
    21a6:	08 95       	ret

000021a8 <rf_rx_check_sfd>:

uint8_t rf_rx_check_sfd()
{
//return SFD_IS_1;
return 1;
}
    21a8:	81 e0       	ldi	r24, 0x01	; 1
    21aa:	08 95       	ret

000021ac <rf_carrier_on>:
/**********************************************************
 * start sending a carrier pulse
 * assumes wdrf_radio_test_mode() was called before doing this
 */
void rf_carrier_on()
{
    21ac:	08 95       	ret

000021ae <rf_carrier_off>:

/**********************************************************
 * stop sending a carrier pulse; set the radio to idle state
 */
void rf_carrier_off()
{
    21ae:	08 95       	ret

000021b0 <rf_test_mode>:
}



void rf_test_mode()
{
    21b0:	08 95       	ret

000021b2 <rf_data_mode>:


/**********************************************************
 * set the radio into "normal" mode (buffered TXFIFO) and go into (data) receive */
void rf_data_mode()
{
    21b2:	08 95       	ret

000021b4 <rf_rx_set_serial>:
 * RX data is received through sampling the FIFO pin, timing is done using FIFOP 
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    21b4:	08 95       	ret

000021b6 <rf_tx_set_serial>:
 * to go up and down, then set next bit etc.
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    21b6:	08 95       	ret

000021b8 <rf_set_preamble_length>:
 * arg is equal to number of bytes - 1.
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    21b8:	08 95       	ret

000021ba <rf_set_cca_mode>:
}


void rf_set_cca_mode(uint8_t mode)
{
    21ba:	08 95       	ret

000021bc <rf_cc2591_tx_on>:
	PORTG	|= 0x1;
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	
	DDRG	&= ~(0x1);  // Set RXTX as input
    21bc:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
    21be:	8d b1       	in	r24, 0x0d	; 13
    21c0:	80 6e       	ori	r24, 0xE0	; 224
    21c2:	8d b9       	out	0x0d, r24	; 13
	// PAEN=1  EN=0  HGM=x RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0xA0;
    21c4:	8e b1       	in	r24, 0x0e	; 14
    21c6:	80 6a       	ori	r24, 0xA0	; 160
    21c8:	8e b9       	out	0x0e, r24	; 14
    21ca:	08 95       	ret

000021cc <rf_cc2591_rx_on>:
	DDRG	|= 0x1;
	PORTG	&= ~(0x1);
	DDRE	|= 0xE0;
	PORTE	|= 0xE0;
*/
	DDRG	&= ~(0x1);  // Set RXTX as input
    21cc:	98 98       	cbi	0x13, 0	; 19
	DDRE |= 0xE0;
    21ce:	8d b1       	in	r24, 0x0d	; 13
    21d0:	80 6e       	ori	r24, 0xE0	; 224
    21d2:	8d b9       	out	0x0d, r24	; 13
	// PAEN=0  EN=1  HGM=1 RXTX=NC
	// PAEN = PE.7
	// EN = PE.6
	// HGM= PE.5
	PORTE |= 0x60;
    21d4:	8e b1       	in	r24, 0x0e	; 14
    21d6:	80 66       	ori	r24, 0x60	; 96
    21d8:	8e b9       	out	0x0e, r24	; 14
    21da:	08 95       	ret

000021dc <rf_glossy_interrupt>:
	curr_count = 0;
}
#endif

void rf_glossy_interrupt()
{
    21dc:	cf 92       	push	r12
    21de:	df 92       	push	r13
    21e0:	ef 92       	push	r14
    21e2:	ff 92       	push	r15
    21e4:	0f 93       	push	r16
    21e6:	1f 93       	push	r17
    21e8:	cf 93       	push	r28
    21ea:	df 93       	push	r29
    21ec:	cd b7       	in	r28, 0x3d	; 61
    21ee:	de b7       	in	r29, 0x3e	; 62
    21f0:	27 97       	sbiw	r28, 0x07	; 7
    21f2:	0f b6       	in	r0, 0x3f	; 63
    21f4:	f8 94       	cli
    21f6:	de bf       	out	0x3e, r29	; 62
    21f8:	0f be       	out	0x3f, r0	; 63
    21fa:	cd bf       	out	0x3d, r28	; 61
	nrk_int_disable();
    21fc:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <nrk_int_disable>

	RF_RX_INFO rfRxInfo = *(rfSettings.pRxInfo);
    2200:	e0 91 34 09 	lds	r30, 0x0934
    2204:	f0 91 35 09 	lds	r31, 0x0935
    2208:	c0 80       	ld	r12, Z
    220a:	d3 80       	ldd	r13, Z+3	; 0x03
    220c:	e5 80       	ldd	r14, Z+5	; 0x05
    220e:	f6 80       	ldd	r15, Z+6	; 0x06
    2210:	00 85       	ldd	r16, Z+8	; 0x08
	RF_TX_INFO rfTxInfo;

	/* Grab packet */
	int err = rf_rx_packet_nonblock();
    2212:	0e 94 42 0f 	call	0x1e84	; 0x1e84 <rf_rx_packet_nonblock>
	if (err < 1) {
    2216:	18 16       	cp	r1, r24
    2218:	1c f0       	brlt	.+6      	; 0x2220 <rf_glossy_interrupt+0x44>
		printf("rf_rx_packet_nonblock failed]\r\n");
    221a:	80 ea       	ldi	r24, 0xA0	; 160
    221c:	92 e0       	ldi	r25, 0x02	; 2
    221e:	06 c0       	rjmp	.+12     	; 0x222c <rf_glossy_interrupt+0x50>
		nrk_int_enable();
		return;
	}

	/* TTL should be the first byte of the payload */
	uint8_t ttl = rfRxInfo.pPayload[0];
    2220:	f7 01       	movw	r30, r14
    2222:	10 81       	ld	r17, Z
	if (ttl == 0) {
    2224:	11 11       	cpse	r17, r1
    2226:	07 c0       	rjmp	.+14     	; 0x2236 <rf_glossy_interrupt+0x5a>
#ifndef GLOSSY_TESTING
		printf("Packet is done bouncing around!\r\n\n");
    2228:	8f eb       	ldi	r24, 0xBF	; 191
    222a:	92 e0       	ldi	r25, 0x02	; 2
    222c:	0e 94 2c 34 	call	0x6858	; 0x6858 <puts>
#endif
		nrk_int_enable();
    2230:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <nrk_int_enable>
		return;
    2234:	31 c0       	rjmp	.+98     	; 0x2298 <rf_glossy_interrupt+0xbc>
	} else if (ttl == 5) {
    2236:	15 30       	cpi	r17, 0x05	; 5
    2238:	21 f4       	brne	.+8      	; 0x2242 <rf_glossy_interrupt+0x66>
#ifndef GLOSSY_TESTING
		printf("\n");
    223a:	8a e0       	ldi	r24, 0x0A	; 10
    223c:	90 e0       	ldi	r25, 0x00	; 0
    223e:	0e 94 26 34 	call	0x684c	; 0x684c <putchar>

	/* Print packet information */
#ifndef GLOSSY_TESTING
	int8_t rssi = rfRxInfo.rssi;
	uint8_t snum = rfRxInfo.seqNumber;
	printf("SEQ:%4u\tTTL:%2d\tRSSI:%4d\tPayload: [%s]\r\n", 
    2242:	c7 01       	movw	r24, r14
    2244:	01 96       	adiw	r24, 0x01	; 1
    2246:	9f 93       	push	r25
    2248:	8f 93       	push	r24
    224a:	80 2f       	mov	r24, r16
    224c:	99 27       	eor	r25, r25
    224e:	87 fd       	sbrc	r24, 7
    2250:	90 95       	com	r25
    2252:	9f 93       	push	r25
    2254:	0f 93       	push	r16
    2256:	1f 92       	push	r1
    2258:	1f 93       	push	r17
    225a:	1f 92       	push	r1
    225c:	cf 92       	push	r12
    225e:	81 ee       	ldi	r24, 0xE1	; 225
    2260:	92 e0       	ldi	r25, 0x02	; 2
    2262:	9f 93       	push	r25
    2264:	8f 93       	push	r24
    2266:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
					snum, ttl, rssi, rfRxInfo.pPayload + 1);
#endif
	/* Copy pointer to payload and length */
	rfTxInfo.pPayload = rfRxInfo.pPayload;
    226a:	fd 82       	std	Y+5, r15	; 0x05
    226c:	ec 82       	std	Y+4, r14	; 0x04
	rfTxInfo.pPayload[0] = ttl - 1;
    226e:	11 50       	subi	r17, 0x01	; 1
    2270:	f7 01       	movw	r30, r14
    2272:	10 83       	st	Z, r17
	rfTxInfo.length = rfRxInfo.length;
    2274:	db 82       	std	Y+3, r13	; 0x03
	rfTxInfo.cca = 0;
    2276:	1e 82       	std	Y+6, r1	; 0x06
	rfTxInfo.ackRequest = 0;
    2278:	1f 82       	std	Y+7, r1	; 0x07
	rfTxInfo.destAddr = 0xFFFF;
    227a:	8f ef       	ldi	r24, 0xFF	; 255
    227c:	9f ef       	ldi	r25, 0xFF	; 255
    227e:	9a 83       	std	Y+2, r25	; 0x02
    2280:	89 83       	std	Y+1, r24	; 0x01
		rf_tx_packet(&rfTxInfo);
	} else {
		nrk_int_enable();
	}
#else
	nrk_int_enable();
    2282:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <nrk_int_enable>
	rf_tx_packet(&rfTxInfo);
    2286:	ce 01       	movw	r24, r28
    2288:	01 96       	adiw	r24, 0x01	; 1
    228a:	0e 94 44 0e 	call	0x1c88	; 0x1c88 <rf_tx_packet>
#endif
	return;
    228e:	0f b6       	in	r0, 0x3f	; 63
    2290:	f8 94       	cli
    2292:	de bf       	out	0x3e, r29	; 62
    2294:	0f be       	out	0x3f, r0	; 63
    2296:	cd bf       	out	0x3d, r28	; 61
}
    2298:	27 96       	adiw	r28, 0x07	; 7
    229a:	0f b6       	in	r0, 0x3f	; 63
    229c:	f8 94       	cli
    229e:	de bf       	out	0x3e, r29	; 62
    22a0:	0f be       	out	0x3f, r0	; 63
    22a2:	cd bf       	out	0x3d, r28	; 61
    22a4:	df 91       	pop	r29
    22a6:	cf 91       	pop	r28
    22a8:	1f 91       	pop	r17
    22aa:	0f 91       	pop	r16
    22ac:	ff 90       	pop	r15
    22ae:	ef 90       	pop	r14
    22b0:	df 90       	pop	r13
    22b2:	cf 90       	pop	r12
    22b4:	08 95       	ret

000022b6 <__vector_60>:
	return NRK_OK;
}


SIGNAL(TRX24_RX_END_vect)
{	
    22b6:	1f 92       	push	r1
    22b8:	0f 92       	push	r0
    22ba:	0f b6       	in	r0, 0x3f	; 63
    22bc:	0f 92       	push	r0
    22be:	11 24       	eor	r1, r1
    22c0:	0b b6       	in	r0, 0x3b	; 59
    22c2:	0f 92       	push	r0
    22c4:	2f 93       	push	r18
    22c6:	3f 93       	push	r19
    22c8:	4f 93       	push	r20
    22ca:	5f 93       	push	r21
    22cc:	6f 93       	push	r22
    22ce:	7f 93       	push	r23
    22d0:	8f 93       	push	r24
    22d2:	9f 93       	push	r25
    22d4:	af 93       	push	r26
    22d6:	bf 93       	push	r27
    22d8:	ef 93       	push	r30
    22da:	ff 93       	push	r31
	uint8_t i, *byte_ptr = &TRXFBST;

	/* Verbose mode print block */
	vprintf("RX_END IRQ!\r\n");	
	for(i=0; i<TST_RX_LENGTH; i++){
    22dc:	80 e0       	ldi	r24, 0x00	; 0
    22de:	90 91 7b 01 	lds	r25, 0x017B
    22e2:	89 17       	cp	r24, r25
    22e4:	10 f4       	brcc	.+4      	; 0x22ea <__vector_60+0x34>
    22e6:	8f 5f       	subi	r24, 0xFF	; 255
    22e8:	fa cf       	rjmp	.-12     	; 0x22de <__vector_60+0x28>
		if(((i+1) % 16) == 0)
			vprintf("\r\n");
	}
	vprintf("\r\n");

   if((PHY_RSSI >> RX_CRC_VALID) & 0x1){
    22ea:	80 91 46 01 	lds	r24, 0x0146
    22ee:	87 ff       	sbrs	r24, 7
    22f0:	04 c0       	rjmp	.+8      	; 0x22fa <__vector_60+0x44>
      rx_ready = 1;
    22f2:	81 e0       	ldi	r24, 0x01	; 1
    22f4:	80 93 65 09 	sts	0x0965, r24
    22f8:	04 c0       	rjmp	.+8      	; 0x2302 <__vector_60+0x4c>
   } else {
      printf("RX end failed checksum!\r\n");
    22fa:	8a e0       	ldi	r24, 0x0A	; 10
    22fc:	93 e0       	ldi	r25, 0x03	; 3
    22fe:	0e 94 2c 34 	call	0x6858	; 0x6858 <puts>
   }
   IRQ_STATUS = (1 << RX_END);
    2302:	88 e0       	ldi	r24, 0x08	; 8
    2304:	80 93 4f 01 	sts	0x014F, r24
	
	if((PHY_RSSI >> RX_CRC_VALID) & 0x1) {
    2308:	80 91 46 01 	lds	r24, 0x0146
    230c:	87 ff       	sbrs	r24, 7
    230e:	05 c0       	rjmp	.+10     	; 0x231a <__vector_60+0x64>
		if (use_glossy) rf_glossy_interrupt();
    2310:	80 91 31 09 	lds	r24, 0x0931
    2314:	81 11       	cpse	r24, r1
    2316:	0e 94 ee 10 	call	0x21dc	; 0x21dc <rf_glossy_interrupt>
	}

	if(rx_end_func)
    231a:	e0 91 fd 05 	lds	r30, 0x05FD
    231e:	f0 91 fe 05 	lds	r31, 0x05FE
    2322:	30 97       	sbiw	r30, 0x00	; 0
    2324:	09 f0       	breq	.+2      	; 0x2328 <__vector_60+0x72>
		rx_end_func();
    2326:	09 95       	icall

	return;
}
    2328:	ff 91       	pop	r31
    232a:	ef 91       	pop	r30
    232c:	bf 91       	pop	r27
    232e:	af 91       	pop	r26
    2330:	9f 91       	pop	r25
    2332:	8f 91       	pop	r24
    2334:	7f 91       	pop	r23
    2336:	6f 91       	pop	r22
    2338:	5f 91       	pop	r21
    233a:	4f 91       	pop	r20
    233c:	3f 91       	pop	r19
    233e:	2f 91       	pop	r18
    2340:	0f 90       	pop	r0
    2342:	0b be       	out	0x3b, r0	; 59
    2344:	0f 90       	pop	r0
    2346:	0f be       	out	0x3f, r0	; 63
    2348:	0f 90       	pop	r0
    234a:	1f 90       	pop	r1
    234c:	18 95       	reti

0000234e <aes_setkey>:


/* AES encryption and decryption */

void aes_setkey(uint8_t *key)
{
    234e:	ae e3       	ldi	r26, 0x3E	; 62
    2350:	b9 e0       	ldi	r27, 0x09	; 9
    2352:	fc 01       	movw	r30, r24
    2354:	40 96       	adiw	r24, 0x10	; 16
   uint8_t i;

   for(i=0; i<16; i++){
      ekey[i] = key[i];
    2356:	20 81       	ld	r18, Z
    2358:	2d 93       	st	X+, r18
      AES_KEY = key[i];
    235a:	21 91       	ld	r18, Z+
    235c:	20 93 3f 01 	sts	0x013F, r18

void aes_setkey(uint8_t *key)
{
   uint8_t i;

   for(i=0; i<16; i++){
    2360:	e8 17       	cp	r30, r24
    2362:	f9 07       	cpc	r31, r25
    2364:	c1 f7       	brne	.-16     	; 0x2356 <aes_setkey+0x8>
    2366:	80 e1       	ldi	r24, 0x10	; 16
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
      AES_STATE = 0x00;
    2368:	10 92 3e 01 	sts	0x013E, r1
    236c:	81 50       	subi	r24, 0x01	; 1

   for(i=0; i<16; i++){
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
    236e:	e1 f7       	brne	.-8      	; 0x2368 <aes_setkey+0x1a>
      AES_STATE = 0x00;
   }
   AES_CTRL = (1 << AES_REQUEST);
    2370:	80 e8       	ldi	r24, 0x80	; 128
    2372:	80 93 3c 01 	sts	0x013C, r24

   while(!(AES_STATUS & (1 << AES_DONE))){
    2376:	80 91 3d 01 	lds	r24, 0x013D
    237a:	80 ff       	sbrs	r24, 0
    237c:	fc cf       	rjmp	.-8      	; 0x2376 <aes_setkey+0x28>
    237e:	ef e4       	ldi	r30, 0x4F	; 79
    2380:	f9 e0       	ldi	r31, 0x09	; 9
    2382:	80 e1       	ldi	r24, 0x10	; 16
    2384:	8e 0f       	add	r24, r30
      continue;
   }
   for(i=0; i<16; i++){
      dkey[i] = AES_KEY;
    2386:	90 91 3f 01 	lds	r25, 0x013F
    238a:	91 93       	st	Z+, r25
   AES_CTRL = (1 << AES_REQUEST);

   while(!(AES_STATUS & (1 << AES_DONE))){
      continue;
   }
   for(i=0; i<16; i++){
    238c:	8e 13       	cpse	r24, r30
    238e:	fb cf       	rjmp	.-10     	; 0x2386 <aes_setkey+0x38>
      dkey[i] = AES_KEY;
   }
}
    2390:	08 95       	ret

00002392 <aes_encrypt>:


uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
    2392:	cf 93       	push	r28
    2394:	df 93       	push	r29
    2396:	dc 01       	movw	r26, r24
   uint8_t i, j;

   if(len==0 || len%16!=0)
    2398:	66 23       	and	r22, r22
    239a:	09 f4       	brne	.+2      	; 0x239e <aes_encrypt+0xc>
    239c:	45 c0       	rjmp	.+138    	; 0x2428 <aes_encrypt+0x96>
    239e:	86 2f       	mov	r24, r22
    23a0:	8f 70       	andi	r24, 0x0F	; 15
    23a2:	09 f0       	breq	.+2      	; 0x23a6 <aes_encrypt+0x14>
    23a4:	41 c0       	rjmp	.+130    	; 0x2428 <aes_encrypt+0x96>
    23a6:	ee e3       	ldi	r30, 0x3E	; 62
    23a8:	f9 e0       	ldi	r31, 0x09	; 9
    23aa:	90 e1       	ldi	r25, 0x10	; 16
    23ac:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];
    23ae:	21 91       	ld	r18, Z+
    23b0:	20 93 3f 01 	sts	0x013F, r18
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    23b4:	9e 13       	cpse	r25, r30
    23b6:	fb cf       	rjmp	.-10     	; 0x23ae <aes_encrypt+0x1c>
    23b8:	90 e0       	ldi	r25, 0x00	; 0
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    23ba:	70 e0       	ldi	r23, 0x00	; 0
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    23bc:	e0 e2       	ldi	r30, 0x20	; 32
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    23be:	40 e1       	ldi	r20, 0x10	; 16
    23c0:	94 9f       	mul	r25, r20
    23c2:	90 01       	movw	r18, r0
    23c4:	11 24       	eor	r1, r1
    23c6:	26 17       	cp	r18, r22
    23c8:	37 07       	cpc	r19, r23
    23ca:	7c f5       	brge	.+94     	; 0x242a <aes_encrypt+0x98>
      if(i==0)
    23cc:	91 11       	cpse	r25, r1
    23ce:	03 c0       	rjmp	.+6      	; 0x23d6 <aes_encrypt+0x44>
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
    23d0:	10 92 3c 01 	sts	0x013C, r1
    23d4:	02 c0       	rjmp	.+4      	; 0x23da <aes_encrypt+0x48>
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    23d6:	e0 93 3c 01 	sts	0x013C, r30

uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
    23da:	40 e0       	ldi	r20, 0x00	; 0
    23dc:	50 e0       	ldi	r21, 0x00	; 0
    23de:	2a 0f       	add	r18, r26
    23e0:	3b 1f       	adc	r19, r27
    23e2:	e9 01       	movw	r28, r18
    23e4:	c4 0f       	add	r28, r20
    23e6:	d5 1f       	adc	r29, r21
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    23e8:	f8 81       	ld	r31, Y
    23ea:	f0 93 3e 01 	sts	0x013E, r31
    23ee:	4f 5f       	subi	r20, 0xFF	; 255
    23f0:	5f 4f       	sbci	r21, 0xFF	; 255
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
    23f2:	40 31       	cpi	r20, 0x10	; 16
    23f4:	51 05       	cpc	r21, r1
    23f6:	a9 f7       	brne	.-22     	; 0x23e2 <aes_encrypt+0x50>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    23f8:	40 91 3c 01 	lds	r20, 0x013C
    23fc:	40 68       	ori	r20, 0x80	; 128
    23fe:	40 93 3c 01 	sts	0x013C, r20
      while(!(AES_STATUS & (1 << AES_DONE)))
    2402:	40 91 3d 01 	lds	r20, 0x013D
    2406:	40 ff       	sbrs	r20, 0
    2408:	fc cf       	rjmp	.-8      	; 0x2402 <aes_encrypt+0x70>
    240a:	40 e0       	ldi	r20, 0x00	; 0
    240c:	50 e0       	ldi	r21, 0x00	; 0
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
    240e:	f0 91 3e 01 	lds	r31, 0x013E
    2412:	e9 01       	movw	r28, r18
    2414:	c4 0f       	add	r28, r20
    2416:	d5 1f       	adc	r29, r21
    2418:	f8 83       	st	Y, r31
    241a:	4f 5f       	subi	r20, 0xFF	; 255
    241c:	5f 4f       	sbci	r21, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++)
    241e:	40 31       	cpi	r20, 0x10	; 16
    2420:	51 05       	cpc	r21, r1
    2422:	a9 f7       	brne	.-22     	; 0x240e <aes_encrypt+0x7c>
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    2424:	9f 5f       	subi	r25, 0xFF	; 255
    2426:	cb cf       	rjmp	.-106    	; 0x23be <aes_encrypt+0x2c>
uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;
    2428:	81 e0       	ldi	r24, 0x01	; 1
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
   }
   return 0;
}
    242a:	df 91       	pop	r29
    242c:	cf 91       	pop	r28
    242e:	08 95       	ret

00002430 <aes_decrypt>:

uint8_t aes_decrypt(uint8_t *data, uint8_t len)
{
    2430:	0f 93       	push	r16
    2432:	1f 93       	push	r17
    2434:	cf 93       	push	r28
    2436:	df 93       	push	r29
    2438:	dc 01       	movw	r26, r24
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
    243a:	61 30       	cpi	r22, 0x01	; 1
    243c:	09 f4       	brne	.+2      	; 0x2440 <aes_decrypt+0x10>
    243e:	58 c0       	rjmp	.+176    	; 0x24f0 <aes_decrypt+0xc0>
    2440:	86 2f       	mov	r24, r22
    2442:	8f 70       	andi	r24, 0x0F	; 15
    2444:	09 f0       	breq	.+2      	; 0x2448 <aes_decrypt+0x18>
    2446:	54 c0       	rjmp	.+168    	; 0x24f0 <aes_decrypt+0xc0>
    2448:	ef e4       	ldi	r30, 0x4F	; 79
    244a:	f9 e0       	ldi	r31, 0x09	; 9
    244c:	90 e1       	ldi	r25, 0x10	; 16
    244e:	9e 0f       	add	r25, r30
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];
    2450:	21 91       	ld	r18, Z+
    2452:	20 93 3f 01 	sts	0x013F, r18
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    2456:	9e 13       	cpse	r25, r30
    2458:	fb cf       	rjmp	.-10     	; 0x2450 <aes_decrypt+0x20>
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    245a:	62 95       	swap	r22
    245c:	6f 70       	andi	r22, 0x0F	; 15
    245e:	61 50       	subi	r22, 0x01	; 1
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    2460:	78 e0       	ldi	r23, 0x08	; 8
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    2462:	6f 3f       	cpi	r22, 0xFF	; 255
    2464:	09 f4       	brne	.+2      	; 0x2468 <aes_decrypt+0x38>
    2466:	45 c0       	rjmp	.+138    	; 0x24f2 <aes_decrypt+0xc2>
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    2468:	70 93 3c 01 	sts	0x013C, r23
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    246c:	46 2f       	mov	r20, r22
    246e:	55 27       	eor	r21, r21
    2470:	47 fd       	sbrc	r20, 7
    2472:	50 95       	com	r21
    2474:	20 e0       	ldi	r18, 0x00	; 0
    2476:	30 e0       	ldi	r19, 0x00	; 0
    2478:	ed 01       	movw	r28, r26
    247a:	90 e1       	ldi	r25, 0x10	; 16
    247c:	69 02       	muls	r22, r25
    247e:	c0 0d       	add	r28, r0
    2480:	d1 1d       	adc	r29, r1
    2482:	11 24       	eor	r1, r1
    2484:	fe 01       	movw	r30, r28
    2486:	e2 0f       	add	r30, r18
    2488:	f3 1f       	adc	r31, r19
    248a:	90 81       	ld	r25, Z
    248c:	90 93 3e 01 	sts	0x013E, r25
    2490:	2f 5f       	subi	r18, 0xFF	; 255
    2492:	3f 4f       	sbci	r19, 0xFF	; 255
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
      
      for(j=0; j<16; j++)
    2494:	20 31       	cpi	r18, 0x10	; 16
    2496:	31 05       	cpc	r19, r1
    2498:	a9 f7       	brne	.-22     	; 0x2484 <aes_decrypt+0x54>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    249a:	90 91 3c 01 	lds	r25, 0x013C
    249e:	90 68       	ori	r25, 0x80	; 128
    24a0:	90 93 3c 01 	sts	0x013C, r25
      while(!(AES_STATUS & (1 << AES_DONE)))
    24a4:	90 91 3d 01 	lds	r25, 0x013D
    24a8:	90 ff       	sbrs	r25, 0
    24aa:	fc cf       	rjmp	.-8      	; 0x24a4 <aes_decrypt+0x74>
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
    24ac:	41 50       	subi	r20, 0x01	; 1
    24ae:	51 09       	sbc	r21, r1
    24b0:	94 e0       	ldi	r25, 0x04	; 4
    24b2:	44 0f       	add	r20, r20
    24b4:	55 1f       	adc	r21, r21
    24b6:	9a 95       	dec	r25
    24b8:	e1 f7       	brne	.-8      	; 0x24b2 <aes_decrypt+0x82>
    24ba:	20 e0       	ldi	r18, 0x00	; 0
    24bc:	30 e0       	ldi	r19, 0x00	; 0
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
    24be:	90 91 3e 01 	lds	r25, 0x013E
    24c2:	8e 01       	movw	r16, r28
    24c4:	02 0f       	add	r16, r18
    24c6:	13 1f       	adc	r17, r19
    24c8:	f8 01       	movw	r30, r16
    24ca:	90 83       	st	Z, r25
         if(i!=0)
    24cc:	66 23       	and	r22, r22
    24ce:	49 f0       	breq	.+18     	; 0x24e2 <aes_decrypt+0xb2>
    24d0:	f9 01       	movw	r30, r18
    24d2:	e4 0f       	add	r30, r20
    24d4:	f5 1f       	adc	r31, r21
    24d6:	ea 0f       	add	r30, r26
    24d8:	fb 1f       	adc	r31, r27
            data[16*i+j] ^= data[16*(i-1)+j];
    24da:	e0 81       	ld	r30, Z
    24dc:	9e 27       	eor	r25, r30
    24de:	f8 01       	movw	r30, r16
    24e0:	90 83       	st	Z, r25
    24e2:	2f 5f       	subi	r18, 0xFF	; 255
    24e4:	3f 4f       	sbci	r19, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
    24e6:	20 31       	cpi	r18, 0x10	; 16
    24e8:	31 05       	cpc	r19, r1
    24ea:	49 f7       	brne	.-46     	; 0x24be <aes_decrypt+0x8e>
    24ec:	61 50       	subi	r22, 0x01	; 1
    24ee:	b9 cf       	rjmp	.-142    	; 0x2462 <aes_decrypt+0x32>
{
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;
    24f0:	81 e0       	ldi	r24, 0x01	; 1
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
      }
   }
   return 0;
}
    24f2:	df 91       	pop	r29
    24f4:	cf 91       	pop	r28
    24f6:	1f 91       	pop	r17
    24f8:	0f 91       	pop	r16
    24fa:	08 95       	ret

000024fc <getc0>:
return 0;
}

char getc0(void){
        unsigned char tmp;
        UART0_WAIT_AND_RECEIVE(tmp);
    24fc:	80 91 c0 00 	lds	r24, 0x00C0
    2500:	87 ff       	sbrs	r24, 7
    2502:	fc cf       	rjmp	.-8      	; 0x24fc <getc0>
    2504:	80 91 c0 00 	lds	r24, 0x00C0
    2508:	8f 77       	andi	r24, 0x7F	; 127
    250a:	80 93 c0 00 	sts	0x00C0, r24
    250e:	80 91 c6 00 	lds	r24, 0x00C6
        return tmp;
}
    2512:	08 95       	ret

00002514 <putc0>:
}
*/

void putc0(char x)
{
     UART0_WAIT_AND_SEND(x);
    2514:	90 91 c0 00 	lds	r25, 0x00C0
    2518:	95 ff       	sbrs	r25, 5
    251a:	fc cf       	rjmp	.-8      	; 0x2514 <putc0>
    251c:	90 91 c0 00 	lds	r25, 0x00C0
    2520:	9f 7d       	andi	r25, 0xDF	; 223
    2522:	90 93 c0 00 	sts	0x00C0, r25
    2526:	80 93 c6 00 	sts	0x00C6, r24
    252a:	08 95       	ret

0000252c <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
   return NRK_ERROR;
}
    252c:	8f ef       	ldi	r24, 0xFF	; 255
    252e:	08 95       	ret

00002530 <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
if(uart_num==1)
    2530:	81 30       	cpi	r24, 0x01	; 1
    2532:	19 f4       	brne	.+6      	; 0x253a <nrk_uart_data_ready+0xa>
        {
        if( UCSR1A & BM(RXC1) ) return 1;
    2534:	80 91 c8 00 	lds	r24, 0x00C8
    2538:	04 c0       	rjmp	.+8      	; 0x2542 <nrk_uart_data_ready+0x12>
        }
if(uart_num==0)
    253a:	81 11       	cpse	r24, r1
    253c:	06 c0       	rjmp	.+12     	; 0x254a <nrk_uart_data_ready+0x1a>
        {
        if( UCSR0A & BM(RXC0) ) return 1;
    253e:	80 91 c0 00 	lds	r24, 0x00C0
    2542:	88 1f       	adc	r24, r24
    2544:	88 27       	eor	r24, r24
    2546:	88 1f       	adc	r24, r24
    2548:	08 95       	ret
        }
return 0;
    254a:	80 e0       	ldi	r24, 0x00	; 0
}
    254c:	08 95       	ret

0000254e <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    254e:	cf 93       	push	r28
    2550:	df 93       	push	r29
 char c;
   while((c=pgm_read_byte(addr++)))
    2552:	fc 01       	movw	r30, r24
    2554:	24 91       	lpm	r18, Z
    2556:	ec 01       	movw	r28, r24
    2558:	21 96       	adiw	r28, 0x01	; 1
    255a:	22 23       	and	r18, r18
    255c:	51 f0       	breq	.+20     	; 0x2572 <nrk_kprintf+0x24>
        putchar(c);
    255e:	60 91 58 0a 	lds	r22, 0x0A58
    2562:	70 91 59 0a 	lds	r23, 0x0A59
    2566:	82 2f       	mov	r24, r18
    2568:	90 e0       	ldi	r25, 0x00	; 0
    256a:	0e 94 da 33 	call	0x67b4	; 0x67b4 <fputc>
    256e:	ce 01       	movw	r24, r28
    2570:	f0 cf       	rjmp	.-32     	; 0x2552 <nrk_kprintf+0x4>
}
    2572:	df 91       	pop	r29
    2574:	cf 91       	pop	r28
    2576:	08 95       	ret

00002578 <PORT_INIT>:

#ifdef SPI_SS_PULLUP
        DDRB  = BM(MOSI) | BM(SCK) | BM(SPI_SS);  
        PORTB = BM(MOSI) | BM(SCK) | BM(SPI_SS); 
#else
        DDRB  = BM(MOSI) | BM(SCK);  
    2578:	86 e0       	ldi	r24, 0x06	; 6
    257a:	84 b9       	out	0x04, r24	; 4
        PORTB = BM(MOSI) | BM(SCK); 
    257c:	85 b9       	out	0x05, r24	; 5
#endif
        DDRD  = BM(LED_0) | BM(LED_1) | BM(LED_2) | BM(LED_3) |  BM(UART1_TXD) ; 
    257e:	88 ef       	ldi	r24, 0xF8	; 248
    2580:	8a b9       	out	0x0a, r24	; 10
	PORTD = BM(LED_0)|BM(LED_1)|BM(LED_2)|BM(LED_3);
    2582:	80 ef       	ldi	r24, 0xF0	; 240
    2584:	8b b9       	out	0x0b, r24	; 11
        DDRE = BM(UART0_TXD); 
    2586:	82 e0       	ldi	r24, 0x02	; 2
    2588:	8d b9       	out	0x0d, r24	; 13
    258a:	08 95       	ret

0000258c <nrk_setup_ports>:
        putchar(c);
}

void nrk_setup_ports()
{
PORT_INIT();
    258c:	0c 94 bc 12 	jmp	0x2578	; 0x2578 <PORT_INIT>

00002590 <nrk_gpio_set>:
//-------------------------------
// GPIO handling functions

int8_t nrk_gpio_set(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    2590:	8f 3f       	cpi	r24, 0xFF	; 255
    2592:	09 f4       	brne	.+2      	; 0x2596 <nrk_gpio_set+0x6>
    2594:	6c c0       	rjmp	.+216    	; 0x266e <nrk_gpio_set+0xde>
        switch (pin & 0x07) {
    2596:	e8 2f       	mov	r30, r24
    2598:	e7 70       	andi	r30, 0x07	; 7
    259a:	4e 2f       	mov	r20, r30
    259c:	50 e0       	ldi	r21, 0x00	; 0
    259e:	47 30       	cpi	r20, 0x07	; 7
    25a0:	51 05       	cpc	r21, r1
    25a2:	08 f0       	brcs	.+2      	; 0x25a6 <nrk_gpio_set+0x16>
    25a4:	64 c0       	rjmp	.+200    	; 0x266e <nrk_gpio_set+0xde>
    25a6:	fa 01       	movw	r30, r20
    25a8:	e0 57       	subi	r30, 0x70	; 112
    25aa:	ff 4f       	sbci	r31, 0xFF	; 255
    25ac:	86 95       	lsr	r24
    25ae:	86 95       	lsr	r24
    25b0:	86 95       	lsr	r24
    25b2:	0c 94 58 33 	jmp	0x66b0	; 0x66b0 <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA |= BM((pin & 0xF8) >> 3); } while(0); break; 
    25b6:	42 b1       	in	r20, 0x02	; 2
    25b8:	21 e0       	ldi	r18, 0x01	; 1
    25ba:	30 e0       	ldi	r19, 0x00	; 0
    25bc:	b9 01       	movw	r22, r18
    25be:	02 c0       	rjmp	.+4      	; 0x25c4 <nrk_gpio_set+0x34>
    25c0:	66 0f       	add	r22, r22
    25c2:	77 1f       	adc	r23, r23
    25c4:	8a 95       	dec	r24
    25c6:	e2 f7       	brpl	.-8      	; 0x25c0 <nrk_gpio_set+0x30>
    25c8:	cb 01       	movw	r24, r22
    25ca:	84 2b       	or	r24, r20
    25cc:	82 b9       	out	0x02, r24	; 2
    25ce:	4d c0       	rjmp	.+154    	; 0x266a <nrk_gpio_set+0xda>
                case NRK_PORTB:
                        do { PORTB |= BM((pin & 0xF8) >> 3); } while(0); break; 
    25d0:	45 b1       	in	r20, 0x05	; 5
    25d2:	21 e0       	ldi	r18, 0x01	; 1
    25d4:	30 e0       	ldi	r19, 0x00	; 0
    25d6:	b9 01       	movw	r22, r18
    25d8:	02 c0       	rjmp	.+4      	; 0x25de <nrk_gpio_set+0x4e>
    25da:	66 0f       	add	r22, r22
    25dc:	77 1f       	adc	r23, r23
    25de:	8a 95       	dec	r24
    25e0:	e2 f7       	brpl	.-8      	; 0x25da <nrk_gpio_set+0x4a>
    25e2:	cb 01       	movw	r24, r22
    25e4:	84 2b       	or	r24, r20
    25e6:	85 b9       	out	0x05, r24	; 5
    25e8:	40 c0       	rjmp	.+128    	; 0x266a <nrk_gpio_set+0xda>
                case NRK_PORTC:
                        do { PORTC |= BM((pin & 0xF8) >> 3); } while(0); break; 
    25ea:	48 b1       	in	r20, 0x08	; 8
    25ec:	21 e0       	ldi	r18, 0x01	; 1
    25ee:	30 e0       	ldi	r19, 0x00	; 0
    25f0:	b9 01       	movw	r22, r18
    25f2:	02 c0       	rjmp	.+4      	; 0x25f8 <nrk_gpio_set+0x68>
    25f4:	66 0f       	add	r22, r22
    25f6:	77 1f       	adc	r23, r23
    25f8:	8a 95       	dec	r24
    25fa:	e2 f7       	brpl	.-8      	; 0x25f4 <nrk_gpio_set+0x64>
    25fc:	cb 01       	movw	r24, r22
    25fe:	84 2b       	or	r24, r20
    2600:	88 b9       	out	0x08, r24	; 8
    2602:	33 c0       	rjmp	.+102    	; 0x266a <nrk_gpio_set+0xda>
                case NRK_PORTD:
                        do { PORTD |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2604:	4b b1       	in	r20, 0x0b	; 11
    2606:	21 e0       	ldi	r18, 0x01	; 1
    2608:	30 e0       	ldi	r19, 0x00	; 0
    260a:	b9 01       	movw	r22, r18
    260c:	02 c0       	rjmp	.+4      	; 0x2612 <nrk_gpio_set+0x82>
    260e:	66 0f       	add	r22, r22
    2610:	77 1f       	adc	r23, r23
    2612:	8a 95       	dec	r24
    2614:	e2 f7       	brpl	.-8      	; 0x260e <nrk_gpio_set+0x7e>
    2616:	cb 01       	movw	r24, r22
    2618:	84 2b       	or	r24, r20
    261a:	8b b9       	out	0x0b, r24	; 11
    261c:	26 c0       	rjmp	.+76     	; 0x266a <nrk_gpio_set+0xda>
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
    261e:	4e b1       	in	r20, 0x0e	; 14
    2620:	21 e0       	ldi	r18, 0x01	; 1
    2622:	30 e0       	ldi	r19, 0x00	; 0
    2624:	b9 01       	movw	r22, r18
    2626:	02 c0       	rjmp	.+4      	; 0x262c <nrk_gpio_set+0x9c>
    2628:	66 0f       	add	r22, r22
    262a:	77 1f       	adc	r23, r23
    262c:	8a 95       	dec	r24
    262e:	e2 f7       	brpl	.-8      	; 0x2628 <nrk_gpio_set+0x98>
    2630:	cb 01       	movw	r24, r22
    2632:	84 2b       	or	r24, r20
    2634:	8e b9       	out	0x0e, r24	; 14
    2636:	19 c0       	rjmp	.+50     	; 0x266a <nrk_gpio_set+0xda>
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2638:	41 b3       	in	r20, 0x11	; 17
    263a:	21 e0       	ldi	r18, 0x01	; 1
    263c:	30 e0       	ldi	r19, 0x00	; 0
    263e:	b9 01       	movw	r22, r18
    2640:	02 c0       	rjmp	.+4      	; 0x2646 <nrk_gpio_set+0xb6>
    2642:	66 0f       	add	r22, r22
    2644:	77 1f       	adc	r23, r23
    2646:	8a 95       	dec	r24
    2648:	e2 f7       	brpl	.-8      	; 0x2642 <nrk_gpio_set+0xb2>
    264a:	cb 01       	movw	r24, r22
    264c:	84 2b       	or	r24, r20
    264e:	81 bb       	out	0x11, r24	; 17
    2650:	0c c0       	rjmp	.+24     	; 0x266a <nrk_gpio_set+0xda>
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    2652:	44 b3       	in	r20, 0x14	; 20
    2654:	21 e0       	ldi	r18, 0x01	; 1
    2656:	30 e0       	ldi	r19, 0x00	; 0
    2658:	b9 01       	movw	r22, r18
    265a:	02 c0       	rjmp	.+4      	; 0x2660 <nrk_gpio_set+0xd0>
    265c:	66 0f       	add	r22, r22
    265e:	77 1f       	adc	r23, r23
    2660:	8a 95       	dec	r24
    2662:	e2 f7       	brpl	.-8      	; 0x265c <nrk_gpio_set+0xcc>
    2664:	cb 01       	movw	r24, r22
    2666:	84 2b       	or	r24, r20
    2668:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    266a:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    266c:	08 95       	ret
                default: return -1;
    266e:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    2670:	08 95       	ret

00002672 <nrk_gpio_clr>:

int8_t nrk_gpio_clr(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    2672:	8f 3f       	cpi	r24, 0xFF	; 255
    2674:	09 f4       	brne	.+2      	; 0x2678 <nrk_gpio_clr+0x6>
    2676:	73 c0       	rjmp	.+230    	; 0x275e <nrk_gpio_clr+0xec>
        switch (pin & 0x07) {
    2678:	e8 2f       	mov	r30, r24
    267a:	e7 70       	andi	r30, 0x07	; 7
    267c:	4e 2f       	mov	r20, r30
    267e:	50 e0       	ldi	r21, 0x00	; 0
    2680:	47 30       	cpi	r20, 0x07	; 7
    2682:	51 05       	cpc	r21, r1
    2684:	08 f0       	brcs	.+2      	; 0x2688 <nrk_gpio_clr+0x16>
    2686:	6b c0       	rjmp	.+214    	; 0x275e <nrk_gpio_clr+0xec>
    2688:	fa 01       	movw	r30, r20
    268a:	e9 56       	subi	r30, 0x69	; 105
    268c:	ff 4f       	sbci	r31, 0xFF	; 255
    268e:	86 95       	lsr	r24
    2690:	86 95       	lsr	r24
    2692:	86 95       	lsr	r24
    2694:	0c 94 58 33 	jmp	0x66b0	; 0x66b0 <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    2698:	42 b1       	in	r20, 0x02	; 2
    269a:	21 e0       	ldi	r18, 0x01	; 1
    269c:	30 e0       	ldi	r19, 0x00	; 0
    269e:	b9 01       	movw	r22, r18
    26a0:	02 c0       	rjmp	.+4      	; 0x26a6 <nrk_gpio_clr+0x34>
    26a2:	66 0f       	add	r22, r22
    26a4:	77 1f       	adc	r23, r23
    26a6:	8a 95       	dec	r24
    26a8:	e2 f7       	brpl	.-8      	; 0x26a2 <nrk_gpio_clr+0x30>
    26aa:	cb 01       	movw	r24, r22
    26ac:	80 95       	com	r24
    26ae:	84 23       	and	r24, r20
    26b0:	82 b9       	out	0x02, r24	; 2
    26b2:	53 c0       	rjmp	.+166    	; 0x275a <nrk_gpio_clr+0xe8>
                case NRK_PORTB:
                        do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    26b4:	45 b1       	in	r20, 0x05	; 5
    26b6:	21 e0       	ldi	r18, 0x01	; 1
    26b8:	30 e0       	ldi	r19, 0x00	; 0
    26ba:	b9 01       	movw	r22, r18
    26bc:	02 c0       	rjmp	.+4      	; 0x26c2 <nrk_gpio_clr+0x50>
    26be:	66 0f       	add	r22, r22
    26c0:	77 1f       	adc	r23, r23
    26c2:	8a 95       	dec	r24
    26c4:	e2 f7       	brpl	.-8      	; 0x26be <nrk_gpio_clr+0x4c>
    26c6:	cb 01       	movw	r24, r22
    26c8:	80 95       	com	r24
    26ca:	84 23       	and	r24, r20
    26cc:	85 b9       	out	0x05, r24	; 5
    26ce:	45 c0       	rjmp	.+138    	; 0x275a <nrk_gpio_clr+0xe8>
                case NRK_PORTC:
                        do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    26d0:	48 b1       	in	r20, 0x08	; 8
    26d2:	21 e0       	ldi	r18, 0x01	; 1
    26d4:	30 e0       	ldi	r19, 0x00	; 0
    26d6:	b9 01       	movw	r22, r18
    26d8:	02 c0       	rjmp	.+4      	; 0x26de <nrk_gpio_clr+0x6c>
    26da:	66 0f       	add	r22, r22
    26dc:	77 1f       	adc	r23, r23
    26de:	8a 95       	dec	r24
    26e0:	e2 f7       	brpl	.-8      	; 0x26da <nrk_gpio_clr+0x68>
    26e2:	cb 01       	movw	r24, r22
    26e4:	80 95       	com	r24
    26e6:	84 23       	and	r24, r20
    26e8:	88 b9       	out	0x08, r24	; 8
    26ea:	37 c0       	rjmp	.+110    	; 0x275a <nrk_gpio_clr+0xe8>
                case NRK_PORTD:
                        do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    26ec:	4b b1       	in	r20, 0x0b	; 11
    26ee:	21 e0       	ldi	r18, 0x01	; 1
    26f0:	30 e0       	ldi	r19, 0x00	; 0
    26f2:	b9 01       	movw	r22, r18
    26f4:	02 c0       	rjmp	.+4      	; 0x26fa <nrk_gpio_clr+0x88>
    26f6:	66 0f       	add	r22, r22
    26f8:	77 1f       	adc	r23, r23
    26fa:	8a 95       	dec	r24
    26fc:	e2 f7       	brpl	.-8      	; 0x26f6 <nrk_gpio_clr+0x84>
    26fe:	cb 01       	movw	r24, r22
    2700:	80 95       	com	r24
    2702:	84 23       	and	r24, r20
    2704:	8b b9       	out	0x0b, r24	; 11
    2706:	29 c0       	rjmp	.+82     	; 0x275a <nrk_gpio_clr+0xe8>
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    2708:	4e b1       	in	r20, 0x0e	; 14
    270a:	21 e0       	ldi	r18, 0x01	; 1
    270c:	30 e0       	ldi	r19, 0x00	; 0
    270e:	b9 01       	movw	r22, r18
    2710:	02 c0       	rjmp	.+4      	; 0x2716 <nrk_gpio_clr+0xa4>
    2712:	66 0f       	add	r22, r22
    2714:	77 1f       	adc	r23, r23
    2716:	8a 95       	dec	r24
    2718:	e2 f7       	brpl	.-8      	; 0x2712 <nrk_gpio_clr+0xa0>
    271a:	cb 01       	movw	r24, r22
    271c:	80 95       	com	r24
    271e:	84 23       	and	r24, r20
    2720:	8e b9       	out	0x0e, r24	; 14
    2722:	1b c0       	rjmp	.+54     	; 0x275a <nrk_gpio_clr+0xe8>
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    2724:	41 b3       	in	r20, 0x11	; 17
    2726:	21 e0       	ldi	r18, 0x01	; 1
    2728:	30 e0       	ldi	r19, 0x00	; 0
    272a:	b9 01       	movw	r22, r18
    272c:	02 c0       	rjmp	.+4      	; 0x2732 <nrk_gpio_clr+0xc0>
    272e:	66 0f       	add	r22, r22
    2730:	77 1f       	adc	r23, r23
    2732:	8a 95       	dec	r24
    2734:	e2 f7       	brpl	.-8      	; 0x272e <nrk_gpio_clr+0xbc>
    2736:	cb 01       	movw	r24, r22
    2738:	80 95       	com	r24
    273a:	84 23       	and	r24, r20
    273c:	81 bb       	out	0x11, r24	; 17
    273e:	0d c0       	rjmp	.+26     	; 0x275a <nrk_gpio_clr+0xe8>
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    2740:	44 b3       	in	r20, 0x14	; 20
    2742:	21 e0       	ldi	r18, 0x01	; 1
    2744:	30 e0       	ldi	r19, 0x00	; 0
    2746:	b9 01       	movw	r22, r18
    2748:	02 c0       	rjmp	.+4      	; 0x274e <nrk_gpio_clr+0xdc>
    274a:	66 0f       	add	r22, r22
    274c:	77 1f       	adc	r23, r23
    274e:	8a 95       	dec	r24
    2750:	e2 f7       	brpl	.-8      	; 0x274a <nrk_gpio_clr+0xd8>
    2752:	cb 01       	movw	r24, r22
    2754:	80 95       	com	r24
    2756:	84 23       	and	r24, r20
    2758:	84 bb       	out	0x14, r24	; 20
                default: return -1;
        }
        return 1;
    275a:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    275c:	08 95       	ret
                default: return -1;
    275e:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    2760:	08 95       	ret

00002762 <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2762:	8f 3f       	cpi	r24, 0xFF	; 255
    2764:	31 f1       	breq	.+76     	; 0x27b2 <nrk_gpio_get+0x50>
        switch (pin & 0x07) {
    2766:	e8 2f       	mov	r30, r24
    2768:	e7 70       	andi	r30, 0x07	; 7
    276a:	4e 2f       	mov	r20, r30
    276c:	50 e0       	ldi	r21, 0x00	; 0
    276e:	47 30       	cpi	r20, 0x07	; 7
    2770:	51 05       	cpc	r21, r1
    2772:	f8 f4       	brcc	.+62     	; 0x27b2 <nrk_gpio_get+0x50>
    2774:	fa 01       	movw	r30, r20
    2776:	e2 56       	subi	r30, 0x62	; 98
    2778:	ff 4f       	sbci	r31, 0xFF	; 255
    277a:	28 2f       	mov	r18, r24
    277c:	26 95       	lsr	r18
    277e:	26 95       	lsr	r18
    2780:	26 95       	lsr	r18
    2782:	0c 94 58 33 	jmp	0x66b0	; 0x66b0 <__tablejump2__>
                case NRK_PORTA:
                        return !!(PINA & BM((pin & 0xF8) >> 3));
    2786:	90 b1       	in	r25, 0x00	; 0
    2788:	0b c0       	rjmp	.+22     	; 0x27a0 <nrk_gpio_get+0x3e>
                case NRK_PORTB:
                        return !!(PINB & BM((pin & 0xF8) >> 3));
    278a:	93 b1       	in	r25, 0x03	; 3
    278c:	09 c0       	rjmp	.+18     	; 0x27a0 <nrk_gpio_get+0x3e>
                case NRK_PORTC:
                        return !!(PINC & BM((pin & 0xF8) >> 3));
    278e:	96 b1       	in	r25, 0x06	; 6
    2790:	07 c0       	rjmp	.+14     	; 0x27a0 <nrk_gpio_get+0x3e>
                case NRK_PORTD:
                        return !!(PIND & BM((pin & 0xF8) >> 3));
    2792:	99 b1       	in	r25, 0x09	; 9
    2794:	05 c0       	rjmp	.+10     	; 0x27a0 <nrk_gpio_get+0x3e>
                case NRK_PORTE:
                        return !!(PINE & BM((pin & 0xF8) >> 3));
    2796:	9c b1       	in	r25, 0x0c	; 12
    2798:	03 c0       	rjmp	.+6      	; 0x27a0 <nrk_gpio_get+0x3e>
                case NRK_PORTF:
                        return !!(PINF & BM((pin & 0xF8) >> 3));
    279a:	9f b1       	in	r25, 0x0f	; 15
    279c:	01 c0       	rjmp	.+2      	; 0x27a0 <nrk_gpio_get+0x3e>
                case NRK_PORTG:
                        return !!(PING & BM((pin & 0xF8) >> 3));
    279e:	92 b3       	in	r25, 0x12	; 18
    27a0:	89 2f       	mov	r24, r25
    27a2:	90 e0       	ldi	r25, 0x00	; 0
    27a4:	02 c0       	rjmp	.+4      	; 0x27aa <nrk_gpio_get+0x48>
    27a6:	95 95       	asr	r25
    27a8:	87 95       	ror	r24
    27aa:	2a 95       	dec	r18
    27ac:	e2 f7       	brpl	.-8      	; 0x27a6 <nrk_gpio_get+0x44>
    27ae:	81 70       	andi	r24, 0x01	; 1
    27b0:	08 95       	ret
                default: return -1;
    27b2:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    27b4:	08 95       	ret

000027b6 <nrk_gpio_toggle>:

int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    27b6:	8f 3f       	cpi	r24, 0xFF	; 255
    27b8:	09 f4       	brne	.+2      	; 0x27bc <nrk_gpio_toggle+0x6>
    27ba:	06 c1       	rjmp	.+524    	; 0x29c8 <nrk_gpio_toggle+0x212>
        switch (pin & 0x07) {
    27bc:	e8 2f       	mov	r30, r24
    27be:	e7 70       	andi	r30, 0x07	; 7
    27c0:	4e 2f       	mov	r20, r30
    27c2:	50 e0       	ldi	r21, 0x00	; 0
    27c4:	47 30       	cpi	r20, 0x07	; 7
    27c6:	51 05       	cpc	r21, r1
    27c8:	08 f0       	brcs	.+2      	; 0x27cc <nrk_gpio_toggle+0x16>
    27ca:	fe c0       	rjmp	.+508    	; 0x29c8 <nrk_gpio_toggle+0x212>
    27cc:	fa 01       	movw	r30, r20
    27ce:	eb 55       	subi	r30, 0x5B	; 91
    27d0:	ff 4f       	sbci	r31, 0xFF	; 255
    27d2:	86 95       	lsr	r24
    27d4:	86 95       	lsr	r24
    27d6:	86 95       	lsr	r24
    27d8:	0c 94 58 33 	jmp	0x66b0	; 0x66b0 <__tablejump2__>
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    27dc:	20 b1       	in	r18, 0x00	; 0
    27de:	30 e0       	ldi	r19, 0x00	; 0
    27e0:	08 2e       	mov	r0, r24
    27e2:	02 c0       	rjmp	.+4      	; 0x27e8 <nrk_gpio_toggle+0x32>
    27e4:	35 95       	asr	r19
    27e6:	27 95       	ror	r18
    27e8:	0a 94       	dec	r0
    27ea:	e2 f7       	brpl	.-8      	; 0x27e4 <nrk_gpio_toggle+0x2e>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    27ec:	42 b1       	in	r20, 0x02	; 2
int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
        switch (pin & 0x07) {
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    27ee:	20 fd       	sbrc	r18, 0
    27f0:	0b c0       	rjmp	.+22     	; 0x2808 <nrk_gpio_toggle+0x52>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    27f2:	21 e0       	ldi	r18, 0x01	; 1
    27f4:	30 e0       	ldi	r19, 0x00	; 0
    27f6:	b9 01       	movw	r22, r18
    27f8:	02 c0       	rjmp	.+4      	; 0x27fe <nrk_gpio_toggle+0x48>
    27fa:	66 0f       	add	r22, r22
    27fc:	77 1f       	adc	r23, r23
    27fe:	8a 95       	dec	r24
    2800:	e2 f7       	brpl	.-8      	; 0x27fa <nrk_gpio_toggle+0x44>
    2802:	cb 01       	movw	r24, r22
    2804:	84 2b       	or	r24, r20
    2806:	0b c0       	rjmp	.+22     	; 0x281e <nrk_gpio_toggle+0x68>
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
    2808:	21 e0       	ldi	r18, 0x01	; 1
    280a:	30 e0       	ldi	r19, 0x00	; 0
    280c:	b9 01       	movw	r22, r18
    280e:	02 c0       	rjmp	.+4      	; 0x2814 <nrk_gpio_toggle+0x5e>
    2810:	66 0f       	add	r22, r22
    2812:	77 1f       	adc	r23, r23
    2814:	8a 95       	dec	r24
    2816:	e2 f7       	brpl	.-8      	; 0x2810 <nrk_gpio_toggle+0x5a>
    2818:	cb 01       	movw	r24, r22
    281a:	80 95       	com	r24
    281c:	84 23       	and	r24, r20
    281e:	82 b9       	out	0x02, r24	; 2
    2820:	16 c0       	rjmp	.+44     	; 0x284e <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    2822:	23 b1       	in	r18, 0x03	; 3
    2824:	30 e0       	ldi	r19, 0x00	; 0
    2826:	08 2e       	mov	r0, r24
    2828:	02 c0       	rjmp	.+4      	; 0x282e <nrk_gpio_toggle+0x78>
    282a:	35 95       	asr	r19
    282c:	27 95       	ror	r18
    282e:	0a 94       	dec	r0
    2830:	e2 f7       	brpl	.-8      	; 0x282a <nrk_gpio_toggle+0x74>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    2832:	45 b1       	in	r20, 0x05	; 5
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    2834:	20 fd       	sbrc	r18, 0
    2836:	0d c0       	rjmp	.+26     	; 0x2852 <nrk_gpio_toggle+0x9c>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    2838:	21 e0       	ldi	r18, 0x01	; 1
    283a:	30 e0       	ldi	r19, 0x00	; 0
    283c:	b9 01       	movw	r22, r18
    283e:	02 c0       	rjmp	.+4      	; 0x2844 <nrk_gpio_toggle+0x8e>
    2840:	66 0f       	add	r22, r22
    2842:	77 1f       	adc	r23, r23
    2844:	8a 95       	dec	r24
    2846:	e2 f7       	brpl	.-8      	; 0x2840 <nrk_gpio_toggle+0x8a>
    2848:	cb 01       	movw	r24, r22
    284a:	84 2b       	or	r24, r20
    284c:	85 b9       	out	0x05, r24	; 5
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                 default: return -1;
        }
        return 1;
    284e:	81 e0       	ldi	r24, 0x01	; 1
    2850:	08 95       	ret
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
    2852:	21 e0       	ldi	r18, 0x01	; 1
    2854:	30 e0       	ldi	r19, 0x00	; 0
    2856:	b9 01       	movw	r22, r18
    2858:	02 c0       	rjmp	.+4      	; 0x285e <nrk_gpio_toggle+0xa8>
    285a:	66 0f       	add	r22, r22
    285c:	77 1f       	adc	r23, r23
    285e:	8a 95       	dec	r24
    2860:	e2 f7       	brpl	.-8      	; 0x285a <nrk_gpio_toggle+0xa4>
    2862:	cb 01       	movw	r24, r22
    2864:	80 95       	com	r24
    2866:	84 23       	and	r24, r20
    2868:	f1 cf       	rjmp	.-30     	; 0x284c <nrk_gpio_toggle+0x96>
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    286a:	26 b1       	in	r18, 0x06	; 6
    286c:	30 e0       	ldi	r19, 0x00	; 0
    286e:	08 2e       	mov	r0, r24
    2870:	02 c0       	rjmp	.+4      	; 0x2876 <nrk_gpio_toggle+0xc0>
    2872:	35 95       	asr	r19
    2874:	27 95       	ror	r18
    2876:	0a 94       	dec	r0
    2878:	e2 f7       	brpl	.-8      	; 0x2872 <nrk_gpio_toggle+0xbc>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    287a:	48 b1       	in	r20, 0x08	; 8
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    287c:	20 fd       	sbrc	r18, 0
    287e:	0b c0       	rjmp	.+22     	; 0x2896 <nrk_gpio_toggle+0xe0>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    2880:	21 e0       	ldi	r18, 0x01	; 1
    2882:	30 e0       	ldi	r19, 0x00	; 0
    2884:	b9 01       	movw	r22, r18
    2886:	02 c0       	rjmp	.+4      	; 0x288c <nrk_gpio_toggle+0xd6>
    2888:	66 0f       	add	r22, r22
    288a:	77 1f       	adc	r23, r23
    288c:	8a 95       	dec	r24
    288e:	e2 f7       	brpl	.-8      	; 0x2888 <nrk_gpio_toggle+0xd2>
    2890:	cb 01       	movw	r24, r22
    2892:	84 2b       	or	r24, r20
    2894:	0b c0       	rjmp	.+22     	; 0x28ac <nrk_gpio_toggle+0xf6>
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
    2896:	21 e0       	ldi	r18, 0x01	; 1
    2898:	30 e0       	ldi	r19, 0x00	; 0
    289a:	b9 01       	movw	r22, r18
    289c:	02 c0       	rjmp	.+4      	; 0x28a2 <nrk_gpio_toggle+0xec>
    289e:	66 0f       	add	r22, r22
    28a0:	77 1f       	adc	r23, r23
    28a2:	8a 95       	dec	r24
    28a4:	e2 f7       	brpl	.-8      	; 0x289e <nrk_gpio_toggle+0xe8>
    28a6:	cb 01       	movw	r24, r22
    28a8:	80 95       	com	r24
    28aa:	84 23       	and	r24, r20
    28ac:	88 b9       	out	0x08, r24	; 8
    28ae:	cf cf       	rjmp	.-98     	; 0x284e <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    28b0:	29 b1       	in	r18, 0x09	; 9
    28b2:	30 e0       	ldi	r19, 0x00	; 0
    28b4:	08 2e       	mov	r0, r24
    28b6:	02 c0       	rjmp	.+4      	; 0x28bc <nrk_gpio_toggle+0x106>
    28b8:	35 95       	asr	r19
    28ba:	27 95       	ror	r18
    28bc:	0a 94       	dec	r0
    28be:	e2 f7       	brpl	.-8      	; 0x28b8 <nrk_gpio_toggle+0x102>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    28c0:	4b b1       	in	r20, 0x0b	; 11
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    28c2:	20 fd       	sbrc	r18, 0
    28c4:	0b c0       	rjmp	.+22     	; 0x28dc <nrk_gpio_toggle+0x126>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    28c6:	21 e0       	ldi	r18, 0x01	; 1
    28c8:	30 e0       	ldi	r19, 0x00	; 0
    28ca:	b9 01       	movw	r22, r18
    28cc:	02 c0       	rjmp	.+4      	; 0x28d2 <nrk_gpio_toggle+0x11c>
    28ce:	66 0f       	add	r22, r22
    28d0:	77 1f       	adc	r23, r23
    28d2:	8a 95       	dec	r24
    28d4:	e2 f7       	brpl	.-8      	; 0x28ce <nrk_gpio_toggle+0x118>
    28d6:	cb 01       	movw	r24, r22
    28d8:	84 2b       	or	r24, r20
    28da:	0b c0       	rjmp	.+22     	; 0x28f2 <nrk_gpio_toggle+0x13c>
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
    28dc:	21 e0       	ldi	r18, 0x01	; 1
    28de:	30 e0       	ldi	r19, 0x00	; 0
    28e0:	b9 01       	movw	r22, r18
    28e2:	02 c0       	rjmp	.+4      	; 0x28e8 <nrk_gpio_toggle+0x132>
    28e4:	66 0f       	add	r22, r22
    28e6:	77 1f       	adc	r23, r23
    28e8:	8a 95       	dec	r24
    28ea:	e2 f7       	brpl	.-8      	; 0x28e4 <nrk_gpio_toggle+0x12e>
    28ec:	cb 01       	movw	r24, r22
    28ee:	80 95       	com	r24
    28f0:	84 23       	and	r24, r20
    28f2:	8b b9       	out	0x0b, r24	; 11
    28f4:	ac cf       	rjmp	.-168    	; 0x284e <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    28f6:	2c b1       	in	r18, 0x0c	; 12
    28f8:	30 e0       	ldi	r19, 0x00	; 0
    28fa:	08 2e       	mov	r0, r24
    28fc:	02 c0       	rjmp	.+4      	; 0x2902 <nrk_gpio_toggle+0x14c>
    28fe:	35 95       	asr	r19
    2900:	27 95       	ror	r18
    2902:	0a 94       	dec	r0
    2904:	e2 f7       	brpl	.-8      	; 0x28fe <nrk_gpio_toggle+0x148>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    2906:	4e b1       	in	r20, 0x0e	; 14
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    2908:	20 fd       	sbrc	r18, 0
    290a:	0b c0       	rjmp	.+22     	; 0x2922 <nrk_gpio_toggle+0x16c>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    290c:	21 e0       	ldi	r18, 0x01	; 1
    290e:	30 e0       	ldi	r19, 0x00	; 0
    2910:	b9 01       	movw	r22, r18
    2912:	02 c0       	rjmp	.+4      	; 0x2918 <nrk_gpio_toggle+0x162>
    2914:	66 0f       	add	r22, r22
    2916:	77 1f       	adc	r23, r23
    2918:	8a 95       	dec	r24
    291a:	e2 f7       	brpl	.-8      	; 0x2914 <nrk_gpio_toggle+0x15e>
    291c:	cb 01       	movw	r24, r22
    291e:	84 2b       	or	r24, r20
    2920:	0b c0       	rjmp	.+22     	; 0x2938 <nrk_gpio_toggle+0x182>
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
    2922:	21 e0       	ldi	r18, 0x01	; 1
    2924:	30 e0       	ldi	r19, 0x00	; 0
    2926:	b9 01       	movw	r22, r18
    2928:	02 c0       	rjmp	.+4      	; 0x292e <nrk_gpio_toggle+0x178>
    292a:	66 0f       	add	r22, r22
    292c:	77 1f       	adc	r23, r23
    292e:	8a 95       	dec	r24
    2930:	e2 f7       	brpl	.-8      	; 0x292a <nrk_gpio_toggle+0x174>
    2932:	cb 01       	movw	r24, r22
    2934:	80 95       	com	r24
    2936:	84 23       	and	r24, r20
    2938:	8e b9       	out	0x0e, r24	; 14
    293a:	89 cf       	rjmp	.-238    	; 0x284e <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    293c:	2f b1       	in	r18, 0x0f	; 15
    293e:	30 e0       	ldi	r19, 0x00	; 0
    2940:	08 2e       	mov	r0, r24
    2942:	02 c0       	rjmp	.+4      	; 0x2948 <nrk_gpio_toggle+0x192>
    2944:	35 95       	asr	r19
    2946:	27 95       	ror	r18
    2948:	0a 94       	dec	r0
    294a:	e2 f7       	brpl	.-8      	; 0x2944 <nrk_gpio_toggle+0x18e>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    294c:	41 b3       	in	r20, 0x11	; 17
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    294e:	20 fd       	sbrc	r18, 0
    2950:	0b c0       	rjmp	.+22     	; 0x2968 <nrk_gpio_toggle+0x1b2>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    2952:	21 e0       	ldi	r18, 0x01	; 1
    2954:	30 e0       	ldi	r19, 0x00	; 0
    2956:	b9 01       	movw	r22, r18
    2958:	02 c0       	rjmp	.+4      	; 0x295e <nrk_gpio_toggle+0x1a8>
    295a:	66 0f       	add	r22, r22
    295c:	77 1f       	adc	r23, r23
    295e:	8a 95       	dec	r24
    2960:	e2 f7       	brpl	.-8      	; 0x295a <nrk_gpio_toggle+0x1a4>
    2962:	cb 01       	movw	r24, r22
    2964:	84 2b       	or	r24, r20
    2966:	0b c0       	rjmp	.+22     	; 0x297e <nrk_gpio_toggle+0x1c8>
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
    2968:	21 e0       	ldi	r18, 0x01	; 1
    296a:	30 e0       	ldi	r19, 0x00	; 0
    296c:	b9 01       	movw	r22, r18
    296e:	02 c0       	rjmp	.+4      	; 0x2974 <nrk_gpio_toggle+0x1be>
    2970:	66 0f       	add	r22, r22
    2972:	77 1f       	adc	r23, r23
    2974:	8a 95       	dec	r24
    2976:	e2 f7       	brpl	.-8      	; 0x2970 <nrk_gpio_toggle+0x1ba>
    2978:	cb 01       	movw	r24, r22
    297a:	80 95       	com	r24
    297c:	84 23       	and	r24, r20
    297e:	81 bb       	out	0x11, r24	; 17
    2980:	66 cf       	rjmp	.-308    	; 0x284e <nrk_gpio_toggle+0x98>
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    2982:	22 b3       	in	r18, 0x12	; 18
    2984:	30 e0       	ldi	r19, 0x00	; 0
    2986:	08 2e       	mov	r0, r24
    2988:	02 c0       	rjmp	.+4      	; 0x298e <nrk_gpio_toggle+0x1d8>
    298a:	35 95       	asr	r19
    298c:	27 95       	ror	r18
    298e:	0a 94       	dec	r0
    2990:	e2 f7       	brpl	.-8      	; 0x298a <nrk_gpio_toggle+0x1d4>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    2992:	44 b3       	in	r20, 0x14	; 20
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    2994:	20 fd       	sbrc	r18, 0
    2996:	0b c0       	rjmp	.+22     	; 0x29ae <nrk_gpio_toggle+0x1f8>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    2998:	21 e0       	ldi	r18, 0x01	; 1
    299a:	30 e0       	ldi	r19, 0x00	; 0
    299c:	b9 01       	movw	r22, r18
    299e:	02 c0       	rjmp	.+4      	; 0x29a4 <nrk_gpio_toggle+0x1ee>
    29a0:	66 0f       	add	r22, r22
    29a2:	77 1f       	adc	r23, r23
    29a4:	8a 95       	dec	r24
    29a6:	e2 f7       	brpl	.-8      	; 0x29a0 <nrk_gpio_toggle+0x1ea>
    29a8:	cb 01       	movw	r24, r22
    29aa:	84 2b       	or	r24, r20
    29ac:	0b c0       	rjmp	.+22     	; 0x29c4 <nrk_gpio_toggle+0x20e>
                        } else {
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
    29ae:	21 e0       	ldi	r18, 0x01	; 1
    29b0:	30 e0       	ldi	r19, 0x00	; 0
    29b2:	b9 01       	movw	r22, r18
    29b4:	02 c0       	rjmp	.+4      	; 0x29ba <nrk_gpio_toggle+0x204>
    29b6:	66 0f       	add	r22, r22
    29b8:	77 1f       	adc	r23, r23
    29ba:	8a 95       	dec	r24
    29bc:	e2 f7       	brpl	.-8      	; 0x29b6 <nrk_gpio_toggle+0x200>
    29be:	cb 01       	movw	r24, r22
    29c0:	80 95       	com	r24
    29c2:	84 23       	and	r24, r20
    29c4:	84 bb       	out	0x14, r24	; 20
    29c6:	43 cf       	rjmp	.-378    	; 0x284e <nrk_gpio_toggle+0x98>
                        }
                        break;
                 default: return -1;
    29c8:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    29ca:	08 95       	ret

000029cc <nrk_gpio_direction>:

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    29cc:	8f 3f       	cpi	r24, 0xFF	; 255
    29ce:	09 f4       	brne	.+2      	; 0x29d2 <nrk_gpio_direction+0x6>
    29d0:	d5 c0       	rjmp	.+426    	; 0x2b7c <nrk_gpio_direction+0x1b0>
    29d2:	e8 2f       	mov	r30, r24
    29d4:	e7 70       	andi	r30, 0x07	; 7
        if (pin_direction == NRK_PIN_INPUT) {
                switch (pin & 0x07) {
    29d6:	4e 2f       	mov	r20, r30
    29d8:	50 e0       	ldi	r21, 0x00	; 0
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
        if (pin_direction == NRK_PIN_INPUT) {
    29da:	61 11       	cpse	r22, r1
    29dc:	67 c0       	rjmp	.+206    	; 0x2aac <nrk_gpio_direction+0xe0>
                switch (pin & 0x07) {
    29de:	47 30       	cpi	r20, 0x07	; 7
    29e0:	51 05       	cpc	r21, r1
    29e2:	08 f0       	brcs	.+2      	; 0x29e6 <nrk_gpio_direction+0x1a>
    29e4:	cb c0       	rjmp	.+406    	; 0x2b7c <nrk_gpio_direction+0x1b0>
    29e6:	fa 01       	movw	r30, r20
    29e8:	e4 55       	subi	r30, 0x54	; 84
    29ea:	ff 4f       	sbci	r31, 0xFF	; 255
    29ec:	86 95       	lsr	r24
    29ee:	86 95       	lsr	r24
    29f0:	86 95       	lsr	r24
    29f2:	0c 94 58 33 	jmp	0x66b0	; 0x66b0 <__tablejump2__>
                        case NRK_PORTA:
                                DDRA &= ~BM((pin & 0xF8) >> 3); 
    29f6:	41 b1       	in	r20, 0x01	; 1
    29f8:	21 e0       	ldi	r18, 0x01	; 1
    29fa:	30 e0       	ldi	r19, 0x00	; 0
    29fc:	b9 01       	movw	r22, r18
    29fe:	02 c0       	rjmp	.+4      	; 0x2a04 <nrk_gpio_direction+0x38>
    2a00:	66 0f       	add	r22, r22
    2a02:	77 1f       	adc	r23, r23
    2a04:	8a 95       	dec	r24
    2a06:	e2 f7       	brpl	.-8      	; 0x2a00 <nrk_gpio_direction+0x34>
    2a08:	cb 01       	movw	r24, r22
    2a0a:	80 95       	com	r24
    2a0c:	84 23       	and	r24, r20
    2a0e:	65 c0       	rjmp	.+202    	; 0x2ada <nrk_gpio_direction+0x10e>
                                //PORTA |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTB:
                                DDRB &= ~BM((pin & 0xF8) >> 3); 
    2a10:	44 b1       	in	r20, 0x04	; 4
    2a12:	21 e0       	ldi	r18, 0x01	; 1
    2a14:	30 e0       	ldi	r19, 0x00	; 0
    2a16:	b9 01       	movw	r22, r18
    2a18:	02 c0       	rjmp	.+4      	; 0x2a1e <nrk_gpio_direction+0x52>
    2a1a:	66 0f       	add	r22, r22
    2a1c:	77 1f       	adc	r23, r23
    2a1e:	8a 95       	dec	r24
    2a20:	e2 f7       	brpl	.-8      	; 0x2a1a <nrk_gpio_direction+0x4e>
    2a22:	cb 01       	movw	r24, r22
    2a24:	80 95       	com	r24
    2a26:	84 23       	and	r24, r20
    2a28:	65 c0       	rjmp	.+202    	; 0x2af4 <nrk_gpio_direction+0x128>
                                //PORTB |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTC:
                                DDRC &= ~BM((pin & 0xF8) >> 3); 
    2a2a:	47 b1       	in	r20, 0x07	; 7
    2a2c:	21 e0       	ldi	r18, 0x01	; 1
    2a2e:	30 e0       	ldi	r19, 0x00	; 0
    2a30:	b9 01       	movw	r22, r18
    2a32:	02 c0       	rjmp	.+4      	; 0x2a38 <nrk_gpio_direction+0x6c>
    2a34:	66 0f       	add	r22, r22
    2a36:	77 1f       	adc	r23, r23
    2a38:	8a 95       	dec	r24
    2a3a:	e2 f7       	brpl	.-8      	; 0x2a34 <nrk_gpio_direction+0x68>
    2a3c:	cb 01       	movw	r24, r22
    2a3e:	80 95       	com	r24
    2a40:	84 23       	and	r24, r20
    2a42:	65 c0       	rjmp	.+202    	; 0x2b0e <nrk_gpio_direction+0x142>
                                //PORTC |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTD:
                                DDRD &= ~BM((pin & 0xF8) >> 3); 
    2a44:	4a b1       	in	r20, 0x0a	; 10
    2a46:	21 e0       	ldi	r18, 0x01	; 1
    2a48:	30 e0       	ldi	r19, 0x00	; 0
    2a4a:	b9 01       	movw	r22, r18
    2a4c:	02 c0       	rjmp	.+4      	; 0x2a52 <nrk_gpio_direction+0x86>
    2a4e:	66 0f       	add	r22, r22
    2a50:	77 1f       	adc	r23, r23
    2a52:	8a 95       	dec	r24
    2a54:	e2 f7       	brpl	.-8      	; 0x2a4e <nrk_gpio_direction+0x82>
    2a56:	cb 01       	movw	r24, r22
    2a58:	80 95       	com	r24
    2a5a:	84 23       	and	r24, r20
    2a5c:	65 c0       	rjmp	.+202    	; 0x2b28 <nrk_gpio_direction+0x15c>
                                //PORTD |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTE:
                                DDRE &= ~BM((pin & 0xF8) >> 3); 
    2a5e:	4d b1       	in	r20, 0x0d	; 13
    2a60:	21 e0       	ldi	r18, 0x01	; 1
    2a62:	30 e0       	ldi	r19, 0x00	; 0
    2a64:	b9 01       	movw	r22, r18
    2a66:	02 c0       	rjmp	.+4      	; 0x2a6c <nrk_gpio_direction+0xa0>
    2a68:	66 0f       	add	r22, r22
    2a6a:	77 1f       	adc	r23, r23
    2a6c:	8a 95       	dec	r24
    2a6e:	e2 f7       	brpl	.-8      	; 0x2a68 <nrk_gpio_direction+0x9c>
    2a70:	cb 01       	movw	r24, r22
    2a72:	80 95       	com	r24
    2a74:	84 23       	and	r24, r20
    2a76:	65 c0       	rjmp	.+202    	; 0x2b42 <nrk_gpio_direction+0x176>
                                //PORTE |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTF:
                                DDRF &= ~BM((pin & 0xF8) >> 3);
    2a78:	40 b3       	in	r20, 0x10	; 16
    2a7a:	21 e0       	ldi	r18, 0x01	; 1
    2a7c:	30 e0       	ldi	r19, 0x00	; 0
    2a7e:	b9 01       	movw	r22, r18
    2a80:	02 c0       	rjmp	.+4      	; 0x2a86 <nrk_gpio_direction+0xba>
    2a82:	66 0f       	add	r22, r22
    2a84:	77 1f       	adc	r23, r23
    2a86:	8a 95       	dec	r24
    2a88:	e2 f7       	brpl	.-8      	; 0x2a82 <nrk_gpio_direction+0xb6>
    2a8a:	cb 01       	movw	r24, r22
    2a8c:	80 95       	com	r24
    2a8e:	84 23       	and	r24, r20
    2a90:	65 c0       	rjmp	.+202    	; 0x2b5c <nrk_gpio_direction+0x190>
                                //PORTF |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTG:
                                DDRG &= ~BM((pin & 0xF8) >> 3);
    2a92:	43 b3       	in	r20, 0x13	; 19
    2a94:	21 e0       	ldi	r18, 0x01	; 1
    2a96:	30 e0       	ldi	r19, 0x00	; 0
    2a98:	b9 01       	movw	r22, r18
    2a9a:	02 c0       	rjmp	.+4      	; 0x2aa0 <nrk_gpio_direction+0xd4>
    2a9c:	66 0f       	add	r22, r22
    2a9e:	77 1f       	adc	r23, r23
    2aa0:	8a 95       	dec	r24
    2aa2:	e2 f7       	brpl	.-8      	; 0x2a9c <nrk_gpio_direction+0xd0>
    2aa4:	cb 01       	movw	r24, r22
    2aa6:	80 95       	com	r24
    2aa8:	84 23       	and	r24, r20
    2aaa:	65 c0       	rjmp	.+202    	; 0x2b76 <nrk_gpio_direction+0x1aa>
                                //PORTG |= BM((pin & 0xF8) >> 3); 
                                break;
                        default: return -1;
                }
        } else {
                switch (pin & 0x07) {
    2aac:	47 30       	cpi	r20, 0x07	; 7
    2aae:	51 05       	cpc	r21, r1
    2ab0:	08 f0       	brcs	.+2      	; 0x2ab4 <nrk_gpio_direction+0xe8>
    2ab2:	64 c0       	rjmp	.+200    	; 0x2b7c <nrk_gpio_direction+0x1b0>
    2ab4:	fa 01       	movw	r30, r20
    2ab6:	ed 54       	subi	r30, 0x4D	; 77
    2ab8:	ff 4f       	sbci	r31, 0xFF	; 255
    2aba:	86 95       	lsr	r24
    2abc:	86 95       	lsr	r24
    2abe:	86 95       	lsr	r24
    2ac0:	0c 94 58 33 	jmp	0x66b0	; 0x66b0 <__tablejump2__>
                        case NRK_PORTA:
                                DDRA |= BM((pin & 0xF8) >> 3); break;
    2ac4:	41 b1       	in	r20, 0x01	; 1
    2ac6:	21 e0       	ldi	r18, 0x01	; 1
    2ac8:	30 e0       	ldi	r19, 0x00	; 0
    2aca:	b9 01       	movw	r22, r18
    2acc:	02 c0       	rjmp	.+4      	; 0x2ad2 <nrk_gpio_direction+0x106>
    2ace:	66 0f       	add	r22, r22
    2ad0:	77 1f       	adc	r23, r23
    2ad2:	8a 95       	dec	r24
    2ad4:	e2 f7       	brpl	.-8      	; 0x2ace <nrk_gpio_direction+0x102>
    2ad6:	cb 01       	movw	r24, r22
    2ad8:	84 2b       	or	r24, r20
    2ada:	81 b9       	out	0x01, r24	; 1
    2adc:	4d c0       	rjmp	.+154    	; 0x2b78 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTB:
                                DDRB |= BM((pin & 0xF8) >> 3); break;
    2ade:	44 b1       	in	r20, 0x04	; 4
    2ae0:	21 e0       	ldi	r18, 0x01	; 1
    2ae2:	30 e0       	ldi	r19, 0x00	; 0
    2ae4:	b9 01       	movw	r22, r18
    2ae6:	02 c0       	rjmp	.+4      	; 0x2aec <nrk_gpio_direction+0x120>
    2ae8:	66 0f       	add	r22, r22
    2aea:	77 1f       	adc	r23, r23
    2aec:	8a 95       	dec	r24
    2aee:	e2 f7       	brpl	.-8      	; 0x2ae8 <nrk_gpio_direction+0x11c>
    2af0:	cb 01       	movw	r24, r22
    2af2:	84 2b       	or	r24, r20
    2af4:	84 b9       	out	0x04, r24	; 4
    2af6:	40 c0       	rjmp	.+128    	; 0x2b78 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTC:
                                DDRC |= BM((pin & 0xF8) >> 3); break;
    2af8:	47 b1       	in	r20, 0x07	; 7
    2afa:	21 e0       	ldi	r18, 0x01	; 1
    2afc:	30 e0       	ldi	r19, 0x00	; 0
    2afe:	b9 01       	movw	r22, r18
    2b00:	02 c0       	rjmp	.+4      	; 0x2b06 <nrk_gpio_direction+0x13a>
    2b02:	66 0f       	add	r22, r22
    2b04:	77 1f       	adc	r23, r23
    2b06:	8a 95       	dec	r24
    2b08:	e2 f7       	brpl	.-8      	; 0x2b02 <nrk_gpio_direction+0x136>
    2b0a:	cb 01       	movw	r24, r22
    2b0c:	84 2b       	or	r24, r20
    2b0e:	87 b9       	out	0x07, r24	; 7
    2b10:	33 c0       	rjmp	.+102    	; 0x2b78 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTD:
                                DDRD |= BM((pin & 0xF8) >> 3); break;
    2b12:	4a b1       	in	r20, 0x0a	; 10
    2b14:	21 e0       	ldi	r18, 0x01	; 1
    2b16:	30 e0       	ldi	r19, 0x00	; 0
    2b18:	b9 01       	movw	r22, r18
    2b1a:	02 c0       	rjmp	.+4      	; 0x2b20 <nrk_gpio_direction+0x154>
    2b1c:	66 0f       	add	r22, r22
    2b1e:	77 1f       	adc	r23, r23
    2b20:	8a 95       	dec	r24
    2b22:	e2 f7       	brpl	.-8      	; 0x2b1c <nrk_gpio_direction+0x150>
    2b24:	cb 01       	movw	r24, r22
    2b26:	84 2b       	or	r24, r20
    2b28:	8a b9       	out	0x0a, r24	; 10
    2b2a:	26 c0       	rjmp	.+76     	; 0x2b78 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
    2b2c:	4d b1       	in	r20, 0x0d	; 13
    2b2e:	21 e0       	ldi	r18, 0x01	; 1
    2b30:	30 e0       	ldi	r19, 0x00	; 0
    2b32:	b9 01       	movw	r22, r18
    2b34:	02 c0       	rjmp	.+4      	; 0x2b3a <nrk_gpio_direction+0x16e>
    2b36:	66 0f       	add	r22, r22
    2b38:	77 1f       	adc	r23, r23
    2b3a:	8a 95       	dec	r24
    2b3c:	e2 f7       	brpl	.-8      	; 0x2b36 <nrk_gpio_direction+0x16a>
    2b3e:	cb 01       	movw	r24, r22
    2b40:	84 2b       	or	r24, r20
    2b42:	8d b9       	out	0x0d, r24	; 13
    2b44:	19 c0       	rjmp	.+50     	; 0x2b78 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
    2b46:	40 b3       	in	r20, 0x10	; 16
    2b48:	21 e0       	ldi	r18, 0x01	; 1
    2b4a:	30 e0       	ldi	r19, 0x00	; 0
    2b4c:	b9 01       	movw	r22, r18
    2b4e:	02 c0       	rjmp	.+4      	; 0x2b54 <nrk_gpio_direction+0x188>
    2b50:	66 0f       	add	r22, r22
    2b52:	77 1f       	adc	r23, r23
    2b54:	8a 95       	dec	r24
    2b56:	e2 f7       	brpl	.-8      	; 0x2b50 <nrk_gpio_direction+0x184>
    2b58:	cb 01       	movw	r24, r22
    2b5a:	84 2b       	or	r24, r20
    2b5c:	80 bb       	out	0x10, r24	; 16
    2b5e:	0c c0       	rjmp	.+24     	; 0x2b78 <nrk_gpio_direction+0x1ac>
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    2b60:	43 b3       	in	r20, 0x13	; 19
    2b62:	21 e0       	ldi	r18, 0x01	; 1
    2b64:	30 e0       	ldi	r19, 0x00	; 0
    2b66:	b9 01       	movw	r22, r18
    2b68:	02 c0       	rjmp	.+4      	; 0x2b6e <nrk_gpio_direction+0x1a2>
    2b6a:	66 0f       	add	r22, r22
    2b6c:	77 1f       	adc	r23, r23
    2b6e:	8a 95       	dec	r24
    2b70:	e2 f7       	brpl	.-8      	; 0x2b6a <nrk_gpio_direction+0x19e>
    2b72:	cb 01       	movw	r24, r22
    2b74:	84 2b       	or	r24, r20
    2b76:	83 bb       	out	0x13, r24	; 19
                        default: return -1;
                }
        }
        return 1;
    2b78:	81 e0       	ldi	r24, 0x01	; 1
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    2b7a:	08 95       	ret
                        default: return -1;
    2b7c:	8f ef       	ldi	r24, 0xFF	; 255
                }
        }
        return 1;
}
    2b7e:	08 95       	ret

00002b80 <nrk_get_button>:

int8_t nrk_get_button(uint8_t b)
{
if(b==0) {
    2b80:	81 11       	cpse	r24, r1
    2b82:	06 c0       	rjmp	.+12     	; 0x2b90 <nrk_get_button+0x10>
	 return( !(PINA & BM(BUTTON))); 
    2b84:	80 b1       	in	r24, 0x00	; 0
    2b86:	86 95       	lsr	r24
    2b88:	81 70       	andi	r24, 0x01	; 1
    2b8a:	91 e0       	ldi	r25, 0x01	; 1
    2b8c:	89 27       	eor	r24, r25
    2b8e:	08 95       	ret
	} 
return -1;
    2b90:	8f ef       	ldi	r24, 0xFF	; 255
}
    2b92:	08 95       	ret

00002b94 <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
if(led==0) { nrk_gpio_toggle(NRK_LED_0); return 1; }
    2b94:	00 97       	sbiw	r24, 0x00	; 0
    2b96:	11 f4       	brne	.+4      	; 0x2b9c <nrk_led_toggle+0x8>
    2b98:	83 e2       	ldi	r24, 0x23	; 35
    2b9a:	0d c0       	rjmp	.+26     	; 0x2bb6 <nrk_led_toggle+0x22>
if(led==1) { nrk_gpio_toggle(NRK_LED_1); return 1; }
    2b9c:	81 30       	cpi	r24, 0x01	; 1
    2b9e:	91 05       	cpc	r25, r1
    2ba0:	11 f4       	brne	.+4      	; 0x2ba6 <nrk_led_toggle+0x12>
    2ba2:	8b e2       	ldi	r24, 0x2B	; 43
    2ba4:	08 c0       	rjmp	.+16     	; 0x2bb6 <nrk_led_toggle+0x22>
if(led==2) { nrk_gpio_toggle(NRK_LED_2); return 1; }
    2ba6:	82 30       	cpi	r24, 0x02	; 2
    2ba8:	91 05       	cpc	r25, r1
    2baa:	11 f4       	brne	.+4      	; 0x2bb0 <nrk_led_toggle+0x1c>
    2bac:	83 e3       	ldi	r24, 0x33	; 51
    2bae:	03 c0       	rjmp	.+6      	; 0x2bb6 <nrk_led_toggle+0x22>
if(led==3) { nrk_gpio_toggle(NRK_LED_3); return 1; }
    2bb0:	03 97       	sbiw	r24, 0x03	; 3
    2bb2:	29 f4       	brne	.+10     	; 0x2bbe <nrk_led_toggle+0x2a>
    2bb4:	8b e3       	ldi	r24, 0x3B	; 59
    2bb6:	0e 94 db 13 	call	0x27b6	; 0x27b6 <nrk_gpio_toggle>
    2bba:	81 e0       	ldi	r24, 0x01	; 1
    2bbc:	08 95       	ret
return -1;
    2bbe:	8f ef       	ldi	r24, 0xFF	; 255
}
    2bc0:	08 95       	ret

00002bc2 <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
if(led==0) { nrk_gpio_set(NRK_LED_0); return 1; }
    2bc2:	00 97       	sbiw	r24, 0x00	; 0
    2bc4:	11 f4       	brne	.+4      	; 0x2bca <nrk_led_clr+0x8>
    2bc6:	83 e2       	ldi	r24, 0x23	; 35
    2bc8:	0d c0       	rjmp	.+26     	; 0x2be4 <nrk_led_clr+0x22>
if(led==1) { nrk_gpio_set(NRK_LED_1); return 1; }
    2bca:	81 30       	cpi	r24, 0x01	; 1
    2bcc:	91 05       	cpc	r25, r1
    2bce:	11 f4       	brne	.+4      	; 0x2bd4 <nrk_led_clr+0x12>
    2bd0:	8b e2       	ldi	r24, 0x2B	; 43
    2bd2:	08 c0       	rjmp	.+16     	; 0x2be4 <nrk_led_clr+0x22>
if(led==2) { nrk_gpio_set(NRK_LED_2); return 1; }
    2bd4:	82 30       	cpi	r24, 0x02	; 2
    2bd6:	91 05       	cpc	r25, r1
    2bd8:	11 f4       	brne	.+4      	; 0x2bde <nrk_led_clr+0x1c>
    2bda:	83 e3       	ldi	r24, 0x33	; 51
    2bdc:	03 c0       	rjmp	.+6      	; 0x2be4 <nrk_led_clr+0x22>
if(led==3) { nrk_gpio_set(NRK_LED_3); return 1; }
    2bde:	03 97       	sbiw	r24, 0x03	; 3
    2be0:	29 f4       	brne	.+10     	; 0x2bec <nrk_led_clr+0x2a>
    2be2:	8b e3       	ldi	r24, 0x3B	; 59
    2be4:	0e 94 c8 12 	call	0x2590	; 0x2590 <nrk_gpio_set>
    2be8:	81 e0       	ldi	r24, 0x01	; 1
    2bea:	08 95       	ret
return -1;
    2bec:	8f ef       	ldi	r24, 0xFF	; 255
}
    2bee:	08 95       	ret

00002bf0 <nrk_led_set>:

int8_t nrk_led_set( int led )
{
if(led==0) { nrk_gpio_clr(NRK_LED_0); return 1; }
    2bf0:	00 97       	sbiw	r24, 0x00	; 0
    2bf2:	11 f4       	brne	.+4      	; 0x2bf8 <nrk_led_set+0x8>
    2bf4:	83 e2       	ldi	r24, 0x23	; 35
    2bf6:	0d c0       	rjmp	.+26     	; 0x2c12 <nrk_led_set+0x22>
if(led==1) { nrk_gpio_clr(NRK_LED_1); return 1; }
    2bf8:	81 30       	cpi	r24, 0x01	; 1
    2bfa:	91 05       	cpc	r25, r1
    2bfc:	11 f4       	brne	.+4      	; 0x2c02 <nrk_led_set+0x12>
    2bfe:	8b e2       	ldi	r24, 0x2B	; 43
    2c00:	08 c0       	rjmp	.+16     	; 0x2c12 <nrk_led_set+0x22>
if(led==2) { nrk_gpio_clr(NRK_LED_2); return 1; }
    2c02:	82 30       	cpi	r24, 0x02	; 2
    2c04:	91 05       	cpc	r25, r1
    2c06:	11 f4       	brne	.+4      	; 0x2c0c <nrk_led_set+0x1c>
    2c08:	83 e3       	ldi	r24, 0x33	; 51
    2c0a:	03 c0       	rjmp	.+6      	; 0x2c12 <nrk_led_set+0x22>
if(led==3) { nrk_gpio_clr(NRK_LED_3); return 1; }
    2c0c:	03 97       	sbiw	r24, 0x03	; 3
    2c0e:	29 f4       	brne	.+10     	; 0x2c1a <nrk_led_set+0x2a>
    2c10:	8b e3       	ldi	r24, 0x3B	; 59
    2c12:	0e 94 39 13 	call	0x2672	; 0x2672 <nrk_gpio_clr>
    2c16:	81 e0       	ldi	r24, 0x01	; 1
    2c18:	08 95       	ret
return -1;
    2c1a:	8f ef       	ldi	r24, 0xFF	; 255
}
    2c1c:	08 95       	ret

00002c1e <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
if(enable) MCUCR &= ~BM(PUD);
    2c1e:	88 23       	and	r24, r24
    2c20:	19 f0       	breq	.+6      	; 0x2c28 <nrk_gpio_pullups+0xa>
    2c22:	85 b7       	in	r24, 0x35	; 53
    2c24:	8f 7e       	andi	r24, 0xEF	; 239
    2c26:	02 c0       	rjmp	.+4      	; 0x2c2c <nrk_gpio_pullups+0xe>
else MCUCR |= BM(PUD);
    2c28:	85 b7       	in	r24, 0x35	; 53
    2c2a:	80 61       	ori	r24, 0x10	; 16
    2c2c:	85 bf       	out	0x35, r24	; 53
return NRK_OK;
}
    2c2e:	81 e0       	ldi	r24, 0x01	; 1
    2c30:	08 95       	ret

00002c32 <putc1>:
     UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
     UART1_WAIT_AND_SEND(x);
    2c32:	90 91 c8 00 	lds	r25, 0x00C8
    2c36:	95 ff       	sbrs	r25, 5
    2c38:	fc cf       	rjmp	.-8      	; 0x2c32 <putc1>
    2c3a:	80 93 ce 00 	sts	0x00CE, r24
    2c3e:	08 95       	ret

00002c40 <setup_uart0>:
}

void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2c40:	90 93 c5 00 	sts	0x00C5, r25
    2c44:	80 93 c4 00 	sts	0x00C4, r24
    2c48:	86 e0       	ldi	r24, 0x06	; 6
    2c4a:	80 93 c2 00 	sts	0x00C2, r24
    2c4e:	e1 ec       	ldi	r30, 0xC1	; 193
    2c50:	f0 e0       	ldi	r31, 0x00	; 0
    2c52:	80 81       	ld	r24, Z
    2c54:	8b 7f       	andi	r24, 0xFB	; 251
    2c56:	80 83       	st	Z, r24
    2c58:	a0 ec       	ldi	r26, 0xC0	; 192
    2c5a:	b0 e0       	ldi	r27, 0x00	; 0
    2c5c:	8c 91       	ld	r24, X
    2c5e:	82 60       	ori	r24, 0x02	; 2
    2c60:	8c 93       	st	X, r24
ENABLE_UART0();
    2c62:	80 81       	ld	r24, Z
    2c64:	88 61       	ori	r24, 0x18	; 24
    2c66:	80 83       	st	Z, r24
    2c68:	08 95       	ret

00002c6a <setup_uart1>:
}

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2c6a:	90 93 cd 00 	sts	0x00CD, r25
    2c6e:	80 93 cc 00 	sts	0x00CC, r24
    2c72:	86 e0       	ldi	r24, 0x06	; 6
    2c74:	80 93 ca 00 	sts	0x00CA, r24
    2c78:	e9 ec       	ldi	r30, 0xC9	; 201
    2c7a:	f0 e0       	ldi	r31, 0x00	; 0
    2c7c:	80 81       	ld	r24, Z
    2c7e:	8b 7f       	andi	r24, 0xFB	; 251
    2c80:	80 83       	st	Z, r24
    2c82:	a8 ec       	ldi	r26, 0xC8	; 200
    2c84:	b0 e0       	ldi	r27, 0x00	; 0
    2c86:	8c 91       	ld	r24, X
    2c88:	82 60       	ori	r24, 0x02	; 2
    2c8a:	8c 93       	st	X, r24
ENABLE_UART1();
    2c8c:	80 81       	ld	r24, Z
    2c8e:	88 61       	ori	r24, 0x18	; 24
    2c90:	80 83       	st	Z, r24
    2c92:	08 95       	ret

00002c94 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    2c94:	cf 93       	push	r28
    2c96:	df 93       	push	r29

//  setup_uart1(baudrate);
//  stdout = fdevopen( (void *)putc1, (void *)getc1);
//  stdin = fdevopen( (void *)putc1, (void *)getc1);

  setup_uart0(baudrate);
    2c98:	0e 94 20 16 	call	0x2c40	; 0x2c40 <setup_uart0>

  stdout = fdevopen( (void *)putc0, (void *)getc0);
    2c9c:	6e e7       	ldi	r22, 0x7E	; 126
    2c9e:	72 e1       	ldi	r23, 0x12	; 18
    2ca0:	8a e8       	ldi	r24, 0x8A	; 138
    2ca2:	92 e1       	ldi	r25, 0x12	; 18
    2ca4:	0e 94 8f 33 	call	0x671e	; 0x671e <fdevopen>
    2ca8:	c6 e5       	ldi	r28, 0x56	; 86
    2caa:	da e0       	ldi	r29, 0x0A	; 10
    2cac:	9b 83       	std	Y+3, r25	; 0x03
    2cae:	8a 83       	std	Y+2, r24	; 0x02
  stdin = fdevopen( (void *)putc0, (void *)getc0);
    2cb0:	6e e7       	ldi	r22, 0x7E	; 126
    2cb2:	72 e1       	ldi	r23, 0x12	; 18
    2cb4:	8a e8       	ldi	r24, 0x8A	; 138
    2cb6:	92 e1       	ldi	r25, 0x12	; 18
    2cb8:	0e 94 8f 33 	call	0x671e	; 0x671e <fdevopen>
    2cbc:	99 83       	std	Y+1, r25	; 0x01
    2cbe:	88 83       	st	Y, r24
   uart_rx_buf_start=0;
   uart_rx_buf_end=0;
   ENABLE_UART0_RX_INT();
#endif

}
    2cc0:	df 91       	pop	r29
    2cc2:	cf 91       	pop	r28
    2cc4:	08 95       	ret

00002cc6 <getc1>:

char getc1()
{
char tmp;

UART1_WAIT_AND_RECEIVE(tmp);
    2cc6:	80 91 c8 00 	lds	r24, 0x00C8
    2cca:	87 ff       	sbrs	r24, 7
    2ccc:	fc cf       	rjmp	.-8      	; 0x2cc6 <getc1>
    2cce:	80 91 c8 00 	lds	r24, 0x00C8
    2cd2:	8f 77       	andi	r24, 0x7F	; 127
    2cd4:	80 93 c8 00 	sts	0x00C8, r24
    2cd8:	80 91 ce 00 	lds	r24, 0x00CE
return tmp;
}
    2cdc:	08 95       	ret

00002cde <halWait>:
	...
    do {
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    2ce6:	01 97       	sbiw	r24, 0x01	; 1
    2ce8:	d1 f7       	brne	.-12     	; 0x2cde <halWait>

} // halWait
    2cea:	08 95       	ret

00002cec <nrk_eeprom_read_byte>:
#include <nrk_error.h>

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
uint8_t v;
v=eeprom_read_byte((uint8_t*)addr);
    2cec:	0c 94 ea 34 	jmp	0x69d4	; 0x69d4 <__eerd_byte_m128rfa1>

00002cf0 <nrk_eeprom_write_byte>:
return v;
}

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
eeprom_write_byte( (uint8_t*)addr, value );
    2cf0:	0e 94 f2 34 	call	0x69e4	; 0x69e4 <__eewr_byte_m128rfa1>
}
    2cf4:	08 95       	ret

00002cf6 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    2cf6:	ef 92       	push	r14
    2cf8:	ff 92       	push	r15
    2cfa:	0f 93       	push	r16
    2cfc:	1f 93       	push	r17
    2cfe:	cf 93       	push	r28
    2d00:	df 93       	push	r29
    2d02:	7c 01       	movw	r14, r24
uint8_t checksum,ct;
uint8_t *buf;
buf=(uint8_t *)mac_addr;
checksum=buf[0]+buf[1]+buf[2]+buf[3];
buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    2d04:	80 e0       	ldi	r24, 0x00	; 0
    2d06:	90 e0       	ldi	r25, 0x00	; 0
    2d08:	0e 94 ea 34 	call	0x69d4	; 0x69d4 <__eerd_byte_m128rfa1>
    2d0c:	18 2f       	mov	r17, r24
    2d0e:	f7 01       	movw	r30, r14
    2d10:	83 83       	std	Z+3, r24	; 0x03
buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    2d12:	81 e0       	ldi	r24, 0x01	; 1
    2d14:	90 e0       	ldi	r25, 0x00	; 0
    2d16:	0e 94 ea 34 	call	0x69d4	; 0x69d4 <__eerd_byte_m128rfa1>
    2d1a:	08 2f       	mov	r16, r24
    2d1c:	f7 01       	movw	r30, r14
    2d1e:	82 83       	std	Z+2, r24	; 0x02
buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    2d20:	82 e0       	ldi	r24, 0x02	; 2
    2d22:	90 e0       	ldi	r25, 0x00	; 0
    2d24:	0e 94 ea 34 	call	0x69d4	; 0x69d4 <__eerd_byte_m128rfa1>
    2d28:	d8 2f       	mov	r29, r24
    2d2a:	f7 01       	movw	r30, r14
    2d2c:	81 83       	std	Z+1, r24	; 0x01
buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    2d2e:	83 e0       	ldi	r24, 0x03	; 3
    2d30:	90 e0       	ldi	r25, 0x00	; 0
    2d32:	0e 94 ea 34 	call	0x69d4	; 0x69d4 <__eerd_byte_m128rfa1>
    2d36:	c8 2f       	mov	r28, r24
    2d38:	f7 01       	movw	r30, r14
    2d3a:	80 83       	st	Z, r24
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    2d3c:	84 e0       	ldi	r24, 0x04	; 4
    2d3e:	90 e0       	ldi	r25, 0x00	; 0
    2d40:	0e 94 ea 34 	call	0x69d4	; 0x69d4 <__eerd_byte_m128rfa1>
    2d44:	10 0f       	add	r17, r16
    2d46:	d1 0f       	add	r29, r17
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
    2d48:	cd 0f       	add	r28, r29
if(checksum==ct) return NRK_OK;
    2d4a:	8c 17       	cp	r24, r28
    2d4c:	11 f0       	breq	.+4      	; 0x2d52 <read_eeprom_mac_address+0x5c>

return NRK_ERROR;
    2d4e:	8f ef       	ldi	r24, 0xFF	; 255
    2d50:	01 c0       	rjmp	.+2      	; 0x2d54 <read_eeprom_mac_address+0x5e>
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
ct=buf[0];
ct+=buf[1];
ct+=buf[2];
ct+=buf[3];
if(checksum==ct) return NRK_OK;
    2d52:	81 e0       	ldi	r24, 0x01	; 1

return NRK_ERROR;
}
    2d54:	df 91       	pop	r29
    2d56:	cf 91       	pop	r28
    2d58:	1f 91       	pop	r17
    2d5a:	0f 91       	pop	r16
    2d5c:	ff 90       	pop	r15
    2d5e:	ef 90       	pop	r14
    2d60:	08 95       	ret

00002d62 <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    2d62:	cf 93       	push	r28
    2d64:	df 93       	push	r29
    2d66:	ec 01       	movw	r28, r24
  *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    2d68:	85 e0       	ldi	r24, 0x05	; 5
    2d6a:	90 e0       	ldi	r25, 0x00	; 0
    2d6c:	0e 94 ea 34 	call	0x69d4	; 0x69d4 <__eerd_byte_m128rfa1>
    2d70:	88 83       	st	Y, r24
return NRK_OK;
}
    2d72:	81 e0       	ldi	r24, 0x01	; 1
    2d74:	df 91       	pop	r29
    2d76:	cf 91       	pop	r28
    2d78:	08 95       	ret

00002d7a <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
  eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    2d7a:	fc 01       	movw	r30, r24
    2d7c:	60 81       	ld	r22, Z
    2d7e:	86 e0       	ldi	r24, 0x06	; 6
    2d80:	90 e0       	ldi	r25, 0x00	; 0
    2d82:	0e 94 f2 34 	call	0x69e4	; 0x69e4 <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    2d86:	81 e0       	ldi	r24, 0x01	; 1
    2d88:	08 95       	ret

00002d8a <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    2d8a:	cf 93       	push	r28
    2d8c:	df 93       	push	r29
    2d8e:	ec 01       	movw	r28, r24
  *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    2d90:	86 e0       	ldi	r24, 0x06	; 6
    2d92:	90 e0       	ldi	r25, 0x00	; 0
    2d94:	0e 94 ea 34 	call	0x69d4	; 0x69d4 <__eerd_byte_m128rfa1>
    2d98:	88 83       	st	Y, r24
  return NRK_OK;
}
    2d9a:	81 e0       	ldi	r24, 0x01	; 1
    2d9c:	df 91       	pop	r29
    2d9e:	cf 91       	pop	r28
    2da0:	08 95       	ret

00002da2 <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    2da2:	0f 93       	push	r16
    2da4:	1f 93       	push	r17
    2da6:	cf 93       	push	r28
    2da8:	df 93       	push	r29
    2daa:	8c 01       	movw	r16, r24
    2dac:	c0 e0       	ldi	r28, 0x00	; 0
    2dae:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    2db0:	ce 01       	movw	r24, r28
    2db2:	08 96       	adiw	r24, 0x08	; 8
    2db4:	0e 94 ea 34 	call	0x69d4	; 0x69d4 <__eerd_byte_m128rfa1>
    2db8:	f8 01       	movw	r30, r16
    2dba:	81 93       	st	Z+, r24
    2dbc:	8f 01       	movw	r16, r30
    2dbe:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    2dc0:	c0 31       	cpi	r28, 0x10	; 16
    2dc2:	d1 05       	cpc	r29, r1
    2dc4:	a9 f7       	brne	.-22     	; 0x2db0 <read_eeprom_aes_key+0xe>
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
  return NRK_OK;
}
    2dc6:	81 e0       	ldi	r24, 0x01	; 1
    2dc8:	df 91       	pop	r29
    2dca:	cf 91       	pop	r28
    2dcc:	1f 91       	pop	r17
    2dce:	0f 91       	pop	r16
    2dd0:	08 95       	ret

00002dd2 <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    2dd2:	0f 93       	push	r16
    2dd4:	1f 93       	push	r17
    2dd6:	cf 93       	push	r28
    2dd8:	df 93       	push	r29
    2dda:	8c 01       	movw	r16, r24
    2ddc:	c0 e0       	ldi	r28, 0x00	; 0
    2dde:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    2de0:	f8 01       	movw	r30, r16
    2de2:	61 91       	ld	r22, Z+
    2de4:	8f 01       	movw	r16, r30
    2de6:	ce 01       	movw	r24, r28
    2de8:	08 96       	adiw	r24, 0x08	; 8
    2dea:	0e 94 f2 34 	call	0x69e4	; 0x69e4 <__eewr_byte_m128rfa1>
    2dee:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    2df0:	c0 31       	cpi	r28, 0x10	; 16
    2df2:	d1 05       	cpc	r29, r1
    2df4:	a9 f7       	brne	.-22     	; 0x2de0 <write_eeprom_aes_key+0xe>
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
  return NRK_OK;
}
    2df6:	81 e0       	ldi	r24, 0x01	; 1
    2df8:	df 91       	pop	r29
    2dfa:	cf 91       	pop	r28
    2dfc:	1f 91       	pop	r17
    2dfe:	0f 91       	pop	r16
    2e00:	08 95       	ret

00002e02 <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2e02:	cf 93       	push	r28
    2e04:	df 93       	push	r29
    2e06:	ec 01       	movw	r28, r24
  *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    2e08:	87 e0       	ldi	r24, 0x07	; 7
    2e0a:	90 e0       	ldi	r25, 0x00	; 0
    2e0c:	0e 94 ea 34 	call	0x69d4	; 0x69d4 <__eerd_byte_m128rfa1>
    2e10:	88 83       	st	Y, r24
  return NRK_OK;
}
    2e12:	81 e0       	ldi	r24, 0x01	; 1
    2e14:	df 91       	pop	r29
    2e16:	cf 91       	pop	r28
    2e18:	08 95       	ret

00002e1a <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
  eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    2e1a:	fc 01       	movw	r30, r24
    2e1c:	60 81       	ld	r22, Z
    2e1e:	87 e0       	ldi	r24, 0x07	; 7
    2e20:	90 e0       	ldi	r25, 0x00	; 0
    2e22:	0e 94 f2 34 	call	0x69e4	; 0x69e4 <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    2e26:	81 e0       	ldi	r24, 0x01	; 1
    2e28:	08 95       	ret

00002e2a <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    2e2a:	f8 94       	cli
    2e2c:	08 95       	ret

00002e2e <nrk_int_enable>:
};

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    2e2e:	78 94       	sei
    2e30:	08 95       	ret

00002e32 <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    2e32:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <nrk_int_disable>
while(1);
    2e36:	ff cf       	rjmp	.-2      	; 0x2e36 <nrk_halt+0x4>

00002e38 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2e38:	cf 93       	push	r28
    2e3a:	df 93       	push	r29
    2e3c:	cd b7       	in	r28, 0x3d	; 61
    2e3e:	de b7       	in	r29, 0x3e	; 62
    2e40:	a3 97       	sbiw	r28, 0x23	; 35
    2e42:	0f b6       	in	r0, 0x3f	; 63
    2e44:	f8 94       	cli
    2e46:	de bf       	out	0x3e, r29	; 62
    2e48:	0f be       	out	0x3f, r0	; 63
    2e4a:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    2e4c:	0e 94 4e 1f 	call	0x3e9c	; 0x3e9c <nrk_signal_create>
    2e50:	80 93 f5 09 	sts	0x09F5, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    2e54:	8f 3f       	cpi	r24, 0xFF	; 255
    2e56:	21 f4       	brne	.+8      	; 0x2e60 <nrk_init+0x28>
    2e58:	60 e0       	ldi	r22, 0x00	; 0
    2e5a:	8e e0       	ldi	r24, 0x0E	; 14
    2e5c:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    2e60:	0e 94 31 2e 	call	0x5c62	; 0x5c62 <_nrk_startup_error>
   if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
    2e64:	80 ff       	sbrs	r24, 0
    2e66:	04 c0       	rjmp	.+8      	; 0x2e70 <nrk_init+0x38>
    2e68:	60 e0       	ldi	r22, 0x00	; 0
    2e6a:	86 e0       	ldi	r24, 0x06	; 6
    2e6c:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <nrk_kernel_error_add>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    2e70:	0e 94 48 30 	call	0x6090	; 0x6090 <nrk_watchdog_check>
    2e74:	8f 3f       	cpi	r24, 0xFF	; 255
    2e76:	31 f4       	brne	.+12     	; 0x2e84 <nrk_init+0x4c>
	{
    	nrk_watchdog_disable();
    2e78:	0e 94 2b 30 	call	0x6056	; 0x6056 <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    2e7c:	60 e0       	ldi	r22, 0x00	; 0
    2e7e:	80 e1       	ldi	r24, 0x10	; 16
    2e80:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    2e84:	0e 94 39 30 	call	0x6072	; 0x6072 <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    2e88:	10 92 f8 09 	sts	0x09F8, r1
    nrk_cur_task_TCB = NULL;
    2e8c:	10 92 06 0a 	sts	0x0A06, r1
    2e90:	10 92 05 0a 	sts	0x0A05, r1
    
    nrk_high_ready_TCB = NULL;
    2e94:	10 92 f7 09 	sts	0x09F7, r1
    2e98:	10 92 f6 09 	sts	0x09F6, r1
    nrk_high_ready_prio = 0; 
    2e9c:	10 92 07 0a 	sts	0x0A07, r1

   #ifdef NRK_STATS_TRACKER
	nrk_stats_reset();
    2ea0:	0e 94 dc 18 	call	0x31b8	; 0x31b8 <nrk_stats_reset>
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    2ea4:	10 92 04 0a 	sts	0x0A04, r1

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2ea8:	8f ef       	ldi	r24, 0xFF	; 255
    2eaa:	80 93 eb 09 	sts	0x09EB, r24
    nrk_sem_list[i].value=-1;
    2eae:	80 93 ed 09 	sts	0x09ED, r24
    nrk_sem_list[i].resource_ceiling=-1;
    2eb2:	80 93 ec 09 	sts	0x09EC, r24

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2eb6:	80 93 ee 09 	sts	0x09EE, r24
    nrk_sem_list[i].value=-1;
    2eba:	80 93 f0 09 	sts	0x09F0, r24
    nrk_sem_list[i].resource_ceiling=-1;
    2ebe:	80 93 ef 09 	sts	0x09EF, r24

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2ec2:	80 93 f1 09 	sts	0x09F1, r24
    nrk_sem_list[i].value=-1;
    2ec6:	80 93 f3 09 	sts	0x09F3, r24
    nrk_sem_list[i].resource_ceiling=-1;
    2eca:	80 93 f2 09 	sts	0x09F2, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2ece:	93 e6       	ldi	r25, 0x63	; 99
    2ed0:	90 93 72 09 	sts	0x0972, r25
        nrk_task_TCB[i].task_ID = -1; 
    2ed4:	80 93 70 09 	sts	0x0970, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2ed8:	90 93 9d 09 	sts	0x099D, r25
        nrk_task_TCB[i].task_ID = -1; 
    2edc:	80 93 9b 09 	sts	0x099B, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2ee0:	90 93 c8 09 	sts	0x09C8, r25
        nrk_task_TCB[i].task_ID = -1; 
    2ee4:	80 93 c6 09 	sts	0x09C6, r24
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2ee8:	81 e4       	ldi	r24, 0x41	; 65
    2eea:	9a e0       	ldi	r25, 0x0A	; 10
    2eec:	46 e4       	ldi	r20, 0x46	; 70
    2eee:	5a e0       	ldi	r21, 0x0A	; 10
    2ef0:	50 93 45 0a 	sts	0x0A45, r21
    2ef4:	40 93 44 0a 	sts	0x0A44, r20
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2ef8:	90 93 48 0a 	sts	0x0A48, r25
    2efc:	80 93 47 0a 	sts	0x0A47, r24
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2f00:	2b e4       	ldi	r18, 0x4B	; 75
    2f02:	3a e0       	ldi	r19, 0x0A	; 10
    2f04:	30 93 4a 0a 	sts	0x0A4A, r19
    2f08:	20 93 49 0a 	sts	0x0A49, r18
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2f0c:	50 93 4d 0a 	sts	0x0A4D, r21
    2f10:	40 93 4c 0a 	sts	0x0A4C, r20
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2f14:	40 e5       	ldi	r20, 0x50	; 80
    2f16:	5a e0       	ldi	r21, 0x0A	; 10
    2f18:	50 93 4f 0a 	sts	0x0A4F, r21
    2f1c:	40 93 4e 0a 	sts	0x0A4E, r20
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2f20:	30 93 52 0a 	sts	0x0A52, r19
    2f24:	20 93 51 0a 	sts	0x0A51, r18
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2f28:	10 92 43 0a 	sts	0x0A43, r1
    2f2c:	10 92 42 0a 	sts	0x0A42, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2f30:	10 92 54 0a 	sts	0x0A54, r1
    2f34:	10 92 53 0a 	sts	0x0A53, r1
	_head_node = NULL;
    2f38:	10 92 fb 09 	sts	0x09FB, r1
    2f3c:	10 92 fa 09 	sts	0x09FA, r1
	_free_node = &_nrk_readyQ[0];
    2f40:	90 93 67 09 	sts	0x0967, r25
    2f44:	80 93 66 09 	sts	0x0966, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    2f48:	6e e4       	ldi	r22, 0x4E	; 78
    2f4a:	78 e2       	ldi	r23, 0x28	; 40
    2f4c:	ce 01       	movw	r24, r28
    2f4e:	01 96       	adiw	r24, 0x01	; 1
    2f50:	0e 94 69 30 	call	0x60d2	; 0x60d2 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    2f54:	40 e8       	ldi	r20, 0x80	; 128
    2f56:	50 e0       	ldi	r21, 0x00	; 0
    2f58:	6b ea       	ldi	r22, 0xAB	; 171
    2f5a:	78 e0       	ldi	r23, 0x08	; 8
    2f5c:	ce 01       	movw	r24, r28
    2f5e:	01 96       	adiw	r24, 0x01	; 1
    2f60:	0e 94 6d 30 	call	0x60da	; 0x60da <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    2f64:	85 e5       	ldi	r24, 0x55	; 85
    2f66:	80 93 ab 08 	sts	0x08AB, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2f6a:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2f6c:	1c 86       	std	Y+12, r1	; 0x0c
    2f6e:	1d 86       	std	Y+13, r1	; 0x0d
    2f70:	1e 86       	std	Y+14, r1	; 0x0e
    2f72:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    2f74:	18 8a       	std	Y+16, r1	; 0x10
    2f76:	19 8a       	std	Y+17, r1	; 0x11
    2f78:	1a 8a       	std	Y+18, r1	; 0x12
    2f7a:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2f7c:	1c 8a       	std	Y+20, r1	; 0x14
    2f7e:	1d 8a       	std	Y+21, r1	; 0x15
    2f80:	1e 8a       	std	Y+22, r1	; 0x16
    2f82:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2f84:	18 8e       	std	Y+24, r1	; 0x18
    2f86:	19 8e       	std	Y+25, r1	; 0x19
    2f88:	1a 8e       	std	Y+26, r1	; 0x1a
    2f8a:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2f8c:	1c 8e       	std	Y+28, r1	; 0x1c
    2f8e:	1d 8e       	std	Y+29, r1	; 0x1d
    2f90:	1e 8e       	std	Y+30, r1	; 0x1e
    2f92:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2f94:	18 a2       	std	Y+32, r1	; 0x20
    2f96:	19 a2       	std	Y+33, r1	; 0x21
    2f98:	1a a2       	std	Y+34, r1	; 0x22
    2f9a:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2f9c:	81 e0       	ldi	r24, 0x01	; 1
    2f9e:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    2fa0:	92 e0       	ldi	r25, 0x02	; 2
    2fa2:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2fa4:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    2fa6:	ce 01       	movw	r24, r28
    2fa8:	01 96       	adiw	r24, 0x01	; 1
    2faa:	0e 94 83 23 	call	0x4706	; 0x4706 <nrk_activate_task>
	
}
    2fae:	a3 96       	adiw	r28, 0x23	; 35
    2fb0:	0f b6       	in	r0, 0x3f	; 63
    2fb2:	f8 94       	cli
    2fb4:	de bf       	out	0x3e, r29	; 62
    2fb6:	0f be       	out	0x3f, r0	; 63
    2fb8:	cd bf       	out	0x3d, r28	; 61
    2fba:	df 91       	pop	r29
    2fbc:	cf 91       	pop	r28
    2fbe:	08 95       	ret

00002fc0 <nrk_start>:




void nrk_start (void)
{
    2fc0:	00 e7       	ldi	r16, 0x70	; 112
    2fc2:	19 e0       	ldi	r17, 0x09	; 9
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2fc4:	c0 e0       	ldi	r28, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2fc6:	f8 01       	movw	r30, r16
    2fc8:	d0 80       	ld	r13, Z
	// only check activated tasks
	if(task_ID!=-1)
    2fca:	ff ef       	ldi	r31, 0xFF	; 255
    2fcc:	df 12       	cpse	r13, r31
    2fce:	22 c0       	rjmp	.+68     	; 0x3014 <nrk_start+0x54>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2fd0:	cf 5f       	subi	r28, 0xFF	; 255
    2fd2:	05 5d       	subi	r16, 0xD5	; 213
    2fd4:	1f 4f       	sbci	r17, 0xFF	; 255
    2fd6:	c3 30       	cpi	r28, 0x03	; 3
    2fd8:	b1 f7       	brne	.-20     	; 0x2fc6 <nrk_start+0x6>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    2fda:	0e 94 72 22 	call	0x44e4	; 0x44e4 <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2fde:	2b e2       	ldi	r18, 0x2B	; 43
    2fe0:	82 02       	muls	r24, r18
    2fe2:	c0 01       	movw	r24, r0
    2fe4:	11 24       	eor	r1, r1
    2fe6:	fc 01       	movw	r30, r24
    2fe8:	e8 59       	subi	r30, 0x98	; 152
    2fea:	f6 4f       	sbci	r31, 0xF6	; 246
    2fec:	82 85       	ldd	r24, Z+10	; 0x0a
    2fee:	80 93 07 0a 	sts	0x0A07, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    2ff2:	f0 93 06 0a 	sts	0x0A06, r31
    2ff6:	e0 93 05 0a 	sts	0x0A05, r30
    2ffa:	f0 93 f7 09 	sts	0x09F7, r31
    2ffe:	e0 93 f6 09 	sts	0x09F6, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    3002:	80 93 f8 09 	sts	0x09F8, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    3006:	0e 94 df 30 	call	0x61be	; 0x61be <nrk_target_start>
    nrk_stack_pointer_init(); 
    300a:	0e 94 c9 30 	call	0x6192	; 0x6192 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    300e:	0e 94 e3 30 	call	0x61c6	; 0x61c6 <nrk_start_high_ready_task>
    3012:	16 c0       	rjmp	.+44     	; 0x3040 <nrk_start+0x80>
    3014:	80 e7       	ldi	r24, 0x70	; 112
    3016:	e8 2e       	mov	r14, r24
    3018:	89 e0       	ldi	r24, 0x09	; 9
    301a:	f8 2e       	mov	r15, r24
    301c:	d0 e0       	ldi	r29, 0x00	; 0
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    301e:	cd 17       	cp	r28, r29
    3020:	41 f0       	breq	.+16     	; 0x3032 <nrk_start+0x72>
    3022:	f7 01       	movw	r30, r14
    3024:	80 81       	ld	r24, Z
    3026:	d8 12       	cpse	r13, r24
    3028:	04 c0       	rjmp	.+8      	; 0x3032 <nrk_start+0x72>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    302a:	6d 2d       	mov	r22, r13
    302c:	85 e0       	ldi	r24, 0x05	; 5
    302e:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <nrk_kernel_error_add>
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    3032:	df 5f       	subi	r29, 0xFF	; 255
    3034:	fb e2       	ldi	r31, 0x2B	; 43
    3036:	ef 0e       	add	r14, r31
    3038:	f1 1c       	adc	r15, r1
    303a:	d3 30       	cpi	r29, 0x03	; 3
    303c:	81 f7       	brne	.-32     	; 0x301e <nrk_start+0x5e>
    303e:	c8 cf       	rjmp	.-112    	; 0x2fd0 <nrk_start+0x10>
    nrk_target_start();
    nrk_stack_pointer_init(); 
    nrk_start_high_ready_task();	

    // you should never get here    
    while(1);
    3040:	ff cf       	rjmp	.-2      	; 0x3040 <nrk_start+0x80>

00003042 <nrk_TCB_init>:
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    3042:	cf 92       	push	r12
    3044:	df 92       	push	r13
    3046:	ef 92       	push	r14
    3048:	ff 92       	push	r15
    304a:	0f 93       	push	r16
    304c:	1f 93       	push	r17
    304e:	cf 93       	push	r28
    3050:	df 93       	push	r29
    3052:	ec 01       	movw	r28, r24
    3054:	8b 01       	movw	r16, r22
    3056:	7a 01       	movw	r14, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    3058:	89 85       	ldd	r24, Y+9	; 0x09
    305a:	82 30       	cpi	r24, 0x02	; 2
    305c:	21 f0       	breq	.+8      	; 0x3066 <nrk_TCB_init+0x24>
    	Task->task_ID=nrk_task_init_cnt;
    305e:	80 91 f4 09 	lds	r24, 0x09F4
    3062:	88 83       	st	Y, r24
    3064:	01 c0       	rjmp	.+2      	; 0x3068 <nrk_TCB_init+0x26>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    3066:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    3068:	80 91 f4 09 	lds	r24, 0x09F4
    306c:	83 30       	cpi	r24, 0x03	; 3
    306e:	20 f0       	brcs	.+8      	; 0x3078 <nrk_TCB_init+0x36>
    3070:	60 e0       	ldi	r22, 0x00	; 0
    3072:	87 e0       	ldi	r24, 0x07	; 7
    3074:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    3078:	89 85       	ldd	r24, Y+9	; 0x09
    307a:	82 30       	cpi	r24, 0x02	; 2
    307c:	29 f0       	breq	.+10     	; 0x3088 <nrk_TCB_init+0x46>
    307e:	80 91 f4 09 	lds	r24, 0x09F4
    3082:	8f 5f       	subi	r24, 0xFF	; 255
    3084:	80 93 f4 09 	sts	0x09F4, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    3088:	80 91 f4 09 	lds	r24, 0x09F4
    308c:	81 11       	cpse	r24, r1
    308e:	03 c0       	rjmp	.+6      	; 0x3096 <nrk_TCB_init+0x54>
    3090:	81 e0       	ldi	r24, 0x01	; 1
    3092:	80 93 f4 09 	sts	0x09F4, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    3096:	38 81       	ld	r19, Y
    3098:	2b e2       	ldi	r18, 0x2B	; 43
    309a:	32 03       	mulsu	r19, r18
    309c:	f0 01       	movw	r30, r0
    309e:	11 24       	eor	r1, r1
    30a0:	e8 59       	subi	r30, 0x98	; 152
    30a2:	f6 4f       	sbci	r31, 0xF6	; 246
    30a4:	11 83       	std	Z+1, r17	; 0x01
    30a6:	00 83       	st	Z, r16
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    30a8:	88 85       	ldd	r24, Y+8	; 0x08
    30aa:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    30ac:	38 81       	ld	r19, Y
    30ae:	32 03       	mulsu	r19, r18
    30b0:	f0 01       	movw	r30, r0
    30b2:	11 24       	eor	r1, r1
    30b4:	e8 59       	subi	r30, 0x98	; 152
    30b6:	f6 4f       	sbci	r31, 0xF6	; 246
    30b8:	83 e0       	ldi	r24, 0x03	; 3
    30ba:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    30bc:	38 81       	ld	r19, Y
    30be:	32 03       	mulsu	r19, r18
    30c0:	f0 01       	movw	r30, r0
    30c2:	11 24       	eor	r1, r1
    30c4:	e8 59       	subi	r30, 0x98	; 152
    30c6:	f6 4f       	sbci	r31, 0xF6	; 246
    30c8:	30 87       	std	Z+8, r19	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    30ca:	08 81       	ld	r16, Y
    30cc:	02 03       	mulsu	r16, r18
    30ce:	80 01       	movw	r16, r0
    30d0:	11 24       	eor	r1, r1
    30d2:	08 59       	subi	r16, 0x98	; 152
    30d4:	16 4f       	sbci	r17, 0xF6	; 246
    30d6:	f8 01       	movw	r30, r16
    30d8:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks_long( &(Task->period) );
    30da:	ce 01       	movw	r24, r28
    30dc:	0b 96       	adiw	r24, 0x0b	; 11
    30de:	0e 94 e0 27 	call	0x4fc0	; 0x4fc0 <_nrk_time_to_ticks_long>
    30e2:	f8 01       	movw	r30, r16
    30e4:	61 a3       	std	Z+33, r22	; 0x21
    30e6:	72 a3       	std	Z+34, r23	; 0x22
    30e8:	83 a3       	std	Z+35, r24	; 0x23
    30ea:	94 a3       	std	Z+36, r25	; 0x24
    if(Task->period.secs > 4294967) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    30ec:	8b 85       	ldd	r24, Y+11	; 0x0b
    30ee:	9c 85       	ldd	r25, Y+12	; 0x0c
    30f0:	ad 85       	ldd	r26, Y+13	; 0x0d
    30f2:	be 85       	ldd	r27, Y+14	; 0x0e
    30f4:	88 33       	cpi	r24, 0x38	; 56
    30f6:	99 48       	sbci	r25, 0x89	; 137
    30f8:	a1 44       	sbci	r26, 0x41	; 65
    30fa:	b1 05       	cpc	r27, r1
    30fc:	20 f0       	brcs	.+8      	; 0x3106 <nrk_TCB_init+0xc4>
    30fe:	68 81       	ld	r22, Y
    3100:	86 e1       	ldi	r24, 0x16	; 22
    3102:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks_long( &(Task->offset));
    3106:	c8 80       	ld	r12, Y
    3108:	dd 24       	eor	r13, r13
    310a:	c7 fc       	sbrc	r12, 7
    310c:	d0 94       	com	r13
    310e:	ce 01       	movw	r24, r28
    3110:	4b 96       	adiw	r24, 0x1b	; 27
    3112:	0e 94 e0 27 	call	0x4fc0	; 0x4fc0 <_nrk_time_to_ticks_long>
    3116:	1b e2       	ldi	r17, 0x2B	; 43
    3118:	1c 9d       	mul	r17, r12
    311a:	f0 01       	movw	r30, r0
    311c:	1d 9d       	mul	r17, r13
    311e:	f0 0d       	add	r31, r0
    3120:	11 24       	eor	r1, r1
    3122:	e8 59       	subi	r30, 0x98	; 152
    3124:	f6 4f       	sbci	r31, 0xF6	; 246
    3126:	65 8b       	std	Z+21, r22	; 0x15
    3128:	76 8b       	std	Z+22, r23	; 0x16
    312a:	87 8b       	std	Z+23, r24	; 0x17
    312c:	90 8f       	std	Z+24, r25	; 0x18
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    312e:	28 81       	ld	r18, Y
    3130:	21 03       	mulsu	r18, r17
    3132:	c0 01       	movw	r24, r0
    3134:	11 24       	eor	r1, r1
    3136:	9c 01       	movw	r18, r24
    3138:	28 59       	subi	r18, 0x98	; 152
    313a:	36 4f       	sbci	r19, 0xF6	; 246
    313c:	69 01       	movw	r12, r18
    313e:	f9 01       	movw	r30, r18
    3140:	45 89       	ldd	r20, Z+21	; 0x15
    3142:	56 89       	ldd	r21, Z+22	; 0x16
    3144:	67 89       	ldd	r22, Z+23	; 0x17
    3146:	70 8d       	ldd	r23, Z+24	; 0x18
    3148:	81 a1       	ldd	r24, Z+33	; 0x21
    314a:	92 a1       	ldd	r25, Z+34	; 0x22
    314c:	a3 a1       	ldd	r26, Z+35	; 0x23
    314e:	b4 a1       	ldd	r27, Z+36	; 0x24
    3150:	84 0f       	add	r24, r20
    3152:	95 1f       	adc	r25, r21
    3154:	a6 1f       	adc	r26, r22
    3156:	b7 1f       	adc	r27, r23
    3158:	81 8f       	std	Z+25, r24	; 0x19
    315a:	92 8f       	std	Z+26, r25	; 0x1a
    315c:	a3 8f       	std	Z+27, r26	; 0x1b
    315e:	b4 8f       	std	Z+28, r27	; 0x1c
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks_long(&(Task->cpu_reserve));
    3160:	ce 01       	movw	r24, r28
    3162:	43 96       	adiw	r24, 0x13	; 19
    3164:	0e 94 e0 27 	call	0x4fc0	; 0x4fc0 <_nrk_time_to_ticks_long>
    3168:	f6 01       	movw	r30, r12
    316a:	65 a3       	std	Z+37, r22	; 0x25
    316c:	76 a3       	std	Z+38, r23	; 0x26
    316e:	87 a3       	std	Z+39, r24	; 0x27
    3170:	90 a7       	std	Z+40, r25	; 0x28
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    3172:	28 81       	ld	r18, Y
    3174:	21 03       	mulsu	r18, r17
    3176:	f0 01       	movw	r30, r0
    3178:	11 24       	eor	r1, r1
    317a:	e8 59       	subi	r30, 0x98	; 152
    317c:	f6 4f       	sbci	r31, 0xF6	; 246
    317e:	85 a1       	ldd	r24, Z+37	; 0x25
    3180:	96 a1       	ldd	r25, Z+38	; 0x26
    3182:	a7 a1       	ldd	r26, Z+39	; 0x27
    3184:	b0 a5       	ldd	r27, Z+40	; 0x28
    3186:	85 8f       	std	Z+29, r24	; 0x1d
    3188:	96 8f       	std	Z+30, r25	; 0x1e
    318a:	a7 8f       	std	Z+31, r26	; 0x1f
    318c:	b0 a3       	std	Z+32, r27	; 0x20
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    318e:	81 e0       	ldi	r24, 0x01	; 1
    3190:	90 e0       	ldi	r25, 0x00	; 0
    3192:	92 a7       	std	Z+42, r25	; 0x2a
    3194:	81 a7       	std	Z+41, r24	; 0x29
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    3196:	f3 82       	std	Z+3, r15	; 0x03
    3198:	e2 82       	std	Z+2, r14	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    319a:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    319c:	df 91       	pop	r29
    319e:	cf 91       	pop	r28
    31a0:	1f 91       	pop	r17
    31a2:	0f 91       	pop	r16
    31a4:	ff 90       	pop	r15
    31a6:	ef 90       	pop	r14
    31a8:	df 90       	pop	r13
    31aa:	cf 90       	pop	r12
    31ac:	08 95       	ret

000031ae <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    31ae:	0c 94 68 28 	jmp	0x50d0	; 0x50d0 <_nrk_scheduler>

000031b2 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    31b2:	85 e6       	ldi	r24, 0x65	; 101
    31b4:	90 e0       	ldi	r25, 0x00	; 0
    31b6:	08 95       	ret

000031b8 <nrk_stats_reset>:
#ifdef NRK_STATS_TRACKER
void nrk_stats_reset()
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    31b8:	10 92 d7 06 	sts	0x06D7, r1
    31bc:	10 92 d8 06 	sts	0x06D8, r1
    31c0:	10 92 d9 06 	sts	0x06D9, r1
    31c4:	10 92 da 06 	sts	0x06DA, r1
    _nrk_stats_sleep_time.nano_secs=0;
    31c8:	10 92 db 06 	sts	0x06DB, r1
    31cc:	10 92 dc 06 	sts	0x06DC, r1
    31d0:	10 92 dd 06 	sts	0x06DD, r1
    31d4:	10 92 de 06 	sts	0x06DE, r1
    31d8:	e2 e1       	ldi	r30, 0x12	; 18
    31da:	f8 e0       	ldi	r31, 0x08	; 8
    31dc:	80 e0       	ldi	r24, 0x00	; 0
    31de:	90 e0       	ldi	r25, 0x00	; 0
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        cur_task_stats[i].total_ticks=0;
    31e0:	10 82       	st	Z, r1
    31e2:	11 82       	std	Z+1, r1	; 0x01
    31e4:	12 82       	std	Z+2, r1	; 0x02
    31e6:	13 82       	std	Z+3, r1	; 0x03
        cur_task_stats[i].max_exec_ticks=0;
    31e8:	10 86       	std	Z+8, r1	; 0x08
    31ea:	11 86       	std	Z+9, r1	; 0x09
    31ec:	12 86       	std	Z+10, r1	; 0x0a
    31ee:	13 86       	std	Z+11, r1	; 0x0b
        cur_task_stats[i].min_exec_ticks=0;
    31f0:	14 82       	std	Z+4, r1	; 0x04
    31f2:	15 82       	std	Z+5, r1	; 0x05
    31f4:	16 82       	std	Z+6, r1	; 0x06
    31f6:	17 82       	std	Z+7, r1	; 0x07
        cur_task_stats[i].last_exec_ticks=0;
    31f8:	14 86       	std	Z+12, r1	; 0x0c
    31fa:	15 86       	std	Z+13, r1	; 0x0d
    31fc:	16 86       	std	Z+14, r1	; 0x0e
    31fe:	17 86       	std	Z+15, r1	; 0x0f
        cur_task_stats[i].swapped_in=0;
    3200:	10 8a       	std	Z+16, r1	; 0x10
    3202:	11 8a       	std	Z+17, r1	; 0x11
    3204:	12 8a       	std	Z+18, r1	; 0x12
    3206:	13 8a       	std	Z+19, r1	; 0x13
        cur_task_stats[i].preempted=0;
    3208:	10 8e       	std	Z+24, r1	; 0x18
    320a:	11 8e       	std	Z+25, r1	; 0x19
    320c:	12 8e       	std	Z+26, r1	; 0x1a
    320e:	13 8e       	std	Z+27, r1	; 0x1b
    3210:	dc 01       	movw	r26, r24
    3212:	ae 5e       	subi	r26, 0xEE	; 238
    3214:	b7 4f       	sbci	r27, 0xF7	; 247
        cur_task_stats[i].violations=0;
    3216:	5c 96       	adiw	r26, 0x1c	; 28
    3218:	1c 92       	st	X, r1
    321a:	5c 97       	sbiw	r26, 0x1c	; 28
        cur_task_stats[i].overflow=0;
    321c:	5d 96       	adiw	r26, 0x1d	; 29
    321e:	1c 92       	st	X, r1
    3220:	7e 96       	adiw	r30, 0x1e	; 30
    3222:	4e 96       	adiw	r24, 0x1e	; 30
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    _nrk_stats_sleep_time.nano_secs=0;
    for(i=0; i<NRK_MAX_TASKS; i++ )
    3224:	8a 35       	cpi	r24, 0x5A	; 90
    3226:	91 05       	cpc	r25, r1
    3228:	d9 f6       	brne	.-74     	; 0x31e0 <nrk_stats_reset+0x28>
        cur_task_stats[i].preempted=0;
        cur_task_stats[i].violations=0;
        cur_task_stats[i].overflow=0;
    }

}
    322a:	08 95       	ret

0000322c <_nrk_stats_sleep>:


void _nrk_stats_sleep(uint8_t t)
{
    322c:	0f 93       	push	r16
    322e:	1f 93       	push	r17
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    3230:	e7 ed       	ldi	r30, 0xD7	; 215
    3232:	f6 e0       	ldi	r31, 0x06	; 6
    3234:	a8 2f       	mov	r26, r24
    3236:	b0 e0       	ldi	r27, 0x00	; 0
    3238:	23 eb       	ldi	r18, 0xB3	; 179
    323a:	36 ee       	ldi	r19, 0xE6	; 230
    323c:	4e e0       	ldi	r20, 0x0E	; 14
    323e:	50 e0       	ldi	r21, 0x00	; 0
    3240:	0e 94 a8 32 	call	0x6550	; 0x6550 <__muluhisi3>
    3244:	04 81       	ldd	r16, Z+4	; 0x04
    3246:	15 81       	ldd	r17, Z+5	; 0x05
    3248:	26 81       	ldd	r18, Z+6	; 0x06
    324a:	37 81       	ldd	r19, Z+7	; 0x07
    324c:	dc 01       	movw	r26, r24
    324e:	cb 01       	movw	r24, r22
    3250:	80 0f       	add	r24, r16
    3252:	91 1f       	adc	r25, r17
    3254:	a2 1f       	adc	r26, r18
    3256:	b3 1f       	adc	r27, r19
    3258:	84 83       	std	Z+4, r24	; 0x04
    325a:	95 83       	std	Z+5, r25	; 0x05
    325c:	a6 83       	std	Z+6, r26	; 0x06
    325e:	b7 83       	std	Z+7, r27	; 0x07
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    3260:	cf 01       	movw	r24, r30
}
    3262:	1f 91       	pop	r17
    3264:	0f 91       	pop	r16

void _nrk_stats_sleep(uint8_t t)
{
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    3266:	0c 94 ad 26 	jmp	0x4d5a	; 0x4d5a <nrk_time_compact_nanos>

0000326a <nrk_stats_get_deep_sleep>:
}

void nrk_stats_get_deep_sleep(nrk_time_t *t)
{
    t->secs=_nrk_stats_sleep_time.secs;
    326a:	e7 ed       	ldi	r30, 0xD7	; 215
    326c:	f6 e0       	ldi	r31, 0x06	; 6
    326e:	40 81       	ld	r20, Z
    3270:	51 81       	ldd	r21, Z+1	; 0x01
    3272:	62 81       	ldd	r22, Z+2	; 0x02
    3274:	73 81       	ldd	r23, Z+3	; 0x03
    3276:	dc 01       	movw	r26, r24
    3278:	4d 93       	st	X+, r20
    327a:	5d 93       	st	X+, r21
    327c:	6d 93       	st	X+, r22
    327e:	7c 93       	st	X, r23
    3280:	13 97       	sbiw	r26, 0x03	; 3
    t->nano_secs=_nrk_stats_sleep_time.nano_secs;
    3282:	44 81       	ldd	r20, Z+4	; 0x04
    3284:	55 81       	ldd	r21, Z+5	; 0x05
    3286:	66 81       	ldd	r22, Z+6	; 0x06
    3288:	77 81       	ldd	r23, Z+7	; 0x07
    328a:	fc 01       	movw	r30, r24
    328c:	44 83       	std	Z+4, r20	; 0x04
    328e:	55 83       	std	Z+5, r21	; 0x05
    3290:	66 83       	std	Z+6, r22	; 0x06
    3292:	77 83       	std	Z+7, r23	; 0x07
    3294:	08 95       	ret

00003296 <_nrk_stats_add_violation>:
}

void _nrk_stats_add_violation(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    3296:	2e e1       	ldi	r18, 0x1E	; 30
    3298:	82 9f       	mul	r24, r18
    329a:	c0 01       	movw	r24, r0
    329c:	11 24       	eor	r1, r1
    329e:	fc 01       	movw	r30, r24
    32a0:	ee 5e       	subi	r30, 0xEE	; 238
    32a2:	f7 4f       	sbci	r31, 0xF7	; 247
    32a4:	85 8d       	ldd	r24, Z+29	; 0x1d
    32a6:	81 30       	cpi	r24, 0x01	; 1
    32a8:	39 f0       	breq	.+14     	; 0x32b8 <_nrk_stats_add_violation+0x22>
    cur_task_stats[task_id].violations++;
    32aa:	84 8d       	ldd	r24, Z+28	; 0x1c
    32ac:	8f 5f       	subi	r24, 0xFF	; 255
    32ae:	84 8f       	std	Z+28, r24	; 0x1c
    if(cur_task_stats[task_id].violations==255) cur_task_stats[task_id].overflow=1;
    32b0:	8f 3f       	cpi	r24, 0xFF	; 255
    32b2:	11 f4       	brne	.+4      	; 0x32b8 <_nrk_stats_add_violation+0x22>
    32b4:	81 e0       	ldi	r24, 0x01	; 1
    32b6:	85 8f       	std	Z+29, r24	; 0x1d
    32b8:	08 95       	ret

000032ba <_nrk_stats_task_start>:


// task_id is the PID of the task in question
void _nrk_stats_task_start(uint8_t task_id)
{
    if( cur_task_stats[task_id].overflow==1) return;
    32ba:	2e e1       	ldi	r18, 0x1E	; 30
    32bc:	82 9f       	mul	r24, r18
    32be:	c0 01       	movw	r24, r0
    32c0:	11 24       	eor	r1, r1
    32c2:	fc 01       	movw	r30, r24
    32c4:	ee 5e       	subi	r30, 0xEE	; 238
    32c6:	f7 4f       	sbci	r31, 0xF7	; 247
    32c8:	85 8d       	ldd	r24, Z+29	; 0x1d
    32ca:	81 30       	cpi	r24, 0x01	; 1
    32cc:	b1 f0       	breq	.+44     	; 0x32fa <_nrk_stats_task_start+0x40>
    cur_task_stats[task_id].cur_ticks=0;
    32ce:	14 8a       	std	Z+20, r1	; 0x14
    32d0:	15 8a       	std	Z+21, r1	; 0x15
    32d2:	16 8a       	std	Z+22, r1	; 0x16
    32d4:	17 8a       	std	Z+23, r1	; 0x17
    cur_task_stats[task_id].swapped_in++;
    32d6:	80 89       	ldd	r24, Z+16	; 0x10
    32d8:	91 89       	ldd	r25, Z+17	; 0x11
    32da:	a2 89       	ldd	r26, Z+18	; 0x12
    32dc:	b3 89       	ldd	r27, Z+19	; 0x13
    32de:	01 96       	adiw	r24, 0x01	; 1
    32e0:	a1 1d       	adc	r26, r1
    32e2:	b1 1d       	adc	r27, r1
    32e4:	80 8b       	std	Z+16, r24	; 0x10
    32e6:	91 8b       	std	Z+17, r25	; 0x11
    32e8:	a2 8b       	std	Z+18, r26	; 0x12
    32ea:	b3 8b       	std	Z+19, r27	; 0x13
    if(cur_task_stats[task_id].swapped_in==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    32ec:	8e 3f       	cpi	r24, 0xFE	; 254
    32ee:	9f 4f       	sbci	r25, 0xFF	; 255
    32f0:	af 4f       	sbci	r26, 0xFF	; 255
    32f2:	bf 4f       	sbci	r27, 0xFF	; 255
    32f4:	11 f4       	brne	.+4      	; 0x32fa <_nrk_stats_task_start+0x40>
    32f6:	81 e0       	ldi	r24, 0x01	; 1
    32f8:	85 8f       	std	Z+29, r24	; 0x1d
    32fa:	08 95       	ret

000032fc <_nrk_stats_task_preempted>:
}


void _nrk_stats_task_preempted(uint8_t task_id, uint8_t ticks)
{
    32fc:	0f 93       	push	r16
    32fe:	1f 93       	push	r17
    if( cur_task_stats[task_id].overflow==1) return;
    3300:	2e e1       	ldi	r18, 0x1E	; 30
    3302:	82 9f       	mul	r24, r18
    3304:	c0 01       	movw	r24, r0
    3306:	11 24       	eor	r1, r1
    3308:	fc 01       	movw	r30, r24
    330a:	ee 5e       	subi	r30, 0xEE	; 238
    330c:	f7 4f       	sbci	r31, 0xF7	; 247
    330e:	85 8d       	ldd	r24, Z+29	; 0x1d
    3310:	81 30       	cpi	r24, 0x01	; 1
    3312:	71 f1       	breq	.+92     	; 0x3370 <_nrk_stats_task_preempted+0x74>
    cur_task_stats[task_id].preempted++;
    3314:	80 8d       	ldd	r24, Z+24	; 0x18
    3316:	91 8d       	ldd	r25, Z+25	; 0x19
    3318:	a2 8d       	ldd	r26, Z+26	; 0x1a
    331a:	b3 8d       	ldd	r27, Z+27	; 0x1b
    331c:	01 96       	adiw	r24, 0x01	; 1
    331e:	a1 1d       	adc	r26, r1
    3320:	b1 1d       	adc	r27, r1
    3322:	80 8f       	std	Z+24, r24	; 0x18
    3324:	91 8f       	std	Z+25, r25	; 0x19
    3326:	a2 8f       	std	Z+26, r26	; 0x1a
    3328:	b3 8f       	std	Z+27, r27	; 0x1b
    cur_task_stats[task_id].cur_ticks+=ticks;
    332a:	46 2f       	mov	r20, r22
    332c:	50 e0       	ldi	r21, 0x00	; 0
    332e:	60 e0       	ldi	r22, 0x00	; 0
    3330:	70 e0       	ldi	r23, 0x00	; 0
    3332:	04 89       	ldd	r16, Z+20	; 0x14
    3334:	15 89       	ldd	r17, Z+21	; 0x15
    3336:	26 89       	ldd	r18, Z+22	; 0x16
    3338:	37 89       	ldd	r19, Z+23	; 0x17
    333a:	04 0f       	add	r16, r20
    333c:	15 1f       	adc	r17, r21
    333e:	26 1f       	adc	r18, r22
    3340:	37 1f       	adc	r19, r23
    3342:	04 8b       	std	Z+20, r16	; 0x14
    3344:	15 8b       	std	Z+21, r17	; 0x15
    3346:	26 8b       	std	Z+22, r18	; 0x16
    3348:	37 8b       	std	Z+23, r19	; 0x17
    cur_task_stats[task_id].total_ticks+=ticks;
    334a:	00 81       	ld	r16, Z
    334c:	11 81       	ldd	r17, Z+1	; 0x01
    334e:	22 81       	ldd	r18, Z+2	; 0x02
    3350:	33 81       	ldd	r19, Z+3	; 0x03
    3352:	40 0f       	add	r20, r16
    3354:	51 1f       	adc	r21, r17
    3356:	62 1f       	adc	r22, r18
    3358:	73 1f       	adc	r23, r19
    335a:	40 83       	st	Z, r20
    335c:	51 83       	std	Z+1, r21	; 0x01
    335e:	62 83       	std	Z+2, r22	; 0x02
    3360:	73 83       	std	Z+3, r23	; 0x03
    if(cur_task_stats[task_id].preempted==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    3362:	8e 3f       	cpi	r24, 0xFE	; 254
    3364:	9f 4f       	sbci	r25, 0xFF	; 255
    3366:	af 4f       	sbci	r26, 0xFF	; 255
    3368:	bf 4f       	sbci	r27, 0xFF	; 255
    336a:	11 f4       	brne	.+4      	; 0x3370 <_nrk_stats_task_preempted+0x74>
    336c:	81 e0       	ldi	r24, 0x01	; 1
    336e:	85 8f       	std	Z+29, r24	; 0x1d
}
    3370:	1f 91       	pop	r17
    3372:	0f 91       	pop	r16
    3374:	08 95       	ret

00003376 <_nrk_stats_task_suspend>:

void _nrk_stats_task_suspend(uint8_t task_id, uint8_t ticks)
{
    3376:	cf 92       	push	r12
    3378:	df 92       	push	r13
    337a:	ef 92       	push	r14
    337c:	ff 92       	push	r15
    if( cur_task_stats[task_id].overflow==1) return;
    337e:	28 2f       	mov	r18, r24
    3380:	30 e0       	ldi	r19, 0x00	; 0
    3382:	9e e1       	ldi	r25, 0x1E	; 30
    3384:	89 9f       	mul	r24, r25
    3386:	f0 01       	movw	r30, r0
    3388:	11 24       	eor	r1, r1
    338a:	ee 5e       	subi	r30, 0xEE	; 238
    338c:	f7 4f       	sbci	r31, 0xF7	; 247
    338e:	85 8d       	ldd	r24, Z+29	; 0x1d
    3390:	81 30       	cpi	r24, 0x01	; 1
    3392:	09 f4       	brne	.+2      	; 0x3396 <_nrk_stats_task_suspend+0x20>
    3394:	4b c0       	rjmp	.+150    	; 0x342c <_nrk_stats_task_suspend+0xb6>
    cur_task_stats[task_id].last_exec_ticks = cur_task_stats[task_id].cur_ticks+ticks;
    3396:	46 2f       	mov	r20, r22
    3398:	50 e0       	ldi	r21, 0x00	; 0
    339a:	60 e0       	ldi	r22, 0x00	; 0
    339c:	70 e0       	ldi	r23, 0x00	; 0
    339e:	84 89       	ldd	r24, Z+20	; 0x14
    33a0:	95 89       	ldd	r25, Z+21	; 0x15
    33a2:	a6 89       	ldd	r26, Z+22	; 0x16
    33a4:	b7 89       	ldd	r27, Z+23	; 0x17
    33a6:	84 0f       	add	r24, r20
    33a8:	95 1f       	adc	r25, r21
    33aa:	a6 1f       	adc	r26, r22
    33ac:	b7 1f       	adc	r27, r23
    33ae:	84 87       	std	Z+12, r24	; 0x0c
    33b0:	95 87       	std	Z+13, r25	; 0x0d
    33b2:	a6 87       	std	Z+14, r26	; 0x0e
    33b4:	b7 87       	std	Z+15, r27	; 0x0f
    cur_task_stats[task_id].total_ticks+=ticks;
    33b6:	c0 80       	ld	r12, Z
    33b8:	d1 80       	ldd	r13, Z+1	; 0x01
    33ba:	e2 80       	ldd	r14, Z+2	; 0x02
    33bc:	f3 80       	ldd	r15, Z+3	; 0x03
    33be:	4c 0d       	add	r20, r12
    33c0:	5d 1d       	adc	r21, r13
    33c2:	6e 1d       	adc	r22, r14
    33c4:	7f 1d       	adc	r23, r15
    33c6:	40 83       	st	Z, r20
    33c8:	51 83       	std	Z+1, r21	; 0x01
    33ca:	62 83       	std	Z+2, r22	; 0x02
    33cc:	73 83       	std	Z+3, r23	; 0x03

    if(cur_task_stats[task_id].min_exec_ticks==0 || cur_task_stats[task_id].last_exec_ticks<cur_task_stats[task_id].min_exec_ticks)
    33ce:	44 81       	ldd	r20, Z+4	; 0x04
    33d0:	55 81       	ldd	r21, Z+5	; 0x05
    33d2:	66 81       	ldd	r22, Z+6	; 0x06
    33d4:	77 81       	ldd	r23, Z+7	; 0x07
    33d6:	41 15       	cp	r20, r1
    33d8:	51 05       	cpc	r21, r1
    33da:	61 05       	cpc	r22, r1
    33dc:	71 05       	cpc	r23, r1
    33de:	29 f0       	breq	.+10     	; 0x33ea <_nrk_stats_task_suspend+0x74>
    33e0:	84 17       	cp	r24, r20
    33e2:	95 07       	cpc	r25, r21
    33e4:	a6 07       	cpc	r26, r22
    33e6:	b7 07       	cpc	r27, r23
    33e8:	60 f4       	brcc	.+24     	; 0x3402 <_nrk_stats_task_suspend+0x8c>
        cur_task_stats[task_id].min_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    33ea:	4e e1       	ldi	r20, 0x1E	; 30
    33ec:	42 9f       	mul	r20, r18
    33ee:	f0 01       	movw	r30, r0
    33f0:	43 9f       	mul	r20, r19
    33f2:	f0 0d       	add	r31, r0
    33f4:	11 24       	eor	r1, r1
    33f6:	ee 5e       	subi	r30, 0xEE	; 238
    33f8:	f7 4f       	sbci	r31, 0xF7	; 247
    33fa:	84 83       	std	Z+4, r24	; 0x04
    33fc:	95 83       	std	Z+5, r25	; 0x05
    33fe:	a6 83       	std	Z+6, r26	; 0x06
    3400:	b7 83       	std	Z+7, r27	; 0x07

    if(cur_task_stats[task_id].last_exec_ticks>cur_task_stats[task_id].max_exec_ticks)
    3402:	4e e1       	ldi	r20, 0x1E	; 30
    3404:	42 9f       	mul	r20, r18
    3406:	f0 01       	movw	r30, r0
    3408:	43 9f       	mul	r20, r19
    340a:	f0 0d       	add	r31, r0
    340c:	11 24       	eor	r1, r1
    340e:	ee 5e       	subi	r30, 0xEE	; 238
    3410:	f7 4f       	sbci	r31, 0xF7	; 247
    3412:	40 85       	ldd	r20, Z+8	; 0x08
    3414:	51 85       	ldd	r21, Z+9	; 0x09
    3416:	62 85       	ldd	r22, Z+10	; 0x0a
    3418:	73 85       	ldd	r23, Z+11	; 0x0b
    341a:	48 17       	cp	r20, r24
    341c:	59 07       	cpc	r21, r25
    341e:	6a 07       	cpc	r22, r26
    3420:	7b 07       	cpc	r23, r27
    3422:	20 f4       	brcc	.+8      	; 0x342c <_nrk_stats_task_suspend+0xb6>
        cur_task_stats[task_id].max_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    3424:	80 87       	std	Z+8, r24	; 0x08
    3426:	91 87       	std	Z+9, r25	; 0x09
    3428:	a2 87       	std	Z+10, r26	; 0x0a
    342a:	b3 87       	std	Z+11, r27	; 0x0b

}
    342c:	ff 90       	pop	r15
    342e:	ef 90       	pop	r14
    3430:	df 90       	pop	r13
    3432:	cf 90       	pop	r12
    3434:	08 95       	ret

00003436 <nrk_stats_display_pid>:



void nrk_stats_display_pid(uint8_t pid)
{
    3436:	8f 92       	push	r8
    3438:	9f 92       	push	r9
    343a:	af 92       	push	r10
    343c:	bf 92       	push	r11
    343e:	cf 92       	push	r12
    3440:	df 92       	push	r13
    3442:	ef 92       	push	r14
    3444:	ff 92       	push	r15
    3446:	0f 93       	push	r16
    3448:	1f 93       	push	r17
    344a:	cf 93       	push	r28
    344c:	df 93       	push	r29
    344e:	cd b7       	in	r28, 0x3d	; 61
    3450:	de b7       	in	r29, 0x3e	; 62
    3452:	28 97       	sbiw	r28, 0x08	; 8
    3454:	0f b6       	in	r0, 0x3f	; 63
    3456:	f8 94       	cli
    3458:	de bf       	out	0x3e, r29	; 62
    345a:	0f be       	out	0x3f, r0	; 63
    345c:	cd bf       	out	0x3d, r28	; 61
    345e:	18 2f       	mov	r17, r24
    nrk_time_t t;

    nrk_kprintf( PSTR( " Task ID: "));
    3460:	8f e7       	ldi	r24, 0x7F	; 127
    3462:	93 e0       	ldi	r25, 0x03	; 3
    3464:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
    printf( "%d",pid );
    3468:	a1 2e       	mov	r10, r17
    346a:	b1 2c       	mov	r11, r1
    346c:	1f 92       	push	r1
    346e:	1f 93       	push	r17
    3470:	83 e2       	ldi	r24, 0x23	; 35
    3472:	93 e0       	ldi	r25, 0x03	; 3
    3474:	9f 93       	push	r25
    3476:	8f 93       	push	r24
    3478:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
    if(pid==NRK_IDLE_TASK_ID)
    347c:	0f 90       	pop	r0
    347e:	0f 90       	pop	r0
    3480:	0f 90       	pop	r0
    3482:	0f 90       	pop	r0
    3484:	11 11       	cpse	r17, r1
    3486:	52 c0       	rjmp	.+164    	; 0x352c <nrk_stats_display_pid+0xf6>
    {
        nrk_kprintf( PSTR( "\r\n   Total System Uptime: "));
    3488:	84 e6       	ldi	r24, 0x64	; 100
    348a:	93 e0       	ldi	r25, 0x03	; 3
    348c:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
        nrk_time_get(&t);
    3490:	ce 01       	movw	r24, r28
    3492:	01 96       	adiw	r24, 0x01	; 1
    3494:	0e 94 c4 25 	call	0x4b88	; 0x4b88 <nrk_time_get>
        printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3498:	6d 81       	ldd	r22, Y+5	; 0x05
    349a:	7e 81       	ldd	r23, Y+6	; 0x06
    349c:	8f 81       	ldd	r24, Y+7	; 0x07
    349e:	98 85       	ldd	r25, Y+8	; 0x08
    34a0:	e0 e4       	ldi	r30, 0x40	; 64
    34a2:	ce 2e       	mov	r12, r30
    34a4:	e2 e4       	ldi	r30, 0x42	; 66
    34a6:	de 2e       	mov	r13, r30
    34a8:	ef e0       	ldi	r30, 0x0F	; 15
    34aa:	ee 2e       	mov	r14, r30
    34ac:	f1 2c       	mov	r15, r1
    34ae:	a7 01       	movw	r20, r14
    34b0:	96 01       	movw	r18, r12
    34b2:	0e 94 d7 32 	call	0x65ae	; 0x65ae <__udivmodsi4>
    34b6:	5f 93       	push	r21
    34b8:	4f 93       	push	r20
    34ba:	3f 93       	push	r19
    34bc:	2f 93       	push	r18
    34be:	8c 81       	ldd	r24, Y+4	; 0x04
    34c0:	8f 93       	push	r24
    34c2:	8b 81       	ldd	r24, Y+3	; 0x03
    34c4:	8f 93       	push	r24
    34c6:	8a 81       	ldd	r24, Y+2	; 0x02
    34c8:	8f 93       	push	r24
    34ca:	89 81       	ldd	r24, Y+1	; 0x01
    34cc:	8f 93       	push	r24
    34ce:	06 e2       	ldi	r16, 0x26	; 38
    34d0:	13 e0       	ldi	r17, 0x03	; 3
    34d2:	1f 93       	push	r17
    34d4:	0f 93       	push	r16
    34d6:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
        nrk_kprintf( PSTR( "\r\n   Idle Task Deep Sleep Time: "));
    34da:	83 e4       	ldi	r24, 0x43	; 67
    34dc:	93 e0       	ldi	r25, 0x03	; 3
    34de:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
        //t=_nrk_ticks_to_time(_nrk_stats_sleep_time);
        //printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
        printf( "%lu secs %lu ms", _nrk_stats_sleep_time.secs, _nrk_stats_sleep_time.nano_secs/NANOS_PER_MS);
    34e2:	60 91 db 06 	lds	r22, 0x06DB
    34e6:	70 91 dc 06 	lds	r23, 0x06DC
    34ea:	80 91 dd 06 	lds	r24, 0x06DD
    34ee:	90 91 de 06 	lds	r25, 0x06DE
    34f2:	a7 01       	movw	r20, r14
    34f4:	96 01       	movw	r18, r12
    34f6:	0e 94 d7 32 	call	0x65ae	; 0x65ae <__udivmodsi4>
    34fa:	5f 93       	push	r21
    34fc:	4f 93       	push	r20
    34fe:	3f 93       	push	r19
    3500:	2f 93       	push	r18
    3502:	80 91 da 06 	lds	r24, 0x06DA
    3506:	8f 93       	push	r24
    3508:	80 91 d9 06 	lds	r24, 0x06D9
    350c:	8f 93       	push	r24
    350e:	80 91 d8 06 	lds	r24, 0x06D8
    3512:	8f 93       	push	r24
    3514:	80 91 d7 06 	lds	r24, 0x06D7
    3518:	8f 93       	push	r24
    351a:	1f 93       	push	r17
    351c:	0f 93       	push	r16
    351e:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
    3522:	0f b6       	in	r0, 0x3f	; 63
    3524:	f8 94       	cli
    3526:	de bf       	out	0x3e, r29	; 62
    3528:	0f be       	out	0x3f, r0	; 63
    352a:	cd bf       	out	0x3d, r28	; 61
    }
    nrk_kprintf( PSTR( "\r\n   Total CPU: "));
    352c:	82 e3       	ldi	r24, 0x32	; 50
    352e:	93 e0       	ldi	r25, 0x03	; 3
    3530:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].total_ticks);
    3534:	8e e1       	ldi	r24, 0x1E	; 30
    3536:	8a 9d       	mul	r24, r10
    3538:	80 01       	movw	r16, r0
    353a:	8b 9d       	mul	r24, r11
    353c:	10 0d       	add	r17, r0
    353e:	11 24       	eor	r1, r1
    3540:	0e 5e       	subi	r16, 0xEE	; 238
    3542:	17 4f       	sbci	r17, 0xF7	; 247
    3544:	f8 01       	movw	r30, r16
    3546:	60 81       	ld	r22, Z
    3548:	71 81       	ldd	r23, Z+1	; 0x01
    354a:	82 81       	ldd	r24, Z+2	; 0x02
    354c:	93 81       	ldd	r25, Z+3	; 0x03
    354e:	0e 94 a9 27 	call	0x4f52	; 0x4f52 <_nrk_ticks_to_time>
    3552:	29 83       	std	Y+1, r18	; 0x01
    3554:	3a 83       	std	Y+2, r19	; 0x02
    3556:	4b 83       	std	Y+3, r20	; 0x03
    3558:	5c 83       	std	Y+4, r21	; 0x04
    355a:	6d 83       	std	Y+5, r22	; 0x05
    355c:	7e 83       	std	Y+6, r23	; 0x06
    355e:	8f 83       	std	Y+7, r24	; 0x07
    3560:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3562:	6d 81       	ldd	r22, Y+5	; 0x05
    3564:	7e 81       	ldd	r23, Y+6	; 0x06
    3566:	8f 81       	ldd	r24, Y+7	; 0x07
    3568:	98 85       	ldd	r25, Y+8	; 0x08
    356a:	20 e4       	ldi	r18, 0x40	; 64
    356c:	82 2e       	mov	r8, r18
    356e:	22 e4       	ldi	r18, 0x42	; 66
    3570:	92 2e       	mov	r9, r18
    3572:	2f e0       	ldi	r18, 0x0F	; 15
    3574:	a2 2e       	mov	r10, r18
    3576:	b1 2c       	mov	r11, r1
    3578:	a5 01       	movw	r20, r10
    357a:	94 01       	movw	r18, r8
    357c:	0e 94 d7 32 	call	0x65ae	; 0x65ae <__udivmodsi4>
    3580:	5f 93       	push	r21
    3582:	4f 93       	push	r20
    3584:	3f 93       	push	r19
    3586:	2f 93       	push	r18
    3588:	8c 81       	ldd	r24, Y+4	; 0x04
    358a:	8f 93       	push	r24
    358c:	8b 81       	ldd	r24, Y+3	; 0x03
    358e:	8f 93       	push	r24
    3590:	8a 81       	ldd	r24, Y+2	; 0x02
    3592:	8f 93       	push	r24
    3594:	89 81       	ldd	r24, Y+1	; 0x01
    3596:	8f 93       	push	r24
    3598:	36 e2       	ldi	r19, 0x26	; 38
    359a:	e3 2e       	mov	r14, r19
    359c:	33 e0       	ldi	r19, 0x03	; 3
    359e:	f3 2e       	mov	r15, r19
    35a0:	ff 92       	push	r15
    35a2:	ef 92       	push	r14
    35a4:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
    nrk_kprintf( PSTR( "\r\n   Time [Min,Last,Max]: "));
    35a8:	87 e1       	ldi	r24, 0x17	; 23
    35aa:	93 e0       	ldi	r25, 0x03	; 3
    35ac:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].min_exec_ticks);
    35b0:	f8 01       	movw	r30, r16
    35b2:	64 81       	ldd	r22, Z+4	; 0x04
    35b4:	75 81       	ldd	r23, Z+5	; 0x05
    35b6:	86 81       	ldd	r24, Z+6	; 0x06
    35b8:	97 81       	ldd	r25, Z+7	; 0x07
    35ba:	0e 94 a9 27 	call	0x4f52	; 0x4f52 <_nrk_ticks_to_time>
    35be:	29 83       	std	Y+1, r18	; 0x01
    35c0:	3a 83       	std	Y+2, r19	; 0x02
    35c2:	4b 83       	std	Y+3, r20	; 0x03
    35c4:	5c 83       	std	Y+4, r21	; 0x04
    35c6:	6d 83       	std	Y+5, r22	; 0x05
    35c8:	7e 83       	std	Y+6, r23	; 0x06
    35ca:	8f 83       	std	Y+7, r24	; 0x07
    35cc:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    35ce:	6d 81       	ldd	r22, Y+5	; 0x05
    35d0:	7e 81       	ldd	r23, Y+6	; 0x06
    35d2:	8f 81       	ldd	r24, Y+7	; 0x07
    35d4:	98 85       	ldd	r25, Y+8	; 0x08
    35d6:	a5 01       	movw	r20, r10
    35d8:	94 01       	movw	r18, r8
    35da:	0e 94 d7 32 	call	0x65ae	; 0x65ae <__udivmodsi4>
    35de:	5f 93       	push	r21
    35e0:	4f 93       	push	r20
    35e2:	3f 93       	push	r19
    35e4:	2f 93       	push	r18
    35e6:	8c 81       	ldd	r24, Y+4	; 0x04
    35e8:	8f 93       	push	r24
    35ea:	8b 81       	ldd	r24, Y+3	; 0x03
    35ec:	8f 93       	push	r24
    35ee:	8a 81       	ldd	r24, Y+2	; 0x02
    35f0:	8f 93       	push	r24
    35f2:	89 81       	ldd	r24, Y+1	; 0x01
    35f4:	8f 93       	push	r24
    35f6:	46 e3       	ldi	r20, 0x36	; 54
    35f8:	c4 2e       	mov	r12, r20
    35fa:	43 e0       	ldi	r20, 0x03	; 3
    35fc:	d4 2e       	mov	r13, r20
    35fe:	df 92       	push	r13
    3600:	cf 92       	push	r12
    3602:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].last_exec_ticks);
    3606:	f8 01       	movw	r30, r16
    3608:	64 85       	ldd	r22, Z+12	; 0x0c
    360a:	75 85       	ldd	r23, Z+13	; 0x0d
    360c:	86 85       	ldd	r24, Z+14	; 0x0e
    360e:	97 85       	ldd	r25, Z+15	; 0x0f
    3610:	0e 94 a9 27 	call	0x4f52	; 0x4f52 <_nrk_ticks_to_time>
    3614:	29 83       	std	Y+1, r18	; 0x01
    3616:	3a 83       	std	Y+2, r19	; 0x02
    3618:	4b 83       	std	Y+3, r20	; 0x03
    361a:	5c 83       	std	Y+4, r21	; 0x04
    361c:	6d 83       	std	Y+5, r22	; 0x05
    361e:	7e 83       	std	Y+6, r23	; 0x06
    3620:	8f 83       	std	Y+7, r24	; 0x07
    3622:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    3624:	6d 81       	ldd	r22, Y+5	; 0x05
    3626:	7e 81       	ldd	r23, Y+6	; 0x06
    3628:	8f 81       	ldd	r24, Y+7	; 0x07
    362a:	98 85       	ldd	r25, Y+8	; 0x08
    362c:	a5 01       	movw	r20, r10
    362e:	94 01       	movw	r18, r8
    3630:	0e 94 d7 32 	call	0x65ae	; 0x65ae <__udivmodsi4>
    3634:	5f 93       	push	r21
    3636:	4f 93       	push	r20
    3638:	3f 93       	push	r19
    363a:	2f 93       	push	r18
    363c:	8c 81       	ldd	r24, Y+4	; 0x04
    363e:	8f 93       	push	r24
    3640:	8b 81       	ldd	r24, Y+3	; 0x03
    3642:	8f 93       	push	r24
    3644:	8a 81       	ldd	r24, Y+2	; 0x02
    3646:	8f 93       	push	r24
    3648:	89 81       	ldd	r24, Y+1	; 0x01
    364a:	8f 93       	push	r24
    364c:	df 92       	push	r13
    364e:	cf 92       	push	r12
    3650:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].max_exec_ticks);
    3654:	f8 01       	movw	r30, r16
    3656:	60 85       	ldd	r22, Z+8	; 0x08
    3658:	71 85       	ldd	r23, Z+9	; 0x09
    365a:	82 85       	ldd	r24, Z+10	; 0x0a
    365c:	93 85       	ldd	r25, Z+11	; 0x0b
    365e:	0e 94 a9 27 	call	0x4f52	; 0x4f52 <_nrk_ticks_to_time>
    3662:	29 83       	std	Y+1, r18	; 0x01
    3664:	3a 83       	std	Y+2, r19	; 0x02
    3666:	4b 83       	std	Y+3, r20	; 0x03
    3668:	5c 83       	std	Y+4, r21	; 0x04
    366a:	6d 83       	std	Y+5, r22	; 0x05
    366c:	7e 83       	std	Y+6, r23	; 0x06
    366e:	8f 83       	std	Y+7, r24	; 0x07
    3670:	98 87       	std	Y+8, r25	; 0x08
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3672:	6d 81       	ldd	r22, Y+5	; 0x05
    3674:	7e 81       	ldd	r23, Y+6	; 0x06
    3676:	8f 81       	ldd	r24, Y+7	; 0x07
    3678:	98 85       	ldd	r25, Y+8	; 0x08
    367a:	a5 01       	movw	r20, r10
    367c:	94 01       	movw	r18, r8
    367e:	0e 94 d7 32 	call	0x65ae	; 0x65ae <__udivmodsi4>
    3682:	5f 93       	push	r21
    3684:	4f 93       	push	r20
    3686:	3f 93       	push	r19
    3688:	2f 93       	push	r18
    368a:	8c 81       	ldd	r24, Y+4	; 0x04
    368c:	8f 93       	push	r24
    368e:	8b 81       	ldd	r24, Y+3	; 0x03
    3690:	8f 93       	push	r24
    3692:	8a 81       	ldd	r24, Y+2	; 0x02
    3694:	8f 93       	push	r24
    3696:	89 81       	ldd	r24, Y+1	; 0x01
    3698:	8f 93       	push	r24
    369a:	ff 92       	push	r15
    369c:	ef 92       	push	r14
    369e:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
    nrk_kprintf( PSTR( "\r\n   Swap-ins: "));
    36a2:	0f b6       	in	r0, 0x3f	; 63
    36a4:	f8 94       	cli
    36a6:	de bf       	out	0x3e, r29	; 62
    36a8:	0f be       	out	0x3f, r0	; 63
    36aa:	cd bf       	out	0x3d, r28	; 61
    36ac:	87 e0       	ldi	r24, 0x07	; 7
    36ae:	93 e0       	ldi	r25, 0x03	; 3
    36b0:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].swapped_in );
    36b4:	f8 01       	movw	r30, r16
    36b6:	70 96       	adiw	r30, 0x10	; 16
    36b8:	83 81       	ldd	r24, Z+3	; 0x03
    36ba:	8f 93       	push	r24
    36bc:	82 81       	ldd	r24, Z+2	; 0x02
    36be:	8f 93       	push	r24
    36c0:	81 81       	ldd	r24, Z+1	; 0x01
    36c2:	8f 93       	push	r24
    36c4:	f8 01       	movw	r30, r16
    36c6:	80 89       	ldd	r24, Z+16	; 0x10
    36c8:	8f 93       	push	r24
    36ca:	58 e4       	ldi	r21, 0x48	; 72
    36cc:	e5 2e       	mov	r14, r21
    36ce:	53 e0       	ldi	r21, 0x03	; 3
    36d0:	f5 2e       	mov	r15, r21
    36d2:	ff 92       	push	r15
    36d4:	ef 92       	push	r14
    36d6:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
    nrk_kprintf( PSTR( "\r\n   Preemptions: "));
    36da:	84 ef       	ldi	r24, 0xF4	; 244
    36dc:	92 e0       	ldi	r25, 0x02	; 2
    36de:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].preempted);
    36e2:	f8 01       	movw	r30, r16
    36e4:	78 96       	adiw	r30, 0x18	; 24
    36e6:	83 81       	ldd	r24, Z+3	; 0x03
    36e8:	8f 93       	push	r24
    36ea:	82 81       	ldd	r24, Z+2	; 0x02
    36ec:	8f 93       	push	r24
    36ee:	81 81       	ldd	r24, Z+1	; 0x01
    36f0:	8f 93       	push	r24
    36f2:	f8 01       	movw	r30, r16
    36f4:	80 8d       	ldd	r24, Z+24	; 0x18
    36f6:	8f 93       	push	r24
    36f8:	ff 92       	push	r15
    36fa:	ef 92       	push	r14
    36fc:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
    nrk_kprintf( PSTR( "\r\n   Kernel Violations: "));
    3700:	8b ed       	ldi	r24, 0xDB	; 219
    3702:	92 e0       	ldi	r25, 0x02	; 2
    3704:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].violations);
    3708:	f8 01       	movw	r30, r16
    370a:	84 8d       	ldd	r24, Z+28	; 0x1c
    370c:	1f 92       	push	r1
    370e:	8f 93       	push	r24
    3710:	6c e4       	ldi	r22, 0x4C	; 76
    3712:	e6 2e       	mov	r14, r22
    3714:	63 e0       	ldi	r22, 0x03	; 3
    3716:	f6 2e       	mov	r15, r22
    3718:	ff 92       	push	r15
    371a:	ef 92       	push	r14
    371c:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
    nrk_kprintf( PSTR( "\r\n   Overflow Error Status: "));
    3720:	8e eb       	ldi	r24, 0xBE	; 190
    3722:	92 e0       	ldi	r25, 0x02	; 2
    3724:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].overflow);
    3728:	f8 01       	movw	r30, r16
    372a:	85 8d       	ldd	r24, Z+29	; 0x1d
    372c:	1f 92       	push	r1
    372e:	8f 93       	push	r24
    3730:	ff 92       	push	r15
    3732:	ef 92       	push	r14
    3734:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
    nrk_kprintf( PSTR("\r\n") );
    3738:	8b eb       	ldi	r24, 0xBB	; 187
    373a:	92 e0       	ldi	r25, 0x02	; 2
    373c:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
    3740:	0f b6       	in	r0, 0x3f	; 63
    3742:	f8 94       	cli
    3744:	de bf       	out	0x3e, r29	; 62
    3746:	0f be       	out	0x3f, r0	; 63
    3748:	cd bf       	out	0x3d, r28	; 61

}
    374a:	28 96       	adiw	r28, 0x08	; 8
    374c:	0f b6       	in	r0, 0x3f	; 63
    374e:	f8 94       	cli
    3750:	de bf       	out	0x3e, r29	; 62
    3752:	0f be       	out	0x3f, r0	; 63
    3754:	cd bf       	out	0x3d, r28	; 61
    3756:	df 91       	pop	r29
    3758:	cf 91       	pop	r28
    375a:	1f 91       	pop	r17
    375c:	0f 91       	pop	r16
    375e:	ff 90       	pop	r15
    3760:	ef 90       	pop	r14
    3762:	df 90       	pop	r13
    3764:	cf 90       	pop	r12
    3766:	bf 90       	pop	r11
    3768:	af 90       	pop	r10
    376a:	9f 90       	pop	r9
    376c:	8f 90       	pop	r8
    376e:	08 95       	ret

00003770 <nrk_stats_display_all>:


void nrk_stats_display_all()
{
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));
    3770:	8e e9       	ldi	r24, 0x9E	; 158
    3772:	92 e0       	ldi	r25, 0x02	; 2
    3774:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>

    for(i=0; i<NRK_MAX_TASKS; i++ )
        nrk_stats_display_pid(i);
    3778:	80 e0       	ldi	r24, 0x00	; 0
    377a:	0e 94 1b 1a 	call	0x3436	; 0x3436 <nrk_stats_display_pid>
    377e:	81 e0       	ldi	r24, 0x01	; 1
    3780:	0e 94 1b 1a 	call	0x3436	; 0x3436 <nrk_stats_display_pid>
    3784:	82 e0       	ldi	r24, 0x02	; 2
    3786:	0c 94 1b 1a 	jmp	0x3436	; 0x3436 <nrk_stats_display_pid>

0000378a <nrk_stats_get>:
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    378a:	db 01       	movw	r26, r22
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    378c:	83 30       	cpi	r24, 0x03	; 3
    378e:	08 f0       	brcs	.+2      	; 0x3792 <nrk_stats_get+0x8>
    3790:	54 c0       	rjmp	.+168    	; 0x383a <nrk_stats_get+0xb0>

    t->total_ticks=cur_task_stats[pid].total_ticks;
    3792:	9e e1       	ldi	r25, 0x1E	; 30
    3794:	89 9f       	mul	r24, r25
    3796:	f0 01       	movw	r30, r0
    3798:	11 24       	eor	r1, r1
    379a:	ee 5e       	subi	r30, 0xEE	; 238
    379c:	f7 4f       	sbci	r31, 0xF7	; 247
    379e:	40 81       	ld	r20, Z
    37a0:	51 81       	ldd	r21, Z+1	; 0x01
    37a2:	62 81       	ldd	r22, Z+2	; 0x02
    37a4:	73 81       	ldd	r23, Z+3	; 0x03
    37a6:	4d 93       	st	X+, r20
    37a8:	5d 93       	st	X+, r21
    37aa:	6d 93       	st	X+, r22
    37ac:	7c 93       	st	X, r23
    37ae:	13 97       	sbiw	r26, 0x03	; 3
    t->min_exec_ticks=cur_task_stats[pid].min_exec_ticks;
    37b0:	44 81       	ldd	r20, Z+4	; 0x04
    37b2:	55 81       	ldd	r21, Z+5	; 0x05
    37b4:	66 81       	ldd	r22, Z+6	; 0x06
    37b6:	77 81       	ldd	r23, Z+7	; 0x07
    37b8:	14 96       	adiw	r26, 0x04	; 4
    37ba:	4d 93       	st	X+, r20
    37bc:	5d 93       	st	X+, r21
    37be:	6d 93       	st	X+, r22
    37c0:	7c 93       	st	X, r23
    37c2:	17 97       	sbiw	r26, 0x07	; 7
    t->max_exec_ticks=cur_task_stats[pid].max_exec_ticks;
    37c4:	40 85       	ldd	r20, Z+8	; 0x08
    37c6:	51 85       	ldd	r21, Z+9	; 0x09
    37c8:	62 85       	ldd	r22, Z+10	; 0x0a
    37ca:	73 85       	ldd	r23, Z+11	; 0x0b
    37cc:	18 96       	adiw	r26, 0x08	; 8
    37ce:	4d 93       	st	X+, r20
    37d0:	5d 93       	st	X+, r21
    37d2:	6d 93       	st	X+, r22
    37d4:	7c 93       	st	X, r23
    37d6:	1b 97       	sbiw	r26, 0x0b	; 11
    t->last_exec_ticks=cur_task_stats[pid].last_exec_ticks;
    37d8:	44 85       	ldd	r20, Z+12	; 0x0c
    37da:	55 85       	ldd	r21, Z+13	; 0x0d
    37dc:	66 85       	ldd	r22, Z+14	; 0x0e
    37de:	77 85       	ldd	r23, Z+15	; 0x0f
    37e0:	1c 96       	adiw	r26, 0x0c	; 12
    37e2:	4d 93       	st	X+, r20
    37e4:	5d 93       	st	X+, r21
    37e6:	6d 93       	st	X+, r22
    37e8:	7c 93       	st	X, r23
    37ea:	1f 97       	sbiw	r26, 0x0f	; 15
    t->swapped_in=cur_task_stats[pid].swapped_in;
    37ec:	40 89       	ldd	r20, Z+16	; 0x10
    37ee:	51 89       	ldd	r21, Z+17	; 0x11
    37f0:	62 89       	ldd	r22, Z+18	; 0x12
    37f2:	73 89       	ldd	r23, Z+19	; 0x13
    37f4:	50 96       	adiw	r26, 0x10	; 16
    37f6:	4d 93       	st	X+, r20
    37f8:	5d 93       	st	X+, r21
    37fa:	6d 93       	st	X+, r22
    37fc:	7c 93       	st	X, r23
    37fe:	53 97       	sbiw	r26, 0x13	; 19
    t->cur_ticks=cur_task_stats[pid].cur_ticks;
    3800:	44 89       	ldd	r20, Z+20	; 0x14
    3802:	55 89       	ldd	r21, Z+21	; 0x15
    3804:	66 89       	ldd	r22, Z+22	; 0x16
    3806:	77 89       	ldd	r23, Z+23	; 0x17
    3808:	54 96       	adiw	r26, 0x14	; 20
    380a:	4d 93       	st	X+, r20
    380c:	5d 93       	st	X+, r21
    380e:	6d 93       	st	X+, r22
    3810:	7c 93       	st	X, r23
    3812:	57 97       	sbiw	r26, 0x17	; 23
    t->preempted=cur_task_stats[pid].preempted;
    3814:	40 8d       	ldd	r20, Z+24	; 0x18
    3816:	51 8d       	ldd	r21, Z+25	; 0x19
    3818:	62 8d       	ldd	r22, Z+26	; 0x1a
    381a:	73 8d       	ldd	r23, Z+27	; 0x1b
    381c:	58 96       	adiw	r26, 0x18	; 24
    381e:	4d 93       	st	X+, r20
    3820:	5d 93       	st	X+, r21
    3822:	6d 93       	st	X+, r22
    3824:	7c 93       	st	X, r23
    3826:	5b 97       	sbiw	r26, 0x1b	; 27
    t->violations=cur_task_stats[pid].violations;
    3828:	84 8d       	ldd	r24, Z+28	; 0x1c
    382a:	5c 96       	adiw	r26, 0x1c	; 28
    382c:	8c 93       	st	X, r24
    382e:	5c 97       	sbiw	r26, 0x1c	; 28
    t->overflow=cur_task_stats[pid].overflow;
    3830:	85 8d       	ldd	r24, Z+29	; 0x1d
    3832:	5d 96       	adiw	r26, 0x1d	; 29
    3834:	8c 93       	st	X, r24

    return NRK_OK;
    3836:	81 e0       	ldi	r24, 0x01	; 1
    3838:	08 95       	ret
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    383a:	8f ef       	ldi	r24, 0xFF	; 255
    t->preempted=cur_task_stats[pid].preempted;
    t->violations=cur_task_stats[pid].violations;
    t->overflow=cur_task_stats[pid].overflow;

    return NRK_OK;
}
    383c:	08 95       	ret

0000383e <_nrk_errno_set>:
inline void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    383e:	e0 91 05 0a 	lds	r30, 0x0A05
    3842:	f0 91 06 0a 	lds	r31, 0x0A06
    3846:	84 87       	std	Z+12, r24	; 0x0c
    3848:	08 95       	ret

0000384a <nrk_errno_get>:
}

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    384a:	e0 91 05 0a 	lds	r30, 0x0A05
    384e:	f0 91 06 0a 	lds	r31, 0x0A06
}
    3852:	84 85       	ldd	r24, Z+12	; 0x0c
    3854:	08 95       	ret

00003856 <_nrk_log_error>:

#ifdef NRK_LOG_ERRORS
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{
    3856:	cf 93       	push	r28
    3858:	df 93       	push	r29
    385a:	d8 2f       	mov	r29, r24
    385c:	c6 2f       	mov	r28, r22

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    385e:	80 e0       	ldi	r24, 0x00	; 0
    3860:	92 e0       	ldi	r25, 0x02	; 2
    3862:	0e 94 76 16 	call	0x2cec	; 0x2cec <nrk_eeprom_read_byte>
    error_cnt++;
    3866:	8f 5f       	subi	r24, 0xFF	; 255
    if(error_cnt==255) error_cnt=0;
    3868:	8f 3f       	cpi	r24, 0xFF	; 255
    386a:	19 f0       	breq	.+6      	; 0x3872 <_nrk_log_error+0x1c>
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    error_cnt++;
    386c:	80 93 01 06 	sts	0x0601, r24
    3870:	02 c0       	rjmp	.+4      	; 0x3876 <_nrk_log_error+0x20>
    if(error_cnt==255) error_cnt=0;
    3872:	10 92 01 06 	sts	0x0601, r1
    // 2) write error
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6),error_num);
    3876:	20 91 01 06 	lds	r18, 0x0601
    387a:	36 e0       	ldi	r19, 0x06	; 6
    387c:	23 9f       	mul	r18, r19
    387e:	c0 01       	movw	r24, r0
    3880:	11 24       	eor	r1, r1
    3882:	6d 2f       	mov	r22, r29
    3884:	8f 5f       	subi	r24, 0xFF	; 255
    3886:	9d 4f       	sbci	r25, 0xFD	; 253
    3888:	0e 94 78 16 	call	0x2cf0	; 0x2cf0 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+1),error_task);
    388c:	80 91 01 06 	lds	r24, 0x0601
    3890:	46 e0       	ldi	r20, 0x06	; 6
    3892:	84 9f       	mul	r24, r20
    3894:	c0 01       	movw	r24, r0
    3896:	11 24       	eor	r1, r1
    3898:	6c 2f       	mov	r22, r28
    389a:	8e 5f       	subi	r24, 0xFE	; 254
    389c:	9d 4f       	sbci	r25, 0xFD	; 253
    389e:	0e 94 78 16 	call	0x2cf0	; 0x2cf0 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    38a2:	20 91 01 06 	lds	r18, 0x0601
    38a6:	40 91 fc 09 	lds	r20, 0x09FC
    38aa:	50 91 fd 09 	lds	r21, 0x09FD
    38ae:	60 91 fe 09 	lds	r22, 0x09FE
    38b2:	70 91 ff 09 	lds	r23, 0x09FF
    38b6:	67 2f       	mov	r22, r23
    38b8:	77 27       	eor	r23, r23
    38ba:	88 27       	eor	r24, r24
    38bc:	99 27       	eor	r25, r25
    38be:	46 e0       	ldi	r20, 0x06	; 6
    38c0:	24 9f       	mul	r18, r20
    38c2:	90 01       	movw	r18, r0
    38c4:	11 24       	eor	r1, r1
    38c6:	c9 01       	movw	r24, r18
    38c8:	8d 5f       	subi	r24, 0xFD	; 253
    38ca:	9d 4f       	sbci	r25, 0xFD	; 253
    38cc:	0e 94 78 16 	call	0x2cf0	; 0x2cf0 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    38d0:	20 91 01 06 	lds	r18, 0x0601
    38d4:	40 91 fc 09 	lds	r20, 0x09FC
    38d8:	50 91 fd 09 	lds	r21, 0x09FD
    38dc:	60 91 fe 09 	lds	r22, 0x09FE
    38e0:	70 91 ff 09 	lds	r23, 0x09FF
    38e4:	88 27       	eor	r24, r24
    38e6:	99 27       	eor	r25, r25
    38e8:	46 e0       	ldi	r20, 0x06	; 6
    38ea:	24 9f       	mul	r18, r20
    38ec:	90 01       	movw	r18, r0
    38ee:	11 24       	eor	r1, r1
    38f0:	c9 01       	movw	r24, r18
    38f2:	8c 5f       	subi	r24, 0xFC	; 252
    38f4:	9d 4f       	sbci	r25, 0xFD	; 253
    38f6:	0e 94 78 16 	call	0x2cf0	; 0x2cf0 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    38fa:	20 91 01 06 	lds	r18, 0x0601
    38fe:	40 91 fc 09 	lds	r20, 0x09FC
    3902:	50 91 fd 09 	lds	r21, 0x09FD
    3906:	60 91 fe 09 	lds	r22, 0x09FE
    390a:	70 91 ff 09 	lds	r23, 0x09FF
    390e:	99 27       	eor	r25, r25
    3910:	87 2f       	mov	r24, r23
    3912:	76 2f       	mov	r23, r22
    3914:	65 2f       	mov	r22, r21
    3916:	46 e0       	ldi	r20, 0x06	; 6
    3918:	24 9f       	mul	r18, r20
    391a:	90 01       	movw	r18, r0
    391c:	11 24       	eor	r1, r1
    391e:	c9 01       	movw	r24, r18
    3920:	8b 5f       	subi	r24, 0xFB	; 251
    3922:	9d 4f       	sbci	r25, 0xFD	; 253
    3924:	0e 94 78 16 	call	0x2cf0	; 0x2cf0 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    3928:	80 91 01 06 	lds	r24, 0x0601
    392c:	26 e0       	ldi	r18, 0x06	; 6
    392e:	82 9f       	mul	r24, r18
    3930:	c0 01       	movw	r24, r0
    3932:	11 24       	eor	r1, r1
    3934:	60 91 fc 09 	lds	r22, 0x09FC
    3938:	8a 5f       	subi	r24, 0xFA	; 250
    393a:	9d 4f       	sbci	r25, 0xFD	; 253
    393c:	0e 94 78 16 	call	0x2cf0	; 0x2cf0 <nrk_eeprom_write_byte>
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    3940:	60 91 01 06 	lds	r22, 0x0601
    3944:	80 e0       	ldi	r24, 0x00	; 0
    3946:	92 e0       	ldi	r25, 0x02	; 2
}
    3948:	df 91       	pop	r29
    394a:	cf 91       	pop	r28
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    394c:	0c 94 78 16 	jmp	0x2cf0	; 0x2cf0 <nrk_eeprom_write_byte>

00003950 <nrk_error_get>:

}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    3950:	fc 01       	movw	r30, r24
    if (error_num == 0)
    3952:	80 91 a8 08 	lds	r24, 0x08A8
    3956:	88 23       	and	r24, r24
    3958:	31 f0       	breq	.+12     	; 0x3966 <nrk_error_get+0x16>
        return 0;
    *code = error_num;
    395a:	db 01       	movw	r26, r22
    395c:	8c 93       	st	X, r24
    *task_id = error_task;
    395e:	80 91 a5 06 	lds	r24, 0x06A5
    3962:	80 83       	st	Z, r24
    return 1;
    3964:	81 e0       	ldi	r24, 0x01	; 1
}
    3966:	08 95       	ret

00003968 <nrk_error_print>:
uint8_t i,t;




    if (error_num == 0)
    3968:	80 91 a8 08 	lds	r24, 0x08A8
    396c:	88 23       	and	r24, r24
    396e:	09 f4       	brne	.+2      	; 0x3972 <nrk_error_print+0xa>
    3970:	83 c0       	rjmp	.+262    	; 0x3a78 <nrk_error_print+0x110>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    3972:	86 eb       	ldi	r24, 0xB6	; 182
    3974:	95 e0       	ldi	r25, 0x05	; 5
    3976:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
        printf ("%d", error_task);
    397a:	80 91 a5 06 	lds	r24, 0x06A5
    397e:	1f 92       	push	r1
    3980:	8f 93       	push	r24
    3982:	83 e2       	ldi	r24, 0x23	; 35
    3984:	93 e0       	ldi	r25, 0x03	; 3
    3986:	9f 93       	push	r25
    3988:	8f 93       	push	r24
    398a:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
        nrk_kprintf (PSTR ("): "));
    398e:	82 eb       	ldi	r24, 0xB2	; 178
    3990:	95 e0       	ldi	r25, 0x05	; 5
    3992:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    3996:	0f 90       	pop	r0
    3998:	0f 90       	pop	r0
    399a:	0f 90       	pop	r0
    399c:	0f 90       	pop	r0
    399e:	80 91 a8 08 	lds	r24, 0x08A8
    39a2:	88 31       	cpi	r24, 0x18	; 24
    39a4:	10 f0       	brcs	.+4      	; 0x39aa <nrk_error_print+0x42>
            error_num = NRK_UNKOWN;
    39a6:	10 92 a8 08 	sts	0x08A8, r1
        switch (error_num)
    39aa:	e0 91 a8 08 	lds	r30, 0x08A8
    39ae:	8e 2f       	mov	r24, r30
    39b0:	90 e0       	ldi	r25, 0x00	; 0
    39b2:	fc 01       	movw	r30, r24
    39b4:	31 97       	sbiw	r30, 0x01	; 1
    39b6:	e6 31       	cpi	r30, 0x16	; 22
    39b8:	f1 05       	cpc	r31, r1
    39ba:	08 f0       	brcs	.+2      	; 0x39be <nrk_error_print+0x56>
    39bc:	46 c0       	rjmp	.+140    	; 0x3a4a <nrk_error_print+0xe2>
    39be:	e6 54       	subi	r30, 0x46	; 70
    39c0:	ff 4f       	sbci	r31, 0xFF	; 255
    39c2:	0c 94 58 33 	jmp	0x66b0	; 0x66b0 <__tablejump2__>
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    39c6:	86 e7       	ldi	r24, 0x76	; 118
    39c8:	95 e0       	ldi	r25, 0x05	; 5
    39ca:	41 c0       	rjmp	.+130    	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    39cc:	8f e4       	ldi	r24, 0x4F	; 79
    39ce:	95 e0       	ldi	r25, 0x05	; 5
    39d0:	3e c0       	rjmp	.+124    	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    39d2:	8b e3       	ldi	r24, 0x3B	; 59
    39d4:	95 e0       	ldi	r25, 0x05	; 5
    39d6:	3b c0       	rjmp	.+118    	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    39d8:	85 e2       	ldi	r24, 0x25	; 37
    39da:	95 e0       	ldi	r25, 0x05	; 5
    39dc:	38 c0       	rjmp	.+112    	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    39de:	8a e0       	ldi	r24, 0x0A	; 10
    39e0:	95 e0       	ldi	r25, 0x05	; 5
    39e2:	35 c0       	rjmp	.+106    	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    39e4:	84 ef       	ldi	r24, 0xF4	; 244
    39e6:	94 e0       	ldi	r25, 0x04	; 4
    39e8:	32 c0       	rjmp	.+100    	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    39ea:	8c ed       	ldi	r24, 0xDC	; 220
    39ec:	94 e0       	ldi	r25, 0x04	; 4
    39ee:	2f c0       	rjmp	.+94     	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    39f0:	89 ec       	ldi	r24, 0xC9	; 201
    39f2:	94 e0       	ldi	r25, 0x04	; 4
    39f4:	2c c0       	rjmp	.+88     	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    39f6:	86 eb       	ldi	r24, 0xB6	; 182
    39f8:	94 e0       	ldi	r25, 0x04	; 4
    39fa:	29 c0       	rjmp	.+82     	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    39fc:	88 e9       	ldi	r24, 0x98	; 152
    39fe:	94 e0       	ldi	r25, 0x04	; 4
    3a00:	26 c0       	rjmp	.+76     	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    3a02:	83 e7       	ldi	r24, 0x73	; 115
    3a04:	94 e0       	ldi	r25, 0x04	; 4
    3a06:	23 c0       	rjmp	.+70     	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    3a08:	87 e6       	ldi	r24, 0x67	; 103
    3a0a:	94 e0       	ldi	r25, 0x04	; 4
    3a0c:	20 c0       	rjmp	.+64     	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    3a0e:	8c e4       	ldi	r24, 0x4C	; 76
    3a10:	94 e0       	ldi	r25, 0x04	; 4
    3a12:	1d c0       	rjmp	.+58     	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    3a14:	8d e3       	ldi	r24, 0x3D	; 61
    3a16:	94 e0       	ldi	r25, 0x04	; 4
    3a18:	1a c0       	rjmp	.+52     	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    3a1a:	89 e2       	ldi	r24, 0x29	; 41
    3a1c:	94 e0       	ldi	r25, 0x04	; 4
    3a1e:	17 c0       	rjmp	.+46     	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    3a20:	88 e1       	ldi	r24, 0x18	; 24
    3a22:	94 e0       	ldi	r25, 0x04	; 4
    3a24:	14 c0       	rjmp	.+40     	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    3a26:	84 e0       	ldi	r24, 0x04	; 4
    3a28:	94 e0       	ldi	r25, 0x04	; 4
    3a2a:	11 c0       	rjmp	.+34     	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    3a2c:	84 ee       	ldi	r24, 0xE4	; 228
    3a2e:	93 e0       	ldi	r25, 0x03	; 3
    3a30:	0e c0       	rjmp	.+28     	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    3a32:	8c ec       	ldi	r24, 0xCC	; 204
    3a34:	93 e0       	ldi	r25, 0x03	; 3
    3a36:	0b c0       	rjmp	.+22     	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    3a38:	81 eb       	ldi	r24, 0xB1	; 177
    3a3a:	93 e0       	ldi	r25, 0x03	; 3
    3a3c:	08 c0       	rjmp	.+16     	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    3a3e:	80 ea       	ldi	r24, 0xA0	; 160
    3a40:	93 e0       	ldi	r25, 0x03	; 3
    3a42:	05 c0       	rjmp	.+10     	; 0x3a4e <nrk_error_print+0xe6>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    3a44:	81 e9       	ldi	r24, 0x91	; 145
    3a46:	93 e0       	ldi	r25, 0x03	; 3
    3a48:	02 c0       	rjmp	.+4      	; 0x3a4e <nrk_error_print+0xe6>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    3a4a:	8a e8       	ldi	r24, 0x8A	; 138
    3a4c:	93 e0       	ldi	r25, 0x03	; 3
    3a4e:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
        }
        putchar ('\r');
    3a52:	60 91 58 0a 	lds	r22, 0x0A58
    3a56:	70 91 59 0a 	lds	r23, 0x0A59
    3a5a:	8d e0       	ldi	r24, 0x0D	; 13
    3a5c:	90 e0       	ldi	r25, 0x00	; 0
    3a5e:	0e 94 da 33 	call	0x67b4	; 0x67b4 <fputc>
        putchar ('\n');
    3a62:	60 91 58 0a 	lds	r22, 0x0A58
    3a66:	70 91 59 0a 	lds	r23, 0x0A59
    3a6a:	8a e0       	ldi	r24, 0x0A	; 10
    3a6c:	90 e0       	ldi	r25, 0x00	; 0
    3a6e:	0e 94 da 33 	call	0x67b4	; 0x67b4 <fputc>
}


#endif

    return error_num;
    3a72:	80 91 a8 08 	lds	r24, 0x08A8
    3a76:	08 95       	ret




    if (error_num == 0)
        return 0;
    3a78:	80 e0       	ldi	r24, 0x00	; 0


#endif

    return error_num;
}
    3a7a:	08 95       	ret

00003a7c <clear_regs>:

inline void clear_regs()
{

        GTCCR=0;
    3a7c:	13 bc       	out	0x23, r1	; 35
        ASSR=0;
    3a7e:	10 92 b6 00 	sts	0x00B6, r1

        OCR0B=0;
    3a82:	18 bc       	out	0x28, r1	; 40
        OCR0A=0;
    3a84:	17 bc       	out	0x27, r1	; 39
        TCNT0=0;
    3a86:	16 bc       	out	0x26, r1	; 38
        TCCR0B=0;
    3a88:	15 bc       	out	0x25, r1	; 37
        TCCR0A=0;
    3a8a:	14 bc       	out	0x24, r1	; 36

        EIMSK=0;
    3a8c:	1d ba       	out	0x1d, r1	; 29
        EIFR=0;
    3a8e:	1c ba       	out	0x1c, r1	; 28
        PCIFR=0;
    3a90:	1b ba       	out	0x1b, r1	; 27


        OCR3B =0;
    3a92:	10 92 9b 00 	sts	0x009B, r1
    3a96:	10 92 9a 00 	sts	0x009A, r1
        OCR3A =0;
    3a9a:	10 92 99 00 	sts	0x0099, r1
    3a9e:	10 92 98 00 	sts	0x0098, r1
        TCNT3 =0;
    3aa2:	10 92 95 00 	sts	0x0095, r1
    3aa6:	10 92 94 00 	sts	0x0094, r1
        TCCR3B=0;
    3aaa:	10 92 91 00 	sts	0x0091, r1
        TCCR3A=0;
    3aae:	10 92 90 00 	sts	0x0090, r1
        TIFR3=0;
    3ab2:	18 ba       	out	0x18, r1	; 24
        TIMSK3=0;
    3ab4:	10 92 71 00 	sts	0x0071, r1


        OCR2B =0;
    3ab8:	10 92 b4 00 	sts	0x00B4, r1
        OCR2A =0;
    3abc:	10 92 b3 00 	sts	0x00B3, r1
        TCNT2 =0;
    3ac0:	10 92 b2 00 	sts	0x00B2, r1
        TCCR2B=0;
    3ac4:	10 92 b1 00 	sts	0x00B1, r1
        TCCR2A=0;
    3ac8:	e0 eb       	ldi	r30, 0xB0	; 176
    3aca:	f0 e0       	ldi	r31, 0x00	; 0
    3acc:	10 82       	st	Z, r1
        TCCR2A=0;
    3ace:	10 82       	st	Z, r1
        TIFR2=0;
    3ad0:	17 ba       	out	0x17, r1	; 23
        TIMSK2=0;
    3ad2:	10 92 70 00 	sts	0x0070, r1


	// set all bits to 1 in order to clear
	MCUSR=0xff;
    3ad6:	8f ef       	ldi	r24, 0xFF	; 255
    3ad8:	84 bf       	out	0x34, r24	; 52
    3ada:	08 95       	ret

00003adc <nrk_error_handle>:
    		nrk_watchdog_disable();
	#endif
#endif

#ifdef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    3adc:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <nrk_int_disable>
    nrk_watchdog_disable();
    3ae0:	0e 94 2b 30 	call	0x6056	; 0x6056 <nrk_watchdog_disable>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    3ae4:	80 91 a8 08 	lds	r24, 0x08A8
    3ae8:	80 31       	cpi	r24, 0x10	; 16
    3aea:	71 f0       	breq	.+28     	; 0x3b08 <nrk_error_handle+0x2c>
    3aec:	83 51       	subi	r24, 0x13	; 19
    3aee:	82 30       	cpi	r24, 0x02	; 2
    3af0:	58 f0       	brcs	.+22     	; 0x3b08 <nrk_error_handle+0x2c>
        {
	    clear_regs();
    3af2:	0e 94 3e 1d 	call	0x3a7c	; 0x3a7c <clear_regs>
	    #ifdef NRK_REPORT_ERRORS
	    nrk_kprintf(PSTR("NRK Reboot...\r\n" ));
    3af6:	82 ec       	ldi	r24, 0xC2	; 194
    3af8:	95 e0       	ldi	r25, 0x05	; 5
    3afa:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>
	    #endif NRK_REPORT_ERRORS
            nrk_watchdog_enable();
    3afe:	0e 94 39 30 	call	0x6072	; 0x6072 <nrk_watchdog_enable>
            nrk_int_disable();
    3b02:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <nrk_int_disable>
    3b06:	ff cf       	rjmp	.-2      	; 0x3b06 <nrk_error_handle+0x2a>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    3b08:	10 92 a8 08 	sts	0x08A8, r1
    3b0c:	08 95       	ret

00003b0e <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    3b0e:	80 93 a8 08 	sts	0x08A8, r24
    error_task = nrk_cur_task_TCB->task_ID;
    3b12:	e0 91 05 0a 	lds	r30, 0x0A05
    3b16:	f0 91 06 0a 	lds	r31, 0x0A06
    3b1a:	60 85       	ldd	r22, Z+8	; 0x08
    3b1c:	60 93 a5 06 	sts	0x06A5, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3b20:	0e 94 2b 1c 	call	0x3856	; 0x3856 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3b24:	0e 94 b4 1c 	call	0x3968	; 0x3968 <nrk_error_print>
#endif 

nrk_error_handle();
    3b28:	0c 94 6e 1d 	jmp	0x3adc	; 0x3adc <nrk_error_handle>

00003b2c <nrk_kernel_error_add>:

}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    error_num = n;
    3b2c:	80 93 a8 08 	sts	0x08A8, r24
    error_task = task;
    3b30:	60 93 a5 06 	sts	0x06A5, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3b34:	0e 94 2b 1c 	call	0x3856	; 0x3856 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3b38:	0e 94 b4 1c 	call	0x3968	; 0x3968 <nrk_error_print>
#endif 

nrk_error_handle();
    3b3c:	0c 94 6e 1d 	jmp	0x3adc	; 0x3adc <nrk_error_handle>

00003b40 <pause>:
    }

}

void pause()
{
    3b40:	cf 93       	push	r28
    3b42:	df 93       	push	r29
    3b44:	1f 92       	push	r1
    3b46:	cd b7       	in	r28, 0x3d	; 61
    3b48:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3b4a:	19 82       	std	Y+1, r1	; 0x01
    3b4c:	89 81       	ldd	r24, Y+1	; 0x01
    3b4e:	84 36       	cpi	r24, 0x64	; 100
    3b50:	40 f4       	brcc	.+16     	; 0x3b62 <pause+0x22>
        nrk_spin_wait_us (2000);
    3b52:	80 ed       	ldi	r24, 0xD0	; 208
    3b54:	97 e0       	ldi	r25, 0x07	; 7
    3b56:	0e 94 67 2c 	call	0x58ce	; 0x58ce <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3b5a:	89 81       	ldd	r24, Y+1	; 0x01
    3b5c:	8f 5f       	subi	r24, 0xFF	; 255
    3b5e:	89 83       	std	Y+1, r24	; 0x01
    3b60:	f5 cf       	rjmp	.-22     	; 0x3b4c <pause+0xc>
        nrk_spin_wait_us (2000);
}
    3b62:	0f 90       	pop	r0
    3b64:	df 91       	pop	r29
    3b66:	cf 91       	pop	r28
    3b68:	08 95       	ret

00003b6a <blink_dash>:

}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    3b6a:	80 e0       	ldi	r24, 0x00	; 0
    3b6c:	90 e0       	ldi	r25, 0x00	; 0
    3b6e:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <nrk_led_set>
    pause();
    3b72:	0e 94 a0 1d 	call	0x3b40	; 0x3b40 <pause>
    pause();
    3b76:	0e 94 a0 1d 	call	0x3b40	; 0x3b40 <pause>
    pause();
    3b7a:	0e 94 a0 1d 	call	0x3b40	; 0x3b40 <pause>
    nrk_led_clr(GREEN_LED);
    3b7e:	80 e0       	ldi	r24, 0x00	; 0
    3b80:	90 e0       	ldi	r25, 0x00	; 0
    3b82:	0e 94 e1 15 	call	0x2bc2	; 0x2bc2 <nrk_led_clr>
    pause();
    3b86:	0c 94 a0 1d 	jmp	0x3b40	; 0x3b40 <pause>

00003b8a <blink_dot>:
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    3b8a:	80 e0       	ldi	r24, 0x00	; 0
    3b8c:	90 e0       	ldi	r25, 0x00	; 0
    3b8e:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <nrk_led_set>
    pause();
    3b92:	0e 94 a0 1d 	call	0x3b40	; 0x3b40 <pause>
    nrk_led_clr(GREEN_LED);
    3b96:	80 e0       	ldi	r24, 0x00	; 0
    3b98:	90 e0       	ldi	r25, 0x00	; 0
    3b9a:	0e 94 e1 15 	call	0x2bc2	; 0x2bc2 <nrk_led_clr>
    pause();
    3b9e:	0c 94 a0 1d 	jmp	0x3b40	; 0x3b40 <pause>

00003ba2 <blink_morse_code_error>:
}


void blink_morse_code_error( uint8_t number )
{
    3ba2:	ff 92       	push	r15
    3ba4:	0f 93       	push	r16
    3ba6:	1f 93       	push	r17
    3ba8:	cf 93       	push	r28
    3baa:	df 93       	push	r29
    3bac:	00 d0       	rcall	.+0      	; 0x3bae <blink_morse_code_error+0xc>
    3bae:	1f 92       	push	r1
    3bb0:	cd b7       	in	r28, 0x3d	; 61
    3bb2:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    3bb4:	1f 92       	push	r1
    3bb6:	8f 93       	push	r24
    3bb8:	83 e2       	ldi	r24, 0x23	; 35
    3bba:	93 e0       	ldi	r25, 0x03	; 3
    3bbc:	9f 93       	push	r25
    3bbe:	8f 93       	push	r24
    3bc0:	8e 01       	movw	r16, r28
    3bc2:	0f 5f       	subi	r16, 0xFF	; 255
    3bc4:	1f 4f       	sbci	r17, 0xFF	; 255
    3bc6:	1f 93       	push	r17
    3bc8:	0f 93       	push	r16
    3bca:	0e 94 5c 34 	call	0x68b8	; 0x68b8 <sprintf>

    for(i=0; i<strlen(str); i++ )
    3bce:	0f 90       	pop	r0
    3bd0:	0f 90       	pop	r0
    3bd2:	0f 90       	pop	r0
    3bd4:	0f 90       	pop	r0
    3bd6:	0f 90       	pop	r0
    3bd8:	0f 90       	pop	r0
    3bda:	f1 2c       	mov	r15, r1
    3bdc:	f8 01       	movw	r30, r16
    3bde:	01 90       	ld	r0, Z+
    3be0:	00 20       	and	r0, r0
    3be2:	e9 f7       	brne	.-6      	; 0x3bde <blink_morse_code_error+0x3c>
    3be4:	31 97       	sbiw	r30, 0x01	; 1
    3be6:	e0 1b       	sub	r30, r16
    3be8:	f1 0b       	sbc	r31, r17
    3bea:	8f 2d       	mov	r24, r15
    3bec:	90 e0       	ldi	r25, 0x00	; 0
    3bee:	8e 17       	cp	r24, r30
    3bf0:	9f 07       	cpc	r25, r31
    3bf2:	08 f0       	brcs	.+2      	; 0x3bf6 <blink_morse_code_error+0x54>
    3bf4:	5d c0       	rjmp	.+186    	; 0x3cb0 <blink_morse_code_error+0x10e>
    {
        switch( str[i])
    3bf6:	f8 01       	movw	r30, r16
    3bf8:	e8 0f       	add	r30, r24
    3bfa:	f9 1f       	adc	r31, r25
    3bfc:	e0 81       	ld	r30, Z
    3bfe:	8e 2f       	mov	r24, r30
    3c00:	90 e0       	ldi	r25, 0x00	; 0
    3c02:	fc 01       	movw	r30, r24
    3c04:	f0 97       	sbiw	r30, 0x30	; 48
    3c06:	ea 30       	cpi	r30, 0x0A	; 10
    3c08:	f1 05       	cpc	r31, r1
    3c0a:	08 f0       	brcs	.+2      	; 0x3c0e <blink_morse_code_error+0x6c>
    3c0c:	49 c0       	rjmp	.+146    	; 0x3ca0 <blink_morse_code_error+0xfe>
    3c0e:	e0 53       	subi	r30, 0x30	; 48
    3c10:	ff 4f       	sbci	r31, 0xFF	; 255
    3c12:	0c 94 58 33 	jmp	0x66b0	; 0x66b0 <__tablejump2__>
        {
        case '0':
            blink_dash();
    3c16:	0e 94 b5 1d 	call	0x3b6a	; 0x3b6a <blink_dash>
    3c1a:	02 c0       	rjmp	.+4      	; 0x3c20 <blink_morse_code_error+0x7e>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    3c1c:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <blink_dot>
            blink_dash();
    3c20:	0e 94 b5 1d 	call	0x3b6a	; 0x3b6a <blink_dash>
            blink_dash();
    3c24:	0e 94 b5 1d 	call	0x3b6a	; 0x3b6a <blink_dash>
            blink_dash();
    3c28:	0e 94 b5 1d 	call	0x3b6a	; 0x3b6a <blink_dash>
            blink_dash();
    3c2c:	0e 94 b5 1d 	call	0x3b6a	; 0x3b6a <blink_dash>
            break;
    3c30:	37 c0       	rjmp	.+110    	; 0x3ca0 <blink_morse_code_error+0xfe>
        case '2':
            blink_dot();
    3c32:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <blink_dot>
            blink_dot();
    3c36:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <blink_dot>
    3c3a:	f4 cf       	rjmp	.-24     	; 0x3c24 <blink_morse_code_error+0x82>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    3c3c:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <blink_dot>
            blink_dot();
    3c40:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <blink_dot>
            blink_dot();
    3c44:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <blink_dot>
    3c48:	ef cf       	rjmp	.-34     	; 0x3c28 <blink_morse_code_error+0x86>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    3c4a:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <blink_dot>
            blink_dot();
    3c4e:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <blink_dot>
            blink_dot();
    3c52:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <blink_dot>
            blink_dot();
    3c56:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <blink_dot>
    3c5a:	e8 cf       	rjmp	.-48     	; 0x3c2c <blink_morse_code_error+0x8a>
            blink_dash();
            break;
        case '5':
            blink_dot();
    3c5c:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <blink_dot>
    3c60:	02 c0       	rjmp	.+4      	; 0x3c66 <blink_morse_code_error+0xc4>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    3c62:	0e 94 b5 1d 	call	0x3b6a	; 0x3b6a <blink_dash>
            blink_dot();
    3c66:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <blink_dot>
    3c6a:	04 c0       	rjmp	.+8      	; 0x3c74 <blink_morse_code_error+0xd2>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    3c6c:	0e 94 b5 1d 	call	0x3b6a	; 0x3b6a <blink_dash>
            blink_dash();
    3c70:	0e 94 b5 1d 	call	0x3b6a	; 0x3b6a <blink_dash>
            blink_dot();
    3c74:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <blink_dot>
    3c78:	06 c0       	rjmp	.+12     	; 0x3c86 <blink_morse_code_error+0xe4>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    3c7a:	0e 94 b5 1d 	call	0x3b6a	; 0x3b6a <blink_dash>
            blink_dash();
    3c7e:	0e 94 b5 1d 	call	0x3b6a	; 0x3b6a <blink_dash>
            blink_dash();
    3c82:	0e 94 b5 1d 	call	0x3b6a	; 0x3b6a <blink_dash>
            blink_dot();
    3c86:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <blink_dot>
    3c8a:	08 c0       	rjmp	.+16     	; 0x3c9c <blink_morse_code_error+0xfa>
            blink_dot();
            break;
        case '9':
            blink_dash();
    3c8c:	0e 94 b5 1d 	call	0x3b6a	; 0x3b6a <blink_dash>
            blink_dash();
    3c90:	0e 94 b5 1d 	call	0x3b6a	; 0x3b6a <blink_dash>
            blink_dash();
    3c94:	0e 94 b5 1d 	call	0x3b6a	; 0x3b6a <blink_dash>
            blink_dash();
    3c98:	0e 94 b5 1d 	call	0x3b6a	; 0x3b6a <blink_dash>
            blink_dot();
    3c9c:	0e 94 c5 1d 	call	0x3b8a	; 0x3b8a <blink_dot>
            break;
        }
        pause();
    3ca0:	0e 94 a0 1d 	call	0x3b40	; 0x3b40 <pause>
        pause();
    3ca4:	0e 94 a0 1d 	call	0x3b40	; 0x3b40 <pause>
        pause();
    3ca8:	0e 94 a0 1d 	call	0x3b40	; 0x3b40 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    3cac:	f3 94       	inc	r15
    3cae:	96 cf       	rjmp	.-212    	; 0x3bdc <blink_morse_code_error+0x3a>
        pause();
        pause();
        pause();
    }

}
    3cb0:	0f 90       	pop	r0
    3cb2:	0f 90       	pop	r0
    3cb4:	0f 90       	pop	r0
    3cb6:	df 91       	pop	r29
    3cb8:	cf 91       	pop	r28
    3cba:	1f 91       	pop	r17
    3cbc:	0f 91       	pop	r16
    3cbe:	ff 90       	pop	r15
    3cc0:	08 95       	ret

00003cc2 <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    3cc2:	6f 92       	push	r6
    3cc4:	7f 92       	push	r7
    3cc6:	8f 92       	push	r8
    3cc8:	9f 92       	push	r9
    3cca:	af 92       	push	r10
    3ccc:	bf 92       	push	r11
    3cce:	cf 92       	push	r12
    3cd0:	df 92       	push	r13
    3cd2:	ef 92       	push	r14
    3cd4:	ff 92       	push	r15
    3cd6:	0f 93       	push	r16
    3cd8:	1f 93       	push	r17
    3cda:	cf 93       	push	r28
    3cdc:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    3cde:	82 ed       	ldi	r24, 0xD2	; 210
    3ce0:	95 e0       	ldi	r25, 0x05	; 5
    3ce2:	0e 94 a7 12 	call	0x254e	; 0x254e <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    3ce6:	e0 91 05 0a 	lds	r30, 0x0A05
    3cea:	f0 91 06 0a 	lds	r31, 0x0A06
    3cee:	80 85       	ldd	r24, Z+8	; 0x08
    3cf0:	28 2f       	mov	r18, r24
    3cf2:	33 27       	eor	r19, r19
    3cf4:	27 fd       	sbrc	r18, 7
    3cf6:	30 95       	com	r19
    3cf8:	3f 93       	push	r19
    3cfa:	8f 93       	push	r24
    3cfc:	8f e4       	ldi	r24, 0x4F	; 79
    3cfe:	93 e0       	ldi	r25, 0x03	; 3
    3d00:	9f 93       	push	r25
    3d02:	8f 93       	push	r24
    3d04:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    3d08:	e0 91 05 0a 	lds	r30, 0x0A05
    3d0c:	f0 91 06 0a 	lds	r31, 0x0A06
    3d10:	c2 81       	ldd	r28, Z+2	; 0x02
    3d12:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    3d14:	df 93       	push	r29
    3d16:	cf 93       	push	r28
    3d18:	83 e8       	ldi	r24, 0x83	; 131
    3d1a:	93 e0       	ldi	r25, 0x03	; 3
    3d1c:	9f 93       	push	r25
    3d1e:	8f 93       	push	r24
    3d20:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
    printf( "canary = %x ",*stkc );
    3d24:	88 81       	ld	r24, Y
    3d26:	1f 92       	push	r1
    3d28:	8f 93       	push	r24
    3d2a:	88 e5       	ldi	r24, 0x58	; 88
    3d2c:	93 e0       	ldi	r25, 0x03	; 3
    3d2e:	9f 93       	push	r25
    3d30:	8f 93       	push	r24
    3d32:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    3d36:	e0 91 05 0a 	lds	r30, 0x0A05
    3d3a:	f0 91 06 0a 	lds	r31, 0x0A06
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    3d3e:	81 81       	ldd	r24, Z+1	; 0x01
    3d40:	8f 93       	push	r24
    3d42:	80 81       	ld	r24, Z
    3d44:	8f 93       	push	r24
    3d46:	85 e6       	ldi	r24, 0x65	; 101
    3d48:	93 e0       	ldi	r25, 0x03	; 3
    3d4a:	9f 93       	push	r25
    3d4c:	8f 93       	push	r24
    3d4e:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    3d52:	80 91 06 0a 	lds	r24, 0x0A06
    3d56:	8f 93       	push	r24
    3d58:	80 91 05 0a 	lds	r24, 0x0A05
    3d5c:	8f 93       	push	r24
    3d5e:	8f e6       	ldi	r24, 0x6F	; 111
    3d60:	93 e0       	ldi	r25, 0x03	; 3
    3d62:	9f 93       	push	r25
    3d64:	8f 93       	push	r24
    3d66:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
    3d6a:	c8 e6       	ldi	r28, 0x68	; 104
    3d6c:	d9 e0       	ldi	r29, 0x09	; 9
    3d6e:	ed b7       	in	r30, 0x3d	; 61
    3d70:	fe b7       	in	r31, 0x3e	; 62
    3d72:	74 96       	adiw	r30, 0x14	; 20
    3d74:	0f b6       	in	r0, 0x3f	; 63
    3d76:	f8 94       	cli
    3d78:	fe bf       	out	0x3e, r31	; 62
    3d7a:	0f be       	out	0x3f, r0	; 63
    3d7c:	ed bf       	out	0x3d, r30	; 61
    3d7e:	00 e0       	ldi	r16, 0x00	; 0
    3d80:	10 e0       	ldi	r17, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3d82:	8f e7       	ldi	r24, 0x7F	; 127
    3d84:	68 2e       	mov	r6, r24
    3d86:	83 e0       	ldi	r24, 0x03	; 3
    3d88:	78 2e       	mov	r7, r24
        printf( "canary = %x ",*stkc );
    3d8a:	98 e5       	ldi	r25, 0x58	; 88
    3d8c:	89 2e       	mov	r8, r25
    3d8e:	93 e0       	ldi	r25, 0x03	; 3
    3d90:	99 2e       	mov	r9, r25
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    3d92:	25 e6       	ldi	r18, 0x65	; 101
    3d94:	a2 2e       	mov	r10, r18
    3d96:	23 e0       	ldi	r18, 0x03	; 3
    3d98:	b2 2e       	mov	r11, r18
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3d9a:	3f e6       	ldi	r19, 0x6F	; 111
    3d9c:	c3 2e       	mov	r12, r19
    3d9e:	33 e0       	ldi	r19, 0x03	; 3
    3da0:	d3 2e       	mov	r13, r19
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    3da2:	ea 80       	ldd	r14, Y+2	; 0x02
    3da4:	fb 80       	ldd	r15, Y+3	; 0x03
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3da6:	ff 92       	push	r15
    3da8:	ef 92       	push	r14
    3daa:	1f 93       	push	r17
    3dac:	0f 93       	push	r16
    3dae:	7f 92       	push	r7
    3db0:	6f 92       	push	r6
    3db2:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
        printf( "canary = %x ",*stkc );
    3db6:	f7 01       	movw	r30, r14
    3db8:	80 81       	ld	r24, Z
    3dba:	1f 92       	push	r1
    3dbc:	8f 93       	push	r24
    3dbe:	9f 92       	push	r9
    3dc0:	8f 92       	push	r8
    3dc2:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    3dc6:	89 81       	ldd	r24, Y+1	; 0x01
    3dc8:	8f 93       	push	r24
    3dca:	88 81       	ld	r24, Y
    3dcc:	8f 93       	push	r24
    3dce:	bf 92       	push	r11
    3dd0:	af 92       	push	r10
    3dd2:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3dd6:	df 93       	push	r29
    3dd8:	cf 93       	push	r28
    3dda:	df 92       	push	r13
    3ddc:	cf 92       	push	r12
    3dde:	0e 94 12 34 	call	0x6824	; 0x6824 <printf>
    3de2:	0f 5f       	subi	r16, 0xFF	; 255
    3de4:	1f 4f       	sbci	r17, 0xFF	; 255
    3de6:	ab 96       	adiw	r28, 0x2b	; 43
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    3de8:	ed b7       	in	r30, 0x3d	; 61
    3dea:	fe b7       	in	r31, 0x3e	; 62
    3dec:	72 96       	adiw	r30, 0x12	; 18
    3dee:	0f b6       	in	r0, 0x3f	; 63
    3df0:	f8 94       	cli
    3df2:	fe bf       	out	0x3e, r31	; 62
    3df4:	0f be       	out	0x3f, r0	; 63
    3df6:	ed bf       	out	0x3d, r30	; 61
    3df8:	03 30       	cpi	r16, 0x03	; 3
    3dfa:	11 05       	cpc	r17, r1
    3dfc:	91 f6       	brne	.-92     	; 0x3da2 <dump_stack_info+0xe0>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    3dfe:	df 91       	pop	r29
    3e00:	cf 91       	pop	r28
    3e02:	1f 91       	pop	r17
    3e04:	0f 91       	pop	r16
    3e06:	ff 90       	pop	r15
    3e08:	ef 90       	pop	r14
    3e0a:	df 90       	pop	r13
    3e0c:	cf 90       	pop	r12
    3e0e:	bf 90       	pop	r11
    3e10:	af 90       	pop	r10
    3e12:	9f 90       	pop	r9
    3e14:	8f 90       	pop	r8
    3e16:	7f 90       	pop	r7
    3e18:	6f 90       	pop	r6
    3e1a:	08 95       	ret

00003e1c <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    3e1c:	cf 93       	push	r28
    3e1e:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    3e20:	e0 91 05 0a 	lds	r30, 0x0A05
    3e24:	f0 91 06 0a 	lds	r31, 0x0A06
    3e28:	c2 81       	ldd	r28, Z+2	; 0x02
    3e2a:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3e2c:	88 81       	ld	r24, Y
    3e2e:	85 35       	cpi	r24, 0x55	; 85
    3e30:	39 f0       	breq	.+14     	; 0x3e40 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3e32:	0e 94 61 1e 	call	0x3cc2	; 0x3cc2 <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    3e36:	81 e0       	ldi	r24, 0x01	; 1
    3e38:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    3e3c:	85 e5       	ldi	r24, 0x55	; 85
    3e3e:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    3e40:	e0 91 05 0a 	lds	r30, 0x0A05
    3e44:	f0 91 06 0a 	lds	r31, 0x0A06
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3e48:	80 81       	ld	r24, Z
    3e4a:	91 81       	ldd	r25, Z+1	; 0x01
    3e4c:	81 15       	cp	r24, r1
    3e4e:	92 44       	sbci	r25, 0x42	; 66
    3e50:	38 f0       	brcs	.+14     	; 0x3e60 <nrk_stack_check+0x44>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3e52:	0e 94 61 1e 	call	0x3cc2	; 0x3cc2 <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3e56:	82 e1       	ldi	r24, 0x12	; 18




#endif
}
    3e58:	df 91       	pop	r29
    3e5a:	cf 91       	pop	r28
    if(stkc > (unsigned char *)RAMEND )
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3e5c:	0c 94 87 1d 	jmp	0x3b0e	; 0x3b0e <nrk_error_add>




#endif
}
    3e60:	df 91       	pop	r29
    3e62:	cf 91       	pop	r28
    3e64:	08 95       	ret

00003e66 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    3e66:	2b e2       	ldi	r18, 0x2B	; 43
    3e68:	82 02       	muls	r24, r18
    3e6a:	c0 01       	movw	r24, r0
    3e6c:	11 24       	eor	r1, r1
    3e6e:	fc 01       	movw	r30, r24
    3e70:	e8 59       	subi	r30, 0x98	; 152
    3e72:	f6 4f       	sbci	r31, 0xF6	; 246
    3e74:	a2 81       	ldd	r26, Z+2	; 0x02
    3e76:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3e78:	8c 91       	ld	r24, X
    3e7a:	85 35       	cpi	r24, 0x55	; 85
    3e7c:	19 f0       	breq	.+6      	; 0x3e84 <nrk_stack_check_pid+0x1e>
    {
        *stkc=STK_CANARY_VAL;
    3e7e:	85 e5       	ldi	r24, 0x55	; 85
    3e80:	8c 93       	st	X, r24
    3e82:	08 c0       	rjmp	.+16     	; 0x3e94 <nrk_stack_check_pid+0x2e>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3e84:	80 81       	ld	r24, Z
    3e86:	91 81       	ldd	r25, Z+1	; 0x01
    3e88:	81 15       	cp	r24, r1
    3e8a:	92 44       	sbci	r25, 0x42	; 66
    3e8c:	28 f0       	brcs	.+10     	; 0x3e98 <nrk_stack_check_pid+0x32>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3e8e:	82 e1       	ldi	r24, 0x12	; 18
    3e90:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_error_add>
        return NRK_ERROR;
    3e94:	8f ef       	ldi	r24, 0xFF	; 255
    3e96:	08 95       	ret
    }
#endif
    return NRK_OK;
    3e98:	81 e0       	ldi	r24, 0x01	; 1
}
    3e9a:	08 95       	ret

00003e9c <nrk_signal_create>:
#include <nrk_cfg.h>
#include <nrk_cpu.h>
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
    3e9c:	0f 93       	push	r16
    3e9e:	1f 93       	push	r17
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    3ea0:	40 91 e1 06 	lds	r20, 0x06E1
    3ea4:	50 91 e2 06 	lds	r21, 0x06E2
    3ea8:	60 91 e3 06 	lds	r22, 0x06E3
    3eac:	70 91 e4 06 	lds	r23, 0x06E4
    3eb0:	80 e0       	ldi	r24, 0x00	; 0
    3eb2:	90 e0       	ldi	r25, 0x00	; 0
    3eb4:	8a 01       	movw	r16, r20
    3eb6:	9b 01       	movw	r18, r22
    3eb8:	08 2e       	mov	r0, r24
    3eba:	04 c0       	rjmp	.+8      	; 0x3ec4 <nrk_signal_create+0x28>
    3ebc:	36 95       	lsr	r19
    3ebe:	27 95       	ror	r18
    3ec0:	17 95       	ror	r17
    3ec2:	07 95       	ror	r16
    3ec4:	0a 94       	dec	r0
    3ec6:	d2 f7       	brpl	.-12     	; 0x3ebc <nrk_signal_create+0x20>
    3ec8:	00 fd       	sbrc	r16, 0
    3eca:	19 c0       	rjmp	.+50     	; 0x3efe <nrk_signal_create+0x62>
		{    
			_nrk_signal_list|=SIG(i);
    3ecc:	01 e0       	ldi	r16, 0x01	; 1
    3ece:	10 e0       	ldi	r17, 0x00	; 0
    3ed0:	20 e0       	ldi	r18, 0x00	; 0
    3ed2:	30 e0       	ldi	r19, 0x00	; 0
    3ed4:	08 2e       	mov	r0, r24
    3ed6:	04 c0       	rjmp	.+8      	; 0x3ee0 <nrk_signal_create+0x44>
    3ed8:	00 0f       	add	r16, r16
    3eda:	11 1f       	adc	r17, r17
    3edc:	22 1f       	adc	r18, r18
    3ede:	33 1f       	adc	r19, r19
    3ee0:	0a 94       	dec	r0
    3ee2:	d2 f7       	brpl	.-12     	; 0x3ed8 <nrk_signal_create+0x3c>
    3ee4:	40 2b       	or	r20, r16
    3ee6:	51 2b       	or	r21, r17
    3ee8:	62 2b       	or	r22, r18
    3eea:	73 2b       	or	r23, r19
    3eec:	40 93 e1 06 	sts	0x06E1, r20
    3ef0:	50 93 e2 06 	sts	0x06E2, r21
    3ef4:	60 93 e3 06 	sts	0x06E3, r22
    3ef8:	70 93 e4 06 	sts	0x06E4, r23
			return i;
    3efc:	05 c0       	rjmp	.+10     	; 0x3f08 <nrk_signal_create+0x6c>
    3efe:	01 96       	adiw	r24, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    3f00:	80 32       	cpi	r24, 0x20	; 32
    3f02:	91 05       	cpc	r25, r1
    3f04:	b9 f6       	brne	.-82     	; 0x3eb4 <nrk_signal_create+0x18>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    3f06:	8f ef       	ldi	r24, 0xFF	; 255


}
    3f08:	1f 91       	pop	r17
    3f0a:	0f 91       	pop	r16
    3f0c:	08 95       	ret

00003f0e <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    3f0e:	e0 91 05 0a 	lds	r30, 0x0A05
    3f12:	f0 91 06 0a 	lds	r31, 0x0A06
    3f16:	65 85       	ldd	r22, Z+13	; 0x0d
    3f18:	76 85       	ldd	r23, Z+14	; 0x0e
    3f1a:	87 85       	ldd	r24, Z+15	; 0x0f
    3f1c:	90 89       	ldd	r25, Z+16	; 0x10
}
    3f1e:	08 95       	ret

00003f20 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    3f20:	cf 92       	push	r12
    3f22:	df 92       	push	r13
    3f24:	ef 92       	push	r14
    3f26:	ff 92       	push	r15
    3f28:	0f 93       	push	r16
    3f2a:	1f 93       	push	r17
    3f2c:	cf 93       	push	r28
    3f2e:	df 93       	push	r29
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    3f30:	c1 2c       	mov	r12, r1
    3f32:	d1 2c       	mov	r13, r1
    3f34:	76 01       	movw	r14, r12
    3f36:	c3 94       	inc	r12
    3f38:	08 2e       	mov	r0, r24
    3f3a:	04 c0       	rjmp	.+8      	; 0x3f44 <nrk_signal_delete+0x24>
    3f3c:	cc 0c       	add	r12, r12
    3f3e:	dd 1c       	adc	r13, r13
    3f40:	ee 1c       	adc	r14, r14
    3f42:	ff 1c       	adc	r15, r15
    3f44:	0a 94       	dec	r0
    3f46:	d2 f7       	brpl	.-12     	; 0x3f3c <nrk_signal_delete+0x1c>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3f48:	40 91 e1 06 	lds	r20, 0x06E1
    3f4c:	50 91 e2 06 	lds	r21, 0x06E2
    3f50:	60 91 e3 06 	lds	r22, 0x06E3
    3f54:	70 91 e4 06 	lds	r23, 0x06E4
    3f58:	4c 21       	and	r20, r12
    3f5a:	5d 21       	and	r21, r13
    3f5c:	6e 21       	and	r22, r14
    3f5e:	7f 21       	and	r23, r15
    3f60:	45 2b       	or	r20, r21
    3f62:	46 2b       	or	r20, r22
    3f64:	47 2b       	or	r20, r23
    3f66:	09 f4       	brne	.+2      	; 0x3f6a <nrk_signal_delete+0x4a>
    3f68:	60 c0       	rjmp	.+192    	; 0x402a <nrk_signal_delete+0x10a>
    3f6a:	08 2f       	mov	r16, r24

	nrk_int_disable();
    3f6c:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <nrk_int_disable>
    3f70:	e1 e7       	ldi	r30, 0x71	; 113
    3f72:	f9 e0       	ldi	r31, 0x09	; 9
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3f74:	b7 01       	movw	r22, r14
    3f76:	a6 01       	movw	r20, r12
    3f78:	40 95       	com	r20
    3f7a:	50 95       	com	r21
    3f7c:	60 95       	com	r22
    3f7e:	70 95       	com	r23
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3f80:	13 e0       	ldi	r17, 0x03	; 3
    3f82:	df 01       	movw	r26, r30
    3f84:	11 97       	sbiw	r26, 0x01	; 1

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    3f86:	8c 91       	ld	r24, X
    3f88:	8f 3f       	cpi	r24, 0xFF	; 255
    3f8a:	39 f1       	breq	.+78     	; 0x3fda <nrk_signal_delete+0xba>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    3f8c:	84 81       	ldd	r24, Z+4	; 0x04
    3f8e:	95 81       	ldd	r25, Z+5	; 0x05
    3f90:	a6 81       	ldd	r26, Z+6	; 0x06
    3f92:	b7 81       	ldd	r27, Z+7	; 0x07
    3f94:	8c 15       	cp	r24, r12
    3f96:	9d 05       	cpc	r25, r13
    3f98:	ae 05       	cpc	r26, r14
    3f9a:	bf 05       	cpc	r27, r15
    3f9c:	51 f4       	brne	.+20     	; 0x3fb2 <nrk_signal_delete+0x92>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    3f9e:	10 86       	std	Z+8, r1	; 0x08
    3fa0:	11 86       	std	Z+9, r1	; 0x09
    3fa2:	12 86       	std	Z+10, r1	; 0x0a
    3fa4:	13 86       	std	Z+11, r1	; 0x0b
    3fa6:	9f 01       	movw	r18, r30
    3fa8:	22 50       	subi	r18, 0x02	; 2
    3faa:	31 09       	sbc	r19, r1
			nrk_task_TCB[task_ID].event_suspend=0;
    3fac:	e9 01       	movw	r28, r18
    3fae:	18 82       	st	Y, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3fb0:	10 83       	st	Z, r17
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3fb2:	84 23       	and	r24, r20
    3fb4:	95 23       	and	r25, r21
    3fb6:	a6 23       	and	r26, r22
    3fb8:	b7 23       	and	r27, r23
    3fba:	84 83       	std	Z+4, r24	; 0x04
    3fbc:	95 83       	std	Z+5, r25	; 0x05
    3fbe:	a6 83       	std	Z+6, r26	; 0x06
    3fc0:	b7 83       	std	Z+7, r27	; 0x07
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3fc2:	80 85       	ldd	r24, Z+8	; 0x08
    3fc4:	91 85       	ldd	r25, Z+9	; 0x09
    3fc6:	a2 85       	ldd	r26, Z+10	; 0x0a
    3fc8:	b3 85       	ldd	r27, Z+11	; 0x0b
    3fca:	84 23       	and	r24, r20
    3fcc:	95 23       	and	r25, r21
    3fce:	a6 23       	and	r26, r22
    3fd0:	b7 23       	and	r27, r23
    3fd2:	80 87       	std	Z+8, r24	; 0x08
    3fd4:	91 87       	std	Z+9, r25	; 0x09
    3fd6:	a2 87       	std	Z+10, r26	; 0x0a
    3fd8:	b3 87       	std	Z+11, r27	; 0x0b
    3fda:	bb 96       	adiw	r30, 0x2b	; 43
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    3fdc:	d9 e0       	ldi	r29, 0x09	; 9
    3fde:	e2 3f       	cpi	r30, 0xF2	; 242
    3fe0:	fd 07       	cpc	r31, r29
    3fe2:	79 f6       	brne	.-98     	; 0x3f82 <nrk_signal_delete+0x62>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    3fe4:	8e ef       	ldi	r24, 0xFE	; 254
    3fe6:	9f ef       	ldi	r25, 0xFF	; 255
    3fe8:	af ef       	ldi	r26, 0xFF	; 255
    3fea:	bf ef       	ldi	r27, 0xFF	; 255
    3fec:	04 c0       	rjmp	.+8      	; 0x3ff6 <nrk_signal_delete+0xd6>
    3fee:	88 0f       	add	r24, r24
    3ff0:	99 1f       	adc	r25, r25
    3ff2:	aa 1f       	adc	r26, r26
    3ff4:	bb 1f       	adc	r27, r27
    3ff6:	0a 95       	dec	r16
    3ff8:	d2 f7       	brpl	.-12     	; 0x3fee <nrk_signal_delete+0xce>
    3ffa:	40 91 e1 06 	lds	r20, 0x06E1
    3ffe:	50 91 e2 06 	lds	r21, 0x06E2
    4002:	60 91 e3 06 	lds	r22, 0x06E3
    4006:	70 91 e4 06 	lds	r23, 0x06E4
    400a:	84 23       	and	r24, r20
    400c:	95 23       	and	r25, r21
    400e:	a6 23       	and	r26, r22
    4010:	b7 23       	and	r27, r23
    4012:	80 93 e1 06 	sts	0x06E1, r24
    4016:	90 93 e2 06 	sts	0x06E2, r25
    401a:	a0 93 e3 06 	sts	0x06E3, r26
    401e:	b0 93 e4 06 	sts	0x06E4, r27
	nrk_int_enable();
    4022:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <nrk_int_enable>

	return NRK_OK;
    4026:	81 e0       	ldi	r24, 0x01	; 1
    4028:	01 c0       	rjmp	.+2      	; 0x402c <nrk_signal_delete+0x10c>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    402a:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    402c:	df 91       	pop	r29
    402e:	cf 91       	pop	r28
    4030:	1f 91       	pop	r17
    4032:	0f 91       	pop	r16
    4034:	ff 90       	pop	r15
    4036:	ef 90       	pop	r14
    4038:	df 90       	pop	r13
    403a:	cf 90       	pop	r12
    403c:	08 95       	ret

0000403e <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    403e:	0f 93       	push	r16
    4040:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    4042:	41 e0       	ldi	r20, 0x01	; 1
    4044:	50 e0       	ldi	r21, 0x00	; 0
    4046:	60 e0       	ldi	r22, 0x00	; 0
    4048:	70 e0       	ldi	r23, 0x00	; 0
    404a:	8a 01       	movw	r16, r20
    404c:	9b 01       	movw	r18, r22
    404e:	04 c0       	rjmp	.+8      	; 0x4058 <nrk_signal_unregister+0x1a>
    4050:	00 0f       	add	r16, r16
    4052:	11 1f       	adc	r17, r17
    4054:	22 1f       	adc	r18, r18
    4056:	33 1f       	adc	r19, r19
    4058:	8a 95       	dec	r24
    405a:	d2 f7       	brpl	.-12     	; 0x4050 <nrk_signal_unregister+0x12>
    405c:	d9 01       	movw	r26, r18
    405e:	c8 01       	movw	r24, r16

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    4060:	e0 91 05 0a 	lds	r30, 0x0A05
    4064:	f0 91 06 0a 	lds	r31, 0x0A06
    4068:	45 85       	ldd	r20, Z+13	; 0x0d
    406a:	56 85       	ldd	r21, Z+14	; 0x0e
    406c:	67 85       	ldd	r22, Z+15	; 0x0f
    406e:	70 89       	ldd	r23, Z+16	; 0x10
    4070:	04 23       	and	r16, r20
    4072:	15 23       	and	r17, r21
    4074:	26 23       	and	r18, r22
    4076:	37 23       	and	r19, r23
    4078:	01 2b       	or	r16, r17
    407a:	02 2b       	or	r16, r18
    407c:	03 2b       	or	r16, r19
    407e:	d1 f0       	breq	.+52     	; 0x40b4 <nrk_signal_unregister+0x76>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    4080:	80 95       	com	r24
    4082:	90 95       	com	r25
    4084:	a0 95       	com	r26
    4086:	b0 95       	com	r27
    4088:	48 23       	and	r20, r24
    408a:	59 23       	and	r21, r25
    408c:	6a 23       	and	r22, r26
    408e:	7b 23       	and	r23, r27
    4090:	45 87       	std	Z+13, r20	; 0x0d
    4092:	56 87       	std	Z+14, r21	; 0x0e
    4094:	67 87       	std	Z+15, r22	; 0x0f
    4096:	70 8b       	std	Z+16, r23	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    4098:	41 89       	ldd	r20, Z+17	; 0x11
    409a:	52 89       	ldd	r21, Z+18	; 0x12
    409c:	63 89       	ldd	r22, Z+19	; 0x13
    409e:	74 89       	ldd	r23, Z+20	; 0x14
    40a0:	84 23       	and	r24, r20
    40a2:	95 23       	and	r25, r21
    40a4:	a6 23       	and	r26, r22
    40a6:	b7 23       	and	r27, r23
    40a8:	81 8b       	std	Z+17, r24	; 0x11
    40aa:	92 8b       	std	Z+18, r25	; 0x12
    40ac:	a3 8b       	std	Z+19, r26	; 0x13
    40ae:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    40b0:	81 e0       	ldi	r24, 0x01	; 1
    40b2:	01 c0       	rjmp	.+2      	; 0x40b6 <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    40b4:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    40b6:	1f 91       	pop	r17
    40b8:	0f 91       	pop	r16
    40ba:	08 95       	ret

000040bc <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{
    40bc:	28 2f       	mov	r18, r24

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    40be:	40 91 e1 06 	lds	r20, 0x06E1
    40c2:	50 91 e2 06 	lds	r21, 0x06E2
    40c6:	60 91 e3 06 	lds	r22, 0x06E3
    40ca:	70 91 e4 06 	lds	r23, 0x06E4
    40ce:	08 2e       	mov	r0, r24
    40d0:	04 c0       	rjmp	.+8      	; 0x40da <nrk_signal_register+0x1e>
    40d2:	76 95       	lsr	r23
    40d4:	67 95       	ror	r22
    40d6:	57 95       	ror	r21
    40d8:	47 95       	ror	r20
    40da:	0a 94       	dec	r0
    40dc:	d2 f7       	brpl	.-12     	; 0x40d2 <nrk_signal_register+0x16>
    40de:	40 ff       	sbrs	r20, 0
    40e0:	1d c0       	rjmp	.+58     	; 0x411c <nrk_signal_register+0x60>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    40e2:	e0 91 05 0a 	lds	r30, 0x0A05
    40e6:	f0 91 06 0a 	lds	r31, 0x0A06
    40ea:	81 e0       	ldi	r24, 0x01	; 1
    40ec:	90 e0       	ldi	r25, 0x00	; 0
    40ee:	a0 e0       	ldi	r26, 0x00	; 0
    40f0:	b0 e0       	ldi	r27, 0x00	; 0
    40f2:	04 c0       	rjmp	.+8      	; 0x40fc <nrk_signal_register+0x40>
    40f4:	88 0f       	add	r24, r24
    40f6:	99 1f       	adc	r25, r25
    40f8:	aa 1f       	adc	r26, r26
    40fa:	bb 1f       	adc	r27, r27
    40fc:	2a 95       	dec	r18
    40fe:	d2 f7       	brpl	.-12     	; 0x40f4 <nrk_signal_register+0x38>
    4100:	45 85       	ldd	r20, Z+13	; 0x0d
    4102:	56 85       	ldd	r21, Z+14	; 0x0e
    4104:	67 85       	ldd	r22, Z+15	; 0x0f
    4106:	70 89       	ldd	r23, Z+16	; 0x10
    4108:	84 2b       	or	r24, r20
    410a:	95 2b       	or	r25, r21
    410c:	a6 2b       	or	r26, r22
    410e:	b7 2b       	or	r27, r23
    4110:	85 87       	std	Z+13, r24	; 0x0d
    4112:	96 87       	std	Z+14, r25	; 0x0e
    4114:	a7 87       	std	Z+15, r26	; 0x0f
    4116:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    4118:	81 e0       	ldi	r24, 0x01	; 1
    411a:	08 95       	ret
	}
            
	return NRK_ERROR;
    411c:	8f ef       	ldi	r24, 0xFF	; 255
}
    411e:	08 95       	ret

00004120 <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    4120:	cf 92       	push	r12
    4122:	df 92       	push	r13
    4124:	ef 92       	push	r14
    4126:	ff 92       	push	r15
    4128:	cf 93       	push	r28
	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;
    uint8_t timer;

	sig_mask=SIG(sig_id);
    412a:	c1 2c       	mov	r12, r1
    412c:	d1 2c       	mov	r13, r1
    412e:	76 01       	movw	r14, r12
    4130:	c3 94       	inc	r12
    4132:	04 c0       	rjmp	.+8      	; 0x413c <nrk_event_signal+0x1c>
    4134:	cc 0c       	add	r12, r12
    4136:	dd 1c       	adc	r13, r13
    4138:	ee 1c       	adc	r14, r14
    413a:	ff 1c       	adc	r15, r15
    413c:	8a 95       	dec	r24
    413e:	d2 f7       	brpl	.-12     	; 0x4134 <nrk_event_signal+0x14>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    4140:	80 91 e1 06 	lds	r24, 0x06E1
    4144:	90 91 e2 06 	lds	r25, 0x06E2
    4148:	a0 91 e3 06 	lds	r26, 0x06E3
    414c:	b0 91 e4 06 	lds	r27, 0x06E4
    4150:	8c 21       	and	r24, r12
    4152:	9d 21       	and	r25, r13
    4154:	ae 21       	and	r26, r14
    4156:	bf 21       	and	r27, r15
    4158:	89 2b       	or	r24, r25
    415a:	8a 2b       	or	r24, r26
    415c:	8b 2b       	or	r24, r27
    415e:	11 f4       	brne	.+4      	; 0x4164 <nrk_event_signal+0x44>
    4160:	81 e0       	ldi	r24, 0x01	; 1
    4162:	44 c0       	rjmp	.+136    	; 0x41ec <nrk_event_signal+0xcc>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    4164:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <nrk_int_disable>
    4168:	ef e6       	ldi	r30, 0x6F	; 111
    416a:	f9 e0       	ldi	r31, 0x09	; 9
    416c:	a1 e7       	ldi	r26, 0x71	; 113
    416e:	b9 e0       	ldi	r27, 0x09	; 9

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    4170:	c0 e0       	ldi	r28, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4172:	83 e0       	ldi	r24, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    4174:	90 81       	ld	r25, Z
    4176:	91 30       	cpi	r25, 0x01	; 1
    4178:	b9 f4       	brne	.+46     	; 0x41a8 <nrk_event_signal+0x88>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    417a:	42 85       	ldd	r20, Z+10	; 0x0a
    417c:	53 85       	ldd	r21, Z+11	; 0x0b
    417e:	64 85       	ldd	r22, Z+12	; 0x0c
    4180:	75 85       	ldd	r23, Z+13	; 0x0d
    4182:	4c 21       	and	r20, r12
    4184:	5d 21       	and	r21, r13
    4186:	6e 21       	and	r22, r14
    4188:	7f 21       	and	r23, r15
    418a:	45 2b       	or	r20, r21
    418c:	46 2b       	or	r20, r22
    418e:	47 2b       	or	r20, r23
    4190:	59 f0       	breq	.+22     	; 0x41a8 <nrk_event_signal+0x88>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4192:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    4194:	16 86       	std	Z+14, r1	; 0x0e
    4196:	17 86       	std	Z+15, r1	; 0x0f
    4198:	10 8a       	std	Z+16, r1	; 0x10
    419a:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    419c:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    419e:	c2 86       	std	Z+10, r12	; 0x0a
    41a0:	d3 86       	std	Z+11, r13	; 0x0b
    41a2:	e4 86       	std	Z+12, r14	; 0x0c
    41a4:	f5 86       	std	Z+13, r15	; 0x0d
					event_occured=1;
    41a6:	c1 e0       	ldi	r28, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    41a8:	90 81       	ld	r25, Z
    41aa:	92 30       	cpi	r25, 0x02	; 2
    41ac:	a1 f4       	brne	.+40     	; 0x41d6 <nrk_event_signal+0xb6>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    41ae:	42 85       	ldd	r20, Z+10	; 0x0a
    41b0:	53 85       	ldd	r21, Z+11	; 0x0b
    41b2:	64 85       	ldd	r22, Z+12	; 0x0c
    41b4:	75 85       	ldd	r23, Z+13	; 0x0d
    41b6:	4c 15       	cp	r20, r12
    41b8:	5d 05       	cpc	r21, r13
    41ba:	6e 05       	cpc	r22, r14
    41bc:	7f 05       	cpc	r23, r15
    41be:	59 f4       	brne	.+22     	; 0x41d6 <nrk_event_signal+0xb6>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    41c0:	8c 93       	st	X, r24
					nrk_task_TCB[task_ID].next_wakeup=0;
    41c2:	16 86       	std	Z+14, r1	; 0x0e
    41c4:	17 86       	std	Z+15, r1	; 0x0f
    41c6:	10 8a       	std	Z+16, r1	; 0x10
    41c8:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    41ca:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    41cc:	12 86       	std	Z+10, r1	; 0x0a
    41ce:	13 86       	std	Z+11, r1	; 0x0b
    41d0:	14 86       	std	Z+12, r1	; 0x0c
    41d2:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    41d4:	c1 e0       	ldi	r28, 0x01	; 1
    41d6:	bb 96       	adiw	r30, 0x2b	; 43
    41d8:	9b 96       	adiw	r26, 0x2b	; 43
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    41da:	99 e0       	ldi	r25, 0x09	; 9
    41dc:	e0 3f       	cpi	r30, 0xF0	; 240
    41de:	f9 07       	cpc	r31, r25
    41e0:	49 f6       	brne	.-110    	; 0x4174 <nrk_event_signal+0x54>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    41e2:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <nrk_int_enable>
	if(event_occured)
    41e6:	c1 11       	cpse	r28, r1
    41e8:	05 c0       	rjmp	.+10     	; 0x41f4 <nrk_event_signal+0xd4>
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    41ea:	82 e0       	ldi	r24, 0x02	; 2
    41ec:	0e 94 1f 1c 	call	0x383e	; 0x383e <_nrk_errno_set>
	return NRK_ERROR;
    41f0:	8f ef       	ldi	r24, 0xFF	; 255
    41f2:	01 c0       	rjmp	.+2      	; 0x41f6 <nrk_event_signal+0xd6>
            			_nrk_set_next_wakeup (timer);
			}	
		else
			nrk_wait_until_ticks (0);
		*/
		return NRK_OK;
    41f4:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    41f6:	cf 91       	pop	r28
    41f8:	ff 90       	pop	r15
    41fa:	ef 90       	pop	r14
    41fc:	df 90       	pop	r13
    41fe:	cf 90       	pop	r12
    4200:	08 95       	ret

00004202 <nrk_event_wait>:


uint32_t nrk_event_wait(uint32_t event_mask)
{
    4202:	0f 93       	push	r16
    4204:	1f 93       	push	r17

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    4206:	e0 91 05 0a 	lds	r30, 0x0A05
    420a:	f0 91 06 0a 	lds	r31, 0x0A06
    420e:	05 85       	ldd	r16, Z+13	; 0x0d
    4210:	16 85       	ldd	r17, Z+14	; 0x0e
    4212:	27 85       	ldd	r18, Z+15	; 0x0f
    4214:	30 89       	ldd	r19, Z+16	; 0x10
    4216:	06 23       	and	r16, r22
    4218:	17 23       	and	r17, r23
    421a:	28 23       	and	r18, r24
    421c:	39 23       	and	r19, r25
    421e:	01 15       	cp	r16, r1
    4220:	11 05       	cpc	r17, r1
    4222:	21 05       	cpc	r18, r1
    4224:	31 05       	cpc	r19, r1
    4226:	11 f1       	breq	.+68     	; 0x426c <nrk_event_wait+0x6a>
    4228:	dc 01       	movw	r26, r24
    422a:	cb 01       	movw	r24, r22
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    422c:	81 8b       	std	Z+17, r24	; 0x11
    422e:	92 8b       	std	Z+18, r25	; 0x12
    4230:	a3 8b       	std	Z+19, r26	; 0x13
    4232:	b4 8b       	std	Z+20, r27	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    4234:	21 e0       	ldi	r18, 0x01	; 1
    4236:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    4238:	00 90 f5 09 	lds	r0, 0x09F5
    423c:	04 c0       	rjmp	.+8      	; 0x4246 <nrk_event_wait+0x44>
    423e:	b6 95       	lsr	r27
    4240:	a7 95       	ror	r26
    4242:	97 95       	ror	r25
    4244:	87 95       	ror	r24
    4246:	0a 94       	dec	r0
    4248:	d2 f7       	brpl	.-12     	; 0x423e <nrk_event_wait+0x3c>
    424a:	80 ff       	sbrs	r24, 0
    424c:	03 c0       	rjmp	.+6      	; 0x4254 <nrk_event_wait+0x52>
		nrk_wait_until_nw();
    424e:	0e 94 eb 24 	call	0x49d6	; 0x49d6 <nrk_wait_until_nw>
    4252:	04 c0       	rjmp	.+8      	; 0x425c <nrk_event_wait+0x5a>
	else
		nrk_wait_until_ticks(0);
    4254:	80 e0       	ldi	r24, 0x00	; 0
    4256:	90 e0       	ldi	r25, 0x00	; 0
    4258:	0e 94 bc 24 	call	0x4978	; 0x4978 <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    425c:	e0 91 05 0a 	lds	r30, 0x0A05
    4260:	f0 91 06 0a 	lds	r31, 0x0A06
    4264:	01 89       	ldd	r16, Z+17	; 0x11
    4266:	12 89       	ldd	r17, Z+18	; 0x12
    4268:	23 89       	ldd	r18, Z+19	; 0x13
    426a:	34 89       	ldd	r19, Z+20	; 0x14
}
    426c:	c9 01       	movw	r24, r18
    426e:	b8 01       	movw	r22, r16
    4270:	1f 91       	pop	r17
    4272:	0f 91       	pop	r16
    4274:	08 95       	ret

00004276 <nrk_sem_create>:
}

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
    4276:	90 91 04 0a 	lds	r25, 0x0A04
    427a:	92 30       	cpi	r25, 0x02	; 2
    427c:	18 f5       	brcc	.+70     	; 0x42c4 <nrk_sem_create+0x4e>
		return NULL;  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
		{
		   if(nrk_sem_list[i].count==-1) break;
    427e:	20 91 eb 09 	lds	r18, 0x09EB
    4282:	2f 3f       	cpi	r18, 0xFF	; 255
    4284:	51 f0       	breq	.+20     	; 0x429a <nrk_sem_create+0x24>
    4286:	20 91 ee 09 	lds	r18, 0x09EE
    428a:	2f 3f       	cpi	r18, 0xFF	; 255
    428c:	41 f0       	breq	.+16     	; 0x429e <nrk_sem_create+0x28>
    428e:	20 91 f1 09 	lds	r18, 0x09F1
    4292:	2f 3f       	cpi	r18, 0xFF	; 255
    4294:	31 f4       	brne	.+12     	; 0x42a2 <nrk_sem_create+0x2c>
nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
		return NULL;  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    4296:	e2 e0       	ldi	r30, 0x02	; 2
    4298:	05 c0       	rjmp	.+10     	; 0x42a4 <nrk_sem_create+0x2e>
		{
		   if(nrk_sem_list[i].count==-1) break;
    429a:	e0 e0       	ldi	r30, 0x00	; 0
    429c:	03 c0       	rjmp	.+6      	; 0x42a4 <nrk_sem_create+0x2e>
nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
		return NULL;  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    429e:	e1 e0       	ldi	r30, 0x01	; 1
    42a0:	01 c0       	rjmp	.+2      	; 0x42a4 <nrk_sem_create+0x2e>
    42a2:	e3 e0       	ldi	r30, 0x03	; 3
		{
		   if(nrk_sem_list[i].count==-1) break;
		}
	                                              
	nrk_sem_list[i].value=count;
    42a4:	f0 e0       	ldi	r31, 0x00	; 0
    42a6:	9f 01       	movw	r18, r30
    42a8:	22 0f       	add	r18, r18
    42aa:	33 1f       	adc	r19, r19
    42ac:	e2 0f       	add	r30, r18
    42ae:	f3 1f       	adc	r31, r19
    42b0:	e5 51       	subi	r30, 0x15	; 21
    42b2:	f6 4f       	sbci	r31, 0xF6	; 246
    42b4:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[i].count=count;
    42b6:	80 83       	st	Z, r24
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
    42b8:	61 83       	std	Z+1, r22	; 0x01
	_nrk_resource_cnt++;
    42ba:	9f 5f       	subi	r25, 0xFF	; 255
    42bc:	90 93 04 0a 	sts	0x0A04, r25
	return	&nrk_sem_list[i];
    42c0:	cf 01       	movw	r24, r30
    42c2:	08 95       	ret

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
		return NULL;  
    42c4:	80 e0       	ldi	r24, 0x00	; 0
    42c6:	90 e0       	ldi	r25, 0x00	; 0
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    42c8:	08 95       	ret

000042ca <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    42ca:	29 e0       	ldi	r18, 0x09	; 9
    42cc:	8b 3e       	cpi	r24, 0xEB	; 235
    42ce:	92 07       	cpc	r25, r18
    42d0:	49 f0       	breq	.+18     	; 0x42e4 <nrk_get_resource_index+0x1a>
    42d2:	29 e0       	ldi	r18, 0x09	; 9
    42d4:	8e 3e       	cpi	r24, 0xEE	; 238
    42d6:	92 07       	cpc	r25, r18
    42d8:	39 f0       	breq	.+14     	; 0x42e8 <nrk_get_resource_index+0x1e>
    42da:	81 5f       	subi	r24, 0xF1	; 241
    42dc:	99 40       	sbci	r25, 0x09	; 9
    42de:	31 f4       	brne	.+12     	; 0x42ec <nrk_get_resource_index+0x22>
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    42e0:	82 e0       	ldi	r24, 0x02	; 2
    42e2:	08 95       	ret
    42e4:	80 e0       	ldi	r24, 0x00	; 0
    42e6:	08 95       	ret
    42e8:	81 e0       	ldi	r24, 0x01	; 1
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
				return id;
    42ea:	08 95       	ret
	return NRK_ERROR;
    42ec:	8f ef       	ldi	r24, 0xFF	; 255
}
    42ee:	08 95       	ret

000042f0 <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    42f0:	0e 94 65 21 	call	0x42ca	; 0x42ca <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    42f4:	8f 3f       	cpi	r24, 0xFF	; 255
    42f6:	11 f4       	brne	.+4      	; 0x42fc <nrk_sem_query+0xc>
    42f8:	81 e0       	ldi	r24, 0x01	; 1
    42fa:	03 c0       	rjmp	.+6      	; 0x4302 <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    42fc:	83 30       	cpi	r24, 0x03	; 3
    42fe:	29 f4       	brne	.+10     	; 0x430a <nrk_sem_query+0x1a>
    4300:	82 e0       	ldi	r24, 0x02	; 2
    4302:	0e 94 1f 1c 	call	0x383e	; 0x383e <_nrk_errno_set>
    4306:	8f ef       	ldi	r24, 0xFF	; 255
    4308:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    430a:	99 27       	eor	r25, r25
    430c:	87 fd       	sbrc	r24, 7
    430e:	90 95       	com	r25
    4310:	fc 01       	movw	r30, r24
    4312:	ee 0f       	add	r30, r30
    4314:	ff 1f       	adc	r31, r31
    4316:	8e 0f       	add	r24, r30
    4318:	9f 1f       	adc	r25, r31
    431a:	fc 01       	movw	r30, r24
    431c:	e5 51       	subi	r30, 0x15	; 21
    431e:	f6 4f       	sbci	r31, 0xF6	; 246
    4320:	82 81       	ldd	r24, Z+2	; 0x02
}
    4322:	08 95       	ret

00004324 <nrk_sem_pend>:



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    4324:	ef 92       	push	r14
    4326:	ff 92       	push	r15
    4328:	0f 93       	push	r16
    432a:	1f 93       	push	r17
    432c:	cf 93       	push	r28
    432e:	df 93       	push	r29
    4330:	1f 92       	push	r1
    4332:	cd b7       	in	r28, 0x3d	; 61
    4334:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    4336:	0e 94 65 21 	call	0x42ca	; 0x42ca <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    433a:	8f 3f       	cpi	r24, 0xFF	; 255
    433c:	11 f4       	brne	.+4      	; 0x4342 <nrk_sem_pend+0x1e>
    433e:	81 e0       	ldi	r24, 0x01	; 1
    4340:	03 c0       	rjmp	.+6      	; 0x4348 <nrk_sem_pend+0x24>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    4342:	83 30       	cpi	r24, 0x03	; 3
    4344:	29 f4       	brne	.+10     	; 0x4350 <nrk_sem_pend+0x2c>
    4346:	82 e0       	ldi	r24, 0x02	; 2
    4348:	0e 94 1f 1c 	call	0x383e	; 0x383e <_nrk_errno_set>
    434c:	8f ef       	ldi	r24, 0xFF	; 255
    434e:	41 c0       	rjmp	.+130    	; 0x43d2 <nrk_sem_pend+0xae>
	
	nrk_int_disable();
    4350:	89 83       	std	Y+1, r24	; 0x01
    4352:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    4356:	89 81       	ldd	r24, Y+1	; 0x01
    4358:	e8 2e       	mov	r14, r24
    435a:	ff 24       	eor	r15, r15
    435c:	e7 fc       	sbrc	r14, 7
    435e:	f0 94       	com	r15
    4360:	87 01       	movw	r16, r14
    4362:	00 0f       	add	r16, r16
    4364:	11 1f       	adc	r17, r17
    4366:	f8 01       	movw	r30, r16
    4368:	ee 0d       	add	r30, r14
    436a:	ff 1d       	adc	r31, r15
    436c:	e5 51       	subi	r30, 0x15	; 21
    436e:	f6 4f       	sbci	r31, 0xF6	; 246
    4370:	92 81       	ldd	r25, Z+2	; 0x02
    4372:	91 11       	cpse	r25, r1
    4374:	16 c0       	rjmp	.+44     	; 0x43a2 <nrk_sem_pend+0x7e>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    4376:	e0 91 05 0a 	lds	r30, 0x0A05
    437a:	f0 91 06 0a 	lds	r31, 0x0A06
    437e:	97 81       	ldd	r25, Z+7	; 0x07
    4380:	92 60       	ori	r25, 0x02	; 2
    4382:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    4384:	99 27       	eor	r25, r25
    4386:	87 fd       	sbrc	r24, 7
    4388:	90 95       	com	r25
    438a:	a9 2f       	mov	r26, r25
    438c:	b9 2f       	mov	r27, r25
    438e:	81 8b       	std	Z+17, r24	; 0x11
    4390:	92 8b       	std	Z+18, r25	; 0x12
    4392:	a3 8b       	std	Z+19, r26	; 0x13
    4394:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    4396:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <nrk_int_enable>
		nrk_wait_until_ticks(0);
    439a:	80 e0       	ldi	r24, 0x00	; 0
    439c:	90 e0       	ldi	r25, 0x00	; 0
    439e:	0e 94 bc 24 	call	0x4978	; 0x4978 <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    43a2:	0e 0d       	add	r16, r14
    43a4:	1f 1d       	adc	r17, r15
    43a6:	d8 01       	movw	r26, r16
    43a8:	a5 51       	subi	r26, 0x15	; 21
    43aa:	b6 4f       	sbci	r27, 0xF6	; 246
    43ac:	12 96       	adiw	r26, 0x02	; 2
    43ae:	8c 91       	ld	r24, X
    43b0:	12 97       	sbiw	r26, 0x02	; 2
    43b2:	81 50       	subi	r24, 0x01	; 1
    43b4:	12 96       	adiw	r26, 0x02	; 2
    43b6:	8c 93       	st	X, r24
    43b8:	12 97       	sbiw	r26, 0x02	; 2
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    43ba:	e0 91 05 0a 	lds	r30, 0x0A05
    43be:	f0 91 06 0a 	lds	r31, 0x0A06
    43c2:	11 96       	adiw	r26, 0x01	; 1
    43c4:	8c 91       	ld	r24, X
    43c6:	83 87       	std	Z+11, r24	; 0x0b
	nrk_cur_task_TCB->elevated_prio_flag=1;
    43c8:	81 e0       	ldi	r24, 0x01	; 1
    43ca:	84 83       	std	Z+4, r24	; 0x04
	nrk_int_enable();
    43cc:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <nrk_int_enable>

	return NRK_OK;
    43d0:	81 e0       	ldi	r24, 0x01	; 1
}
    43d2:	0f 90       	pop	r0
    43d4:	df 91       	pop	r29
    43d6:	cf 91       	pop	r28
    43d8:	1f 91       	pop	r17
    43da:	0f 91       	pop	r16
    43dc:	ff 90       	pop	r15
    43de:	ef 90       	pop	r14
    43e0:	08 95       	ret

000043e2 <nrk_sem_post>:



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    43e2:	0f 93       	push	r16
    43e4:	1f 93       	push	r17
    43e6:	cf 93       	push	r28
    43e8:	df 93       	push	r29
    43ea:	1f 92       	push	r1
    43ec:	cd b7       	in	r28, 0x3d	; 61
    43ee:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    43f0:	0e 94 65 21 	call	0x42ca	; 0x42ca <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    43f4:	8f 3f       	cpi	r24, 0xFF	; 255
    43f6:	11 f4       	brne	.+4      	; 0x43fc <nrk_sem_post+0x1a>
    43f8:	81 e0       	ldi	r24, 0x01	; 1
    43fa:	03 c0       	rjmp	.+6      	; 0x4402 <nrk_sem_post+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    43fc:	83 30       	cpi	r24, 0x03	; 3
    43fe:	29 f4       	brne	.+10     	; 0x440a <nrk_sem_post+0x28>
    4400:	82 e0       	ldi	r24, 0x02	; 2
    4402:	0e 94 1f 1c 	call	0x383e	; 0x383e <_nrk_errno_set>
    4406:	8f ef       	ldi	r24, 0xFF	; 255
    4408:	44 c0       	rjmp	.+136    	; 0x4492 <nrk_sem_post+0xb0>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    440a:	48 2f       	mov	r20, r24
    440c:	55 27       	eor	r21, r21
    440e:	47 fd       	sbrc	r20, 7
    4410:	50 95       	com	r21
    4412:	9a 01       	movw	r18, r20
    4414:	22 0f       	add	r18, r18
    4416:	33 1f       	adc	r19, r19
    4418:	24 0f       	add	r18, r20
    441a:	35 1f       	adc	r19, r21
    441c:	89 01       	movw	r16, r18
    441e:	05 51       	subi	r16, 0x15	; 21
    4420:	16 4f       	sbci	r17, 0xF6	; 246
    4422:	f8 01       	movw	r30, r16
    4424:	22 81       	ldd	r18, Z+2	; 0x02
    4426:	90 81       	ld	r25, Z
    4428:	29 17       	cp	r18, r25
    442a:	94 f5       	brge	.+100    	; 0x4490 <nrk_sem_post+0xae>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    442c:	89 83       	std	Y+1, r24	; 0x01
    442e:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <nrk_int_disable>

		nrk_sem_list[id].value++;
    4432:	f8 01       	movw	r30, r16
    4434:	92 81       	ldd	r25, Z+2	; 0x02
    4436:	9f 5f       	subi	r25, 0xFF	; 255
    4438:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    443a:	e0 91 05 0a 	lds	r30, 0x0A05
    443e:	f0 91 06 0a 	lds	r31, 0x0A06
    4442:	14 82       	std	Z+4, r1	; 0x04
    4444:	ef e6       	ldi	r30, 0x6F	; 111
    4446:	f9 e0       	ldi	r31, 0x09	; 9

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    4448:	89 81       	ldd	r24, Y+1	; 0x01
    444a:	99 27       	eor	r25, r25
    444c:	87 fd       	sbrc	r24, 7
    444e:	90 95       	com	r25
    4450:	a9 2f       	mov	r26, r25
    4452:	b9 2f       	mov	r27, r25
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4454:	23 e0       	ldi	r18, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    4456:	30 81       	ld	r19, Z
    4458:	32 30       	cpi	r19, 0x02	; 2
    445a:	99 f4       	brne	.+38     	; 0x4482 <nrk_sem_post+0xa0>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    445c:	42 85       	ldd	r20, Z+10	; 0x0a
    445e:	53 85       	ldd	r21, Z+11	; 0x0b
    4460:	64 85       	ldd	r22, Z+12	; 0x0c
    4462:	75 85       	ldd	r23, Z+13	; 0x0d
    4464:	48 17       	cp	r20, r24
    4466:	59 07       	cpc	r21, r25
    4468:	6a 07       	cpc	r22, r26
    446a:	7b 07       	cpc	r23, r27
    446c:	51 f4       	brne	.+20     	; 0x4482 <nrk_sem_post+0xa0>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    446e:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    4470:	16 86       	std	Z+14, r1	; 0x0e
    4472:	17 86       	std	Z+15, r1	; 0x0f
    4474:	10 8a       	std	Z+16, r1	; 0x10
    4476:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    4478:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    447a:	12 86       	std	Z+10, r1	; 0x0a
    447c:	13 86       	std	Z+11, r1	; 0x0b
    447e:	14 86       	std	Z+12, r1	; 0x0c
    4480:	15 86       	std	Z+13, r1	; 0x0d
    4482:	bb 96       	adiw	r30, 0x2b	; 43
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    4484:	39 e0       	ldi	r19, 0x09	; 9
    4486:	e0 3f       	cpi	r30, 0xF0	; 240
    4488:	f3 07       	cpc	r31, r19
    448a:	29 f7       	brne	.-54     	; 0x4456 <nrk_sem_post+0x74>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    448c:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <nrk_int_enable>
	}
		
return NRK_OK;
    4490:	81 e0       	ldi	r24, 0x01	; 1
}
    4492:	0f 90       	pop	r0
    4494:	df 91       	pop	r29
    4496:	cf 91       	pop	r28
    4498:	1f 91       	pop	r17
    449a:	0f 91       	pop	r16
    449c:	08 95       	ret

0000449e <nrk_sem_delete>:

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    449e:	0e 94 65 21 	call	0x42ca	; 0x42ca <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    44a2:	8f 3f       	cpi	r24, 0xFF	; 255
    44a4:	11 f4       	brne	.+4      	; 0x44aa <nrk_sem_delete+0xc>
    44a6:	81 e0       	ldi	r24, 0x01	; 1
    44a8:	03 c0       	rjmp	.+6      	; 0x44b0 <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    44aa:	83 30       	cpi	r24, 0x03	; 3
    44ac:	29 f4       	brne	.+10     	; 0x44b8 <nrk_sem_delete+0x1a>
    44ae:	82 e0       	ldi	r24, 0x02	; 2
    44b0:	0e 94 1f 1c 	call	0x383e	; 0x383e <_nrk_errno_set>
    44b4:	8f ef       	ldi	r24, 0xFF	; 255
    44b6:	08 95       	ret

	nrk_sem_list[id].count=-1;
    44b8:	99 27       	eor	r25, r25
    44ba:	87 fd       	sbrc	r24, 7
    44bc:	90 95       	com	r25
    44be:	fc 01       	movw	r30, r24
    44c0:	ee 0f       	add	r30, r30
    44c2:	ff 1f       	adc	r31, r31
    44c4:	8e 0f       	add	r24, r30
    44c6:	9f 1f       	adc	r25, r31
    44c8:	fc 01       	movw	r30, r24
    44ca:	e5 51       	subi	r30, 0x15	; 21
    44cc:	f6 4f       	sbci	r31, 0xF6	; 246
    44ce:	8f ef       	ldi	r24, 0xFF	; 255
    44d0:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    44d2:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    44d4:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    44d6:	80 91 04 0a 	lds	r24, 0x0A04
    44da:	81 50       	subi	r24, 0x01	; 1
    44dc:	80 93 04 0a 	sts	0x0A04, r24
return NRK_OK;
    44e0:	81 e0       	ldi	r24, 0x01	; 1
}
    44e2:	08 95       	ret

000044e4 <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    return (_head_node->task_ID);
    44e4:	e0 91 fa 09 	lds	r30, 0x09FA
    44e8:	f0 91 fb 09 	lds	r31, 0x09FB
}
    44ec:	80 81       	ld	r24, Z
    44ee:	08 95       	ret

000044f0 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    44f0:	e0 91 fa 09 	lds	r30, 0x09FA
    44f4:	f0 91 fb 09 	lds	r31, 0x09FB
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    44f8:	30 97       	sbiw	r30, 0x00	; 0
    44fa:	21 f0       	breq	.+8      	; 0x4504 <nrk_print_readyQ+0x14>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    44fc:	03 80       	ldd	r0, Z+3	; 0x03
    44fe:	f4 81       	ldd	r31, Z+4	; 0x04
    4500:	e0 2d       	mov	r30, r0
    4502:	fa cf       	rjmp	.-12     	; 0x44f8 <nrk_print_readyQ+0x8>
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    4504:	08 95       	ret

00004506 <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    4506:	af 92       	push	r10
    4508:	bf 92       	push	r11
    450a:	cf 92       	push	r12
    450c:	df 92       	push	r13
    450e:	ef 92       	push	r14
    4510:	ff 92       	push	r15
    4512:	0f 93       	push	r16
    4514:	1f 93       	push	r17
    4516:	cf 93       	push	r28
    4518:	df 93       	push	r29
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    451a:	e0 91 66 09 	lds	r30, 0x0966
    451e:	f0 91 67 09 	lds	r31, 0x0967
    4522:	30 97       	sbiw	r30, 0x00	; 0
    4524:	09 f4       	brne	.+2      	; 0x4528 <nrk_add_to_readyQ+0x22>
    4526:	94 c0       	rjmp	.+296    	; 0x4650 <nrk_add_to_readyQ+0x14a>
    {
        return;
    }


    NextNode = _head_node;
    4528:	00 91 fa 09 	lds	r16, 0x09FA
    452c:	10 91 fb 09 	lds	r17, 0x09FB
    CurNode = _free_node;

    if (_head_node != NULL)
    4530:	01 15       	cp	r16, r1
    4532:	11 05       	cpc	r17, r1
    4534:	09 f4       	brne	.+2      	; 0x4538 <nrk_add_to_readyQ+0x32>
    4536:	4c c0       	rjmp	.+152    	; 0x45d0 <nrk_add_to_readyQ+0xca>
    4538:	d8 01       	movw	r26, r16
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    453a:	4b e2       	ldi	r20, 0x2B	; 43
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
                        nrk_task_TCB[task_ID].task_prio)
    453c:	58 2f       	mov	r21, r24
    453e:	54 03       	mulsu	r21, r20
    4540:	90 01       	movw	r18, r0
    4542:	11 24       	eor	r1, r1
    4544:	28 59       	subi	r18, 0x98	; 152
    4546:	36 4f       	sbci	r19, 0xF6	; 246
    4548:	79 01       	movw	r14, r18
    454a:	9a e0       	ldi	r25, 0x0A	; 10
    454c:	e9 0e       	add	r14, r25
    454e:	f1 1c       	adc	r15, r1
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    4550:	69 01       	movw	r12, r18
    4552:	c4 e0       	ldi	r28, 0x04	; 4
    4554:	cc 0e       	add	r12, r28
    4556:	d1 1c       	adc	r13, r1
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
                        nrk_task_TCB[task_ID].task_prio_ceil)
    4558:	59 01       	movw	r10, r18
    455a:	db e0       	ldi	r29, 0x0B	; 11
    455c:	ad 0e       	add	r10, r29
    455e:	b1 1c       	adc	r11, r1
    if (_head_node != NULL)
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    4560:	2c 91       	ld	r18, X
    4562:	30 e0       	ldi	r19, 0x00	; 0
    4564:	42 9f       	mul	r20, r18
    4566:	b0 01       	movw	r22, r0
    4568:	43 9f       	mul	r20, r19
    456a:	70 0d       	add	r23, r0
    456c:	11 24       	eor	r1, r1
    456e:	68 59       	subi	r22, 0x98	; 152
    4570:	76 4f       	sbci	r23, 0xF6	; 246
    4572:	eb 01       	movw	r28, r22
    4574:	9c 81       	ldd	r25, Y+4	; 0x04
    4576:	99 23       	and	r25, r25
    4578:	29 f0       	breq	.+10     	; 0x4584 <nrk_add_to_readyQ+0x7e>
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    457a:	5b 85       	ldd	r21, Y+11	; 0x0b
    457c:	e7 01       	movw	r28, r14
    457e:	98 81       	ld	r25, Y
    4580:	59 17       	cp	r21, r25
    4582:	40 f1       	brcs	.+80     	; 0x45d4 <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    4584:	e6 01       	movw	r28, r12
    4586:	98 81       	ld	r25, Y
    4588:	99 23       	and	r25, r25
    458a:	69 f0       	breq	.+26     	; 0x45a6 <nrk_add_to_readyQ+0xa0>
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    458c:	42 9f       	mul	r20, r18
    458e:	b0 01       	movw	r22, r0
    4590:	43 9f       	mul	r20, r19
    4592:	70 0d       	add	r23, r0
    4594:	11 24       	eor	r1, r1
    4596:	68 59       	subi	r22, 0x98	; 152
    4598:	76 4f       	sbci	r23, 0xF6	; 246
    459a:	eb 01       	movw	r28, r22
    459c:	5a 85       	ldd	r21, Y+10	; 0x0a
    459e:	e5 01       	movw	r28, r10
    45a0:	98 81       	ld	r25, Y
    45a2:	59 17       	cp	r21, r25
    45a4:	b8 f0       	brcs	.+46     	; 0x45d4 <nrk_add_to_readyQ+0xce>
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
            if (nrk_task_TCB[NextNode->task_ID].task_prio <
    45a6:	42 9f       	mul	r20, r18
    45a8:	b0 01       	movw	r22, r0
    45aa:	43 9f       	mul	r20, r19
    45ac:	70 0d       	add	r23, r0
    45ae:	11 24       	eor	r1, r1
    45b0:	9b 01       	movw	r18, r22
    45b2:	28 59       	subi	r18, 0x98	; 152
    45b4:	36 4f       	sbci	r19, 0xF6	; 246
    45b6:	e9 01       	movw	r28, r18
    45b8:	2a 85       	ldd	r18, Y+10	; 0x0a
    45ba:	e7 01       	movw	r28, r14
    45bc:	98 81       	ld	r25, Y
    45be:	29 17       	cp	r18, r25
    45c0:	48 f0       	brcs	.+18     	; 0x45d4 <nrk_add_to_readyQ+0xce>
                    nrk_task_TCB[task_ID].task_prio)
                break;

            NextNode = NextNode->Next;
    45c2:	13 96       	adiw	r26, 0x03	; 3
    45c4:	0d 90       	ld	r0, X+
    45c6:	bc 91       	ld	r27, X
    45c8:	a0 2d       	mov	r26, r0
    CurNode = _free_node;

    if (_head_node != NULL)
    {

        while (NextNode != NULL)
    45ca:	10 97       	sbiw	r26, 0x00	; 0
    45cc:	49 f6       	brne	.-110    	; 0x4560 <nrk_add_to_readyQ+0x5a>
    45ce:	02 c0       	rjmp	.+4      	; 0x45d4 <nrk_add_to_readyQ+0xce>
    45d0:	a0 e0       	ldi	r26, 0x00	; 0
    45d2:	b0 e0       	ldi	r27, 0x00	; 0
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2

    }

    CurNode->task_ID = task_ID;
    45d4:	80 83       	st	Z, r24
    _free_node = _free_node->Next;
    45d6:	c3 81       	ldd	r28, Z+3	; 0x03
    45d8:	d4 81       	ldd	r29, Z+4	; 0x04
    45da:	d0 93 67 09 	sts	0x0967, r29
    45de:	c0 93 66 09 	sts	0x0966, r28

    if (NextNode == _head_node)
    45e2:	a0 17       	cp	r26, r16
    45e4:	b1 07       	cpc	r27, r17
    45e6:	b1 f4       	brne	.+44     	; 0x4614 <nrk_add_to_readyQ+0x10e>
    {
        //at start
        if (_head_node != NULL)
    45e8:	10 97       	sbiw	r26, 0x00	; 0
    45ea:	49 f0       	breq	.+18     	; 0x45fe <nrk_add_to_readyQ+0xf8>
        {
            CurNode->Next = _head_node;
    45ec:	b4 83       	std	Z+4, r27	; 0x04
    45ee:	a3 83       	std	Z+3, r26	; 0x03
            CurNode->Prev = NULL;
    45f0:	12 82       	std	Z+2, r1	; 0x02
    45f2:	11 82       	std	Z+1, r1	; 0x01
            _head_node->Prev = CurNode;
    45f4:	12 96       	adiw	r26, 0x02	; 2
    45f6:	fc 93       	st	X, r31
    45f8:	ee 93       	st	-X, r30
    45fa:	11 97       	sbiw	r26, 0x01	; 1
    45fc:	06 c0       	rjmp	.+12     	; 0x460a <nrk_add_to_readyQ+0x104>
        }
        else
        {
            CurNode->Next = NULL;
    45fe:	14 82       	std	Z+4, r1	; 0x04
    4600:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = NULL;
    4602:	12 82       	std	Z+2, r1	; 0x02
    4604:	11 82       	std	Z+1, r1	; 0x01
            _free_node->Prev = CurNode;
    4606:	fa 83       	std	Y+2, r31	; 0x02
    4608:	e9 83       	std	Y+1, r30	; 0x01
        }
        _head_node = CurNode;
    460a:	f0 93 fb 09 	sts	0x09FB, r31
    460e:	e0 93 fa 09 	sts	0x09FA, r30
    4612:	1e c0       	rjmp	.+60     	; 0x4650 <nrk_add_to_readyQ+0x14a>

    }
    else
    {
        if (NextNode != _free_node)
    4614:	ac 17       	cp	r26, r28
    4616:	bd 07       	cpc	r27, r29
    4618:	79 f0       	breq	.+30     	; 0x4638 <nrk_add_to_readyQ+0x132>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    461a:	11 96       	adiw	r26, 0x01	; 1
    461c:	8d 91       	ld	r24, X+
    461e:	9c 91       	ld	r25, X
    4620:	12 97       	sbiw	r26, 0x02	; 2
    4622:	92 83       	std	Z+2, r25	; 0x02
    4624:	81 83       	std	Z+1, r24	; 0x01
            CurNode->Next = NextNode;
    4626:	b4 83       	std	Z+4, r27	; 0x04
    4628:	a3 83       	std	Z+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    462a:	11 96       	adiw	r26, 0x01	; 1
    462c:	cd 91       	ld	r28, X+
    462e:	dc 91       	ld	r29, X
    4630:	12 97       	sbiw	r26, 0x02	; 2
    4632:	fc 83       	std	Y+4, r31	; 0x04
    4634:	eb 83       	std	Y+3, r30	; 0x03
    4636:	08 c0       	rjmp	.+16     	; 0x4648 <nrk_add_to_readyQ+0x142>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    4638:	14 82       	std	Z+4, r1	; 0x04
    463a:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    463c:	11 96       	adiw	r26, 0x01	; 1
    463e:	8d 91       	ld	r24, X+
    4640:	9c 91       	ld	r25, X
    4642:	12 97       	sbiw	r26, 0x02	; 2
    4644:	92 83       	std	Z+2, r25	; 0x02
    4646:	81 83       	std	Z+1, r24	; 0x01
            _free_node->Prev = CurNode;
    4648:	12 96       	adiw	r26, 0x02	; 2
    464a:	fc 93       	st	X, r31
    464c:	ee 93       	st	-X, r30
    464e:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    4650:	df 91       	pop	r29
    4652:	cf 91       	pop	r28
    4654:	1f 91       	pop	r17
    4656:	0f 91       	pop	r16
    4658:	ff 90       	pop	r15
    465a:	ef 90       	pop	r14
    465c:	df 90       	pop	r13
    465e:	cf 90       	pop	r12
    4660:	bf 90       	pop	r11
    4662:	af 90       	pop	r10
    4664:	08 95       	ret

00004666 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    4666:	cf 93       	push	r28
    4668:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    466a:	e0 91 fa 09 	lds	r30, 0x09FA
    466e:	f0 91 fb 09 	lds	r31, 0x09FB
    4672:	30 97       	sbiw	r30, 0x00	; 0
    4674:	09 f4       	brne	.+2      	; 0x4678 <nrk_rem_from_readyQ+0x12>
    4676:	44 c0       	rjmp	.+136    	; 0x4700 <nrk_rem_from_readyQ+0x9a>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    4678:	99 27       	eor	r25, r25
    467a:	87 fd       	sbrc	r24, 7
    467c:	90 95       	com	r25
    467e:	20 81       	ld	r18, Z
    4680:	30 e0       	ldi	r19, 0x00	; 0
    4682:	28 17       	cp	r18, r24
    4684:	39 07       	cpc	r19, r25
    4686:	81 f4       	brne	.+32     	; 0x46a8 <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    4688:	a3 81       	ldd	r26, Z+3	; 0x03
    468a:	b4 81       	ldd	r27, Z+4	; 0x04
    468c:	b0 93 fb 09 	sts	0x09FB, r27
    4690:	a0 93 fa 09 	sts	0x09FA, r26
        _head_node->Prev = NULL;
    4694:	12 96       	adiw	r26, 0x02	; 2
    4696:	1c 92       	st	X, r1
    4698:	1e 92       	st	-X, r1
    469a:	11 97       	sbiw	r26, 0x01	; 1
    469c:	18 c0       	rjmp	.+48     	; 0x46ce <nrk_rem_from_readyQ+0x68>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    469e:	03 80       	ldd	r0, Z+3	; 0x03
    46a0:	f4 81       	ldd	r31, Z+4	; 0x04
    46a2:	e0 2d       	mov	r30, r0
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    46a4:	30 97       	sbiw	r30, 0x00	; 0
    46a6:	61 f1       	breq	.+88     	; 0x4700 <nrk_rem_from_readyQ+0x9a>
    46a8:	20 81       	ld	r18, Z
    46aa:	30 e0       	ldi	r19, 0x00	; 0
    46ac:	28 17       	cp	r18, r24
    46ae:	39 07       	cpc	r19, r25
    46b0:	b1 f7       	brne	.-20     	; 0x469e <nrk_rem_from_readyQ+0x38>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    46b2:	c1 81       	ldd	r28, Z+1	; 0x01
    46b4:	d2 81       	ldd	r29, Z+2	; 0x02
    46b6:	83 81       	ldd	r24, Z+3	; 0x03
    46b8:	94 81       	ldd	r25, Z+4	; 0x04
    46ba:	9c 83       	std	Y+4, r25	; 0x04
    46bc:	8b 83       	std	Y+3, r24	; 0x03
        if (CurNode->Next != NULL)
    46be:	a3 81       	ldd	r26, Z+3	; 0x03
    46c0:	b4 81       	ldd	r27, Z+4	; 0x04
    46c2:	10 97       	sbiw	r26, 0x00	; 0
    46c4:	21 f0       	breq	.+8      	; 0x46ce <nrk_rem_from_readyQ+0x68>
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    46c6:	12 96       	adiw	r26, 0x02	; 2
    46c8:	dc 93       	st	X, r29
    46ca:	ce 93       	st	-X, r28
    46cc:	11 97       	sbiw	r26, 0x01	; 1
    }



    // Add to free list
    if (_free_node == NULL)
    46ce:	a0 91 66 09 	lds	r26, 0x0966
    46d2:	b0 91 67 09 	lds	r27, 0x0967
    46d6:	10 97       	sbiw	r26, 0x00	; 0
    46d8:	39 f4       	brne	.+14     	; 0x46e8 <nrk_rem_from_readyQ+0x82>
    {
        _free_node = CurNode;
    46da:	f0 93 67 09 	sts	0x0967, r31
    46de:	e0 93 66 09 	sts	0x0966, r30
        _free_node->Next = NULL;
    46e2:	14 82       	std	Z+4, r1	; 0x04
    46e4:	13 82       	std	Z+3, r1	; 0x03
    46e6:	0a c0       	rjmp	.+20     	; 0x46fc <nrk_rem_from_readyQ+0x96>
    }
    else
    {
        CurNode->Next = _free_node;
    46e8:	b4 83       	std	Z+4, r27	; 0x04
    46ea:	a3 83       	std	Z+3, r26	; 0x03
        _free_node->Prev = CurNode;
    46ec:	12 96       	adiw	r26, 0x02	; 2
    46ee:	fc 93       	st	X, r31
    46f0:	ee 93       	st	-X, r30
    46f2:	11 97       	sbiw	r26, 0x01	; 1
        _free_node = CurNode;
    46f4:	f0 93 67 09 	sts	0x0967, r31
    46f8:	e0 93 66 09 	sts	0x0966, r30
    }
    _free_node->Prev = NULL;
    46fc:	12 82       	std	Z+2, r1	; 0x02
    46fe:	11 82       	std	Z+1, r1	; 0x01
}
    4700:	df 91       	pop	r29
    4702:	cf 91       	pop	r28
    4704:	08 95       	ret

00004706 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    4706:	ef 92       	push	r14
    4708:	ff 92       	push	r15
    470a:	0f 93       	push	r16
    470c:	1f 93       	push	r17
    470e:	cf 93       	push	r28
    4710:	df 93       	push	r29
    4712:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    4714:	4b 81       	ldd	r20, Y+3	; 0x03
    4716:	5c 81       	ldd	r21, Y+4	; 0x04
    4718:	69 81       	ldd	r22, Y+1	; 0x01
    471a:	7a 81       	ldd	r23, Y+2	; 0x02
    471c:	8d 81       	ldd	r24, Y+5	; 0x05
    471e:	9e 81       	ldd	r25, Y+6	; 0x06
    4720:	0e 94 8b 30 	call	0x6116	; 0x6116 <nrk_task_stk_init>
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    4724:	2f 81       	ldd	r18, Y+7	; 0x07
    4726:	22 23       	and	r18, r18
    4728:	71 f0       	breq	.+28     	; 0x4746 <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    472a:	4b 81       	ldd	r20, Y+3	; 0x03
    472c:	5c 81       	ldd	r21, Y+4	; 0x04
    472e:	e1 2c       	mov	r14, r1
    4730:	f1 2c       	mov	r15, r1
    4732:	00 e0       	ldi	r16, 0x00	; 0
    4734:	10 e0       	ldi	r17, 0x00	; 0
    4736:	20 e0       	ldi	r18, 0x00	; 0
    4738:	30 e0       	ldi	r19, 0x00	; 0
    473a:	bc 01       	movw	r22, r24
    473c:	ce 01       	movw	r24, r28
    473e:	0e 94 21 18 	call	0x3042	; 0x3042 <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    4742:	1f 82       	std	Y+7, r1	; 0x07
    4744:	0c c0       	rjmp	.+24     	; 0x475e <nrk_activate_task+0x58>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    4746:	e8 81       	ld	r30, Y
    4748:	2b e2       	ldi	r18, 0x2B	; 43
    474a:	e2 02       	muls	r30, r18
    474c:	f0 01       	movw	r30, r0
    474e:	11 24       	eor	r1, r1
    4750:	e8 59       	subi	r30, 0x98	; 152
    4752:	f6 4f       	sbci	r31, 0xF6	; 246
    4754:	21 85       	ldd	r18, Z+9	; 0x09
    4756:	23 30       	cpi	r18, 0x03	; 3
    4758:	b9 f4       	brne	.+46     	; 0x4788 <nrk_activate_task+0x82>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    475a:	91 83       	std	Z+1, r25	; 0x01
    475c:	80 83       	st	Z, r24
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    475e:	e8 81       	ld	r30, Y
    4760:	8b e2       	ldi	r24, 0x2B	; 43
    4762:	e8 02       	muls	r30, r24
    4764:	f0 01       	movw	r30, r0
    4766:	11 24       	eor	r1, r1
    4768:	e8 59       	subi	r30, 0x98	; 152
    476a:	f6 4f       	sbci	r31, 0xF6	; 246
    476c:	85 89       	ldd	r24, Z+21	; 0x15
    476e:	96 89       	ldd	r25, Z+22	; 0x16
    4770:	a7 89       	ldd	r26, Z+23	; 0x17
    4772:	b0 8d       	ldd	r27, Z+24	; 0x18
    4774:	89 2b       	or	r24, r25
    4776:	8a 2b       	or	r24, r26
    4778:	8b 2b       	or	r24, r27
    477a:	41 f4       	brne	.+16     	; 0x478c <nrk_activate_task+0x86>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    477c:	82 e0       	ldi	r24, 0x02	; 2
    477e:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    4780:	88 81       	ld	r24, Y
    4782:	0e 94 83 22 	call	0x4506	; 0x4506 <nrk_add_to_readyQ>
    4786:	02 c0       	rjmp	.+4      	; 0x478c <nrk_activate_task+0x86>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
            return NRK_ERROR;
    4788:	8f ef       	ldi	r24, 0xFF	; 255
    478a:	01 c0       	rjmp	.+2      	; 0x478e <nrk_activate_task+0x88>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
        nrk_add_to_readyQ (Task->task_ID);
    }

    return NRK_OK;
    478c:	81 e0       	ldi	r24, 0x01	; 1
}
    478e:	df 91       	pop	r29
    4790:	cf 91       	pop	r28
    4792:	1f 91       	pop	r17
    4794:	0f 91       	pop	r16
    4796:	ff 90       	pop	r15
    4798:	ef 90       	pop	r14
    479a:	08 95       	ret

0000479c <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    479c:	1f 93       	push	r17
    479e:	cf 93       	push	r28
    47a0:	df 93       	push	r29
    47a2:	cd b7       	in	r28, 0x3d	; 61
    47a4:	de b7       	in	r29, 0x3e	; 62
    47a6:	28 97       	sbiw	r28, 0x08	; 8
    47a8:	0f b6       	in	r0, 0x3f	; 63
    47aa:	f8 94       	cli
    47ac:	de bf       	out	0x3e, r29	; 62
    47ae:	0f be       	out	0x3f, r0	; 63
    47b0:	cd bf       	out	0x3d, r28	; 61
    47b2:	29 83       	std	Y+1, r18	; 0x01
    47b4:	3a 83       	std	Y+2, r19	; 0x02
    47b6:	4b 83       	std	Y+3, r20	; 0x03
    47b8:	5c 83       	std	Y+4, r21	; 0x04
    47ba:	6d 83       	std	Y+5, r22	; 0x05
    47bc:	7e 83       	std	Y+6, r23	; 0x06
    47be:	8f 83       	std	Y+7, r24	; 0x07
    47c0:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    47c2:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    47c6:	0e 94 b5 2d 	call	0x5b6a	; 0x5b6a <_nrk_os_timer_get>
    47ca:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks_long(&t);
    47cc:	ce 01       	movw	r24, r28
    47ce:	01 96       	adiw	r24, 0x01	; 1
    47d0:	0e 94 e0 27 	call	0x4fc0	; 0x4fc0 <_nrk_time_to_ticks_long>
    if (nw <= TIME_PAD)
    47d4:	63 30       	cpi	r22, 0x03	; 3
    47d6:	71 05       	cpc	r23, r1
    47d8:	98 f0       	brcs	.+38     	; 0x4800 <nrk_set_next_wakeup+0x64>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    47da:	e0 91 05 0a 	lds	r30, 0x0A05
    47de:	f0 91 06 0a 	lds	r31, 0x0A06
    47e2:	21 2f       	mov	r18, r17
    47e4:	30 e0       	ldi	r19, 0x00	; 0
    47e6:	62 0f       	add	r22, r18
    47e8:	73 1f       	adc	r23, r19
    47ea:	cb 01       	movw	r24, r22
    47ec:	a0 e0       	ldi	r26, 0x00	; 0
    47ee:	b0 e0       	ldi	r27, 0x00	; 0
    47f0:	85 8b       	std	Z+21, r24	; 0x15
    47f2:	96 8b       	std	Z+22, r25	; 0x16
    47f4:	a7 8b       	std	Z+23, r26	; 0x17
    47f6:	b0 8f       	std	Z+24, r27	; 0x18
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    47f8:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <nrk_int_enable>

    return NRK_OK;
    47fc:	81 e0       	ldi	r24, 0x01	; 1
    47fe:	01 c0       	rjmp	.+2      	; 0x4802 <nrk_set_next_wakeup+0x66>
    uint16_t nw;
    nrk_int_disable ();
    timer = _nrk_os_timer_get ();
    nw = _nrk_time_to_ticks_long(&t);
    if (nw <= TIME_PAD)
        return NRK_ERROR;
    4800:	8f ef       	ldi	r24, 0xFF	; 255
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();

    return NRK_OK;
}
    4802:	28 96       	adiw	r28, 0x08	; 8
    4804:	0f b6       	in	r0, 0x3f	; 63
    4806:	f8 94       	cli
    4808:	de bf       	out	0x3e, r29	; 62
    480a:	0f be       	out	0x3f, r0	; 63
    480c:	cd bf       	out	0x3d, r28	; 61
    480e:	df 91       	pop	r29
    4810:	cf 91       	pop	r28
    4812:	1f 91       	pop	r17
    4814:	08 95       	ret

00004816 <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    4816:	0e 94 5e 30 	call	0x60bc	; 0x60bc <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    481a:	e0 91 05 0a 	lds	r30, 0x0A05
    481e:	f0 91 06 0a 	lds	r31, 0x0A06
    4822:	85 81       	ldd	r24, Z+5	; 0x05
    4824:	81 11       	cpse	r24, r1
    4826:	f7 cf       	rjmp	.-18     	; 0x4816 <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    4828:	08 95       	ret

0000482a <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    482a:	cf 93       	push	r28
    uint8_t timer;

    nrk_stack_check ();
    482c:	0e 94 0e 1f 	call	0x3e1c	; 0x3e1c <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4830:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    4834:	e0 91 05 0a 	lds	r30, 0x0A05
    4838:	f0 91 06 0a 	lds	r31, 0x0A06
    483c:	81 e0       	ldi	r24, 0x01	; 1
    483e:	90 e0       	ldi	r25, 0x00	; 0
    4840:	92 a7       	std	Z+42, r25	; 0x2a
    4842:	81 a7       	std	Z+41, r24	; 0x29
    nrk_cur_task_TCB->suspend_flag = 1;
    4844:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    4846:	0e 94 b5 2d 	call	0x5b6a	; 0x5b6a <_nrk_os_timer_get>
    484a:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    484c:	88 3f       	cpi	r24, 0xF8	; 248
    484e:	80 f4       	brcc	.+32     	; 0x4870 <nrk_wait_until_next_period+0x46>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4850:	0e 94 4f 2d 	call	0x5a9e	; 0x5a9e <_nrk_get_next_wakeup>
    4854:	2c 2f       	mov	r18, r28
    4856:	30 e0       	ldi	r19, 0x00	; 0
    4858:	2f 5f       	subi	r18, 0xFF	; 255
    485a:	3f 4f       	sbci	r19, 0xFF	; 255
    485c:	90 e0       	ldi	r25, 0x00	; 0
    485e:	28 17       	cp	r18, r24
    4860:	39 07       	cpc	r19, r25
    4862:	34 f4       	brge	.+12     	; 0x4870 <nrk_wait_until_next_period+0x46>
        {
            timer += TIME_PAD;
    4864:	82 e0       	ldi	r24, 0x02	; 2
    4866:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    4868:	80 93 11 08 	sts	0x0811, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    486c:	0e 94 53 2d 	call	0x5aa6	; 0x5aa6 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4870:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4874:	0e 94 0b 24 	call	0x4816	; 0x4816 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4878:	81 e0       	ldi	r24, 0x01	; 1
    487a:	cf 91       	pop	r28
    487c:	08 95       	ret

0000487e <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    487e:	e0 91 05 0a 	lds	r30, 0x0A05
    4882:	f0 91 06 0a 	lds	r31, 0x0A06
    4886:	80 85       	ldd	r24, Z+8	; 0x08
    4888:	0e 94 33 23 	call	0x4666	; 0x4666 <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    488c:	e0 91 05 0a 	lds	r30, 0x0A05
    4890:	f0 91 06 0a 	lds	r31, 0x0A06
    4894:	84 e0       	ldi	r24, 0x04	; 4
    4896:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    4898:	0e 94 15 24 	call	0x482a	; 0x482a <nrk_wait_until_next_period>
    return NRK_OK;
}
    489c:	81 e0       	ldi	r24, 0x01	; 1
    489e:	08 95       	ret

000048a0 <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    48a0:	cf 93       	push	r28
    48a2:	df 93       	push	r29
    48a4:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    48a6:	0e 94 0e 1f 	call	0x3e1c	; 0x3e1c <nrk_stack_check>

    if (p == 0)
    48aa:	20 97       	sbiw	r28, 0x00	; 0
    48ac:	11 f4       	brne	.+4      	; 0x48b2 <nrk_wait_until_next_n_periods+0x12>
        p = 1;
    48ae:	c1 e0       	ldi	r28, 0x01	; 1
    48b0:	d0 e0       	ldi	r29, 0x00	; 0
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    48b2:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    48b6:	e0 91 05 0a 	lds	r30, 0x0A05
    48ba:	f0 91 06 0a 	lds	r31, 0x0A06
    48be:	81 e0       	ldi	r24, 0x01	; 1
    48c0:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    48c2:	d2 a7       	std	Z+42, r29	; 0x2a
    48c4:	c1 a7       	std	Z+41, r28	; 0x29
    timer = _nrk_os_timer_get ();
    48c6:	0e 94 b5 2d 	call	0x5b6a	; 0x5b6a <_nrk_os_timer_get>
    48ca:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    48cc:	88 3f       	cpi	r24, 0xF8	; 248
    48ce:	80 f4       	brcc	.+32     	; 0x48f0 <nrk_wait_until_next_n_periods+0x50>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    48d0:	0e 94 4f 2d 	call	0x5a9e	; 0x5a9e <_nrk_get_next_wakeup>
    48d4:	2c 2f       	mov	r18, r28
    48d6:	30 e0       	ldi	r19, 0x00	; 0
    48d8:	2f 5f       	subi	r18, 0xFF	; 255
    48da:	3f 4f       	sbci	r19, 0xFF	; 255
    48dc:	90 e0       	ldi	r25, 0x00	; 0
    48de:	28 17       	cp	r18, r24
    48e0:	39 07       	cpc	r19, r25
    48e2:	34 f4       	brge	.+12     	; 0x48f0 <nrk_wait_until_next_n_periods+0x50>
        {
            timer += TIME_PAD;
    48e4:	82 e0       	ldi	r24, 0x02	; 2
    48e6:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    48e8:	80 93 11 08 	sts	0x0811, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    48ec:	0e 94 53 2d 	call	0x5aa6	; 0x5aa6 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    48f0:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    48f4:	0e 94 0b 24 	call	0x4816	; 0x4816 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    48f8:	81 e0       	ldi	r24, 0x01	; 1
    48fa:	df 91       	pop	r29
    48fc:	cf 91       	pop	r28
    48fe:	08 95       	ret

00004900 <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    4900:	ef 92       	push	r14
    4902:	ff 92       	push	r15
    4904:	0f 93       	push	r16
    4906:	1f 93       	push	r17
    4908:	cf 93       	push	r28
    490a:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    490c:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4910:	e0 91 05 0a 	lds	r30, 0x0A05
    4914:	f0 91 06 0a 	lds	r31, 0x0A06
    4918:	81 e0       	ldi	r24, 0x01	; 1
    491a:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    491c:	0e 94 b5 2d 	call	0x5b6a	; 0x5b6a <_nrk_os_timer_get>
    4920:	c8 2f       	mov	r28, r24
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    4922:	e0 91 05 0a 	lds	r30, 0x0A05
    4926:	f0 91 06 0a 	lds	r31, 0x0A06
    492a:	e8 2e       	mov	r14, r24
    492c:	f1 2c       	mov	r15, r1
    492e:	c7 01       	movw	r24, r14
    4930:	80 0f       	add	r24, r16
    4932:	91 1f       	adc	r25, r17
    4934:	a0 e0       	ldi	r26, 0x00	; 0
    4936:	b0 e0       	ldi	r27, 0x00	; 0
    4938:	85 8b       	std	Z+21, r24	; 0x15
    493a:	96 8b       	std	Z+22, r25	; 0x16
    493c:	a7 8b       	std	Z+23, r26	; 0x17
    493e:	b0 8f       	std	Z+24, r27	; 0x18

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4940:	c8 3f       	cpi	r28, 0xF8	; 248
    4942:	78 f4       	brcc	.+30     	; 0x4962 <nrk_wait_ticks+0x62>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4944:	0e 94 4f 2d 	call	0x5a9e	; 0x5a9e <_nrk_get_next_wakeup>
    4948:	9f ef       	ldi	r25, 0xFF	; 255
    494a:	e9 1a       	sub	r14, r25
    494c:	f9 0a       	sbc	r15, r25
    494e:	90 e0       	ldi	r25, 0x00	; 0
    4950:	e8 16       	cp	r14, r24
    4952:	f9 06       	cpc	r15, r25
    4954:	34 f4       	brge	.+12     	; 0x4962 <nrk_wait_ticks+0x62>
        {
            timer += TIME_PAD;
    4956:	82 e0       	ldi	r24, 0x02	; 2
    4958:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    495a:	80 93 11 08 	sts	0x0811, r24
            _nrk_set_next_wakeup (timer);
    495e:	0e 94 53 2d 	call	0x5aa6	; 0x5aa6 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4962:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4966:	0e 94 0b 24 	call	0x4816	; 0x4816 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    496a:	81 e0       	ldi	r24, 0x01	; 1
    496c:	cf 91       	pop	r28
    496e:	1f 91       	pop	r17
    4970:	0f 91       	pop	r16
    4972:	ff 90       	pop	r15
    4974:	ef 90       	pop	r14
    4976:	08 95       	ret

00004978 <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    4978:	cf 93       	push	r28
    497a:	df 93       	push	r29
    497c:	ec 01       	movw	r28, r24
    uint8_t timer;
    nrk_int_disable ();
    497e:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4982:	e0 91 05 0a 	lds	r30, 0x0A05
    4986:	f0 91 06 0a 	lds	r31, 0x0A06
    498a:	21 e0       	ldi	r18, 0x01	; 1
    498c:	25 83       	std	Z+5, r18	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    498e:	ce 01       	movw	r24, r28
    4990:	a0 e0       	ldi	r26, 0x00	; 0
    4992:	b0 e0       	ldi	r27, 0x00	; 0
    4994:	85 8b       	std	Z+21, r24	; 0x15
    4996:	96 8b       	std	Z+22, r25	; 0x16
    4998:	a7 8b       	std	Z+23, r26	; 0x17
    499a:	b0 8f       	std	Z+24, r27	; 0x18
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    499c:	0e 94 b5 2d 	call	0x5b6a	; 0x5b6a <_nrk_os_timer_get>
    49a0:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    49a2:	88 3f       	cpi	r24, 0xF8	; 248
    49a4:	80 f4       	brcc	.+32     	; 0x49c6 <nrk_wait_until_ticks+0x4e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    49a6:	0e 94 4f 2d 	call	0x5a9e	; 0x5a9e <_nrk_get_next_wakeup>
    49aa:	2c 2f       	mov	r18, r28
    49ac:	30 e0       	ldi	r19, 0x00	; 0
    49ae:	2f 5f       	subi	r18, 0xFF	; 255
    49b0:	3f 4f       	sbci	r19, 0xFF	; 255
    49b2:	90 e0       	ldi	r25, 0x00	; 0
    49b4:	28 17       	cp	r18, r24
    49b6:	39 07       	cpc	r19, r25
    49b8:	34 f4       	brge	.+12     	; 0x49c6 <nrk_wait_until_ticks+0x4e>
        {
            timer += TIME_PAD;
    49ba:	82 e0       	ldi	r24, 0x02	; 2
    49bc:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    49be:	80 93 11 08 	sts	0x0811, r24
            _nrk_set_next_wakeup (timer);
    49c2:	0e 94 53 2d 	call	0x5aa6	; 0x5aa6 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    49c6:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    49ca:	0e 94 0b 24 	call	0x4816	; 0x4816 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    49ce:	81 e0       	ldi	r24, 0x01	; 1
    49d0:	df 91       	pop	r29
    49d2:	cf 91       	pop	r28
    49d4:	08 95       	ret

000049d6 <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    49d6:	cf 93       	push	r28
    uint8_t timer;
    nrk_int_disable ();
    49d8:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    49dc:	e0 91 05 0a 	lds	r30, 0x0A05
    49e0:	f0 91 06 0a 	lds	r31, 0x0A06
    49e4:	81 e0       	ldi	r24, 0x01	; 1
    49e6:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    49e8:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    49ea:	0e 94 b5 2d 	call	0x5b6a	; 0x5b6a <_nrk_os_timer_get>
    49ee:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    49f0:	88 3f       	cpi	r24, 0xF8	; 248
    49f2:	80 f4       	brcc	.+32     	; 0x4a14 <nrk_wait_until_nw+0x3e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    49f4:	0e 94 4f 2d 	call	0x5a9e	; 0x5a9e <_nrk_get_next_wakeup>
    49f8:	2c 2f       	mov	r18, r28
    49fa:	30 e0       	ldi	r19, 0x00	; 0
    49fc:	2f 5f       	subi	r18, 0xFF	; 255
    49fe:	3f 4f       	sbci	r19, 0xFF	; 255
    4a00:	90 e0       	ldi	r25, 0x00	; 0
    4a02:	28 17       	cp	r18, r24
    4a04:	39 07       	cpc	r19, r25
    4a06:	34 f4       	brge	.+12     	; 0x4a14 <nrk_wait_until_nw+0x3e>
        {
            timer += TIME_PAD;
    4a08:	82 e0       	ldi	r24, 0x02	; 2
    4a0a:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    4a0c:	80 93 11 08 	sts	0x0811, r24
            _nrk_set_next_wakeup (timer);
    4a10:	0e 94 53 2d 	call	0x5aa6	; 0x5aa6 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4a14:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4a18:	0e 94 0b 24 	call	0x4816	; 0x4816 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4a1c:	81 e0       	ldi	r24, 0x01	; 1
    4a1e:	cf 91       	pop	r28
    4a20:	08 95       	ret

00004a22 <nrk_wait>:


int8_t nrk_wait (nrk_time_t t)
{
    4a22:	1f 93       	push	r17
    4a24:	cf 93       	push	r28
    4a26:	df 93       	push	r29
    4a28:	cd b7       	in	r28, 0x3d	; 61
    4a2a:	de b7       	in	r29, 0x3e	; 62
    4a2c:	28 97       	sbiw	r28, 0x08	; 8
    4a2e:	0f b6       	in	r0, 0x3f	; 63
    4a30:	f8 94       	cli
    4a32:	de bf       	out	0x3e, r29	; 62
    4a34:	0f be       	out	0x3f, r0	; 63
    4a36:	cd bf       	out	0x3d, r28	; 61
    4a38:	29 83       	std	Y+1, r18	; 0x01
    4a3a:	3a 83       	std	Y+2, r19	; 0x02
    4a3c:	4b 83       	std	Y+3, r20	; 0x03
    4a3e:	5c 83       	std	Y+4, r21	; 0x04
    4a40:	6d 83       	std	Y+5, r22	; 0x05
    4a42:	7e 83       	std	Y+6, r23	; 0x06
    4a44:	8f 83       	std	Y+7, r24	; 0x07
    4a46:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint32_t nw;

    nrk_stack_check ();
    4a48:	0e 94 0e 1f 	call	0x3e1c	; 0x3e1c <nrk_stack_check>

    nrk_int_disable ();
    4a4c:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4a50:	e0 91 05 0a 	lds	r30, 0x0A05
    4a54:	f0 91 06 0a 	lds	r31, 0x0A06
    4a58:	81 e0       	ldi	r24, 0x01	; 1
    4a5a:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    4a5c:	81 e0       	ldi	r24, 0x01	; 1
    4a5e:	90 e0       	ldi	r25, 0x00	; 0
    4a60:	92 a7       	std	Z+42, r25	; 0x2a
    4a62:	81 a7       	std	Z+41, r24	; 0x29
    timer = _nrk_os_timer_get ();
    4a64:	0e 94 b5 2d 	call	0x5b6a	; 0x5b6a <_nrk_os_timer_get>
    4a68:	18 2f       	mov	r17, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks_long (&t);
    4a6a:	ce 01       	movw	r24, r28
    4a6c:	01 96       	adiw	r24, 0x01	; 1
    4a6e:	0e 94 e0 27 	call	0x4fc0	; 0x4fc0 <_nrk_time_to_ticks_long>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4a72:	e0 91 05 0a 	lds	r30, 0x0A05
    4a76:	f0 91 06 0a 	lds	r31, 0x0A06
    4a7a:	dc 01       	movw	r26, r24
    4a7c:	cb 01       	movw	r24, r22
    4a7e:	81 0f       	add	r24, r17
    4a80:	91 1d       	adc	r25, r1
    4a82:	a1 1d       	adc	r26, r1
    4a84:	b1 1d       	adc	r27, r1
    4a86:	85 8b       	std	Z+21, r24	; 0x15
    4a88:	96 8b       	std	Z+22, r25	; 0x16
    4a8a:	a7 8b       	std	Z+23, r26	; 0x17
    4a8c:	b0 8f       	std	Z+24, r27	; 0x18
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4a8e:	18 3f       	cpi	r17, 0xF8	; 248
    4a90:	80 f4       	brcc	.+32     	; 0x4ab2 <nrk_wait+0x90>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4a92:	0e 94 4f 2d 	call	0x5a9e	; 0x5a9e <_nrk_get_next_wakeup>
    4a96:	21 2f       	mov	r18, r17
    4a98:	30 e0       	ldi	r19, 0x00	; 0
    4a9a:	2f 5f       	subi	r18, 0xFF	; 255
    4a9c:	3f 4f       	sbci	r19, 0xFF	; 255
    4a9e:	90 e0       	ldi	r25, 0x00	; 0
    4aa0:	28 17       	cp	r18, r24
    4aa2:	39 07       	cpc	r19, r25
    4aa4:	34 f4       	brge	.+12     	; 0x4ab2 <nrk_wait+0x90>
        {
            timer += TIME_PAD;
    4aa6:	82 e0       	ldi	r24, 0x02	; 2
    4aa8:	81 0f       	add	r24, r17
            _nrk_prev_timer_val = timer;
    4aaa:	80 93 11 08 	sts	0x0811, r24
            _nrk_set_next_wakeup (timer);
    4aae:	0e 94 53 2d 	call	0x5aa6	; 0x5aa6 <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    4ab2:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    4ab6:	0e 94 0b 24 	call	0x4816	; 0x4816 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4aba:	81 e0       	ldi	r24, 0x01	; 1
    4abc:	28 96       	adiw	r28, 0x08	; 8
    4abe:	0f b6       	in	r0, 0x3f	; 63
    4ac0:	f8 94       	cli
    4ac2:	de bf       	out	0x3e, r29	; 62
    4ac4:	0f be       	out	0x3f, r0	; 63
    4ac6:	cd bf       	out	0x3d, r28	; 61
    4ac8:	df 91       	pop	r29
    4aca:	cf 91       	pop	r28
    4acc:	1f 91       	pop	r17
    4ace:	08 95       	ret

00004ad0 <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    4ad0:	8f 92       	push	r8
    4ad2:	9f 92       	push	r9
    4ad4:	af 92       	push	r10
    4ad6:	bf 92       	push	r11
    4ad8:	cf 92       	push	r12
    4ada:	df 92       	push	r13
    4adc:	ef 92       	push	r14
    4ade:	ff 92       	push	r15
    4ae0:	0f 93       	push	r16
    4ae2:	1f 93       	push	r17
    4ae4:	cf 93       	push	r28
    4ae6:	df 93       	push	r29
    4ae8:	cd b7       	in	r28, 0x3d	; 61
    4aea:	de b7       	in	r29, 0x3e	; 62
    4aec:	60 97       	sbiw	r28, 0x10	; 16
    4aee:	0f b6       	in	r0, 0x3f	; 63
    4af0:	f8 94       	cli
    4af2:	de bf       	out	0x3e, r29	; 62
    4af4:	0f be       	out	0x3f, r0	; 63
    4af6:	cd bf       	out	0x3d, r28	; 61
    4af8:	29 87       	std	Y+9, r18	; 0x09
    4afa:	3a 87       	std	Y+10, r19	; 0x0a
    4afc:	4b 87       	std	Y+11, r20	; 0x0b
    4afe:	5c 87       	std	Y+12, r21	; 0x0c
    4b00:	6d 87       	std	Y+13, r22	; 0x0d
    4b02:	7e 87       	std	Y+14, r23	; 0x0e
    4b04:	8f 87       	std	Y+15, r24	; 0x0f
    4b06:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    4b08:	ce 01       	movw	r24, r28
    4b0a:	01 96       	adiw	r24, 0x01	; 1
    4b0c:	0e 94 c4 25 	call	0x4b88	; 0x4b88 <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    4b10:	89 80       	ldd	r8, Y+1	; 0x01
    4b12:	9a 80       	ldd	r9, Y+2	; 0x02
    4b14:	ab 80       	ldd	r10, Y+3	; 0x03
    4b16:	bc 80       	ldd	r11, Y+4	; 0x04
    4b18:	cd 80       	ldd	r12, Y+5	; 0x05
    4b1a:	de 80       	ldd	r13, Y+6	; 0x06
    4b1c:	ef 80       	ldd	r14, Y+7	; 0x07
    4b1e:	f8 84       	ldd	r15, Y+8	; 0x08
    4b20:	09 85       	ldd	r16, Y+9	; 0x09
    4b22:	1a 85       	ldd	r17, Y+10	; 0x0a
    4b24:	2b 85       	ldd	r18, Y+11	; 0x0b
    4b26:	3c 85       	ldd	r19, Y+12	; 0x0c
    4b28:	4d 85       	ldd	r20, Y+13	; 0x0d
    4b2a:	5e 85       	ldd	r21, Y+14	; 0x0e
    4b2c:	6f 85       	ldd	r22, Y+15	; 0x0f
    4b2e:	78 89       	ldd	r23, Y+16	; 0x10
    4b30:	ce 01       	movw	r24, r28
    4b32:	09 96       	adiw	r24, 0x09	; 9
    4b34:	0e 94 21 26 	call	0x4c42	; 0x4c42 <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    4b38:	8f 3f       	cpi	r24, 0xFF	; 255
    4b3a:	61 f0       	breq	.+24     	; 0x4b54 <nrk_wait_until+0x84>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    4b3c:	29 85       	ldd	r18, Y+9	; 0x09
    4b3e:	3a 85       	ldd	r19, Y+10	; 0x0a
    4b40:	4b 85       	ldd	r20, Y+11	; 0x0b
    4b42:	5c 85       	ldd	r21, Y+12	; 0x0c
    4b44:	6d 85       	ldd	r22, Y+13	; 0x0d
    4b46:	7e 85       	ldd	r23, Y+14	; 0x0e
    4b48:	8f 85       	ldd	r24, Y+15	; 0x0f
    4b4a:	98 89       	ldd	r25, Y+16	; 0x10
    4b4c:	0e 94 11 25 	call	0x4a22	; 0x4a22 <nrk_wait>

    return NRK_OK;
    4b50:	81 e0       	ldi	r24, 0x01	; 1
    4b52:	01 c0       	rjmp	.+2      	; 0x4b56 <nrk_wait_until+0x86>

    v = nrk_time_sub (&t, t, ct);
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    {
        return NRK_ERROR;
    4b54:	8f ef       	ldi	r24, 0xFF	; 255
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);

    return NRK_OK;
}
    4b56:	60 96       	adiw	r28, 0x10	; 16
    4b58:	0f b6       	in	r0, 0x3f	; 63
    4b5a:	f8 94       	cli
    4b5c:	de bf       	out	0x3e, r29	; 62
    4b5e:	0f be       	out	0x3f, r0	; 63
    4b60:	cd bf       	out	0x3d, r28	; 61
    4b62:	df 91       	pop	r29
    4b64:	cf 91       	pop	r28
    4b66:	1f 91       	pop	r17
    4b68:	0f 91       	pop	r16
    4b6a:	ff 90       	pop	r15
    4b6c:	ef 90       	pop	r14
    4b6e:	df 90       	pop	r13
    4b70:	cf 90       	pop	r12
    4b72:	bf 90       	pop	r11
    4b74:	af 90       	pop	r10
    4b76:	9f 90       	pop	r9
    4b78:	8f 90       	pop	r8
    4b7a:	08 95       	ret

00004b7c <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
    return nrk_cur_task_TCB->task_ID;
    4b7c:	e0 91 05 0a 	lds	r30, 0x0A05
    4b80:	f0 91 06 0a 	lds	r31, 0x0A06
}
    4b84:	80 85       	ldd	r24, Z+8	; 0x08
    4b86:	08 95       	ret

00004b88 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    4b88:	0f 93       	push	r16
    4b8a:	1f 93       	push	r17
    4b8c:	cf 93       	push	r28
    4b8e:	df 93       	push	r29
    4b90:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    4b92:	1c 82       	std	Y+4, r1	; 0x04
    4b94:	1d 82       	std	Y+5, r1	; 0x05
    4b96:	1e 82       	std	Y+6, r1	; 0x06
    4b98:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    4b9a:	80 91 fc 09 	lds	r24, 0x09FC
    4b9e:	90 91 fd 09 	lds	r25, 0x09FD
    4ba2:	a0 91 fe 09 	lds	r26, 0x09FE
    4ba6:	b0 91 ff 09 	lds	r27, 0x09FF
    4baa:	88 83       	st	Y, r24
    4bac:	99 83       	std	Y+1, r25	; 0x01
    4bae:	aa 83       	std	Y+2, r26	; 0x02
    4bb0:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    4bb2:	80 91 00 0a 	lds	r24, 0x0A00
    4bb6:	90 91 01 0a 	lds	r25, 0x0A01
    4bba:	a0 91 02 0a 	lds	r26, 0x0A02
    4bbe:	b0 91 03 0a 	lds	r27, 0x0A03
    4bc2:	8c 83       	std	Y+4, r24	; 0x04
    4bc4:	9d 83       	std	Y+5, r25	; 0x05
    4bc6:	ae 83       	std	Y+6, r26	; 0x06
    4bc8:	bf 83       	std	Y+7, r27	; 0x07
 
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    4bca:	0e 94 b5 2d 	call	0x5b6a	; 0x5b6a <_nrk_os_timer_get>
    4bce:	a8 2f       	mov	r26, r24
    4bd0:	b0 e0       	ldi	r27, 0x00	; 0
    4bd2:	23 eb       	ldi	r18, 0xB3	; 179
    4bd4:	36 ee       	ldi	r19, 0xE6	; 230
    4bd6:	4e e0       	ldi	r20, 0x0E	; 14
    4bd8:	50 e0       	ldi	r21, 0x00	; 0
    4bda:	0e 94 a8 32 	call	0x6550	; 0x6550 <__muluhisi3>
    4bde:	0c 81       	ldd	r16, Y+4	; 0x04
    4be0:	1d 81       	ldd	r17, Y+5	; 0x05
    4be2:	2e 81       	ldd	r18, Y+6	; 0x06
    4be4:	3f 81       	ldd	r19, Y+7	; 0x07
    4be6:	dc 01       	movw	r26, r24
    4be8:	cb 01       	movw	r24, r22
    4bea:	80 0f       	add	r24, r16
    4bec:	91 1f       	adc	r25, r17
    4bee:	a2 1f       	adc	r26, r18
    4bf0:	b3 1f       	adc	r27, r19
    4bf2:	8c 83       	std	Y+4, r24	; 0x04
    4bf4:	9d 83       	std	Y+5, r25	; 0x05
    4bf6:	ae 83       	std	Y+6, r26	; 0x06
    4bf8:	bf 83       	std	Y+7, r27	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    4bfa:	8c 81       	ldd	r24, Y+4	; 0x04
    4bfc:	9d 81       	ldd	r25, Y+5	; 0x05
    4bfe:	ae 81       	ldd	r26, Y+6	; 0x06
    4c00:	bf 81       	ldd	r27, Y+7	; 0x07
    4c02:	81 15       	cp	r24, r1
    4c04:	2a ec       	ldi	r18, 0xCA	; 202
    4c06:	92 07       	cpc	r25, r18
    4c08:	2a e9       	ldi	r18, 0x9A	; 154
    4c0a:	a2 07       	cpc	r26, r18
    4c0c:	2b e3       	ldi	r18, 0x3B	; 59
    4c0e:	b2 07       	cpc	r27, r18
    4c10:	98 f0       	brcs	.+38     	; 0x4c38 <nrk_time_get+0xb0>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    4c12:	9a 5c       	subi	r25, 0xCA	; 202
    4c14:	aa 49       	sbci	r26, 0x9A	; 154
    4c16:	bb 43       	sbci	r27, 0x3B	; 59
    4c18:	8c 83       	std	Y+4, r24	; 0x04
    4c1a:	9d 83       	std	Y+5, r25	; 0x05
    4c1c:	ae 83       	std	Y+6, r26	; 0x06
    4c1e:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    4c20:	88 81       	ld	r24, Y
    4c22:	99 81       	ldd	r25, Y+1	; 0x01
    4c24:	aa 81       	ldd	r26, Y+2	; 0x02
    4c26:	bb 81       	ldd	r27, Y+3	; 0x03
    4c28:	01 96       	adiw	r24, 0x01	; 1
    4c2a:	a1 1d       	adc	r26, r1
    4c2c:	b1 1d       	adc	r27, r1
    4c2e:	88 83       	st	Y, r24
    4c30:	99 83       	std	Y+1, r25	; 0x01
    4c32:	aa 83       	std	Y+2, r26	; 0x02
    4c34:	bb 83       	std	Y+3, r27	; 0x03
    4c36:	e1 cf       	rjmp	.-62     	; 0x4bfa <nrk_time_get+0x72>
    }

}
    4c38:	df 91       	pop	r29
    4c3a:	cf 91       	pop	r28
    4c3c:	1f 91       	pop	r17
    4c3e:	0f 91       	pop	r16
    4c40:	08 95       	ret

00004c42 <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    4c42:	8f 92       	push	r8
    4c44:	9f 92       	push	r9
    4c46:	af 92       	push	r10
    4c48:	bf 92       	push	r11
    4c4a:	cf 92       	push	r12
    4c4c:	df 92       	push	r13
    4c4e:	ef 92       	push	r14
    4c50:	ff 92       	push	r15
    4c52:	0f 93       	push	r16
    4c54:	1f 93       	push	r17
    4c56:	cf 93       	push	r28
    4c58:	df 93       	push	r29
    4c5a:	cd b7       	in	r28, 0x3d	; 61
    4c5c:	de b7       	in	r29, 0x3e	; 62
    4c5e:	60 97       	sbiw	r28, 0x10	; 16
    4c60:	0f b6       	in	r0, 0x3f	; 63
    4c62:	f8 94       	cli
    4c64:	de bf       	out	0x3e, r29	; 62
    4c66:	0f be       	out	0x3f, r0	; 63
    4c68:	cd bf       	out	0x3d, r28	; 61
    4c6a:	fc 01       	movw	r30, r24
    4c6c:	09 83       	std	Y+1, r16	; 0x01
    4c6e:	1a 83       	std	Y+2, r17	; 0x02
    4c70:	2b 83       	std	Y+3, r18	; 0x03
    4c72:	3c 83       	std	Y+4, r19	; 0x04
    4c74:	4d 83       	std	Y+5, r20	; 0x05
    4c76:	5e 83       	std	Y+6, r21	; 0x06
    4c78:	6f 83       	std	Y+7, r22	; 0x07
    4c7a:	78 87       	std	Y+8, r23	; 0x08
    4c7c:	89 86       	std	Y+9, r8	; 0x09
    4c7e:	9a 86       	std	Y+10, r9	; 0x0a
    4c80:	ab 86       	std	Y+11, r10	; 0x0b
    4c82:	bc 86       	std	Y+12, r11	; 0x0c
    4c84:	cd 86       	std	Y+13, r12	; 0x0d
    4c86:	de 86       	std	Y+14, r13	; 0x0e
    4c88:	ef 86       	std	Y+15, r14	; 0x0f
    4c8a:	f8 8a       	std	Y+16, r15	; 0x10
    4c8c:	09 81       	ldd	r16, Y+1	; 0x01
    4c8e:	1a 81       	ldd	r17, Y+2	; 0x02
    4c90:	2b 81       	ldd	r18, Y+3	; 0x03
    4c92:	3c 81       	ldd	r19, Y+4	; 0x04
    4c94:	4d 81       	ldd	r20, Y+5	; 0x05
    4c96:	5e 81       	ldd	r21, Y+6	; 0x06
    4c98:	6f 81       	ldd	r22, Y+7	; 0x07
    4c9a:	78 85       	ldd	r23, Y+8	; 0x08
    4c9c:	c9 84       	ldd	r12, Y+9	; 0x09
    4c9e:	da 84       	ldd	r13, Y+10	; 0x0a
    4ca0:	eb 84       	ldd	r14, Y+11	; 0x0b
    4ca2:	fc 84       	ldd	r15, Y+12	; 0x0c
    4ca4:	8d 85       	ldd	r24, Y+13	; 0x0d
    4ca6:	9e 85       	ldd	r25, Y+14	; 0x0e
    4ca8:	af 85       	ldd	r26, Y+15	; 0x0f
    4caa:	b8 89       	ldd	r27, Y+16	; 0x10
if(high.secs<low.secs) return NRK_ERROR; 
    4cac:	0c 15       	cp	r16, r12
    4cae:	1d 05       	cpc	r17, r13
    4cb0:	2e 05       	cpc	r18, r14
    4cb2:	3f 05       	cpc	r19, r15
    4cb4:	f0 f1       	brcs	.+124    	; 0x4d32 <nrk_time_sub+0xf0>
if(low.secs==high.secs)
    4cb6:	c0 16       	cp	r12, r16
    4cb8:	d1 06       	cpc	r13, r17
    4cba:	e2 06       	cpc	r14, r18
    4cbc:	f3 06       	cpc	r15, r19
    4cbe:	91 f4       	brne	.+36     	; 0x4ce4 <nrk_time_sub+0xa2>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    4cc0:	48 17       	cp	r20, r24
    4cc2:	59 07       	cpc	r21, r25
    4cc4:	6a 07       	cpc	r22, r26
    4cc6:	7b 07       	cpc	r23, r27
    4cc8:	a0 f1       	brcs	.+104    	; 0x4d32 <nrk_time_sub+0xf0>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    4cca:	48 1b       	sub	r20, r24
    4ccc:	59 0b       	sbc	r21, r25
    4cce:	6a 0b       	sbc	r22, r26
    4cd0:	7b 0b       	sbc	r23, r27
    4cd2:	44 83       	std	Z+4, r20	; 0x04
    4cd4:	55 83       	std	Z+5, r21	; 0x05
    4cd6:	66 83       	std	Z+6, r22	; 0x06
    4cd8:	77 83       	std	Z+7, r23	; 0x07
	result->secs=0;
    4cda:	10 82       	st	Z, r1
    4cdc:	11 82       	std	Z+1, r1	; 0x01
    4cde:	12 82       	std	Z+2, r1	; 0x02
    4ce0:	13 82       	std	Z+3, r1	; 0x03
    4ce2:	25 c0       	rjmp	.+74     	; 0x4d2e <nrk_time_sub+0xec>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    4ce4:	48 17       	cp	r20, r24
    4ce6:	59 07       	cpc	r21, r25
    4ce8:	6a 07       	cpc	r22, r26
    4cea:	7b 07       	cpc	r23, r27
    4cec:	80 f4       	brcc	.+32     	; 0x4d0e <nrk_time_sub+0xcc>
{
	high.secs--;
    4cee:	01 50       	subi	r16, 0x01	; 1
    4cf0:	11 09       	sbc	r17, r1
    4cf2:	21 09       	sbc	r18, r1
    4cf4:	31 09       	sbc	r19, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    4cf6:	0c 19       	sub	r16, r12
    4cf8:	1d 09       	sbc	r17, r13
    4cfa:	2e 09       	sbc	r18, r14
    4cfc:	3f 09       	sbc	r19, r15
    4cfe:	00 83       	st	Z, r16
    4d00:	11 83       	std	Z+1, r17	; 0x01
    4d02:	22 83       	std	Z+2, r18	; 0x02
    4d04:	33 83       	std	Z+3, r19	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    4d06:	56 53       	subi	r21, 0x36	; 54
    4d08:	65 46       	sbci	r22, 0x65	; 101
    4d0a:	74 4c       	sbci	r23, 0xC4	; 196
    4d0c:	08 c0       	rjmp	.+16     	; 0x4d1e <nrk_time_sub+0xdc>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    4d0e:	0c 19       	sub	r16, r12
    4d10:	1d 09       	sbc	r17, r13
    4d12:	2e 09       	sbc	r18, r14
    4d14:	3f 09       	sbc	r19, r15
    4d16:	00 83       	st	Z, r16
    4d18:	11 83       	std	Z+1, r17	; 0x01
    4d1a:	22 83       	std	Z+2, r18	; 0x02
    4d1c:	33 83       	std	Z+3, r19	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    4d1e:	48 1b       	sub	r20, r24
    4d20:	59 0b       	sbc	r21, r25
    4d22:	6a 0b       	sbc	r22, r26
    4d24:	7b 0b       	sbc	r23, r27
    4d26:	44 83       	std	Z+4, r20	; 0x04
    4d28:	55 83       	std	Z+5, r21	; 0x05
    4d2a:	66 83       	std	Z+6, r22	; 0x06
    4d2c:	77 83       	std	Z+7, r23	; 0x07
return NRK_OK;
    4d2e:	81 e0       	ldi	r24, 0x01	; 1
    4d30:	01 c0       	rjmp	.+2      	; 0x4d34 <nrk_time_sub+0xf2>
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    4d32:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    4d34:	60 96       	adiw	r28, 0x10	; 16
    4d36:	0f b6       	in	r0, 0x3f	; 63
    4d38:	f8 94       	cli
    4d3a:	de bf       	out	0x3e, r29	; 62
    4d3c:	0f be       	out	0x3f, r0	; 63
    4d3e:	cd bf       	out	0x3d, r28	; 61
    4d40:	df 91       	pop	r29
    4d42:	cf 91       	pop	r28
    4d44:	1f 91       	pop	r17
    4d46:	0f 91       	pop	r16
    4d48:	ff 90       	pop	r15
    4d4a:	ef 90       	pop	r14
    4d4c:	df 90       	pop	r13
    4d4e:	cf 90       	pop	r12
    4d50:	bf 90       	pop	r11
    4d52:	af 90       	pop	r10
    4d54:	9f 90       	pop	r9
    4d56:	8f 90       	pop	r8
    4d58:	08 95       	ret

00004d5a <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    4d5a:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    4d5c:	44 81       	ldd	r20, Z+4	; 0x04
    4d5e:	55 81       	ldd	r21, Z+5	; 0x05
    4d60:	66 81       	ldd	r22, Z+6	; 0x06
    4d62:	77 81       	ldd	r23, Z+7	; 0x07
    4d64:	41 15       	cp	r20, r1
    4d66:	8a ec       	ldi	r24, 0xCA	; 202
    4d68:	58 07       	cpc	r21, r24
    4d6a:	8a e9       	ldi	r24, 0x9A	; 154
    4d6c:	68 07       	cpc	r22, r24
    4d6e:	8b e3       	ldi	r24, 0x3B	; 59
    4d70:	78 07       	cpc	r23, r24
    4d72:	98 f0       	brcs	.+38     	; 0x4d9a <nrk_time_compact_nanos+0x40>
    {
    t->nano_secs-=NANOS_PER_SEC;
    4d74:	5a 5c       	subi	r21, 0xCA	; 202
    4d76:	6a 49       	sbci	r22, 0x9A	; 154
    4d78:	7b 43       	sbci	r23, 0x3B	; 59
    4d7a:	44 83       	std	Z+4, r20	; 0x04
    4d7c:	55 83       	std	Z+5, r21	; 0x05
    4d7e:	66 83       	std	Z+6, r22	; 0x06
    4d80:	77 83       	std	Z+7, r23	; 0x07
    t->secs++;
    4d82:	80 81       	ld	r24, Z
    4d84:	91 81       	ldd	r25, Z+1	; 0x01
    4d86:	a2 81       	ldd	r26, Z+2	; 0x02
    4d88:	b3 81       	ldd	r27, Z+3	; 0x03
    4d8a:	01 96       	adiw	r24, 0x01	; 1
    4d8c:	a1 1d       	adc	r26, r1
    4d8e:	b1 1d       	adc	r27, r1
    4d90:	80 83       	st	Z, r24
    4d92:	91 83       	std	Z+1, r25	; 0x01
    4d94:	a2 83       	std	Z+2, r26	; 0x02
    4d96:	b3 83       	std	Z+3, r27	; 0x03
    4d98:	e1 cf       	rjmp	.-62     	; 0x4d5c <nrk_time_compact_nanos+0x2>
    }
}
    4d9a:	08 95       	ret

00004d9c <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    4d9c:	8f 92       	push	r8
    4d9e:	9f 92       	push	r9
    4da0:	af 92       	push	r10
    4da2:	bf 92       	push	r11
    4da4:	cf 92       	push	r12
    4da6:	df 92       	push	r13
    4da8:	ef 92       	push	r14
    4daa:	ff 92       	push	r15
    4dac:	0f 93       	push	r16
    4dae:	1f 93       	push	r17
    4db0:	cf 93       	push	r28
    4db2:	df 93       	push	r29
    4db4:	cd b7       	in	r28, 0x3d	; 61
    4db6:	de b7       	in	r29, 0x3e	; 62
    4db8:	60 97       	sbiw	r28, 0x10	; 16
    4dba:	0f b6       	in	r0, 0x3f	; 63
    4dbc:	f8 94       	cli
    4dbe:	de bf       	out	0x3e, r29	; 62
    4dc0:	0f be       	out	0x3f, r0	; 63
    4dc2:	cd bf       	out	0x3d, r28	; 61
    4dc4:	09 83       	std	Y+1, r16	; 0x01
    4dc6:	1a 83       	std	Y+2, r17	; 0x02
    4dc8:	2b 83       	std	Y+3, r18	; 0x03
    4dca:	3c 83       	std	Y+4, r19	; 0x04
    4dcc:	4d 83       	std	Y+5, r20	; 0x05
    4dce:	5e 83       	std	Y+6, r21	; 0x06
    4dd0:	6f 83       	std	Y+7, r22	; 0x07
    4dd2:	78 87       	std	Y+8, r23	; 0x08
    4dd4:	89 86       	std	Y+9, r8	; 0x09
    4dd6:	9a 86       	std	Y+10, r9	; 0x0a
    4dd8:	ab 86       	std	Y+11, r10	; 0x0b
    4dda:	bc 86       	std	Y+12, r11	; 0x0c
    4ddc:	cd 86       	std	Y+13, r12	; 0x0d
    4dde:	de 86       	std	Y+14, r13	; 0x0e
    4de0:	ef 86       	std	Y+15, r14	; 0x0f
    4de2:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    4de4:	09 85       	ldd	r16, Y+9	; 0x09
    4de6:	1a 85       	ldd	r17, Y+10	; 0x0a
    4de8:	2b 85       	ldd	r18, Y+11	; 0x0b
    4dea:	3c 85       	ldd	r19, Y+12	; 0x0c
    4dec:	49 81       	ldd	r20, Y+1	; 0x01
    4dee:	5a 81       	ldd	r21, Y+2	; 0x02
    4df0:	6b 81       	ldd	r22, Y+3	; 0x03
    4df2:	7c 81       	ldd	r23, Y+4	; 0x04
    4df4:	40 0f       	add	r20, r16
    4df6:	51 1f       	adc	r21, r17
    4df8:	62 1f       	adc	r22, r18
    4dfa:	73 1f       	adc	r23, r19
    4dfc:	fc 01       	movw	r30, r24
    4dfe:	40 83       	st	Z, r20
    4e00:	51 83       	std	Z+1, r21	; 0x01
    4e02:	62 83       	std	Z+2, r22	; 0x02
    4e04:	73 83       	std	Z+3, r23	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    4e06:	0d 85       	ldd	r16, Y+13	; 0x0d
    4e08:	1e 85       	ldd	r17, Y+14	; 0x0e
    4e0a:	2f 85       	ldd	r18, Y+15	; 0x0f
    4e0c:	38 89       	ldd	r19, Y+16	; 0x10
    4e0e:	4d 81       	ldd	r20, Y+5	; 0x05
    4e10:	5e 81       	ldd	r21, Y+6	; 0x06
    4e12:	6f 81       	ldd	r22, Y+7	; 0x07
    4e14:	78 85       	ldd	r23, Y+8	; 0x08
    4e16:	40 0f       	add	r20, r16
    4e18:	51 1f       	adc	r21, r17
    4e1a:	62 1f       	adc	r22, r18
    4e1c:	73 1f       	adc	r23, r19
    4e1e:	44 83       	std	Z+4, r20	; 0x04
    4e20:	55 83       	std	Z+5, r21	; 0x05
    4e22:	66 83       	std	Z+6, r22	; 0x06
    4e24:	77 83       	std	Z+7, r23	; 0x07
nrk_time_compact_nanos(result);
    4e26:	0e 94 ad 26 	call	0x4d5a	; 0x4d5a <nrk_time_compact_nanos>
return NRK_OK;
}
    4e2a:	81 e0       	ldi	r24, 0x01	; 1
    4e2c:	60 96       	adiw	r28, 0x10	; 16
    4e2e:	0f b6       	in	r0, 0x3f	; 63
    4e30:	f8 94       	cli
    4e32:	de bf       	out	0x3e, r29	; 62
    4e34:	0f be       	out	0x3f, r0	; 63
    4e36:	cd bf       	out	0x3d, r28	; 61
    4e38:	df 91       	pop	r29
    4e3a:	cf 91       	pop	r28
    4e3c:	1f 91       	pop	r17
    4e3e:	0f 91       	pop	r16
    4e40:	ff 90       	pop	r15
    4e42:	ef 90       	pop	r14
    4e44:	df 90       	pop	r13
    4e46:	cf 90       	pop	r12
    4e48:	bf 90       	pop	r11
    4e4a:	af 90       	pop	r10
    4e4c:	9f 90       	pop	r9
    4e4e:	8f 90       	pop	r8
    4e50:	08 95       	ret

00004e52 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    4e52:	ec ef       	ldi	r30, 0xFC	; 252
    4e54:	f9 e0       	ldi	r31, 0x09	; 9
    4e56:	60 83       	st	Z, r22
    4e58:	71 83       	std	Z+1, r23	; 0x01
    4e5a:	82 83       	std	Z+2, r24	; 0x02
    4e5c:	93 83       	std	Z+3, r25	; 0x03
  nrk_system_time.nano_secs=nano_secs;
    4e5e:	24 83       	std	Z+4, r18	; 0x04
    4e60:	35 83       	std	Z+5, r19	; 0x05
    4e62:	46 83       	std	Z+6, r20	; 0x06
    4e64:	57 83       	std	Z+7, r21	; 0x07
    4e66:	08 95       	ret

00004e68 <_nrk_time_to_ticks>:
}

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    4e68:	2f 92       	push	r2
    4e6a:	3f 92       	push	r3
    4e6c:	4f 92       	push	r4
    4e6e:	5f 92       	push	r5
    4e70:	6f 92       	push	r6
    4e72:	7f 92       	push	r7
    4e74:	8f 92       	push	r8
    4e76:	9f 92       	push	r9
    4e78:	af 92       	push	r10
    4e7a:	bf 92       	push	r11
    4e7c:	cf 92       	push	r12
    4e7e:	df 92       	push	r13
    4e80:	ef 92       	push	r14
    4e82:	ff 92       	push	r15
    4e84:	0f 93       	push	r16
    4e86:	1f 93       	push	r17
    4e88:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4e8a:	c0 80       	ld	r12, Z
    4e8c:	d1 80       	ldd	r13, Z+1	; 0x01
    4e8e:	e2 80       	ldd	r14, Z+2	; 0x02
    4e90:	f3 80       	ldd	r15, Z+3	; 0x03
    4e92:	c1 14       	cp	r12, r1
    4e94:	d1 04       	cpc	r13, r1
    4e96:	e1 04       	cpc	r14, r1
    4e98:	f1 04       	cpc	r15, r1
    4e9a:	e1 f1       	breq	.+120    	; 0x4f14 <_nrk_time_to_ticks+0xac>
{
   tmp=t->nano_secs;
    4e9c:	84 81       	ldd	r24, Z+4	; 0x04
    4e9e:	95 81       	ldd	r25, Z+5	; 0x05
    4ea0:	a6 81       	ldd	r26, Z+6	; 0x06
    4ea2:	b7 81       	ldd	r27, Z+7	; 0x07
   if(t->secs>65) return 0;
    4ea4:	22 e4       	ldi	r18, 0x42	; 66
    4ea6:	c2 16       	cp	r12, r18
    4ea8:	d1 04       	cpc	r13, r1
    4eaa:	e1 04       	cpc	r14, r1
    4eac:	f1 04       	cpc	r15, r1
    4eae:	f0 f5       	brcc	.+124    	; 0x4f2c <_nrk_time_to_ticks+0xc4>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    4eb0:	1c 01       	movw	r2, r24
    4eb2:	2d 01       	movw	r4, r26
    4eb4:	61 2c       	mov	r6, r1
    4eb6:	71 2c       	mov	r7, r1
    4eb8:	43 01       	movw	r8, r6
    4eba:	e0 e0       	ldi	r30, 0x00	; 0
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4ebc:	8e 2f       	mov	r24, r30
    4ebe:	90 e0       	ldi	r25, 0x00	; 0
    4ec0:	a0 e0       	ldi	r26, 0x00	; 0
    4ec2:	b0 e0       	ldi	r27, 0x00	; 0
    4ec4:	8c 15       	cp	r24, r12
    4ec6:	9d 05       	cpc	r25, r13
    4ec8:	ae 05       	cpc	r26, r14
    4eca:	bf 05       	cpc	r27, r15
    4ecc:	88 f4       	brcc	.+34     	; 0x4ef0 <_nrk_time_to_ticks+0x88>
    4ece:	91 01       	movw	r18, r2
    4ed0:	a2 01       	movw	r20, r4
    4ed2:	b3 01       	movw	r22, r6
    4ed4:	c4 01       	movw	r24, r8
    4ed6:	36 53       	subi	r19, 0x36	; 54
    4ed8:	45 46       	sbci	r20, 0x65	; 101
    4eda:	54 4c       	sbci	r21, 0xC4	; 196
    4edc:	6f 4f       	sbci	r22, 0xFF	; 255
    4ede:	7f 4f       	sbci	r23, 0xFF	; 255
    4ee0:	8f 4f       	sbci	r24, 0xFF	; 255
    4ee2:	9f 4f       	sbci	r25, 0xFF	; 255
    4ee4:	19 01       	movw	r2, r18
    4ee6:	2a 01       	movw	r4, r20
    4ee8:	3b 01       	movw	r6, r22
    4eea:	4c 01       	movw	r8, r24
    4eec:	ef 5f       	subi	r30, 0xFF	; 255
    4eee:	e6 cf       	rjmp	.-52     	; 0x4ebc <_nrk_time_to_ticks+0x54>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    4ef0:	83 eb       	ldi	r24, 0xB3	; 179
    4ef2:	a8 2e       	mov	r10, r24
    4ef4:	96 ee       	ldi	r25, 0xE6	; 230
    4ef6:	b9 2e       	mov	r11, r25
    4ef8:	2e e0       	ldi	r18, 0x0E	; 14
    4efa:	c2 2e       	mov	r12, r18
    4efc:	d1 2c       	mov	r13, r1
    4efe:	e1 2c       	mov	r14, r1
    4f00:	f1 2c       	mov	r15, r1
    4f02:	00 e0       	ldi	r16, 0x00	; 0
    4f04:	10 e0       	ldi	r17, 0x00	; 0
    4f06:	91 01       	movw	r18, r2
    4f08:	a2 01       	movw	r20, r4
    4f0a:	b3 01       	movw	r22, r6
    4f0c:	c4 01       	movw	r24, r8
    4f0e:	0e 94 fb 32 	call	0x65f6	; 0x65f6 <__udivdi3>
    4f12:	0a c0       	rjmp	.+20     	; 0x4f28 <_nrk_time_to_ticks+0xc0>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4f14:	64 81       	ldd	r22, Z+4	; 0x04
    4f16:	75 81       	ldd	r23, Z+5	; 0x05
    4f18:	86 81       	ldd	r24, Z+6	; 0x06
    4f1a:	97 81       	ldd	r25, Z+7	; 0x07
    4f1c:	23 eb       	ldi	r18, 0xB3	; 179
    4f1e:	36 ee       	ldi	r19, 0xE6	; 230
    4f20:	4e e0       	ldi	r20, 0x0E	; 14
    4f22:	50 e0       	ldi	r21, 0x00	; 0
    4f24:	0e 94 d7 32 	call	0x65ae	; 0x65ae <__udivmodsi4>
    4f28:	c9 01       	movw	r24, r18
    4f2a:	02 c0       	rjmp	.+4      	; 0x4f30 <_nrk_time_to_ticks+0xc8>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    4f2c:	80 e0       	ldi	r24, 0x00	; 0
    4f2e:	90 e0       	ldi	r25, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    4f30:	1f 91       	pop	r17
    4f32:	0f 91       	pop	r16
    4f34:	ff 90       	pop	r15
    4f36:	ef 90       	pop	r14
    4f38:	df 90       	pop	r13
    4f3a:	cf 90       	pop	r12
    4f3c:	bf 90       	pop	r11
    4f3e:	af 90       	pop	r10
    4f40:	9f 90       	pop	r9
    4f42:	8f 90       	pop	r8
    4f44:	7f 90       	pop	r7
    4f46:	6f 90       	pop	r6
    4f48:	5f 90       	pop	r5
    4f4a:	4f 90       	pop	r4
    4f4c:	3f 90       	pop	r3
    4f4e:	2f 90       	pop	r2
    4f50:	08 95       	ret

00004f52 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4f52:	cf 92       	push	r12
    4f54:	df 92       	push	r13
    4f56:	ef 92       	push	r14
    4f58:	ff 92       	push	r15
    4f5a:	cf 93       	push	r28
    4f5c:	df 93       	push	r29
    4f5e:	cd b7       	in	r28, 0x3d	; 61
    4f60:	de b7       	in	r29, 0x3e	; 62
    4f62:	28 97       	sbiw	r28, 0x08	; 8
    4f64:	0f b6       	in	r0, 0x3f	; 63
    4f66:	f8 94       	cli
    4f68:	de bf       	out	0x3e, r29	; 62
    4f6a:	0f be       	out	0x3f, r0	; 63
    4f6c:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    4f6e:	6b 01       	movw	r12, r22
    4f70:	7c 01       	movw	r14, r24
    4f72:	2a e0       	ldi	r18, 0x0A	; 10
    4f74:	f6 94       	lsr	r15
    4f76:	e7 94       	ror	r14
    4f78:	d7 94       	ror	r13
    4f7a:	c7 94       	ror	r12
    4f7c:	2a 95       	dec	r18
    4f7e:	d1 f7       	brne	.-12     	; 0x4f74 <_nrk_ticks_to_time+0x22>
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
    4f80:	c9 82       	std	Y+1, r12	; 0x01
    4f82:	da 82       	std	Y+2, r13	; 0x02
    4f84:	eb 82       	std	Y+3, r14	; 0x03
    4f86:	fc 82       	std	Y+4, r15	; 0x04
nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    4f88:	9b 01       	movw	r18, r22
    4f8a:	ac 01       	movw	r20, r24
    4f8c:	33 70       	andi	r19, 0x03	; 3
    4f8e:	44 27       	eor	r20, r20
    4f90:	55 27       	eor	r21, r21
    4f92:	63 eb       	ldi	r22, 0xB3	; 179
    4f94:	76 ee       	ldi	r23, 0xE6	; 230
    4f96:	8e e0       	ldi	r24, 0x0E	; 14
    4f98:	90 e0       	ldi	r25, 0x00	; 0
    4f9a:	0e 94 b3 32 	call	0x6566	; 0x6566 <__mulsi3>

return t;
    4f9e:	2c 2d       	mov	r18, r12
    4fa0:	3a 81       	ldd	r19, Y+2	; 0x02
    4fa2:	4b 81       	ldd	r20, Y+3	; 0x03
    4fa4:	5c 81       	ldd	r21, Y+4	; 0x04
}
    4fa6:	28 96       	adiw	r28, 0x08	; 8
    4fa8:	0f b6       	in	r0, 0x3f	; 63
    4faa:	f8 94       	cli
    4fac:	de bf       	out	0x3e, r29	; 62
    4fae:	0f be       	out	0x3f, r0	; 63
    4fb0:	cd bf       	out	0x3d, r28	; 61
    4fb2:	df 91       	pop	r29
    4fb4:	cf 91       	pop	r28
    4fb6:	ff 90       	pop	r15
    4fb8:	ef 90       	pop	r14
    4fba:	df 90       	pop	r13
    4fbc:	cf 90       	pop	r12
    4fbe:	08 95       	ret

00004fc0 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    4fc0:	2f 92       	push	r2
    4fc2:	3f 92       	push	r3
    4fc4:	4f 92       	push	r4
    4fc6:	5f 92       	push	r5
    4fc8:	6f 92       	push	r6
    4fca:	7f 92       	push	r7
    4fcc:	8f 92       	push	r8
    4fce:	9f 92       	push	r9
    4fd0:	af 92       	push	r10
    4fd2:	bf 92       	push	r11
    4fd4:	cf 92       	push	r12
    4fd6:	df 92       	push	r13
    4fd8:	ef 92       	push	r14
    4fda:	ff 92       	push	r15
    4fdc:	0f 93       	push	r16
    4fde:	1f 93       	push	r17
    4fe0:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4fe2:	c0 80       	ld	r12, Z
    4fe4:	d1 80       	ldd	r13, Z+1	; 0x01
    4fe6:	e2 80       	ldd	r14, Z+2	; 0x02
    4fe8:	f3 80       	ldd	r15, Z+3	; 0x03
    4fea:	c1 14       	cp	r12, r1
    4fec:	d1 04       	cpc	r13, r1
    4fee:	e1 04       	cpc	r14, r1
    4ff0:	f1 04       	cpc	r15, r1
    4ff2:	b9 f1       	breq	.+110    	; 0x5062 <_nrk_time_to_ticks_long+0xa2>
{
   tmp=t->nano_secs;
    4ff4:	84 81       	ldd	r24, Z+4	; 0x04
    4ff6:	95 81       	ldd	r25, Z+5	; 0x05
    4ff8:	a6 81       	ldd	r26, Z+6	; 0x06
    4ffa:	b7 81       	ldd	r27, Z+7	; 0x07
    4ffc:	1c 01       	movw	r2, r24
    4ffe:	2d 01       	movw	r4, r26
    5000:	61 2c       	mov	r6, r1
    5002:	71 2c       	mov	r7, r1
    5004:	43 01       	movw	r8, r6
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    5006:	e0 e0       	ldi	r30, 0x00	; 0
    5008:	8e 2f       	mov	r24, r30
    500a:	90 e0       	ldi	r25, 0x00	; 0
    500c:	a0 e0       	ldi	r26, 0x00	; 0
    500e:	b0 e0       	ldi	r27, 0x00	; 0
    5010:	8c 15       	cp	r24, r12
    5012:	9d 05       	cpc	r25, r13
    5014:	ae 05       	cpc	r26, r14
    5016:	bf 05       	cpc	r27, r15
    5018:	88 f4       	brcc	.+34     	; 0x503c <_nrk_time_to_ticks_long+0x7c>
    501a:	91 01       	movw	r18, r2
    501c:	a2 01       	movw	r20, r4
    501e:	b3 01       	movw	r22, r6
    5020:	c4 01       	movw	r24, r8
    5022:	36 53       	subi	r19, 0x36	; 54
    5024:	45 46       	sbci	r20, 0x65	; 101
    5026:	54 4c       	sbci	r21, 0xC4	; 196
    5028:	6f 4f       	sbci	r22, 0xFF	; 255
    502a:	7f 4f       	sbci	r23, 0xFF	; 255
    502c:	8f 4f       	sbci	r24, 0xFF	; 255
    502e:	9f 4f       	sbci	r25, 0xFF	; 255
    5030:	19 01       	movw	r2, r18
    5032:	2a 01       	movw	r4, r20
    5034:	3b 01       	movw	r6, r22
    5036:	4c 01       	movw	r8, r24
    5038:	ef 5f       	subi	r30, 0xFF	; 255
    503a:	e6 cf       	rjmp	.-52     	; 0x5008 <_nrk_time_to_ticks_long+0x48>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    503c:	83 eb       	ldi	r24, 0xB3	; 179
    503e:	a8 2e       	mov	r10, r24
    5040:	96 ee       	ldi	r25, 0xE6	; 230
    5042:	b9 2e       	mov	r11, r25
    5044:	2e e0       	ldi	r18, 0x0E	; 14
    5046:	c2 2e       	mov	r12, r18
    5048:	d1 2c       	mov	r13, r1
    504a:	e1 2c       	mov	r14, r1
    504c:	f1 2c       	mov	r15, r1
    504e:	00 e0       	ldi	r16, 0x00	; 0
    5050:	10 e0       	ldi	r17, 0x00	; 0
    5052:	91 01       	movw	r18, r2
    5054:	a2 01       	movw	r20, r4
    5056:	b3 01       	movw	r22, r6
    5058:	c4 01       	movw	r24, r8
    505a:	0e 94 fb 32 	call	0x65f6	; 0x65f6 <__udivdi3>
    505e:	ca 01       	movw	r24, r20
    5060:	0b c0       	rjmp	.+22     	; 0x5078 <_nrk_time_to_ticks_long+0xb8>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    5062:	64 81       	ldd	r22, Z+4	; 0x04
    5064:	75 81       	ldd	r23, Z+5	; 0x05
    5066:	86 81       	ldd	r24, Z+6	; 0x06
    5068:	97 81       	ldd	r25, Z+7	; 0x07
    506a:	23 eb       	ldi	r18, 0xB3	; 179
    506c:	36 ee       	ldi	r19, 0xE6	; 230
    506e:	4e e0       	ldi	r20, 0x0E	; 14
    5070:	50 e0       	ldi	r21, 0x00	; 0
    5072:	0e 94 d7 32 	call	0x65ae	; 0x65ae <__udivmodsi4>
    5076:	ca 01       	movw	r24, r20
}
return ticks;
}
    5078:	b9 01       	movw	r22, r18
    507a:	1f 91       	pop	r17
    507c:	0f 91       	pop	r16
    507e:	ff 90       	pop	r15
    5080:	ef 90       	pop	r14
    5082:	df 90       	pop	r13
    5084:	cf 90       	pop	r12
    5086:	bf 90       	pop	r11
    5088:	af 90       	pop	r10
    508a:	9f 90       	pop	r9
    508c:	8f 90       	pop	r8
    508e:	7f 90       	pop	r7
    5090:	6f 90       	pop	r6
    5092:	5f 90       	pop	r5
    5094:	4f 90       	pop	r4
    5096:	3f 90       	pop	r3
    5098:	2f 90       	pop	r2
    509a:	08 95       	ret

0000509c <nrk_idle_task>:
{
  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    509c:	c1 e0       	ldi	r28, 0x01	; 1
{
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{
  nrk_stack_check(); 
    509e:	0e 94 0e 1f 	call	0x3e1c	; 0x3e1c <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    50a2:	0e 94 4f 2d 	call	0x5a9e	; 0x5a9e <_nrk_get_next_wakeup>
    50a6:	84 30       	cpi	r24, 0x04	; 4
    50a8:	10 f4       	brcc	.+4      	; 0x50ae <nrk_idle_task+0x12>
    {
	    _nrk_cpu_state=CPU_IDLE;
    50aa:	c0 93 f9 09 	sts	0x09F9, r28
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    50ae:	0e 94 5e 30 	call	0x60bc	; 0x60bc <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    50b2:	80 91 ab 08 	lds	r24, 0x08AB
    50b6:	85 35       	cpi	r24, 0x55	; 85
    50b8:	19 f0       	breq	.+6      	; 0x50c0 <nrk_idle_task+0x24>
    50ba:	88 e0       	ldi	r24, 0x08	; 8
    50bc:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    50c0:	80 91 fe 40 	lds	r24, 0x40FE
    50c4:	85 35       	cpi	r24, 0x55	; 85
    50c6:	59 f3       	breq	.-42     	; 0x509e <nrk_idle_task+0x2>
    50c8:	88 e0       	ldi	r24, 0x08	; 8
    50ca:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_error_add>
    50ce:	e7 cf       	rjmp	.-50     	; 0x509e <nrk_idle_task+0x2>

000050d0 <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    50d0:	2f 92       	push	r2
    50d2:	3f 92       	push	r3
    50d4:	4f 92       	push	r4
    50d6:	5f 92       	push	r5
    50d8:	6f 92       	push	r6
    50da:	7f 92       	push	r7
    50dc:	8f 92       	push	r8
    50de:	9f 92       	push	r9
    50e0:	af 92       	push	r10
    50e2:	bf 92       	push	r11
    50e4:	cf 92       	push	r12
    50e6:	df 92       	push	r13
    50e8:	ef 92       	push	r14
    50ea:	ff 92       	push	r15
    50ec:	0f 93       	push	r16
    50ee:	1f 93       	push	r17
    50f0:	cf 93       	push	r28
    50f2:	df 93       	push	r29
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    nrk_int_enable();   // this should be removed...  Not needed
    50f4:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <nrk_int_enable>
#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_precision_os_timer_reset();
    _nrk_high_speed_timer_reset();
    start_time_stamp=_nrk_high_speed_timer_get();
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    50f8:	8a ef       	ldi	r24, 0xFA	; 250
    50fa:	0e 94 53 2d 	call	0x5aa6	; 0x5aa6 <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    50fe:	0e 94 4f 30 	call	0x609e	; 0x609e <nrk_watchdog_reset>
#endif

#ifdef NRK_SW_WDT
    _nrk_sw_wdt_check();
    5102:	0e 94 1d 2b 	call	0x563a	; 0x563a <_nrk_sw_wdt_check>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    5106:	c0 91 11 08 	lds	r28, 0x0811
    510a:	ac 2f       	mov	r26, r28
    510c:	b0 e0       	ldi	r27, 0x00	; 0
    510e:	23 eb       	ldi	r18, 0xB3	; 179
    5110:	36 ee       	ldi	r19, 0xE6	; 230
    5112:	4e e0       	ldi	r20, 0x0E	; 14
    5114:	50 e0       	ldi	r21, 0x00	; 0
    5116:	0e 94 a8 32 	call	0x6550	; 0x6550 <__muluhisi3>
    511a:	00 91 00 0a 	lds	r16, 0x0A00
    511e:	10 91 01 0a 	lds	r17, 0x0A01
    5122:	20 91 02 0a 	lds	r18, 0x0A02
    5126:	30 91 03 0a 	lds	r19, 0x0A03
    512a:	6b 01       	movw	r12, r22
    512c:	7c 01       	movw	r14, r24
    512e:	c0 0e       	add	r12, r16
    5130:	d1 1e       	adc	r13, r17
    5132:	e2 1e       	adc	r14, r18
    5134:	f3 1e       	adc	r15, r19
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5136:	c7 01       	movw	r24, r14
    5138:	b6 01       	movw	r22, r12
    513a:	23 eb       	ldi	r18, 0xB3	; 179
    513c:	36 ee       	ldi	r19, 0xE6	; 230
    513e:	4e e0       	ldi	r20, 0x0E	; 14
    5140:	50 e0       	ldi	r21, 0x00	; 0
    5142:	0e 94 d7 32 	call	0x65ae	; 0x65ae <__udivmodsi4>
    5146:	c6 1a       	sub	r12, r22
    5148:	d7 0a       	sbc	r13, r23
    514a:	e8 0a       	sbc	r14, r24
    514c:	f9 0a       	sbc	r15, r25
    514e:	c0 92 00 0a 	sts	0x0A00, r12
    5152:	d0 92 01 0a 	sts	0x0A01, r13
    5156:	e0 92 02 0a 	sts	0x0A02, r14
    515a:	f0 92 03 0a 	sts	0x0A03, r15

#ifdef NRK_STATS_TRACKER
    if(nrk_cur_task_TCB->task_ID==NRK_IDLE_TASK_ID)
    515e:	e0 91 05 0a 	lds	r30, 0x0A05
    5162:	f0 91 06 0a 	lds	r31, 0x0A06
    5166:	80 85       	ldd	r24, Z+8	; 0x08
    5168:	81 11       	cpse	r24, r1
    516a:	30 c0       	rjmp	.+96     	; 0x51cc <_nrk_scheduler+0xfc>
    {
        if(_nrk_cpu_state==CPU_SLEEP) _nrk_stats_sleep(_nrk_prev_timer_val);
    516c:	80 91 f9 09 	lds	r24, 0x09F9
    5170:	82 30       	cpi	r24, 0x02	; 2
    5172:	19 f4       	brne	.+6      	; 0x517a <_nrk_scheduler+0xaa>
    5174:	8c 2f       	mov	r24, r28
    5176:	0e 94 16 19 	call	0x322c	; 0x322c <_nrk_stats_sleep>
        _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    517a:	e0 91 05 0a 	lds	r30, 0x0A05
    517e:	f0 91 06 0a 	lds	r31, 0x0A06
    5182:	60 91 11 08 	lds	r22, 0x0811
    5186:	80 85       	ldd	r24, Z+8	; 0x08
    5188:	0e 94 7e 19 	call	0x32fc	; 0x32fc <_nrk_stats_task_preempted>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    518c:	e0 91 05 0a 	lds	r30, 0x0A05
    5190:	f0 91 06 0a 	lds	r31, 0x0A06
    5194:	60 e0       	ldi	r22, 0x00	; 0
    5196:	80 85       	ldd	r24, Z+8	; 0x08
    5198:	0e 94 bb 19 	call	0x3376	; 0x3376 <_nrk_stats_task_suspend>
    519c:	80 91 00 0a 	lds	r24, 0x0A00
    51a0:	90 91 01 0a 	lds	r25, 0x0A01
    51a4:	a0 91 02 0a 	lds	r26, 0x0A02
    51a8:	b0 91 03 0a 	lds	r27, 0x0A03
    51ac:	00 91 fc 09 	lds	r16, 0x09FC
    51b0:	10 91 fd 09 	lds	r17, 0x09FD
    51b4:	20 91 fe 09 	lds	r18, 0x09FE
    51b8:	30 91 ff 09 	lds	r19, 0x09FF

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    51bc:	53 eb       	ldi	r21, 0xB3	; 179
    51be:	45 2e       	mov	r4, r21
    51c0:	56 ee       	ldi	r21, 0xE6	; 230
    51c2:	55 2e       	mov	r5, r21
    51c4:	5e e0       	ldi	r21, 0x0E	; 14
    51c6:	65 2e       	mov	r6, r21
    51c8:	71 2c       	mov	r7, r1
    51ca:	07 c0       	rjmp	.+14     	; 0x51da <_nrk_scheduler+0x10a>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    51cc:	95 81       	ldd	r25, Z+5	; 0x05
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    51ce:	6c 2f       	mov	r22, r28
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    51d0:	91 11       	cpse	r25, r1
    51d2:	e2 cf       	rjmp	.-60     	; 0x5198 <_nrk_scheduler+0xc8>
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    51d4:	0e 94 7e 19 	call	0x32fc	; 0x32fc <_nrk_stats_task_preempted>
    51d8:	e1 cf       	rjmp	.-62     	; 0x519c <_nrk_scheduler+0xcc>
    51da:	48 01       	movw	r8, r16
    51dc:	59 01       	movw	r10, r18
    51de:	4f ef       	ldi	r20, 0xFF	; 255
    51e0:	84 1a       	sub	r8, r20
    51e2:	94 0a       	sbc	r9, r20
    51e4:	a4 0a       	sbc	r10, r20
    51e6:	b4 0a       	sbc	r11, r20
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    51e8:	81 15       	cp	r24, r1
    51ea:	5a ec       	ldi	r21, 0xCA	; 202
    51ec:	95 07       	cpc	r25, r21
    51ee:	5a e9       	ldi	r21, 0x9A	; 154
    51f0:	a5 07       	cpc	r26, r21
    51f2:	5b e3       	ldi	r21, 0x3B	; 59
    51f4:	b5 07       	cpc	r27, r21
    51f6:	c8 f0       	brcs	.+50     	; 0x522a <_nrk_scheduler+0x15a>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    51f8:	6c 01       	movw	r12, r24
    51fa:	7d 01       	movw	r14, r26
    51fc:	2a ec       	ldi	r18, 0xCA	; 202
    51fe:	d2 1a       	sub	r13, r18
    5200:	2a e9       	ldi	r18, 0x9A	; 154
    5202:	e2 0a       	sbc	r14, r18
    5204:	2b e3       	ldi	r18, 0x3B	; 59
    5206:	f2 0a       	sbc	r15, r18
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5208:	c7 01       	movw	r24, r14
    520a:	b6 01       	movw	r22, r12
    520c:	a3 01       	movw	r20, r6
    520e:	92 01       	movw	r18, r4
    5210:	0e 94 d7 32 	call	0x65ae	; 0x65ae <__udivmodsi4>
    5214:	a7 01       	movw	r20, r14
    5216:	96 01       	movw	r18, r12
    5218:	26 1b       	sub	r18, r22
    521a:	37 0b       	sbc	r19, r23
    521c:	48 0b       	sbc	r20, r24
    521e:	59 0b       	sbc	r21, r25
    5220:	da 01       	movw	r26, r20
    5222:	c9 01       	movw	r24, r18
    5224:	95 01       	movw	r18, r10
    5226:	84 01       	movw	r16, r8
    5228:	d8 cf       	rjmp	.-80     	; 0x51da <_nrk_scheduler+0x10a>
    522a:	80 93 00 0a 	sts	0x0A00, r24
    522e:	90 93 01 0a 	sts	0x0A01, r25
    5232:	a0 93 02 0a 	sts	0x0A02, r26
    5236:	b0 93 03 0a 	sts	0x0A03, r27
    523a:	00 93 fc 09 	sts	0x09FC, r16
    523e:	10 93 fd 09 	sts	0x09FD, r17
    5242:	20 93 fe 09 	sts	0x09FE, r18
    5246:	30 93 ff 09 	sts	0x09FF, r19
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    524a:	e0 91 05 0a 	lds	r30, 0x0A05
    524e:	f0 91 06 0a 	lds	r31, 0x0A06
    5252:	85 81       	ldd	r24, Z+5	; 0x05
    5254:	88 23       	and	r24, r24
    5256:	39 f1       	breq	.+78     	; 0x52a6 <_nrk_scheduler+0x1d6>
    5258:	81 85       	ldd	r24, Z+9	; 0x09
    525a:	84 30       	cpi	r24, 0x04	; 4
    525c:	21 f1       	breq	.+72     	; 0x52a6 <_nrk_scheduler+0x1d6>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    525e:	87 81       	ldd	r24, Z+7	; 0x07
    5260:	82 30       	cpi	r24, 0x02	; 2
    5262:	29 f0       	breq	.+10     	; 0x526e <_nrk_scheduler+0x19e>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    5264:	88 23       	and	r24, r24
    5266:	41 f0       	breq	.+16     	; 0x5278 <_nrk_scheduler+0x1a8>
    5268:	86 81       	ldd	r24, Z+6	; 0x06
    526a:	81 11       	cpse	r24, r1
    526c:	02 c0       	rjmp	.+4      	; 0x5272 <_nrk_scheduler+0x1a2>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    526e:	85 e0       	ldi	r24, 0x05	; 5
    5270:	01 c0       	rjmp	.+2      	; 0x5274 <_nrk_scheduler+0x1a4>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    5272:	83 e0       	ldi	r24, 0x03	; 3
    5274:	81 87       	std	Z+9, r24	; 0x09
    5276:	14 c0       	rjmp	.+40     	; 0x52a0 <_nrk_scheduler+0x1d0>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    5278:	83 e0       	ldi	r24, 0x03	; 3
    527a:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    527c:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    527e:	16 82       	std	Z+6, r1	; 0x06
	    // agr added to fix initial startup scheduling problem
            if(nrk_cur_task_TCB->next_wakeup==0) {
    5280:	85 89       	ldd	r24, Z+21	; 0x15
    5282:	96 89       	ldd	r25, Z+22	; 0x16
    5284:	a7 89       	ldd	r26, Z+23	; 0x17
    5286:	b0 8d       	ldd	r27, Z+24	; 0x18
    5288:	89 2b       	or	r24, r25
    528a:	8a 2b       	or	r24, r26
    528c:	8b 2b       	or	r24, r27
    528e:	41 f4       	brne	.+16     	; 0x52a0 <_nrk_scheduler+0x1d0>
		nrk_cur_task_TCB->next_wakeup=nrk_cur_task_TCB->next_period;
    5290:	81 8d       	ldd	r24, Z+25	; 0x19
    5292:	92 8d       	ldd	r25, Z+26	; 0x1a
    5294:	a3 8d       	ldd	r26, Z+27	; 0x1b
    5296:	b4 8d       	ldd	r27, Z+28	; 0x1c
    5298:	85 8b       	std	Z+21, r24	; 0x15
    529a:	96 8b       	std	Z+22, r25	; 0x16
    529c:	a7 8b       	std	Z+23, r26	; 0x17
    529e:	b0 8f       	std	Z+24, r27	; 0x18
		}
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    52a0:	80 85       	ldd	r24, Z+8	; 0x08
    52a2:	0e 94 33 23 	call	0x4666	; 0x4666 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    52a6:	e0 91 05 0a 	lds	r30, 0x0A05
    52aa:	f0 91 06 0a 	lds	r31, 0x0A06
    52ae:	85 a1       	ldd	r24, Z+37	; 0x25
    52b0:	96 a1       	ldd	r25, Z+38	; 0x26
    52b2:	a7 a1       	ldd	r26, Z+39	; 0x27
    52b4:	b0 a5       	ldd	r27, Z+40	; 0x28
    52b6:	89 2b       	or	r24, r25
    52b8:	8a 2b       	or	r24, r26
    52ba:	8b 2b       	or	r24, r27
    52bc:	09 f4       	brne	.+2      	; 0x52c0 <_nrk_scheduler+0x1f0>
    52be:	4e c0       	rjmp	.+156    	; 0x535c <_nrk_scheduler+0x28c>
    52c0:	80 85       	ldd	r24, Z+8	; 0x08
    52c2:	88 23       	and	r24, r24
    52c4:	09 f4       	brne	.+2      	; 0x52c8 <_nrk_scheduler+0x1f8>
    52c6:	4a c0       	rjmp	.+148    	; 0x535c <_nrk_scheduler+0x28c>
    52c8:	91 85       	ldd	r25, Z+9	; 0x09
    52ca:	94 30       	cpi	r25, 0x04	; 4
    52cc:	09 f4       	brne	.+2      	; 0x52d0 <_nrk_scheduler+0x200>
    52ce:	46 c0       	rjmp	.+140    	; 0x535c <_nrk_scheduler+0x28c>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    52d0:	45 8d       	ldd	r20, Z+29	; 0x1d
    52d2:	56 8d       	ldd	r21, Z+30	; 0x1e
    52d4:	67 8d       	ldd	r22, Z+31	; 0x1f
    52d6:	70 a1       	ldd	r23, Z+32	; 0x20
    52d8:	00 91 11 08 	lds	r16, 0x0811
    52dc:	10 e0       	ldi	r17, 0x00	; 0
    52de:	20 e0       	ldi	r18, 0x00	; 0
    52e0:	30 e0       	ldi	r19, 0x00	; 0
    52e2:	40 17       	cp	r20, r16
    52e4:	51 07       	cpc	r21, r17
    52e6:	62 07       	cpc	r22, r18
    52e8:	73 07       	cpc	r23, r19
    52ea:	98 f4       	brcc	.+38     	; 0x5312 <_nrk_scheduler+0x242>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    52ec:	0e 94 4b 19 	call	0x3296	; 0x3296 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    52f0:	e0 91 05 0a 	lds	r30, 0x0A05
    52f4:	f0 91 06 0a 	lds	r31, 0x0A06
    52f8:	60 85       	ldd	r22, Z+8	; 0x08
    52fa:	82 e0       	ldi	r24, 0x02	; 2
    52fc:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    5300:	e0 91 05 0a 	lds	r30, 0x0A05
    5304:	f0 91 06 0a 	lds	r31, 0x0A06
    5308:	15 8e       	std	Z+29, r1	; 0x1d
    530a:	16 8e       	std	Z+30, r1	; 0x1e
    530c:	17 8e       	std	Z+31, r1	; 0x1f
    530e:	10 a2       	std	Z+32, r1	; 0x20
    5310:	08 c0       	rjmp	.+16     	; 0x5322 <_nrk_scheduler+0x252>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    5312:	40 1b       	sub	r20, r16
    5314:	51 0b       	sbc	r21, r17
    5316:	62 0b       	sbc	r22, r18
    5318:	73 0b       	sbc	r23, r19
    531a:	45 8f       	std	Z+29, r20	; 0x1d
    531c:	56 8f       	std	Z+30, r21	; 0x1e
    531e:	67 8f       	std	Z+31, r22	; 0x1f
    5320:	70 a3       	std	Z+32, r23	; 0x20

        task_ID= nrk_cur_task_TCB->task_ID;
    5322:	e0 91 05 0a 	lds	r30, 0x0A05
    5326:	f0 91 06 0a 	lds	r31, 0x0A06
    532a:	c0 85       	ldd	r28, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    532c:	85 8d       	ldd	r24, Z+29	; 0x1d
    532e:	96 8d       	ldd	r25, Z+30	; 0x1e
    5330:	a7 8d       	ldd	r26, Z+31	; 0x1f
    5332:	b0 a1       	ldd	r27, Z+32	; 0x20
    5334:	89 2b       	or	r24, r25
    5336:	8a 2b       	or	r24, r26
    5338:	8b 2b       	or	r24, r27
    533a:	81 f4       	brne	.+32     	; 0x535c <_nrk_scheduler+0x28c>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    533c:	8c 2f       	mov	r24, r28
    533e:	0e 94 4b 19 	call	0x3296	; 0x3296 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    5342:	6c 2f       	mov	r22, r28
    5344:	83 e0       	ldi	r24, 0x03	; 3
    5346:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    534a:	e0 91 05 0a 	lds	r30, 0x0A05
    534e:	f0 91 06 0a 	lds	r31, 0x0A06
    5352:	83 e0       	ldi	r24, 0x03	; 3
    5354:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    5356:	8c 2f       	mov	r24, r28
    5358:	0e 94 33 23 	call	0x4666	; 0x4666 <nrk_rem_from_readyQ>
    535c:	c1 e7       	ldi	r28, 0x71	; 113
    535e:	d9 e0       	ldi	r29, 0x09	; 9

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5360:	00 e6       	ldi	r16, 0x60	; 96
    5362:	1a ee       	ldi	r17, 0xEA	; 234
    5364:	31 2c       	mov	r3, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    5366:	2a ef       	ldi	r18, 0xFA	; 250
    5368:	c2 2e       	mov	r12, r18
    536a:	d1 2c       	mov	r13, r1
    536c:	e1 2c       	mov	r14, r1
    536e:	f1 2c       	mov	r15, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    5370:	32 e0       	ldi	r19, 0x02	; 2
    5372:	23 2e       	mov	r2, r19
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    5374:	81 2c       	mov	r8, r1
    5376:	91 2c       	mov	r9, r1
    5378:	54 01       	movw	r10, r8
    537a:	83 94       	inc	r8
    537c:	fe 01       	movw	r30, r28
    537e:	31 97       	sbiw	r30, 0x01	; 1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    5380:	80 81       	ld	r24, Z
    5382:	8f 3f       	cpi	r24, 0xFF	; 255
    5384:	09 f4       	brne	.+2      	; 0x5388 <_nrk_scheduler+0x2b8>
    5386:	e5 c0       	rjmp	.+458    	; 0x5552 <_nrk_scheduler+0x482>
    5388:	33 97       	sbiw	r30, 0x03	; 3
        nrk_task_TCB[task_ID].suspend_flag=0;
    538a:	10 82       	st	Z, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    538c:	88 23       	and	r24, r24
    538e:	09 f4       	brne	.+2      	; 0x5392 <_nrk_scheduler+0x2c2>
    5390:	5b c0       	rjmp	.+182    	; 0x5448 <_nrk_scheduler+0x378>
    5392:	88 81       	ld	r24, Y
    5394:	84 30       	cpi	r24, 0x04	; 4
    5396:	09 f4       	brne	.+2      	; 0x539a <_nrk_scheduler+0x2ca>
    5398:	57 c0       	rjmp	.+174    	; 0x5448 <_nrk_scheduler+0x378>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    539a:	4c 84       	ldd	r4, Y+12	; 0x0c
    539c:	5d 84       	ldd	r5, Y+13	; 0x0d
    539e:	6e 84       	ldd	r6, Y+14	; 0x0e
    53a0:	7f 84       	ldd	r7, Y+15	; 0x0f
    53a2:	60 91 11 08 	lds	r22, 0x0811
    53a6:	70 e0       	ldi	r23, 0x00	; 0
    53a8:	80 e0       	ldi	r24, 0x00	; 0
    53aa:	90 e0       	ldi	r25, 0x00	; 0
    53ac:	46 16       	cp	r4, r22
    53ae:	57 06       	cpc	r5, r23
    53b0:	68 06       	cpc	r6, r24
    53b2:	79 06       	cpc	r7, r25
    53b4:	48 f0       	brcs	.+18     	; 0x53c8 <_nrk_scheduler+0x2f8>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    53b6:	46 1a       	sub	r4, r22
    53b8:	57 0a       	sbc	r5, r23
    53ba:	68 0a       	sbc	r6, r24
    53bc:	79 0a       	sbc	r7, r25
    53be:	4c 86       	std	Y+12, r4	; 0x0c
    53c0:	5d 86       	std	Y+13, r5	; 0x0d
    53c2:	6e 86       	std	Y+14, r6	; 0x0e
    53c4:	7f 86       	std	Y+15, r7	; 0x0f
    53c6:	04 c0       	rjmp	.+8      	; 0x53d0 <_nrk_scheduler+0x300>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    53c8:	1c 86       	std	Y+12, r1	; 0x0c
    53ca:	1d 86       	std	Y+13, r1	; 0x0d
    53cc:	1e 86       	std	Y+14, r1	; 0x0e
    53ce:	1f 86       	std	Y+15, r1	; 0x0f
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    53d0:	48 88       	ldd	r4, Y+16	; 0x10
    53d2:	59 88       	ldd	r5, Y+17	; 0x11
    53d4:	6a 88       	ldd	r6, Y+18	; 0x12
    53d6:	7b 88       	ldd	r7, Y+19	; 0x13
    53d8:	46 16       	cp	r4, r22
    53da:	57 06       	cpc	r5, r23
    53dc:	68 06       	cpc	r6, r24
    53de:	79 06       	cpc	r7, r25
    53e0:	48 f0       	brcs	.+18     	; 0x53f4 <_nrk_scheduler+0x324>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    53e2:	46 1a       	sub	r4, r22
    53e4:	57 0a       	sbc	r5, r23
    53e6:	68 0a       	sbc	r6, r24
    53e8:	79 0a       	sbc	r7, r25
    53ea:	48 8a       	std	Y+16, r4	; 0x10
    53ec:	59 8a       	std	Y+17, r5	; 0x11
    53ee:	6a 8a       	std	Y+18, r6	; 0x12
    53f0:	7b 8a       	std	Y+19, r7	; 0x13
    53f2:	1a c0       	rjmp	.+52     	; 0x5428 <_nrk_scheduler+0x358>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    53f4:	28 8d       	ldd	r18, Y+24	; 0x18
    53f6:	39 8d       	ldd	r19, Y+25	; 0x19
    53f8:	4a 8d       	ldd	r20, Y+26	; 0x1a
    53fa:	5b 8d       	ldd	r21, Y+27	; 0x1b
    53fc:	62 17       	cp	r22, r18
    53fe:	73 07       	cpc	r23, r19
    5400:	84 07       	cpc	r24, r20
    5402:	95 07       	cpc	r25, r21
    5404:	58 f4       	brcc	.+22     	; 0x541c <_nrk_scheduler+0x34c>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    5406:	29 01       	movw	r4, r18
    5408:	3a 01       	movw	r6, r20
    540a:	46 1a       	sub	r4, r22
    540c:	57 0a       	sbc	r5, r23
    540e:	68 0a       	sbc	r6, r24
    5410:	79 0a       	sbc	r7, r25
    5412:	48 8a       	std	Y+16, r4	; 0x10
    5414:	59 8a       	std	Y+17, r5	; 0x11
    5416:	6a 8a       	std	Y+18, r6	; 0x12
    5418:	7b 8a       	std	Y+19, r7	; 0x13
    541a:	06 c0       	rjmp	.+12     	; 0x5428 <_nrk_scheduler+0x358>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    541c:	0e 94 d7 32 	call	0x65ae	; 0x65ae <__udivmodsi4>
    5420:	68 8b       	std	Y+16, r22	; 0x10
    5422:	79 8b       	std	Y+17, r23	; 0x11
    5424:	8a 8b       	std	Y+18, r24	; 0x12
    5426:	9b 8b       	std	Y+19, r25	; 0x13
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    5428:	88 89       	ldd	r24, Y+16	; 0x10
    542a:	99 89       	ldd	r25, Y+17	; 0x11
    542c:	aa 89       	ldd	r26, Y+18	; 0x12
    542e:	bb 89       	ldd	r27, Y+19	; 0x13
    5430:	89 2b       	or	r24, r25
    5432:	8a 2b       	or	r24, r26
    5434:	8b 2b       	or	r24, r27
    5436:	41 f4       	brne	.+16     	; 0x5448 <_nrk_scheduler+0x378>
    5438:	88 8d       	ldd	r24, Y+24	; 0x18
    543a:	99 8d       	ldd	r25, Y+25	; 0x19
    543c:	aa 8d       	ldd	r26, Y+26	; 0x1a
    543e:	bb 8d       	ldd	r27, Y+27	; 0x1b
    5440:	88 8b       	std	Y+16, r24	; 0x10
    5442:	99 8b       	std	Y+17, r25	; 0x11
    5444:	aa 8b       	std	Y+18, r26	; 0x12
    5446:	bb 8b       	std	Y+19, r27	; 0x13

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    5448:	88 81       	ld	r24, Y
    544a:	83 30       	cpi	r24, 0x03	; 3
    544c:	09 f0       	breq	.+2      	; 0x5450 <_nrk_scheduler+0x380>
    544e:	81 c0       	rjmp	.+258    	; 0x5552 <_nrk_scheduler+0x482>
        {
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    5450:	8c 85       	ldd	r24, Y+12	; 0x0c
    5452:	9d 85       	ldd	r25, Y+13	; 0x0d
    5454:	ae 85       	ldd	r26, Y+14	; 0x0e
    5456:	bf 85       	ldd	r27, Y+15	; 0x0f
    5458:	89 2b       	or	r24, r25
    545a:	8a 2b       	or	r24, r26
    545c:	8b 2b       	or	r24, r27
    545e:	09 f0       	breq	.+2      	; 0x5462 <_nrk_scheduler+0x392>
    5460:	67 c0       	rjmp	.+206    	; 0x5530 <_nrk_scheduler+0x460>
    5462:	de 01       	movw	r26, r28
    5464:	12 97       	sbiw	r26, 0x02	; 2
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    5466:	8c 91       	ld	r24, X
    5468:	fe 01       	movw	r30, r28
    546a:	33 97       	sbiw	r30, 0x03	; 3
    546c:	88 23       	and	r24, r24
    546e:	91 f0       	breq	.+36     	; 0x5494 <_nrk_scheduler+0x3c4>
    5470:	80 81       	ld	r24, Z
    5472:	88 23       	and	r24, r24
    5474:	79 f0       	breq	.+30     	; 0x5494 <_nrk_scheduler+0x3c4>
    5476:	b5 01       	movw	r22, r10
    5478:	a4 01       	movw	r20, r8
    547a:	00 90 f5 09 	lds	r0, 0x09F5
    547e:	04 c0       	rjmp	.+8      	; 0x5488 <_nrk_scheduler+0x3b8>
    5480:	44 0f       	add	r20, r20
    5482:	55 1f       	adc	r21, r21
    5484:	66 1f       	adc	r22, r22
    5486:	77 1f       	adc	r23, r23
    5488:	0a 94       	dec	r0
    548a:	d2 f7       	brpl	.-12     	; 0x5480 <_nrk_scheduler+0x3b0>
    548c:	48 87       	std	Y+8, r20	; 0x08
    548e:	59 87       	std	Y+9, r21	; 0x09
    5490:	6a 87       	std	Y+10, r22	; 0x0a
    5492:	7b 87       	std	Y+11, r23	; 0x0b
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    5494:	1c 92       	st	X, r1
                nrk_task_TCB[task_ID].nw_flag=0;
    5496:	10 82       	st	Z, r1
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
    5498:	a8 a1       	ldd	r26, Y+32	; 0x20
    549a:	b9 a1       	ldd	r27, Y+33	; 0x21
    549c:	a1 30       	cpi	r26, 0x01	; 1
    549e:	b1 05       	cpc	r27, r1
    54a0:	09 f5       	brne	.+66     	; 0x54e4 <_nrk_scheduler+0x414>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    54a2:	8c 8d       	ldd	r24, Y+28	; 0x1c
    54a4:	9d 8d       	ldd	r25, Y+29	; 0x1d
    54a6:	ae 8d       	ldd	r26, Y+30	; 0x1e
    54a8:	bf 8d       	ldd	r27, Y+31	; 0x1f
    54aa:	8c 8b       	std	Y+20, r24	; 0x14
    54ac:	9d 8b       	std	Y+21, r25	; 0x15
    54ae:	ae 8b       	std	Y+22, r26	; 0x16
    54b0:	bf 8b       	std	Y+23, r27	; 0x17
                    nrk_task_TCB[task_ID].task_state = READY;
    54b2:	28 82       	st	Y, r2
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    54b4:	88 89       	ldd	r24, Y+16	; 0x10
    54b6:	99 89       	ldd	r25, Y+17	; 0x11
    54b8:	aa 89       	ldd	r26, Y+18	; 0x12
    54ba:	bb 89       	ldd	r27, Y+19	; 0x13
    54bc:	8c 87       	std	Y+12, r24	; 0x0c
    54be:	9d 87       	std	Y+13, r25	; 0x0d
    54c0:	ae 87       	std	Y+14, r26	; 0x0e
    54c2:	bf 87       	std	Y+15, r27	; 0x0f
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    54c4:	88 8d       	ldd	r24, Y+24	; 0x18
    54c6:	99 8d       	ldd	r25, Y+25	; 0x19
    54c8:	aa 8d       	ldd	r26, Y+26	; 0x1a
    54ca:	bb 8d       	ldd	r27, Y+27	; 0x1b
    54cc:	89 2b       	or	r24, r25
    54ce:	8a 2b       	or	r24, r26
    54d0:	8b 2b       	or	r24, r27
    54d2:	21 f4       	brne	.+8      	; 0x54dc <_nrk_scheduler+0x40c>
    54d4:	cc 86       	std	Y+12, r12	; 0x0c
    54d6:	dd 86       	std	Y+13, r13	; 0x0d
    54d8:	ee 86       	std	Y+14, r14	; 0x0e
    54da:	ff 86       	std	Y+15, r15	; 0x0f
		    nrk_add_to_readyQ(task_ID);
    54dc:	83 2d       	mov	r24, r3
    54de:	0e 94 83 22 	call	0x4506	; 0x4506 <nrk_add_to_readyQ>
    54e2:	26 c0       	rjmp	.+76     	; 0x5530 <_nrk_scheduler+0x460>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    54e4:	4c 8d       	ldd	r20, Y+28	; 0x1c
    54e6:	5d 8d       	ldd	r21, Y+29	; 0x1d
    54e8:	6e 8d       	ldd	r22, Y+30	; 0x1e
    54ea:	7f 8d       	ldd	r23, Y+31	; 0x1f
    54ec:	4c 8b       	std	Y+20, r20	; 0x14
    54ee:	5d 8b       	std	Y+21, r21	; 0x15
    54f0:	6e 8b       	std	Y+22, r22	; 0x16
    54f2:	7f 8b       	std	Y+23, r23	; 0x17
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    54f4:	48 8c       	ldd	r4, Y+24	; 0x18
    54f6:	59 8c       	ldd	r5, Y+25	; 0x19
    54f8:	6a 8c       	ldd	r6, Y+26	; 0x1a
    54fa:	7b 8c       	ldd	r7, Y+27	; 0x1b
    54fc:	11 97       	sbiw	r26, 0x01	; 1
    54fe:	a3 01       	movw	r20, r6
    5500:	92 01       	movw	r18, r4
    5502:	0e 94 a8 32 	call	0x6550	; 0x6550 <__muluhisi3>
    5506:	6c 87       	std	Y+12, r22	; 0x0c
    5508:	7d 87       	std	Y+13, r23	; 0x0d
    550a:	8e 87       	std	Y+14, r24	; 0x0e
    550c:	9f 87       	std	Y+15, r25	; 0x0f
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    550e:	68 8b       	std	Y+16, r22	; 0x10
    5510:	79 8b       	std	Y+17, r23	; 0x11
    5512:	8a 8b       	std	Y+18, r24	; 0x12
    5514:	9b 8b       	std	Y+19, r25	; 0x13
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    5516:	45 28       	or	r4, r5
    5518:	46 28       	or	r4, r6
    551a:	47 28       	or	r4, r7
    551c:	21 f4       	brne	.+8      	; 0x5526 <_nrk_scheduler+0x456>
    551e:	cc 86       	std	Y+12, r12	; 0x0c
    5520:	dd 86       	std	Y+13, r13	; 0x0d
    5522:	ee 86       	std	Y+14, r14	; 0x0e
    5524:	ff 86       	std	Y+15, r15	; 0x0f
                    nrk_task_TCB[task_ID].num_periods=1;
    5526:	66 24       	eor	r6, r6
    5528:	63 94       	inc	r6
    552a:	71 2c       	mov	r7, r1
    552c:	79 a2       	std	Y+33, r7	; 0x21
    552e:	68 a2       	std	Y+32, r6	; 0x20
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    5530:	8c 85       	ldd	r24, Y+12	; 0x0c
    5532:	9d 85       	ldd	r25, Y+13	; 0x0d
    5534:	ae 85       	ldd	r26, Y+14	; 0x0e
    5536:	bf 85       	ldd	r27, Y+15	; 0x0f
    5538:	00 97       	sbiw	r24, 0x00	; 0
    553a:	a1 05       	cpc	r26, r1
    553c:	b1 05       	cpc	r27, r1
    553e:	49 f0       	breq	.+18     	; 0x5552 <_nrk_scheduler+0x482>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
    5540:	a8 01       	movw	r20, r16
    5542:	60 e0       	ldi	r22, 0x00	; 0
    5544:	70 e0       	ldi	r23, 0x00	; 0
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    5546:	84 17       	cp	r24, r20
    5548:	95 07       	cpc	r25, r21
    554a:	a6 07       	cpc	r26, r22
    554c:	b7 07       	cpc	r27, r23
    554e:	08 f4       	brcc	.+2      	; 0x5552 <_nrk_scheduler+0x482>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
            {
                // Find closest next_wake task
                next_wake=nrk_task_TCB[task_ID].next_wakeup;
    5550:	8c 01       	movw	r16, r24
    5552:	33 94       	inc	r3
    5554:	ab 96       	adiw	r28, 0x2b	; 43

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    5556:	83 e0       	ldi	r24, 0x03	; 3
    5558:	78 2e       	mov	r7, r24
    555a:	37 10       	cpse	r3, r7
    555c:	0f cf       	rjmp	.-482    	; 0x537c <_nrk_scheduler+0x2ac>
        }
    }


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
    555e:	e0 91 05 0a 	lds	r30, 0x0A05
    5562:	f0 91 06 0a 	lds	r31, 0x0A06
    5566:	80 85       	ldd	r24, Z+8	; 0x08
    5568:	0e 94 5d 19 	call	0x32ba	; 0x32ba <_nrk_stats_task_start>
#endif
    task_ID = nrk_get_high_ready_task_ID();
    556c:	0e 94 72 22 	call	0x44e4	; 0x44e4 <nrk_get_high_ready_task_ID>
    5570:	c8 2f       	mov	r28, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    5572:	2b e2       	ldi	r18, 0x2B	; 43
    5574:	82 02       	muls	r24, r18
    5576:	f0 01       	movw	r30, r0
    5578:	11 24       	eor	r1, r1
    557a:	e8 59       	subi	r30, 0x98	; 152
    557c:	f6 4f       	sbci	r31, 0xF6	; 246
    557e:	22 85       	ldd	r18, Z+10	; 0x0a
    5580:	20 93 07 0a 	sts	0x0A07, r18
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    5584:	f0 93 f7 09 	sts	0x09F7, r31
    5588:	e0 93 f6 09 	sts	0x09F6, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    558c:	88 23       	and	r24, r24
    558e:	d9 f0       	breq	.+54     	; 0x55c6 <_nrk_scheduler+0x4f6>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    5590:	85 a1       	ldd	r24, Z+37	; 0x25
    5592:	96 a1       	ldd	r25, Z+38	; 0x26
    5594:	a7 a1       	ldd	r26, Z+39	; 0x27
    5596:	b0 a5       	ldd	r27, Z+40	; 0x28
    5598:	89 2b       	or	r24, r25
    559a:	8a 2b       	or	r24, r26
    559c:	8b 2b       	or	r24, r27
    559e:	99 f0       	breq	.+38     	; 0x55c6 <_nrk_scheduler+0x4f6>
    55a0:	85 8d       	ldd	r24, Z+29	; 0x1d
    55a2:	96 8d       	ldd	r25, Z+30	; 0x1e
    55a4:	a7 8d       	ldd	r26, Z+31	; 0x1f
    55a6:	b0 a1       	ldd	r27, Z+32	; 0x20
    55a8:	8a 3f       	cpi	r24, 0xFA	; 250
    55aa:	91 05       	cpc	r25, r1
    55ac:	a1 05       	cpc	r26, r1
    55ae:	b1 05       	cpc	r27, r1
    55b0:	50 f4       	brcc	.+20     	; 0x55c6 <_nrk_scheduler+0x4f6>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    55b2:	a8 01       	movw	r20, r16
    55b4:	60 e0       	ldi	r22, 0x00	; 0
    55b6:	70 e0       	ldi	r23, 0x00	; 0
    55b8:	84 17       	cp	r24, r20
    55ba:	95 07       	cpc	r25, r21
    55bc:	a6 07       	cpc	r26, r22
    55be:	b7 07       	cpc	r27, r23
    55c0:	10 f4       	brcc	.+4      	; 0x55c6 <_nrk_scheduler+0x4f6>
                next_wake=nrk_task_TCB[task_ID].cpu_remaining;
    55c2:	8c 01       	movw	r16, r24
    55c4:	05 c0       	rjmp	.+10     	; 0x55d0 <_nrk_scheduler+0x500>
    }*/


//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    55c6:	0b 3f       	cpi	r16, 0xFB	; 251
    55c8:	11 05       	cpc	r17, r1
    55ca:	10 f0       	brcs	.+4      	; 0x55d0 <_nrk_scheduler+0x500>
    55cc:	0a ef       	ldi	r16, 0xFA	; 250
    55ce:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    55d0:	20 93 f8 09 	sts	0x09F8, r18
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    55d4:	f0 93 06 0a 	sts	0x0A06, r31
    55d8:	e0 93 05 0a 	sts	0x0A05, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    55dc:	00 93 11 08 	sts	0x0811, r16

    // Maybe the signals are triggering this problem?
    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    55e0:	0e 94 b5 2d 	call	0x5b6a	; 0x5b6a <_nrk_os_timer_get>
    55e4:	28 2f       	mov	r18, r24
    55e6:	30 e0       	ldi	r19, 0x00	; 0
    55e8:	2f 5f       	subi	r18, 0xFF	; 255
    55ea:	3f 4f       	sbci	r19, 0xFF	; 255
    55ec:	20 17       	cp	r18, r16
    55ee:	31 07       	cpc	r19, r17
    55f0:	40 f0       	brcs	.+16     	; 0x5602 <_nrk_scheduler+0x532>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    55f2:	0e 94 b5 2d 	call	0x5b6a	; 0x5b6a <_nrk_os_timer_get>
    55f6:	08 2f       	mov	r16, r24
    55f8:	10 e0       	ldi	r17, 0x00	; 0
    55fa:	0e 5f       	subi	r16, 0xFE	; 254
    55fc:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    55fe:	00 93 11 08 	sts	0x0811, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    5602:	c1 11       	cpse	r28, r1
    5604:	10 92 f9 09 	sts	0x09F9, r1

    _nrk_set_next_wakeup(next_wake);
    5608:	80 2f       	mov	r24, r16
    560a:	0e 94 53 2d 	call	0x5aa6	; 0x5aa6 <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    560e:	0e 94 d8 30 	call	0x61b0	; 0x61b0 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();

}
    5612:	df 91       	pop	r29
    5614:	cf 91       	pop	r28
    5616:	1f 91       	pop	r17
    5618:	0f 91       	pop	r16
    561a:	ff 90       	pop	r15
    561c:	ef 90       	pop	r14
    561e:	df 90       	pop	r13
    5620:	cf 90       	pop	r12
    5622:	bf 90       	pop	r11
    5624:	af 90       	pop	r10
    5626:	9f 90       	pop	r9
    5628:	8f 90       	pop	r8
    562a:	7f 90       	pop	r7
    562c:	6f 90       	pop	r6
    562e:	5f 90       	pop	r5
    5630:	4f 90       	pop	r4
    5632:	3f 90       	pop	r3
    5634:	2f 90       	pop	r2
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    //nrk_int_enable();
    nrk_start_high_ready_task();
    5636:	0c 94 e3 30 	jmp	0x61c6	; 0x61c6 <nrk_start_high_ready_task>

0000563a <_nrk_sw_wdt_check>:
    563a:	3f 92       	push	r3
    563c:	4f 92       	push	r4
    563e:	5f 92       	push	r5
    5640:	6f 92       	push	r6
    5642:	7f 92       	push	r7
    5644:	8f 92       	push	r8
    5646:	9f 92       	push	r9
    5648:	af 92       	push	r10
    564a:	bf 92       	push	r11
    564c:	cf 92       	push	r12
    564e:	df 92       	push	r13
    5650:	ef 92       	push	r14
    5652:	ff 92       	push	r15
    5654:	0f 93       	push	r16
    5656:	1f 93       	push	r17
    5658:	cf 93       	push	r28
    565a:	df 93       	push	r29
    565c:	cd b7       	in	r28, 0x3d	; 61
    565e:	de b7       	in	r29, 0x3e	; 62
    5660:	60 97       	sbiw	r28, 0x10	; 16
    5662:	0f b6       	in	r0, 0x3f	; 63
    5664:	f8 94       	cli
    5666:	de bf       	out	0x3e, r29	; 62
    5668:	0f be       	out	0x3f, r0	; 63
    566a:	cd bf       	out	0x3d, r28	; 61
    566c:	ce 01       	movw	r24, r28
    566e:	09 96       	adiw	r24, 0x09	; 9
    5670:	0e 94 c4 25 	call	0x4b88	; 0x4b88 <nrk_time_get>
    5674:	88 e0       	ldi	r24, 0x08	; 8
    5676:	48 2e       	mov	r4, r24
    5678:	8a e0       	ldi	r24, 0x0A	; 10
    567a:	58 2e       	mov	r5, r24
    567c:	61 2c       	mov	r6, r1
    567e:	71 2c       	mov	r7, r1
    5680:	93 e1       	ldi	r25, 0x13	; 19
    5682:	39 2e       	mov	r3, r25
    5684:	d2 01       	movw	r26, r4
    5686:	12 96       	adiw	r26, 0x02	; 2
    5688:	8c 91       	ld	r24, X
    568a:	81 30       	cpi	r24, 0x01	; 1
    568c:	51 f5       	brne	.+84     	; 0x56e2 <_nrk_sw_wdt_check+0xa8>
    568e:	36 9c       	mul	r3, r6
    5690:	f0 01       	movw	r30, r0
    5692:	37 9c       	mul	r3, r7
    5694:	f0 0d       	add	r31, r0
    5696:	11 24       	eor	r1, r1
    5698:	ed 5e       	subi	r30, 0xED	; 237
    569a:	f5 4f       	sbci	r31, 0xF5	; 245
    569c:	89 84       	ldd	r8, Y+9	; 0x09
    569e:	9a 84       	ldd	r9, Y+10	; 0x0a
    56a0:	ab 84       	ldd	r10, Y+11	; 0x0b
    56a2:	bc 84       	ldd	r11, Y+12	; 0x0c
    56a4:	cd 84       	ldd	r12, Y+13	; 0x0d
    56a6:	de 84       	ldd	r13, Y+14	; 0x0e
    56a8:	ef 84       	ldd	r14, Y+15	; 0x0f
    56aa:	f8 88       	ldd	r15, Y+16	; 0x10
    56ac:	00 81       	ld	r16, Z
    56ae:	11 81       	ldd	r17, Z+1	; 0x01
    56b0:	22 81       	ldd	r18, Z+2	; 0x02
    56b2:	33 81       	ldd	r19, Z+3	; 0x03
    56b4:	44 81       	ldd	r20, Z+4	; 0x04
    56b6:	55 81       	ldd	r21, Z+5	; 0x05
    56b8:	66 81       	ldd	r22, Z+6	; 0x06
    56ba:	77 81       	ldd	r23, Z+7	; 0x07
    56bc:	ce 01       	movw	r24, r28
    56be:	01 96       	adiw	r24, 0x01	; 1
    56c0:	0e 94 21 26 	call	0x4c42	; 0x4c42 <nrk_time_sub>
    56c4:	8f 3f       	cpi	r24, 0xFF	; 255
    56c6:	69 f4       	brne	.+26     	; 0x56e2 <_nrk_sw_wdt_check+0xa8>
    56c8:	66 2d       	mov	r22, r6
    56ca:	85 e1       	ldi	r24, 0x15	; 21
    56cc:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <nrk_kernel_error_add>
    56d0:	d2 01       	movw	r26, r4
    56d2:	ed 91       	ld	r30, X+
    56d4:	fc 91       	ld	r31, X
    56d6:	30 97       	sbiw	r30, 0x00	; 0
    56d8:	19 f4       	brne	.+6      	; 0x56e0 <_nrk_sw_wdt_check+0xa6>
    56da:	0e 94 19 17 	call	0x2e32	; 0x2e32 <nrk_halt>
    56de:	01 c0       	rjmp	.+2      	; 0x56e2 <_nrk_sw_wdt_check+0xa8>
    56e0:	09 95       	icall
    56e2:	bf ef       	ldi	r27, 0xFF	; 255
    56e4:	6b 1a       	sub	r6, r27
    56e6:	7b 0a       	sbc	r7, r27
    56e8:	e3 e1       	ldi	r30, 0x13	; 19
    56ea:	4e 0e       	add	r4, r30
    56ec:	51 1c       	adc	r5, r1
    56ee:	f3 e0       	ldi	r31, 0x03	; 3
    56f0:	6f 16       	cp	r6, r31
    56f2:	71 04       	cpc	r7, r1
    56f4:	39 f6       	brne	.-114    	; 0x5684 <_nrk_sw_wdt_check+0x4a>
    56f6:	60 96       	adiw	r28, 0x10	; 16
    56f8:	0f b6       	in	r0, 0x3f	; 63
    56fa:	f8 94       	cli
    56fc:	de bf       	out	0x3e, r29	; 62
    56fe:	0f be       	out	0x3f, r0	; 63
    5700:	cd bf       	out	0x3d, r28	; 61
    5702:	df 91       	pop	r29
    5704:	cf 91       	pop	r28
    5706:	1f 91       	pop	r17
    5708:	0f 91       	pop	r16
    570a:	ff 90       	pop	r15
    570c:	ef 90       	pop	r14
    570e:	df 90       	pop	r13
    5710:	cf 90       	pop	r12
    5712:	bf 90       	pop	r11
    5714:	af 90       	pop	r10
    5716:	9f 90       	pop	r9
    5718:	8f 90       	pop	r8
    571a:	7f 90       	pop	r7
    571c:	6f 90       	pop	r6
    571e:	5f 90       	pop	r5
    5720:	4f 90       	pop	r4
    5722:	3f 90       	pop	r3
    5724:	08 95       	ret

00005726 <_nrk_sw_wdt_init>:

void _nrk_sw_wdt_init()
{
    uint8_t i;
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
        sw_wdts[i].active=0;
    5726:	e8 e0       	ldi	r30, 0x08	; 8
    5728:	fa e0       	ldi	r31, 0x0A	; 10
    572a:	12 82       	std	Z+2, r1	; 0x02
    572c:	15 8a       	std	Z+21, r1	; 0x15
    572e:	10 a6       	std	Z+40, r1	; 0x28
    5730:	08 95       	ret

00005732 <nrk_sw_wdt_init>:
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    5732:	cf 93       	push	r28
    5734:	df 93       	push	r29
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5736:	83 30       	cpi	r24, 0x03	; 3
    5738:	e0 f4       	brcc	.+56     	; 0x5772 <nrk_sw_wdt_init+0x40>
    sw_wdts[id].error_func=func;
    573a:	93 e1       	ldi	r25, 0x13	; 19
    573c:	89 9f       	mul	r24, r25
    573e:	f0 01       	movw	r30, r0
    5740:	11 24       	eor	r1, r1
    5742:	e8 5f       	subi	r30, 0xF8	; 248
    5744:	f5 4f       	sbci	r31, 0xF5	; 245
    5746:	51 83       	std	Z+1, r21	; 0x01
    5748:	40 83       	st	Z, r20
    sw_wdts[id].period.secs=period->secs;
    574a:	eb 01       	movw	r28, r22
    574c:	88 81       	ld	r24, Y
    574e:	99 81       	ldd	r25, Y+1	; 0x01
    5750:	aa 81       	ldd	r26, Y+2	; 0x02
    5752:	bb 81       	ldd	r27, Y+3	; 0x03
    5754:	83 83       	std	Z+3, r24	; 0x03
    5756:	94 83       	std	Z+4, r25	; 0x04
    5758:	a5 83       	std	Z+5, r26	; 0x05
    575a:	b6 83       	std	Z+6, r27	; 0x06
    sw_wdts[id].period.nano_secs=period->nano_secs;
    575c:	8c 81       	ldd	r24, Y+4	; 0x04
    575e:	9d 81       	ldd	r25, Y+5	; 0x05
    5760:	ae 81       	ldd	r26, Y+6	; 0x06
    5762:	bf 81       	ldd	r27, Y+7	; 0x07
    5764:	87 83       	std	Z+7, r24	; 0x07
    5766:	90 87       	std	Z+8, r25	; 0x08
    5768:	a1 87       	std	Z+9, r26	; 0x09
    576a:	b2 87       	std	Z+10, r27	; 0x0a
    sw_wdts[id].active=0;
    576c:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    576e:	81 e0       	ldi	r24, 0x01	; 1
    5770:	01 c0       	rjmp	.+2      	; 0x5774 <nrk_sw_wdt_init+0x42>
        sw_wdts[i].active=0;
}

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5772:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].error_func=func;
    sw_wdts[id].period.secs=period->secs;
    sw_wdts[id].period.nano_secs=period->nano_secs;
    sw_wdts[id].active=0;
    return NRK_OK;
}
    5774:	df 91       	pop	r29
    5776:	cf 91       	pop	r28
    5778:	08 95       	ret

0000577a <nrk_sw_wdt_update>:

int8_t nrk_sw_wdt_update(uint8_t id)
{
    577a:	cf 92       	push	r12
    577c:	df 92       	push	r13
    577e:	ef 92       	push	r14
    5780:	ff 92       	push	r15
    5782:	0f 93       	push	r16
    5784:	1f 93       	push	r17
    5786:	cf 93       	push	r28
    5788:	df 93       	push	r29
    578a:	cd b7       	in	r28, 0x3d	; 61
    578c:	de b7       	in	r29, 0x3e	; 62
    578e:	28 97       	sbiw	r28, 0x08	; 8
    5790:	0f b6       	in	r0, 0x3f	; 63
    5792:	f8 94       	cli
    5794:	de bf       	out	0x3e, r29	; 62
    5796:	0f be       	out	0x3f, r0	; 63
    5798:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    579a:	83 30       	cpi	r24, 0x03	; 3
    579c:	a8 f5       	brcc	.+106    	; 0x5808 <nrk_sw_wdt_update+0x8e>
    579e:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    57a0:	ce 01       	movw	r24, r28
    57a2:	01 96       	adiw	r24, 0x01	; 1
    57a4:	0e 94 c4 25 	call	0x4b88	; 0x4b88 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    57a8:	23 e1       	ldi	r18, 0x13	; 19
    57aa:	12 9f       	mul	r17, r18
    57ac:	c0 01       	movw	r24, r0
    57ae:	11 24       	eor	r1, r1
    57b0:	8c 01       	movw	r16, r24
    57b2:	08 5f       	subi	r16, 0xF8	; 248
    57b4:	15 4f       	sbci	r17, 0xF5	; 245
    57b6:	f8 01       	movw	r30, r16
    57b8:	c3 80       	ldd	r12, Z+3	; 0x03
    57ba:	d4 80       	ldd	r13, Z+4	; 0x04
    57bc:	e5 80       	ldd	r14, Z+5	; 0x05
    57be:	f6 80       	ldd	r15, Z+6	; 0x06
    57c0:	49 81       	ldd	r20, Y+1	; 0x01
    57c2:	5a 81       	ldd	r21, Y+2	; 0x02
    57c4:	6b 81       	ldd	r22, Y+3	; 0x03
    57c6:	7c 81       	ldd	r23, Y+4	; 0x04
    57c8:	4c 0d       	add	r20, r12
    57ca:	5d 1d       	adc	r21, r13
    57cc:	6e 1d       	adc	r22, r14
    57ce:	7f 1d       	adc	r23, r15
    57d0:	43 87       	std	Z+11, r20	; 0x0b
    57d2:	54 87       	std	Z+12, r21	; 0x0c
    57d4:	65 87       	std	Z+13, r22	; 0x0d
    57d6:	76 87       	std	Z+14, r23	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    57d8:	c7 80       	ldd	r12, Z+7	; 0x07
    57da:	d0 84       	ldd	r13, Z+8	; 0x08
    57dc:	e1 84       	ldd	r14, Z+9	; 0x09
    57de:	f2 84       	ldd	r15, Z+10	; 0x0a
    57e0:	4d 81       	ldd	r20, Y+5	; 0x05
    57e2:	5e 81       	ldd	r21, Y+6	; 0x06
    57e4:	6f 81       	ldd	r22, Y+7	; 0x07
    57e6:	78 85       	ldd	r23, Y+8	; 0x08
    57e8:	4c 0d       	add	r20, r12
    57ea:	5d 1d       	adc	r21, r13
    57ec:	6e 1d       	adc	r22, r14
    57ee:	7f 1d       	adc	r23, r15
    57f0:	47 87       	std	Z+15, r20	; 0x0f
    57f2:	50 8b       	std	Z+16, r21	; 0x10
    57f4:	61 8b       	std	Z+17, r22	; 0x11
    57f6:	72 8b       	std	Z+18, r23	; 0x12
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    57f8:	8d 5e       	subi	r24, 0xED	; 237
    57fa:	95 4f       	sbci	r25, 0xF5	; 245
    57fc:	0e 94 ad 26 	call	0x4d5a	; 0x4d5a <nrk_time_compact_nanos>
    sw_wdts[id].active=1;
    5800:	81 e0       	ldi	r24, 0x01	; 1
    5802:	f8 01       	movw	r30, r16
    5804:	82 83       	std	Z+2, r24	; 0x02
    return NRK_OK;
    5806:	01 c0       	rjmp	.+2      	; 0x580a <nrk_sw_wdt_update+0x90>
}

int8_t nrk_sw_wdt_update(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5808:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    sw_wdts[id].active=1;
    return NRK_OK;
}
    580a:	28 96       	adiw	r28, 0x08	; 8
    580c:	0f b6       	in	r0, 0x3f	; 63
    580e:	f8 94       	cli
    5810:	de bf       	out	0x3e, r29	; 62
    5812:	0f be       	out	0x3f, r0	; 63
    5814:	cd bf       	out	0x3d, r28	; 61
    5816:	df 91       	pop	r29
    5818:	cf 91       	pop	r28
    581a:	1f 91       	pop	r17
    581c:	0f 91       	pop	r16
    581e:	ff 90       	pop	r15
    5820:	ef 90       	pop	r14
    5822:	df 90       	pop	r13
    5824:	cf 90       	pop	r12
    5826:	08 95       	ret

00005828 <nrk_sw_wdt_start>:

int8_t nrk_sw_wdt_start(uint8_t id)
{
    5828:	1f 93       	push	r17
    582a:	cf 93       	push	r28
    582c:	df 93       	push	r29
    582e:	cd b7       	in	r28, 0x3d	; 61
    5830:	de b7       	in	r29, 0x3e	; 62
    5832:	28 97       	sbiw	r28, 0x08	; 8
    5834:	0f b6       	in	r0, 0x3f	; 63
    5836:	f8 94       	cli
    5838:	de bf       	out	0x3e, r29	; 62
    583a:	0f be       	out	0x3f, r0	; 63
    583c:	cd bf       	out	0x3d, r28	; 61
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    583e:	83 30       	cpi	r24, 0x03	; 3
    5840:	70 f5       	brcc	.+92     	; 0x589e <nrk_sw_wdt_start+0x76>
    5842:	18 2f       	mov	r17, r24
    nrk_time_get(&now);
    5844:	ce 01       	movw	r24, r28
    5846:	01 96       	adiw	r24, 0x01	; 1
    5848:	0e 94 c4 25 	call	0x4b88	; 0x4b88 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    584c:	83 e1       	ldi	r24, 0x13	; 19
    584e:	18 9f       	mul	r17, r24
    5850:	f0 01       	movw	r30, r0
    5852:	11 24       	eor	r1, r1
    5854:	e8 5f       	subi	r30, 0xF8	; 248
    5856:	f5 4f       	sbci	r31, 0xF5	; 245
    5858:	43 81       	ldd	r20, Z+3	; 0x03
    585a:	54 81       	ldd	r21, Z+4	; 0x04
    585c:	65 81       	ldd	r22, Z+5	; 0x05
    585e:	76 81       	ldd	r23, Z+6	; 0x06
    5860:	89 81       	ldd	r24, Y+1	; 0x01
    5862:	9a 81       	ldd	r25, Y+2	; 0x02
    5864:	ab 81       	ldd	r26, Y+3	; 0x03
    5866:	bc 81       	ldd	r27, Y+4	; 0x04
    5868:	84 0f       	add	r24, r20
    586a:	95 1f       	adc	r25, r21
    586c:	a6 1f       	adc	r26, r22
    586e:	b7 1f       	adc	r27, r23
    5870:	83 87       	std	Z+11, r24	; 0x0b
    5872:	94 87       	std	Z+12, r25	; 0x0c
    5874:	a5 87       	std	Z+13, r26	; 0x0d
    5876:	b6 87       	std	Z+14, r27	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5878:	47 81       	ldd	r20, Z+7	; 0x07
    587a:	50 85       	ldd	r21, Z+8	; 0x08
    587c:	61 85       	ldd	r22, Z+9	; 0x09
    587e:	72 85       	ldd	r23, Z+10	; 0x0a
    5880:	8d 81       	ldd	r24, Y+5	; 0x05
    5882:	9e 81       	ldd	r25, Y+6	; 0x06
    5884:	af 81       	ldd	r26, Y+7	; 0x07
    5886:	b8 85       	ldd	r27, Y+8	; 0x08
    5888:	84 0f       	add	r24, r20
    588a:	95 1f       	adc	r25, r21
    588c:	a6 1f       	adc	r26, r22
    588e:	b7 1f       	adc	r27, r23
    5890:	87 87       	std	Z+15, r24	; 0x0f
    5892:	90 8b       	std	Z+16, r25	; 0x10
    5894:	a1 8b       	std	Z+17, r26	; 0x11
    5896:	b2 8b       	std	Z+18, r27	; 0x12
    sw_wdts[id].active=1;
    5898:	81 e0       	ldi	r24, 0x01	; 1
    589a:	82 83       	std	Z+2, r24	; 0x02

    return NRK_OK;
    589c:	01 c0       	rjmp	.+2      	; 0x58a0 <nrk_sw_wdt_start+0x78>
}

int8_t nrk_sw_wdt_start(uint8_t id)
{
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    589e:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    sw_wdts[id].active=1;

    return NRK_OK;
}
    58a0:	28 96       	adiw	r28, 0x08	; 8
    58a2:	0f b6       	in	r0, 0x3f	; 63
    58a4:	f8 94       	cli
    58a6:	de bf       	out	0x3e, r29	; 62
    58a8:	0f be       	out	0x3f, r0	; 63
    58aa:	cd bf       	out	0x3d, r28	; 61
    58ac:	df 91       	pop	r29
    58ae:	cf 91       	pop	r28
    58b0:	1f 91       	pop	r17
    58b2:	08 95       	ret

000058b4 <nrk_sw_wdt_stop>:

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    58b4:	83 30       	cpi	r24, 0x03	; 3
    58b6:	48 f4       	brcc	.+18     	; 0x58ca <nrk_sw_wdt_stop+0x16>
    sw_wdts[id].active=0;
    58b8:	93 e1       	ldi	r25, 0x13	; 19
    58ba:	89 9f       	mul	r24, r25
    58bc:	f0 01       	movw	r30, r0
    58be:	11 24       	eor	r1, r1
    58c0:	e8 5f       	subi	r30, 0xF8	; 248
    58c2:	f5 4f       	sbci	r31, 0xF5	; 245
    58c4:	12 82       	std	Z+2, r1	; 0x02
    return NRK_OK;
    58c6:	81 e0       	ldi	r24, 0x01	; 1
    58c8:	08 95       	ret
    return NRK_OK;
}

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    58ca:	8f ef       	ldi	r24, 0xFF	; 255
    sw_wdts[id].active=0;
    return NRK_OK;
}
    58cc:	08 95       	ret

000058ce <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    58e6:	01 97       	sbiw	r24, 0x01	; 1
    58e8:	91 f7       	brne	.-28     	; 0x58ce <nrk_spin_wait_us>

}
    58ea:	08 95       	ret

000058ec <_nrk_precision_os_timer_stop>:
  _nrk_time_trigger=0;
}

void _nrk_precision_os_timer_stop()
{
  TCCR5B=0; // no clock
    58ec:	10 92 21 01 	sts	0x0121, r1
    58f0:	08 95       	ret

000058f2 <_nrk_precision_os_timer_start>:

void _nrk_precision_os_timer_start()
{
  // Set timer 5 to count up to the number of timer 5 ticks per OS tick and then reset to 0
  // Whenever you read it, this should indicate the offset into the OS tick
  TCCR5B=BM(WGM52) | BM(CS50);  // clk I/O no prescale, CTC match on OCR5A
    58f2:	89 e0       	ldi	r24, 0x09	; 9
    58f4:	80 93 21 01 	sts	0x0121, r24
  OCR5A=PRECISION_TICKS_PER_TICK;  // Reset to 0 each tick...
    58f8:	8d e8       	ldi	r24, 0x8D	; 141
    58fa:	9c e3       	ldi	r25, 0x3C	; 60
    58fc:	90 93 29 01 	sts	0x0129, r25
    5900:	80 93 28 01 	sts	0x0128, r24
    5904:	08 95       	ret

00005906 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    5906:	10 92 25 01 	sts	0x0125, r1
    590a:	10 92 24 01 	sts	0x0124, r1
    590e:	08 95       	ret

00005910 <_nrk_precision_os_timer_get>:
}

inline uint16_t _nrk_precision_os_timer_get()
{
    5910:	cf 93       	push	r28
    5912:	df 93       	push	r29
    5914:	00 d0       	rcall	.+0      	; 0x5916 <_nrk_precision_os_timer_get+0x6>
    5916:	cd b7       	in	r28, 0x3d	; 61
    5918:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  tmp=TCNT5;
    591a:	80 91 24 01 	lds	r24, 0x0124
    591e:	90 91 25 01 	lds	r25, 0x0125
    5922:	9a 83       	std	Y+2, r25	; 0x02
    5924:	89 83       	std	Y+1, r24	; 0x01
  
  return tmp;
    5926:	89 81       	ldd	r24, Y+1	; 0x01
    5928:	9a 81       	ldd	r25, Y+2	; 0x02
}
    592a:	0f 90       	pop	r0
    592c:	0f 90       	pop	r0
    592e:	df 91       	pop	r29
    5930:	cf 91       	pop	r28
    5932:	08 95       	ret

00005934 <_nrk_high_speed_timer_stop>:

void _nrk_high_speed_timer_stop()
{
  TCCR1B=0;  // no clock 
    5934:	10 92 81 00 	sts	0x0081, r1
    5938:	08 95       	ret

0000593a <_nrk_high_speed_timer_start>:
}

void _nrk_high_speed_timer_start()
{
  TCCR1B=BM(CS10);  // clk I/O no prescaler 
    593a:	81 e0       	ldi	r24, 0x01	; 1
    593c:	80 93 81 00 	sts	0x0081, r24
    5940:	08 95       	ret

00005942 <_nrk_high_speed_timer_reset>:

void _nrk_high_speed_timer_reset()
{
//  nrk_int_disable();
  //SFIOR |= BM(PSR321);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    5942:	83 b5       	in	r24, 0x23	; 35
    5944:	81 60       	ori	r24, 0x01	; 1
    5946:	83 bd       	out	0x23, r24	; 35
  TCNT1=0;
    5948:	10 92 85 00 	sts	0x0085, r1
    594c:	10 92 84 00 	sts	0x0084, r1
    5950:	08 95       	ret

00005952 <_nrk_high_speed_timer_get>:
ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    5952:	cf 93       	push	r28
    5954:	df 93       	push	r29
    5956:	00 d0       	rcall	.+0      	; 0x5958 <_nrk_high_speed_timer_get+0x6>
    5958:	cd b7       	in	r28, 0x3d	; 61
    595a:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  //nrk_int_disable();
  tmp=TCNT1;
    595c:	80 91 84 00 	lds	r24, 0x0084
    5960:	90 91 85 00 	lds	r25, 0x0085
    5964:	9a 83       	std	Y+2, r25	; 0x02
    5966:	89 83       	std	Y+1, r24	; 0x01
  //nrk_int_enable();
  return tmp;
    5968:	89 81       	ldd	r24, Y+1	; 0x01
    596a:	9a 81       	ldd	r25, Y+2	; 0x02
}
    596c:	0f 90       	pop	r0
    596e:	0f 90       	pop	r0
    5970:	df 91       	pop	r29
    5972:	cf 91       	pop	r28
    5974:	08 95       	ret

00005976 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    5976:	cf 92       	push	r12
    5978:	df 92       	push	r13
    597a:	ef 92       	push	r14
    597c:	ff 92       	push	r15
    597e:	cf 93       	push	r28
    5980:	df 93       	push	r29
uint32_t tmp;

// Adjust for 16MHz clock
// Copy into tmp to avoid overflow problem
tmp=start*2;
    5982:	ec 01       	movw	r28, r24
    5984:	cc 0f       	add	r28, r28
    5986:	dd 1f       	adc	r29, r29
if(tmp>65400) start=0;
    5988:	c9 37       	cpi	r28, 0x79	; 121
    598a:	8f ef       	ldi	r24, 0xFF	; 255
    598c:	d8 07       	cpc	r29, r24
    598e:	10 f0       	brcs	.+4      	; 0x5994 <nrk_high_speed_timer_wait+0x1e>
    5990:	c0 e0       	ldi	r28, 0x00	; 0
    5992:	d0 e0       	ldi	r29, 0x00	; 0
else start=tmp;
tmp=(uint32_t)start+(uint32_t)ticks;
    5994:	6b 01       	movw	r12, r22
    5996:	e1 2c       	mov	r14, r1
    5998:	f1 2c       	mov	r15, r1
    599a:	cc 0e       	add	r12, r28
    599c:	dd 1e       	adc	r13, r29
    599e:	e1 1c       	adc	r14, r1
    59a0:	f1 1c       	adc	r15, r1
if(tmp>65536) 
    59a2:	81 e0       	ldi	r24, 0x01	; 1
    59a4:	c8 16       	cp	r12, r24
    59a6:	d1 04       	cpc	r13, r1
    59a8:	e8 06       	cpc	r14, r24
    59aa:	f1 04       	cpc	r15, r1
    59ac:	40 f0       	brcs	.+16     	; 0x59be <nrk_high_speed_timer_wait+0x48>
	{
	tmp-=65536;
    59ae:	81 e0       	ldi	r24, 0x01	; 1
    59b0:	e8 1a       	sub	r14, r24
    59b2:	f1 08       	sbc	r15, r1
	do{}while(_nrk_high_speed_timer_get()>start);
    59b4:	0e 94 a9 2c 	call	0x5952	; 0x5952 <_nrk_high_speed_timer_get>
    59b8:	c8 17       	cp	r28, r24
    59ba:	d9 07       	cpc	r29, r25
    59bc:	d8 f3       	brcs	.-10     	; 0x59b4 <nrk_high_speed_timer_wait+0x3e>
	}

ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
    59be:	0e 94 a9 2c 	call	0x5952	; 0x5952 <_nrk_high_speed_timer_get>
    59c2:	8c 15       	cp	r24, r12
    59c4:	9d 05       	cpc	r25, r13
    59c6:	d8 f3       	brcs	.-10     	; 0x59be <nrk_high_speed_timer_wait+0x48>
}
    59c8:	df 91       	pop	r29
    59ca:	cf 91       	pop	r28
    59cc:	ff 90       	pop	r15
    59ce:	ef 90       	pop	r14
    59d0:	df 90       	pop	r13
    59d2:	cf 90       	pop	r12
    59d4:	08 95       	ret

000059d6 <_nrk_os_timer_stop>:
  return tmp;
}

inline void _nrk_os_timer_stop()
{
  TCCR2B=0;  // stop timer 
    59d6:	10 92 b1 00 	sts	0x00B1, r1
  TIMSK2 &=  ~BM(OCIE2A) ;
    59da:	e0 e7       	ldi	r30, 0x70	; 112
    59dc:	f0 e0       	ldi	r31, 0x00	; 0
    59de:	80 81       	ld	r24, Z
    59e0:	8d 7f       	andi	r24, 0xFD	; 253
    59e2:	80 83       	st	Z, r24
  //TIMSK2 &=  ~BM(OCIE2B) ;
  TIMSK2 &=  ~BM(TOIE2) ;
    59e4:	80 81       	ld	r24, Z
    59e6:	8e 7f       	andi	r24, 0xFE	; 254
    59e8:	80 83       	st	Z, r24
    59ea:	08 95       	ret

000059ec <_nrk_os_timer_set>:
}

inline void _nrk_os_timer_set(uint8_t v)
{
TCNT2=v;
    59ec:	80 93 b2 00 	sts	0x00B2, r24
    59f0:	08 95       	ret

000059f2 <_nrk_os_timer_start>:
   
inline void _nrk_os_timer_start()
{
  //GTCCR |= BM(PSRASY);              // reset prescaler
  //TCNT2 = 0;                  // reset counter
  TIMSK2 |=   BM(OCIE2A)| BM(TOIE2);// | BM(OCIE2B);//| BM(TICIE1);    // Enable interrupt
    59f2:	e0 e7       	ldi	r30, 0x70	; 112
    59f4:	f0 e0       	ldi	r31, 0x00	; 0
    59f6:	80 81       	ld	r24, Z
    59f8:	83 60       	ori	r24, 0x03	; 3
    59fa:	80 83       	st	Z, r24
  TCCR2B = BM(CS21) | BM(CS20); //|     // reset counter on interrupt, set divider to 128
    59fc:	83 e0       	ldi	r24, 0x03	; 3
    59fe:	80 93 b1 00 	sts	0x00B1, r24
    5a02:	08 95       	ret

00005a04 <_nrk_os_timer_reset>:
}

inline void _nrk_os_timer_reset()
{

    GTCCR |= BM(PSRASY);              // reset prescaler
    5a04:	83 b5       	in	r24, 0x23	; 35
    5a06:	82 60       	ori	r24, 0x02	; 2
    5a08:	83 bd       	out	0x23, r24	; 35
    TCNT2 = 0;                  // reset counter
    5a0a:	10 92 b2 00 	sts	0x00B2, r1
    _nrk_time_trigger=0;
    5a0e:	10 92 aa 06 	sts	0x06AA, r1
    _nrk_prev_timer_val=0;
    5a12:	10 92 11 08 	sts	0x0811, r1
    5a16:	08 95       	ret

00005a18 <_nrk_setup_timer>:
    } while (--timeout);

}


void _nrk_setup_timer() {
    5a18:	cf 93       	push	r28
    5a1a:	df 93       	push	r29
  _nrk_prev_timer_val=254;
    5a1c:	8e ef       	ldi	r24, 0xFE	; 254
    5a1e:	80 93 11 08 	sts	0x0811, r24
 
// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
  ASSR = BM(AS2);
    5a22:	80 e2       	ldi	r24, 0x20	; 32
    5a24:	80 93 b6 00 	sts	0x00B6, r24
  OCR2A = _nrk_prev_timer_val;
    5a28:	80 91 11 08 	lds	r24, 0x0811
    5a2c:	80 93 b3 00 	sts	0x00B3, r24
  //OCR2B = 2;
  TIFR2 =   BM(OCF2A) | BM(TOV2); //| BM(OCF2B2) ;       // Clear interrupt flag
    5a30:	83 e0       	ldi	r24, 0x03	; 3
    5a32:	87 bb       	out	0x17, r24	; 23
  TCCR2A = BM(WGM21);
    5a34:	92 e0       	ldi	r25, 0x02	; 2
    5a36:	90 93 b0 00 	sts	0x00B0, r25
  TCCR2B = BM(CS21) | BM(CS20); //|      // reset counter on interrupt, set divider to 128
    5a3a:	80 93 b1 00 	sts	0x00B1, r24
  GTCCR |= BM(PSRASY);              // reset prescaler
    5a3e:	93 b5       	in	r25, 0x23	; 35
    5a40:	92 60       	ori	r25, 0x02	; 2
    5a42:	93 bd       	out	0x23, r25	; 35
   // Clear interrupt flag
  TIFR2 =   BM(OCF2A) | BM(TOV2);    
    5a44:	87 bb       	out	0x17, r24	; 23
  // reset counter on interrupt, set divider to 128
  TCCR0A = BM(WGM01) | BM(CS01) | BM(CS00); 
    5a46:	84 bd       	out	0x24, r24	; 36
  // reset prescaler
  //GTCCR |= TSM;              
  GTCCR |= BM(PSRASY);              // reset prescaler
    5a48:	83 b5       	in	r24, 0x23	; 35
    5a4a:	82 60       	ori	r24, 0x02	; 2
    5a4c:	83 bd       	out	0x23, r24	; 35

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR1A=0;  
    5a4e:	10 92 80 00 	sts	0x0080, r1
  TCCR1B=BM(CS10);  // clk I/O no prescale
    5a52:	81 e0       	ldi	r24, 0x01	; 1
    5a54:	80 93 81 00 	sts	0x0081, r24
  TCNT1=0;  // 16 bit
    5a58:	10 92 85 00 	sts	0x0085, r1
    5a5c:	10 92 84 00 	sts	0x0084, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    5a60:	83 b5       	in	r24, 0x23	; 35
    5a62:	82 60       	ori	r24, 0x02	; 2
    5a64:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    5a66:	83 b5       	in	r24, 0x23	; 35
    5a68:	81 60       	ori	r24, 0x01	; 1
    5a6a:	83 bd       	out	0x23, r24	; 35

// Timer 5 High Precision Time Sync Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR5A=0;
    5a6c:	10 92 20 01 	sts	0x0120, r1
  //TIFR5=0; // Clear interrupt flags
  //TIMSK5=BM(TOIE5); // Overflow interrupt enable
  TCNT5=0;  // 16 bit
    5a70:	c4 e2       	ldi	r28, 0x24	; 36
    5a72:	d1 e0       	ldi	r29, 0x01	; 1
    5a74:	19 82       	std	Y+1, r1	; 0x01
    5a76:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    5a78:	83 b5       	in	r24, 0x23	; 35
    5a7a:	82 60       	ori	r24, 0x02	; 2
    5a7c:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    5a7e:	83 b5       	in	r24, 0x23	; 35
    5a80:	81 60       	ori	r24, 0x01	; 1
    5a82:	83 bd       	out	0x23, r24	; 35

  _nrk_os_timer_reset();
    5a84:	0e 94 02 2d 	call	0x5a04	; 0x5a04 <_nrk_os_timer_reset>
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    5a88:	19 82       	std	Y+1, r1	; 0x01
    5a8a:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler

  _nrk_os_timer_reset();
  _nrk_precision_os_timer_reset();
  _nrk_os_timer_start();
    5a8c:	0e 94 f9 2c 	call	0x59f2	; 0x59f2 <_nrk_os_timer_start>
  _nrk_precision_os_timer_start();
    5a90:	0e 94 79 2c 	call	0x58f2	; 0x58f2 <_nrk_precision_os_timer_start>
  _nrk_time_trigger=0;
    5a94:	10 92 aa 06 	sts	0x06AA, r1
}
    5a98:	df 91       	pop	r29
    5a9a:	cf 91       	pop	r28
    5a9c:	08 95       	ret

00005a9e <_nrk_get_next_wakeup>:
}


uint8_t _nrk_get_next_wakeup()
{
	return (uint8_t)(OCR2A+1);
    5a9e:	80 91 b3 00 	lds	r24, 0x00B3
}
    5aa2:	8f 5f       	subi	r24, 0xFF	; 255
    5aa4:	08 95       	ret

00005aa6 <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
   OCR2A = nw-1;
    5aa6:	81 50       	subi	r24, 0x01	; 1
    5aa8:	80 93 b3 00 	sts	0x00B3, r24
    5aac:	08 95       	ret

00005aae <nrk_timer_int_stop>:
}

int8_t nrk_timer_int_stop(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    5aae:	81 11       	cpse	r24, r1
    5ab0:	02 c0       	rjmp	.+4      	; 0x5ab6 <nrk_timer_int_stop+0x8>
	{
	TIMSK3 = 0;
    5ab2:	10 92 71 00 	sts	0x0071, r1
	}
return NRK_ERROR;
}
    5ab6:	8f ef       	ldi	r24, 0xFF	; 255
    5ab8:	08 95       	ret

00005aba <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    5aba:	81 11       	cpse	r24, r1
    5abc:	06 c0       	rjmp	.+12     	; 0x5aca <nrk_timer_int_reset+0x10>
	{
	TCNT3=0;
    5abe:	10 92 95 00 	sts	0x0095, r1
    5ac2:	10 92 94 00 	sts	0x0094, r1
	return NRK_OK;
    5ac6:	81 e0       	ldi	r24, 0x01	; 1
    5ac8:	08 95       	ret
	}
return NRK_ERROR;
    5aca:	8f ef       	ldi	r24, 0xFF	; 255
}
    5acc:	08 95       	ret

00005ace <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    5ace:	81 11       	cpse	r24, r1
    5ad0:	05 c0       	rjmp	.+10     	; 0x5adc <nrk_timer_int_read+0xe>
	{
	return TCNT3;
    5ad2:	80 91 94 00 	lds	r24, 0x0094
    5ad6:	90 91 95 00 	lds	r25, 0x0095
    5ada:	08 95       	ret
	}
return 0;
    5adc:	80 e0       	ldi	r24, 0x00	; 0
    5ade:	90 e0       	ldi	r25, 0x00	; 0

}
    5ae0:	08 95       	ret

00005ae2 <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
if(timer==NRK_APP_TIMER_0)
    5ae2:	81 11       	cpse	r24, r1
    5ae4:	05 c0       	rjmp	.+10     	; 0x5af0 <nrk_timer_int_start+0xe>
	{
		TIMSK3 = BM(OCIE3A);
    5ae6:	82 e0       	ldi	r24, 0x02	; 2
    5ae8:	80 93 71 00 	sts	0x0071, r24
	return NRK_OK;
    5aec:	81 e0       	ldi	r24, 0x01	; 1
    5aee:	08 95       	ret
	}
return NRK_ERROR;
    5af0:	8f ef       	ldi	r24, 0xFF	; 255
}
    5af2:	08 95       	ret

00005af4 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
if(timer==NRK_APP_TIMER_0)
    5af4:	81 11       	cpse	r24, r1
    5af6:	35 c0       	rjmp	.+106    	; 0x5b62 <nrk_timer_int_configure+0x6e>
	{
	if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    5af8:	cb 01       	movw	r24, r22
    5afa:	01 97       	sbiw	r24, 0x01	; 1
    5afc:	05 97       	sbiw	r24, 0x05	; 5
    5afe:	10 f4       	brcc	.+4      	; 0x5b04 <nrk_timer_int_configure+0x10>
    5b00:	60 93 0e 08 	sts	0x080E, r22
	TCCR3A = 0;  
    5b04:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = BM(WGM32);  // Automatic restart on compare, count up
    5b08:	88 e0       	ldi	r24, 0x08	; 8
    5b0a:	80 93 91 00 	sts	0x0091, r24
        OCR3AH = (compare_value >> 8) & 0xFF;	
    5b0e:	50 93 99 00 	sts	0x0099, r21
  	OCR3AL = (compare_value & 0xFF );
    5b12:	40 93 98 00 	sts	0x0098, r20
	app_timer0_callback=callback_func;
    5b16:	30 93 04 06 	sts	0x0604, r19
    5b1a:	20 93 03 06 	sts	0x0603, r18
	if(app_timer0_prescale==1) TCCR3B |= BM(CS30);  
    5b1e:	80 91 0e 08 	lds	r24, 0x080E
    5b22:	81 30       	cpi	r24, 0x01	; 1
    5b24:	21 f4       	brne	.+8      	; 0x5b2e <nrk_timer_int_configure+0x3a>
    5b26:	80 91 91 00 	lds	r24, 0x0091
    5b2a:	81 60       	ori	r24, 0x01	; 1
    5b2c:	11 c0       	rjmp	.+34     	; 0x5b50 <nrk_timer_int_configure+0x5c>
	// Divide by 1
	else if(app_timer0_prescale==2) TCCR3B |= BM(CS31); 
    5b2e:	82 30       	cpi	r24, 0x02	; 2
    5b30:	21 f4       	brne	.+8      	; 0x5b3a <nrk_timer_int_configure+0x46>
    5b32:	80 91 91 00 	lds	r24, 0x0091
    5b36:	82 60       	ori	r24, 0x02	; 2
    5b38:	0b c0       	rjmp	.+22     	; 0x5b50 <nrk_timer_int_configure+0x5c>
	// Divide by 8
	else if(app_timer0_prescale==3) TCCR3B |= BM(CS31) | BM(CS30);  
    5b3a:	83 30       	cpi	r24, 0x03	; 3
    5b3c:	21 f4       	brne	.+8      	; 0x5b46 <nrk_timer_int_configure+0x52>
    5b3e:	80 91 91 00 	lds	r24, 0x0091
    5b42:	83 60       	ori	r24, 0x03	; 3
    5b44:	05 c0       	rjmp	.+10     	; 0x5b50 <nrk_timer_int_configure+0x5c>
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
    5b46:	84 30       	cpi	r24, 0x04	; 4
    5b48:	31 f4       	brne	.+12     	; 0x5b56 <nrk_timer_int_configure+0x62>
    5b4a:	80 91 91 00 	lds	r24, 0x0091
    5b4e:	84 60       	ori	r24, 0x04	; 4
    5b50:	80 93 91 00 	sts	0x0091, r24
    5b54:	08 c0       	rjmp	.+16     	; 0x5b66 <nrk_timer_int_configure+0x72>
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
    5b56:	85 30       	cpi	r24, 0x05	; 5
    5b58:	31 f4       	brne	.+12     	; 0x5b66 <nrk_timer_int_configure+0x72>
    5b5a:	80 91 91 00 	lds	r24, 0x0091
    5b5e:	85 60       	ori	r24, 0x05	; 5
    5b60:	f7 cf       	rjmp	.-18     	; 0x5b50 <nrk_timer_int_configure+0x5c>
	// Divide by 1024
	return NRK_OK;
	}

return NRK_ERROR;
    5b62:	8f ef       	ldi	r24, 0xFF	; 255
    5b64:	08 95       	ret
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
	// Divide by 1024
	return NRK_OK;
    5b66:	81 e0       	ldi	r24, 0x01	; 1
	}

return NRK_ERROR;
}
    5b68:	08 95       	ret

00005b6a <_nrk_os_timer_get>:


inline uint8_t _nrk_os_timer_get()
{
  return (volatile uint8_t)TCNT2;
    5b6a:	80 91 b2 00 	lds	r24, 0x00B2
}
    5b6e:	08 95       	ret

00005b70 <__vector_default>:

//--------------------------------------------------------------------------------------
//  Default ISR 
//--------------------------------------------------------------------------------------
SIGNAL(__vector_default) {
    5b70:	1f 92       	push	r1
    5b72:	0f 92       	push	r0
    5b74:	0f b6       	in	r0, 0x3f	; 63
    5b76:	0f 92       	push	r0
    5b78:	11 24       	eor	r1, r1
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5b7a:	60 e0       	ldi	r22, 0x00	; 0
    5b7c:	8a e0       	ldi	r24, 0x0A	; 10
    5b7e:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <nrk_kernel_error_add>
	while(1);
    5b82:	ff cf       	rjmp	.-2      	; 0x5b82 <__vector_default+0x12>

00005b84 <__vector_13>:

// This is the SUSPEND for the OS timer Tick
void TIMER2_COMPA_vect( void ) __attribute__ ( ( signal,naked ));
void TIMER2_COMPA_vect(void) {

asm volatile (
    5b84:	0f 92       	push	r0
    5b86:	0f b6       	in	r0, 0x3f	; 63
    5b88:	0f 92       	push	r0
    5b8a:	1f 92       	push	r1
    5b8c:	2f 92       	push	r2
    5b8e:	3f 92       	push	r3
    5b90:	4f 92       	push	r4
    5b92:	5f 92       	push	r5
    5b94:	6f 92       	push	r6
    5b96:	7f 92       	push	r7
    5b98:	8f 92       	push	r8
    5b9a:	9f 92       	push	r9
    5b9c:	af 92       	push	r10
    5b9e:	bf 92       	push	r11
    5ba0:	cf 92       	push	r12
    5ba2:	df 92       	push	r13
    5ba4:	ef 92       	push	r14
    5ba6:	ff 92       	push	r15
    5ba8:	0f 93       	push	r16
    5baa:	1f 93       	push	r17
    5bac:	2f 93       	push	r18
    5bae:	3f 93       	push	r19
    5bb0:	4f 93       	push	r20
    5bb2:	5f 93       	push	r21
    5bb4:	6f 93       	push	r22
    5bb6:	7f 93       	push	r23
    5bb8:	8f 93       	push	r24
    5bba:	9f 93       	push	r25
    5bbc:	af 93       	push	r26
    5bbe:	bf 93       	push	r27
    5bc0:	cf 93       	push	r28
    5bc2:	df 93       	push	r29
    5bc4:	ef 93       	push	r30
    5bc6:	ff 93       	push	r31
    5bc8:	a0 91 05 0a 	lds	r26, 0x0A05
    5bcc:	b0 91 06 0a 	lds	r27, 0x0A06
    5bd0:	0d b6       	in	r0, 0x3d	; 61
    5bd2:	0d 92       	st	X+, r0
    5bd4:	0e b6       	in	r0, 0x3e	; 62
    5bd6:	0d 92       	st	X+, r0
    5bd8:	1f 92       	push	r1
    5bda:	a0 91 77 07 	lds	r26, 0x0777
    5bde:	b0 91 78 07 	lds	r27, 0x0778
    5be2:	1e 90       	ld	r1, -X
    5be4:	be bf       	out	0x3e, r27	; 62
    5be6:	ad bf       	out	0x3d, r26	; 61
    5be8:	08 95       	ret

00005bea <__vector_32>:
);

}


SIGNAL(TIMER3_COMPA_vect) {
    5bea:	1f 92       	push	r1
    5bec:	0f 92       	push	r0
    5bee:	0f b6       	in	r0, 0x3f	; 63
    5bf0:	0f 92       	push	r0
    5bf2:	11 24       	eor	r1, r1
    5bf4:	0b b6       	in	r0, 0x3b	; 59
    5bf6:	0f 92       	push	r0
    5bf8:	2f 93       	push	r18
    5bfa:	3f 93       	push	r19
    5bfc:	4f 93       	push	r20
    5bfe:	5f 93       	push	r21
    5c00:	6f 93       	push	r22
    5c02:	7f 93       	push	r23
    5c04:	8f 93       	push	r24
    5c06:	9f 93       	push	r25
    5c08:	af 93       	push	r26
    5c0a:	bf 93       	push	r27
    5c0c:	ef 93       	push	r30
    5c0e:	ff 93       	push	r31
	if(app_timer0_callback!=NULL) app_timer0_callback();
    5c10:	e0 91 03 06 	lds	r30, 0x0603
    5c14:	f0 91 04 06 	lds	r31, 0x0604
    5c18:	30 97       	sbiw	r30, 0x00	; 0
    5c1a:	11 f0       	breq	.+4      	; 0x5c20 <__vector_32+0x36>
    5c1c:	09 95       	icall
    5c1e:	04 c0       	rjmp	.+8      	; 0x5c28 <__vector_32+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5c20:	60 e0       	ldi	r22, 0x00	; 0
    5c22:	8a e0       	ldi	r24, 0x0A	; 10
    5c24:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <nrk_kernel_error_add>
	return;  	
}
    5c28:	ff 91       	pop	r31
    5c2a:	ef 91       	pop	r30
    5c2c:	bf 91       	pop	r27
    5c2e:	af 91       	pop	r26
    5c30:	9f 91       	pop	r25
    5c32:	8f 91       	pop	r24
    5c34:	7f 91       	pop	r23
    5c36:	6f 91       	pop	r22
    5c38:	5f 91       	pop	r21
    5c3a:	4f 91       	pop	r20
    5c3c:	3f 91       	pop	r19
    5c3e:	2f 91       	pop	r18
    5c40:	0f 90       	pop	r0
    5c42:	0b be       	out	0x3b, r0	; 59
    5c44:	0f 90       	pop	r0
    5c46:	0f be       	out	0x3f, r0	; 63
    5c48:	0f 90       	pop	r0
    5c4a:	1f 90       	pop	r1
    5c4c:	18 95       	reti

00005c4e <SIG_OUTPUT_COMPARE1A>:

//--------------------------------------------------------------------------------------
//  TIMER 1 COMPARE ISR
//--------------------------------------------------------------------------------------
SIGNAL(SIG_OUTPUT_COMPARE1A) {
    5c4e:	1f 92       	push	r1
    5c50:	0f 92       	push	r0
    5c52:	0f b6       	in	r0, 0x3f	; 63
    5c54:	0f 92       	push	r0
    5c56:	11 24       	eor	r1, r1

	return;  	
} 
    5c58:	0f 90       	pop	r0
    5c5a:	0f be       	out	0x3f, r0	; 63
    5c5c:	0f 90       	pop	r0
    5c5e:	1f 90       	pop	r1
    5c60:	18 95       	reti

00005c62 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    5c62:	04 b6       	in	r0, 0x34	; 52
    5c64:	03 fe       	sbrs	r0, 3
    5c66:	02 c0       	rjmp	.+4      	; 0x5c6c <_nrk_startup_error+0xa>
	{
	// don't clear wdt
	error|=0x10;
    5c68:	80 e1       	ldi	r24, 0x10	; 16
    5c6a:	01 c0       	rjmp	.+2      	; 0x5c6e <_nrk_startup_error+0xc>
#include <nrk_error.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    5c6c:	80 e0       	ldi	r24, 0x00	; 0
	error|=0x10;
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    5c6e:	04 b6       	in	r0, 0x34	; 52
    5c70:	02 fe       	sbrs	r0, 2
    5c72:	06 c0       	rjmp	.+12     	; 0x5c80 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    5c74:	94 b7       	in	r25, 0x34	; 52
    5c76:	9b 7f       	andi	r25, 0xFB	; 251
    5c78:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    5c7a:	04 b6       	in	r0, 0x34	; 52
    5c7c:	00 fe       	sbrs	r0, 0
		error|=0x04;
    5c7e:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    5c80:	04 b6       	in	r0, 0x34	; 52
    5c82:	01 fe       	sbrs	r0, 1
    5c84:	05 c0       	rjmp	.+10     	; 0x5c90 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    5c86:	94 b7       	in	r25, 0x34	; 52
    5c88:	9d 7f       	andi	r25, 0xFD	; 253
    5c8a:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    5c8c:	82 60       	ori	r24, 0x02	; 2
    5c8e:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    5c90:	81 11       	cpse	r24, r1
    5c92:	0c c0       	rjmp	.+24     	; 0x5cac <_nrk_startup_error+0x4a>


// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    5c94:	04 b6       	in	r0, 0x34	; 52
    5c96:	00 fe       	sbrs	r0, 0
    5c98:	04 c0       	rjmp	.+8      	; 0x5ca2 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    5c9a:	94 b7       	in	r25, 0x34	; 52
    5c9c:	9e 7f       	andi	r25, 0xFE	; 254
    5c9e:	94 bf       	out	0x34, r25	; 52
    5ca0:	01 c0       	rjmp	.+2      	; 0x5ca4 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    5ca2:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR2A!=0) error|=0x01;
    5ca4:	90 91 b0 00 	lds	r25, 0x00B0
    5ca8:	91 11       	cpse	r25, r1
    5caa:	81 e0       	ldi	r24, 0x01	; 1

return error;
}
    5cac:	08 95       	ret

00005cae <nrk_ext_int_enable>:
#include <nrk_cfg.h>


int8_t  nrk_ext_int_enable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK |= BM(INT0); return NRK_OK; }
    5cae:	81 11       	cpse	r24, r1
    5cb0:	02 c0       	rjmp	.+4      	; 0x5cb6 <nrk_ext_int_enable+0x8>
    5cb2:	e8 9a       	sbi	0x1d, 0	; 29
    5cb4:	39 c0       	rjmp	.+114    	; 0x5d28 <nrk_ext_int_enable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK |= BM(INT1); return NRK_OK; }
    5cb6:	81 30       	cpi	r24, 0x01	; 1
    5cb8:	11 f4       	brne	.+4      	; 0x5cbe <nrk_ext_int_enable+0x10>
    5cba:	e9 9a       	sbi	0x1d, 1	; 29
    5cbc:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK |= BM(INT2); return NRK_OK; }
    5cbe:	82 30       	cpi	r24, 0x02	; 2
    5cc0:	11 f4       	brne	.+4      	; 0x5cc6 <nrk_ext_int_enable+0x18>
    5cc2:	ea 9a       	sbi	0x1d, 2	; 29
    5cc4:	31 c0       	rjmp	.+98     	; 0x5d28 <nrk_ext_int_enable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 |= BM(PCINT0); return NRK_OK; }
    5cc6:	83 30       	cpi	r24, 0x03	; 3
    5cc8:	21 f4       	brne	.+8      	; 0x5cd2 <nrk_ext_int_enable+0x24>
    5cca:	80 91 6b 00 	lds	r24, 0x006B
    5cce:	81 60       	ori	r24, 0x01	; 1
    5cd0:	29 c0       	rjmp	.+82     	; 0x5d24 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 |= BM(PCINT1); return NRK_OK; }
    5cd2:	84 30       	cpi	r24, 0x04	; 4
    5cd4:	21 f4       	brne	.+8      	; 0x5cde <nrk_ext_int_enable+0x30>
    5cd6:	80 91 6b 00 	lds	r24, 0x006B
    5cda:	82 60       	ori	r24, 0x02	; 2
    5cdc:	23 c0       	rjmp	.+70     	; 0x5d24 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 |= BM(PCINT2); return NRK_OK; }
    5cde:	85 30       	cpi	r24, 0x05	; 5
    5ce0:	21 f4       	brne	.+8      	; 0x5cea <nrk_ext_int_enable+0x3c>
    5ce2:	80 91 6b 00 	lds	r24, 0x006B
    5ce6:	84 60       	ori	r24, 0x04	; 4
    5ce8:	1d c0       	rjmp	.+58     	; 0x5d24 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 |= BM(PCINT3); return NRK_OK; }
    5cea:	86 30       	cpi	r24, 0x06	; 6
    5cec:	21 f4       	brne	.+8      	; 0x5cf6 <nrk_ext_int_enable+0x48>
    5cee:	80 91 6b 00 	lds	r24, 0x006B
    5cf2:	88 60       	ori	r24, 0x08	; 8
    5cf4:	17 c0       	rjmp	.+46     	; 0x5d24 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 |= BM(PCINT4); return NRK_OK; }
    5cf6:	87 30       	cpi	r24, 0x07	; 7
    5cf8:	21 f4       	brne	.+8      	; 0x5d02 <nrk_ext_int_enable+0x54>
    5cfa:	80 91 6b 00 	lds	r24, 0x006B
    5cfe:	80 61       	ori	r24, 0x10	; 16
    5d00:	11 c0       	rjmp	.+34     	; 0x5d24 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 |= BM(PCINT5); return NRK_OK; }
    5d02:	88 30       	cpi	r24, 0x08	; 8
    5d04:	21 f4       	brne	.+8      	; 0x5d0e <nrk_ext_int_enable+0x60>
    5d06:	80 91 6b 00 	lds	r24, 0x006B
    5d0a:	80 62       	ori	r24, 0x20	; 32
    5d0c:	0b c0       	rjmp	.+22     	; 0x5d24 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 |= BM(PCINT6); return NRK_OK; }
    5d0e:	89 30       	cpi	r24, 0x09	; 9
    5d10:	21 f4       	brne	.+8      	; 0x5d1a <nrk_ext_int_enable+0x6c>
    5d12:	80 91 6b 00 	lds	r24, 0x006B
    5d16:	80 64       	ori	r24, 0x40	; 64
    5d18:	05 c0       	rjmp	.+10     	; 0x5d24 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 |= BM(PCINT7); return NRK_OK; }
    5d1a:	8a 30       	cpi	r24, 0x0A	; 10
    5d1c:	39 f4       	brne	.+14     	; 0x5d2c <nrk_ext_int_enable+0x7e>
    5d1e:	80 91 6b 00 	lds	r24, 0x006B
    5d22:	80 68       	ori	r24, 0x80	; 128
    5d24:	80 93 6b 00 	sts	0x006B, r24
    5d28:	81 e0       	ldi	r24, 0x01	; 1
    5d2a:	08 95       	ret
return NRK_ERROR;
    5d2c:	8f ef       	ldi	r24, 0xFF	; 255
}
    5d2e:	08 95       	ret

00005d30 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK &= ~BM(INT0); return NRK_OK; }
    5d30:	81 11       	cpse	r24, r1
    5d32:	02 c0       	rjmp	.+4      	; 0x5d38 <nrk_ext_int_disable+0x8>
    5d34:	e8 98       	cbi	0x1d, 0	; 29
    5d36:	39 c0       	rjmp	.+114    	; 0x5daa <nrk_ext_int_disable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK &= ~BM(INT1); return NRK_OK; }
    5d38:	81 30       	cpi	r24, 0x01	; 1
    5d3a:	11 f4       	brne	.+4      	; 0x5d40 <nrk_ext_int_disable+0x10>
    5d3c:	e9 98       	cbi	0x1d, 1	; 29
    5d3e:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK &= ~BM(INT1); return NRK_OK; }
    5d40:	82 30       	cpi	r24, 0x02	; 2
    5d42:	11 f4       	brne	.+4      	; 0x5d48 <nrk_ext_int_disable+0x18>
    5d44:	e9 98       	cbi	0x1d, 1	; 29
    5d46:	31 c0       	rjmp	.+98     	; 0x5daa <nrk_ext_int_disable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 &= ~BM(PCINT0); return NRK_OK; }
    5d48:	83 30       	cpi	r24, 0x03	; 3
    5d4a:	21 f4       	brne	.+8      	; 0x5d54 <nrk_ext_int_disable+0x24>
    5d4c:	80 91 6b 00 	lds	r24, 0x006B
    5d50:	8e 7f       	andi	r24, 0xFE	; 254
    5d52:	29 c0       	rjmp	.+82     	; 0x5da6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 &= ~BM(PCINT1); return NRK_OK; }
    5d54:	84 30       	cpi	r24, 0x04	; 4
    5d56:	21 f4       	brne	.+8      	; 0x5d60 <nrk_ext_int_disable+0x30>
    5d58:	80 91 6b 00 	lds	r24, 0x006B
    5d5c:	8d 7f       	andi	r24, 0xFD	; 253
    5d5e:	23 c0       	rjmp	.+70     	; 0x5da6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 &= ~BM(PCINT2); return NRK_OK; }
    5d60:	85 30       	cpi	r24, 0x05	; 5
    5d62:	21 f4       	brne	.+8      	; 0x5d6c <nrk_ext_int_disable+0x3c>
    5d64:	80 91 6b 00 	lds	r24, 0x006B
    5d68:	8b 7f       	andi	r24, 0xFB	; 251
    5d6a:	1d c0       	rjmp	.+58     	; 0x5da6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 &= ~BM(PCINT3); return NRK_OK; }
    5d6c:	86 30       	cpi	r24, 0x06	; 6
    5d6e:	21 f4       	brne	.+8      	; 0x5d78 <nrk_ext_int_disable+0x48>
    5d70:	80 91 6b 00 	lds	r24, 0x006B
    5d74:	87 7f       	andi	r24, 0xF7	; 247
    5d76:	17 c0       	rjmp	.+46     	; 0x5da6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 &= ~BM(PCINT4); return NRK_OK; }
    5d78:	87 30       	cpi	r24, 0x07	; 7
    5d7a:	21 f4       	brne	.+8      	; 0x5d84 <nrk_ext_int_disable+0x54>
    5d7c:	80 91 6b 00 	lds	r24, 0x006B
    5d80:	8f 7e       	andi	r24, 0xEF	; 239
    5d82:	11 c0       	rjmp	.+34     	; 0x5da6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 &= ~BM(PCINT5); return NRK_OK; }
    5d84:	88 30       	cpi	r24, 0x08	; 8
    5d86:	21 f4       	brne	.+8      	; 0x5d90 <nrk_ext_int_disable+0x60>
    5d88:	80 91 6b 00 	lds	r24, 0x006B
    5d8c:	8f 7d       	andi	r24, 0xDF	; 223
    5d8e:	0b c0       	rjmp	.+22     	; 0x5da6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 &= ~BM(PCINT6); return NRK_OK; }
    5d90:	89 30       	cpi	r24, 0x09	; 9
    5d92:	21 f4       	brne	.+8      	; 0x5d9c <nrk_ext_int_disable+0x6c>
    5d94:	80 91 6b 00 	lds	r24, 0x006B
    5d98:	8f 7b       	andi	r24, 0xBF	; 191
    5d9a:	05 c0       	rjmp	.+10     	; 0x5da6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 &= ~BM(PCINT7); return NRK_OK; }
    5d9c:	8a 30       	cpi	r24, 0x0A	; 10
    5d9e:	39 f4       	brne	.+14     	; 0x5dae <nrk_ext_int_disable+0x7e>
    5da0:	80 91 6b 00 	lds	r24, 0x006B
    5da4:	8f 77       	andi	r24, 0x7F	; 127
    5da6:	80 93 6b 00 	sts	0x006B, r24
    5daa:	81 e0       	ldi	r24, 0x01	; 1
    5dac:	08 95       	ret
return NRK_ERROR;
    5dae:	8f ef       	ldi	r24, 0xFF	; 255
}
    5db0:	08 95       	ret

00005db2 <nrk_ext_int_configure>:



int8_t  nrk_ext_int_configure(uint8_t pin, uint8_t mode, void *callback_func)
{
if(pin==NRK_EXT_INT_0)
    5db2:	81 11       	cpse	r24, r1
    5db4:	26 c0       	rjmp	.+76     	; 0x5e02 <nrk_ext_int_configure+0x50>
	{
	ext_int0_callback=callback_func;
    5db6:	50 93 a4 06 	sts	0x06A4, r21
    5dba:	40 93 a3 06 	sts	0x06A3, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC01) | BM(ISC00));
    5dbe:	61 11       	cpse	r22, r1
    5dc0:	04 c0       	rjmp	.+8      	; 0x5dca <nrk_ext_int_configure+0x18>
    5dc2:	80 91 69 00 	lds	r24, 0x0069
    5dc6:	8c 7f       	andi	r24, 0xFC	; 252
    5dc8:	3d c0       	rjmp	.+122    	; 0x5e44 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5dca:	61 30       	cpi	r22, 0x01	; 1
    5dcc:	49 f4       	brne	.+18     	; 0x5de0 <nrk_ext_int_configure+0x2e>
		{ EICRA &= (~BM(ISC01)); EICRA |= BM(ISC00); }
    5dce:	80 91 69 00 	lds	r24, 0x0069
    5dd2:	8d 7f       	andi	r24, 0xFD	; 253
    5dd4:	80 93 69 00 	sts	0x0069, r24
    5dd8:	80 91 69 00 	lds	r24, 0x0069
    5ddc:	81 60       	ori	r24, 0x01	; 1
    5dde:	32 c0       	rjmp	.+100    	; 0x5e44 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5de0:	62 30       	cpi	r22, 0x02	; 2
    5de2:	49 f4       	brne	.+18     	; 0x5df6 <nrk_ext_int_configure+0x44>
		{ EICRA |= BM(ISC01); EICRA &= (~BM(ISC00)); }
    5de4:	80 91 69 00 	lds	r24, 0x0069
    5de8:	82 60       	ori	r24, 0x02	; 2
    5dea:	80 93 69 00 	sts	0x0069, r24
    5dee:	80 91 69 00 	lds	r24, 0x0069
    5df2:	8e 7f       	andi	r24, 0xFE	; 254
    5df4:	27 c0       	rjmp	.+78     	; 0x5e44 <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
    5df6:	63 30       	cpi	r22, 0x03	; 3
    5df8:	39 f5       	brne	.+78     	; 0x5e48 <nrk_ext_int_configure+0x96>
    5dfa:	80 91 69 00 	lds	r24, 0x0069
    5dfe:	83 60       	ori	r24, 0x03	; 3
    5e00:	21 c0       	rjmp	.+66     	; 0x5e44 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_1)
    5e02:	81 30       	cpi	r24, 0x01	; 1
    5e04:	49 f5       	brne	.+82     	; 0x5e58 <nrk_ext_int_configure+0xa6>
	{
	ext_int1_callback=callback_func;
    5e06:	50 93 12 06 	sts	0x0612, r21
    5e0a:	40 93 11 06 	sts	0x0611, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
    5e0e:	61 11       	cpse	r22, r1
    5e10:	04 c0       	rjmp	.+8      	; 0x5e1a <nrk_ext_int_configure+0x68>
    5e12:	80 91 69 00 	lds	r24, 0x0069
    5e16:	83 7f       	andi	r24, 0xF3	; 243
    5e18:	15 c0       	rjmp	.+42     	; 0x5e44 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5e1a:	61 30       	cpi	r22, 0x01	; 1
    5e1c:	49 f4       	brne	.+18     	; 0x5e30 <nrk_ext_int_configure+0x7e>
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
    5e1e:	80 91 69 00 	lds	r24, 0x0069
    5e22:	87 7f       	andi	r24, 0xF7	; 247
    5e24:	80 93 69 00 	sts	0x0069, r24
    5e28:	80 91 69 00 	lds	r24, 0x0069
    5e2c:	84 60       	ori	r24, 0x04	; 4
    5e2e:	0a c0       	rjmp	.+20     	; 0x5e44 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5e30:	62 30       	cpi	r22, 0x02	; 2
    5e32:	61 f4       	brne	.+24     	; 0x5e4c <nrk_ext_int_configure+0x9a>
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
    5e34:	80 91 69 00 	lds	r24, 0x0069
    5e38:	88 60       	ori	r24, 0x08	; 8
    5e3a:	80 93 69 00 	sts	0x0069, r24
    5e3e:	80 91 69 00 	lds	r24, 0x0069
    5e42:	8b 7f       	andi	r24, 0xFB	; 251
    5e44:	80 93 69 00 	sts	0x0069, r24
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
	return NRK_OK;
    5e48:	81 e0       	ldi	r24, 0x01	; 1
    5e4a:	08 95       	ret
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
	if(mode==NRK_LEVEL_TRIGGER) 
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
	if(mode==NRK_FALLING_EDGE) 
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
    5e4c:	63 30       	cpi	r22, 0x03	; 3
    5e4e:	e1 f7       	brne	.-8      	; 0x5e48 <nrk_ext_int_configure+0x96>
    5e50:	80 91 69 00 	lds	r24, 0x0069
    5e54:	8c 60       	ori	r24, 0x0C	; 12
    5e56:	f6 cf       	rjmp	.-20     	; 0x5e44 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_2)
    5e58:	82 30       	cpi	r24, 0x02	; 2
    5e5a:	31 f5       	brne	.+76     	; 0x5ea8 <nrk_ext_int_configure+0xf6>
	{
	ext_int2_callback=callback_func;
    5e5c:	50 93 ac 06 	sts	0x06AC, r21
    5e60:	40 93 ab 06 	sts	0x06AB, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC21) | BM(ISC20));
    5e64:	61 11       	cpse	r22, r1
    5e66:	04 c0       	rjmp	.+8      	; 0x5e70 <nrk_ext_int_configure+0xbe>
    5e68:	80 91 69 00 	lds	r24, 0x0069
    5e6c:	8f 7c       	andi	r24, 0xCF	; 207
    5e6e:	ea cf       	rjmp	.-44     	; 0x5e44 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    5e70:	61 30       	cpi	r22, 0x01	; 1
    5e72:	49 f4       	brne	.+18     	; 0x5e86 <nrk_ext_int_configure+0xd4>
		{ EICRA &= (~BM(ISC21)); EICRA |= BM(ISC20); }
    5e74:	80 91 69 00 	lds	r24, 0x0069
    5e78:	8f 7d       	andi	r24, 0xDF	; 223
    5e7a:	80 93 69 00 	sts	0x0069, r24
    5e7e:	80 91 69 00 	lds	r24, 0x0069
    5e82:	80 61       	ori	r24, 0x10	; 16
    5e84:	df cf       	rjmp	.-66     	; 0x5e44 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    5e86:	62 30       	cpi	r22, 0x02	; 2
    5e88:	49 f4       	brne	.+18     	; 0x5e9c <nrk_ext_int_configure+0xea>
		{ EICRA |= BM(ISC21); EICRA &= (~BM(ISC20)); }
    5e8a:	80 91 69 00 	lds	r24, 0x0069
    5e8e:	80 62       	ori	r24, 0x20	; 32
    5e90:	80 93 69 00 	sts	0x0069, r24
    5e94:	80 91 69 00 	lds	r24, 0x0069
    5e98:	8f 7e       	andi	r24, 0xEF	; 239
    5e9a:	d4 cf       	rjmp	.-88     	; 0x5e44 <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC21) | BM(ISC20);
    5e9c:	63 30       	cpi	r22, 0x03	; 3
    5e9e:	a1 f6       	brne	.-88     	; 0x5e48 <nrk_ext_int_configure+0x96>
    5ea0:	80 91 69 00 	lds	r24, 0x0069
    5ea4:	80 63       	ori	r24, 0x30	; 48
    5ea6:	ce cf       	rjmp	.-100    	; 0x5e44 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}



if(pin==NRK_PC_INT_0 || pin==NRK_PC_INT_1 || pin==NRK_PC_INT_2 || pin==NRK_PC_INT_3 || pin==NRK_PC_INT_4 || pin==NRK_PC_INT_5 || pin==NRK_PC_INT_6 || pin==NRK_PC_INT_7){
    5ea8:	83 50       	subi	r24, 0x03	; 3
    5eaa:	88 30       	cpi	r24, 0x08	; 8
    5eac:	50 f4       	brcc	.+20     	; 0x5ec2 <nrk_ext_int_configure+0x110>
	PCICR |= BM(PCIE0);	
    5eae:	80 91 68 00 	lds	r24, 0x0068
    5eb2:	81 60       	ori	r24, 0x01	; 1
    5eb4:	80 93 68 00 	sts	0x0068, r24
	pc_int0_callback=callback_func;
    5eb8:	50 93 e0 06 	sts	0x06E0, r21
    5ebc:	40 93 df 06 	sts	0x06DF, r20
    5ec0:	c3 cf       	rjmp	.-122    	; 0x5e48 <nrk_ext_int_configure+0x96>
	return NRK_OK;
	}
return NRK_ERROR;
    5ec2:	8f ef       	ldi	r24, 0xFF	; 255
}
    5ec4:	08 95       	ret

00005ec6 <__vector_9>:

#ifndef NRK_DISABLE_EXT_INT
SIGNAL(PCINT0_vect) {
    5ec6:	1f 92       	push	r1
    5ec8:	0f 92       	push	r0
    5eca:	0f b6       	in	r0, 0x3f	; 63
    5ecc:	0f 92       	push	r0
    5ece:	11 24       	eor	r1, r1
    5ed0:	0b b6       	in	r0, 0x3b	; 59
    5ed2:	0f 92       	push	r0
    5ed4:	2f 93       	push	r18
    5ed6:	3f 93       	push	r19
    5ed8:	4f 93       	push	r20
    5eda:	5f 93       	push	r21
    5edc:	6f 93       	push	r22
    5ede:	7f 93       	push	r23
    5ee0:	8f 93       	push	r24
    5ee2:	9f 93       	push	r25
    5ee4:	af 93       	push	r26
    5ee6:	bf 93       	push	r27
    5ee8:	ef 93       	push	r30
    5eea:	ff 93       	push	r31
	if(pc_int0_callback!=NULL) pc_int0_callback();
    5eec:	e0 91 df 06 	lds	r30, 0x06DF
    5ef0:	f0 91 e0 06 	lds	r31, 0x06E0
    5ef4:	30 97       	sbiw	r30, 0x00	; 0
    5ef6:	11 f0       	breq	.+4      	; 0x5efc <__vector_9+0x36>
    5ef8:	09 95       	icall
    5efa:	04 c0       	rjmp	.+8      	; 0x5f04 <__vector_9+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5efc:	60 e0       	ldi	r22, 0x00	; 0
    5efe:	8a e0       	ldi	r24, 0x0A	; 10
    5f00:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <nrk_kernel_error_add>
	return;  	
}
    5f04:	ff 91       	pop	r31
    5f06:	ef 91       	pop	r30
    5f08:	bf 91       	pop	r27
    5f0a:	af 91       	pop	r26
    5f0c:	9f 91       	pop	r25
    5f0e:	8f 91       	pop	r24
    5f10:	7f 91       	pop	r23
    5f12:	6f 91       	pop	r22
    5f14:	5f 91       	pop	r21
    5f16:	4f 91       	pop	r20
    5f18:	3f 91       	pop	r19
    5f1a:	2f 91       	pop	r18
    5f1c:	0f 90       	pop	r0
    5f1e:	0b be       	out	0x3b, r0	; 59
    5f20:	0f 90       	pop	r0
    5f22:	0f be       	out	0x3f, r0	; 63
    5f24:	0f 90       	pop	r0
    5f26:	1f 90       	pop	r1
    5f28:	18 95       	reti

00005f2a <__vector_1>:


SIGNAL(INT0_vect) {
    5f2a:	1f 92       	push	r1
    5f2c:	0f 92       	push	r0
    5f2e:	0f b6       	in	r0, 0x3f	; 63
    5f30:	0f 92       	push	r0
    5f32:	11 24       	eor	r1, r1
    5f34:	0b b6       	in	r0, 0x3b	; 59
    5f36:	0f 92       	push	r0
    5f38:	2f 93       	push	r18
    5f3a:	3f 93       	push	r19
    5f3c:	4f 93       	push	r20
    5f3e:	5f 93       	push	r21
    5f40:	6f 93       	push	r22
    5f42:	7f 93       	push	r23
    5f44:	8f 93       	push	r24
    5f46:	9f 93       	push	r25
    5f48:	af 93       	push	r26
    5f4a:	bf 93       	push	r27
    5f4c:	ef 93       	push	r30
    5f4e:	ff 93       	push	r31
	if(ext_int0_callback!=NULL) ext_int0_callback();
    5f50:	e0 91 a3 06 	lds	r30, 0x06A3
    5f54:	f0 91 a4 06 	lds	r31, 0x06A4
    5f58:	30 97       	sbiw	r30, 0x00	; 0
    5f5a:	11 f0       	breq	.+4      	; 0x5f60 <__vector_1+0x36>
    5f5c:	09 95       	icall
    5f5e:	04 c0       	rjmp	.+8      	; 0x5f68 <__vector_1+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5f60:	60 e0       	ldi	r22, 0x00	; 0
    5f62:	8a e0       	ldi	r24, 0x0A	; 10
    5f64:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <nrk_kernel_error_add>
	return;  	
}
    5f68:	ff 91       	pop	r31
    5f6a:	ef 91       	pop	r30
    5f6c:	bf 91       	pop	r27
    5f6e:	af 91       	pop	r26
    5f70:	9f 91       	pop	r25
    5f72:	8f 91       	pop	r24
    5f74:	7f 91       	pop	r23
    5f76:	6f 91       	pop	r22
    5f78:	5f 91       	pop	r21
    5f7a:	4f 91       	pop	r20
    5f7c:	3f 91       	pop	r19
    5f7e:	2f 91       	pop	r18
    5f80:	0f 90       	pop	r0
    5f82:	0b be       	out	0x3b, r0	; 59
    5f84:	0f 90       	pop	r0
    5f86:	0f be       	out	0x3f, r0	; 63
    5f88:	0f 90       	pop	r0
    5f8a:	1f 90       	pop	r1
    5f8c:	18 95       	reti

00005f8e <__vector_2>:

SIGNAL(INT1_vect) {
    5f8e:	1f 92       	push	r1
    5f90:	0f 92       	push	r0
    5f92:	0f b6       	in	r0, 0x3f	; 63
    5f94:	0f 92       	push	r0
    5f96:	11 24       	eor	r1, r1
    5f98:	0b b6       	in	r0, 0x3b	; 59
    5f9a:	0f 92       	push	r0
    5f9c:	2f 93       	push	r18
    5f9e:	3f 93       	push	r19
    5fa0:	4f 93       	push	r20
    5fa2:	5f 93       	push	r21
    5fa4:	6f 93       	push	r22
    5fa6:	7f 93       	push	r23
    5fa8:	8f 93       	push	r24
    5faa:	9f 93       	push	r25
    5fac:	af 93       	push	r26
    5fae:	bf 93       	push	r27
    5fb0:	ef 93       	push	r30
    5fb2:	ff 93       	push	r31
	if(ext_int1_callback!=NULL) ext_int1_callback();
    5fb4:	e0 91 11 06 	lds	r30, 0x0611
    5fb8:	f0 91 12 06 	lds	r31, 0x0612
    5fbc:	30 97       	sbiw	r30, 0x00	; 0
    5fbe:	11 f0       	breq	.+4      	; 0x5fc4 <__vector_2+0x36>
    5fc0:	09 95       	icall
    5fc2:	04 c0       	rjmp	.+8      	; 0x5fcc <__vector_2+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    5fc4:	60 e0       	ldi	r22, 0x00	; 0
    5fc6:	8a e0       	ldi	r24, 0x0A	; 10
    5fc8:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <nrk_kernel_error_add>
	return;  	
}
    5fcc:	ff 91       	pop	r31
    5fce:	ef 91       	pop	r30
    5fd0:	bf 91       	pop	r27
    5fd2:	af 91       	pop	r26
    5fd4:	9f 91       	pop	r25
    5fd6:	8f 91       	pop	r24
    5fd8:	7f 91       	pop	r23
    5fda:	6f 91       	pop	r22
    5fdc:	5f 91       	pop	r21
    5fde:	4f 91       	pop	r20
    5fe0:	3f 91       	pop	r19
    5fe2:	2f 91       	pop	r18
    5fe4:	0f 90       	pop	r0
    5fe6:	0b be       	out	0x3b, r0	; 59
    5fe8:	0f 90       	pop	r0
    5fea:	0f be       	out	0x3f, r0	; 63
    5fec:	0f 90       	pop	r0
    5fee:	1f 90       	pop	r1
    5ff0:	18 95       	reti

00005ff2 <__vector_3>:

SIGNAL(INT2_vect) {
    5ff2:	1f 92       	push	r1
    5ff4:	0f 92       	push	r0
    5ff6:	0f b6       	in	r0, 0x3f	; 63
    5ff8:	0f 92       	push	r0
    5ffa:	11 24       	eor	r1, r1
    5ffc:	0b b6       	in	r0, 0x3b	; 59
    5ffe:	0f 92       	push	r0
    6000:	2f 93       	push	r18
    6002:	3f 93       	push	r19
    6004:	4f 93       	push	r20
    6006:	5f 93       	push	r21
    6008:	6f 93       	push	r22
    600a:	7f 93       	push	r23
    600c:	8f 93       	push	r24
    600e:	9f 93       	push	r25
    6010:	af 93       	push	r26
    6012:	bf 93       	push	r27
    6014:	ef 93       	push	r30
    6016:	ff 93       	push	r31
	if(ext_int2_callback!=NULL) ext_int2_callback();
    6018:	e0 91 ab 06 	lds	r30, 0x06AB
    601c:	f0 91 ac 06 	lds	r31, 0x06AC
    6020:	30 97       	sbiw	r30, 0x00	; 0
    6022:	11 f0       	breq	.+4      	; 0x6028 <__vector_3+0x36>
    6024:	09 95       	icall
    6026:	04 c0       	rjmp	.+8      	; 0x6030 <__vector_3+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    6028:	60 e0       	ldi	r22, 0x00	; 0
    602a:	8a e0       	ldi	r24, 0x0A	; 10
    602c:	0e 94 96 1d 	call	0x3b2c	; 0x3b2c <nrk_kernel_error_add>
	return;  	
}
    6030:	ff 91       	pop	r31
    6032:	ef 91       	pop	r30
    6034:	bf 91       	pop	r27
    6036:	af 91       	pop	r26
    6038:	9f 91       	pop	r25
    603a:	8f 91       	pop	r24
    603c:	7f 91       	pop	r23
    603e:	6f 91       	pop	r22
    6040:	5f 91       	pop	r21
    6042:	4f 91       	pop	r20
    6044:	3f 91       	pop	r19
    6046:	2f 91       	pop	r18
    6048:	0f 90       	pop	r0
    604a:	0b be       	out	0x3b, r0	; 59
    604c:	0f 90       	pop	r0
    604e:	0f be       	out	0x3f, r0	; 63
    6050:	0f 90       	pop	r0
    6052:	1f 90       	pop	r1
    6054:	18 95       	reti

00006056 <nrk_watchdog_disable>:
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    6056:	a8 95       	wdr
#include <util/atomic.h>

void nrk_watchdog_disable()
{
nrk_watchdog_reset();
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    6058:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    605a:	f8 94       	cli
{
	MCUSR &= ~(1<<WDRF);
    605c:	84 b7       	in	r24, 0x34	; 52
    605e:	87 7f       	andi	r24, 0xF7	; 247
    6060:	84 bf       	out	0x34, r24	; 52
	WDTCSR |= (1<<WDCE) | (1<<WDE);
    6062:	e0 e6       	ldi	r30, 0x60	; 96
    6064:	f0 e0       	ldi	r31, 0x00	; 0
    6066:	80 81       	ld	r24, Z
    6068:	88 61       	ori	r24, 0x18	; 24
    606a:	80 83       	st	Z, r24
	WDTCSR = 0;
    606c:	10 82       	st	Z, r1
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    606e:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    6070:	08 95       	ret

00006072 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    6072:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    6074:	f8 94       	cli
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    6076:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
{
nrk_watchdog_reset();
MCUSR &= ~(1<<WDRF);
    6078:	84 b7       	in	r24, 0x34	; 52
    607a:	87 7f       	andi	r24, 0xF7	; 247
    607c:	84 bf       	out	0x34, r24	; 52
WDTCSR |= (1<<WDCE) | (1<<WDE);
    607e:	e0 e6       	ldi	r30, 0x60	; 96
    6080:	f0 e0       	ldi	r31, 0x00	; 0
    6082:	80 81       	ld	r24, Z
    6084:	88 61       	ori	r24, 0x18	; 24
    6086:	80 83       	st	Z, r24
WDTCSR = (1<<WDE) | (1<<WDP2) | (1<<WDP0);
    6088:	8d e0       	ldi	r24, 0x0D	; 13
    608a:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    608c:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    608e:	08 95       	ret

00006090 <nrk_watchdog_check>:
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    6090:	04 b6       	in	r0, 0x34	; 52
    6092:	03 fe       	sbrs	r0, 3
    6094:	02 c0       	rjmp	.+4      	; 0x609a <nrk_watchdog_check+0xa>
return NRK_ERROR;
    6096:	8f ef       	ldi	r24, 0xFF	; 255
    6098:	08 95       	ret
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    609a:	81 e0       	ldi	r24, 0x01	; 1
return NRK_ERROR;
}
    609c:	08 95       	ret

0000609e <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
wdt_reset();
    609e:	a8 95       	wdr
    60a0:	08 95       	ret

000060a2 <nrk_battery_save>:
*********************************************************************************************************
*/


void nrk_battery_save()
{
    60a2:	08 95       	ret

000060a4 <nrk_sleep>:

void nrk_sleep()
{
    //PRR0 = 0xff;
    //PRR1 = 0xff;
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    60a4:	83 b7       	in	r24, 0x33	; 51
    60a6:	81 7f       	andi	r24, 0xF1	; 241
    60a8:	86 60       	ori	r24, 0x06	; 6
    60aa:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    60ac:	83 b7       	in	r24, 0x33	; 51
    60ae:	81 60       	ori	r24, 0x01	; 1
    60b0:	83 bf       	out	0x33, r24	; 51
    60b2:	88 95       	sleep
    60b4:	83 b7       	in	r24, 0x33	; 51
    60b6:	8e 7f       	andi	r24, 0xFE	; 254
    60b8:	83 bf       	out	0x33, r24	; 51
    60ba:	08 95       	ret

000060bc <nrk_idle>:
}

void nrk_idle()
{

    set_sleep_mode( SLEEP_MODE_IDLE);
    60bc:	83 b7       	in	r24, 0x33	; 51
    60be:	81 7f       	andi	r24, 0xF1	; 241
    60c0:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    60c2:	83 b7       	in	r24, 0x33	; 51
    60c4:	81 60       	ori	r24, 0x01	; 1
    60c6:	83 bf       	out	0x33, r24	; 51
    60c8:	88 95       	sleep
    60ca:	83 b7       	in	r24, 0x33	; 51
    60cc:	8e 7f       	andi	r24, 0xFE	; 254
    60ce:	83 bf       	out	0x33, r24	; 51
    60d0:	08 95       	ret

000060d2 <nrk_task_set_entry_function>:

}

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
task->task=func;
    60d2:	fc 01       	movw	r30, r24
    60d4:	76 83       	std	Z+6, r23	; 0x06
    60d6:	65 83       	std	Z+5, r22	; 0x05
    60d8:	08 95       	ret

000060da <nrk_task_set_stk>:
}

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    60da:	ef 92       	push	r14
    60dc:	ff 92       	push	r15
    60de:	0f 93       	push	r16
    60e0:	1f 93       	push	r17
    60e2:	cf 93       	push	r28
    60e4:	df 93       	push	r29
    60e6:	8c 01       	movw	r16, r24
    60e8:	7b 01       	movw	r14, r22
    60ea:	ea 01       	movw	r28, r20

if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    60ec:	40 32       	cpi	r20, 0x20	; 32
    60ee:	51 05       	cpc	r21, r1
    60f0:	18 f4       	brcc	.+6      	; 0x60f8 <nrk_task_set_stk+0x1e>
    60f2:	81 e1       	ldi	r24, 0x11	; 17
    60f4:	0e 94 87 1d 	call	0x3b0e	; 0x3b0e <nrk_error_add>
task->Ptos = (void *) &stk_base[stk_size-1];
    60f8:	21 97       	sbiw	r28, 0x01	; 1
    60fa:	ce 0d       	add	r28, r14
    60fc:	df 1d       	adc	r29, r15
    60fe:	f8 01       	movw	r30, r16
    6100:	d2 83       	std	Z+2, r29	; 0x02
    6102:	c1 83       	std	Z+1, r28	; 0x01
task->Pbos = (void *) &stk_base[0];
    6104:	f4 82       	std	Z+4, r15	; 0x04
    6106:	e3 82       	std	Z+3, r14	; 0x03

}
    6108:	df 91       	pop	r29
    610a:	cf 91       	pop	r28
    610c:	1f 91       	pop	r17
    610e:	0f 91       	pop	r16
    6110:	ff 90       	pop	r15
    6112:	ef 90       	pop	r14
    6114:	08 95       	ret

00006116 <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */ 
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow    
    6116:	25 e5       	ldi	r18, 0x55	; 85
    6118:	fa 01       	movw	r30, r20
    611a:	20 83       	st	Z, r18
    *(--stk) = 0x4344;   // C D    	
    *(--stk) = 0x4142;   // A B
*/
    --stk;
    stkc = (unsigned char*)stk;	
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    611c:	fb 01       	movw	r30, r22
    611e:	32 97       	sbiw	r30, 0x02	; 2
    6120:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    6122:	31 96       	adiw	r30, 0x01	; 1
    6124:	80 83       	st	Z, r24
	
    *(--stk) = 0;
    6126:	33 97       	sbiw	r30, 0x03	; 3
    6128:	11 82       	std	Z+1, r1	; 0x01
    612a:	10 82       	st	Z, r1
    *(--stk) = 0;       
    612c:	32 97       	sbiw	r30, 0x02	; 2
    612e:	11 82       	std	Z+1, r1	; 0x01
    6130:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    6132:	32 97       	sbiw	r30, 0x02	; 2
    6134:	11 82       	std	Z+1, r1	; 0x01
    6136:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    6138:	32 97       	sbiw	r30, 0x02	; 2
    613a:	11 82       	std	Z+1, r1	; 0x01
    613c:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    613e:	32 97       	sbiw	r30, 0x02	; 2
    6140:	11 82       	std	Z+1, r1	; 0x01
    6142:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    6144:	32 97       	sbiw	r30, 0x02	; 2
    6146:	11 82       	std	Z+1, r1	; 0x01
    6148:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    614a:	32 97       	sbiw	r30, 0x02	; 2
    614c:	11 82       	std	Z+1, r1	; 0x01
    614e:	10 82       	st	Z, r1
    *(--stk) = 0; 
    6150:	32 97       	sbiw	r30, 0x02	; 2
    6152:	11 82       	std	Z+1, r1	; 0x01
    6154:	10 82       	st	Z, r1

    *(--stk) = 0; 
    6156:	32 97       	sbiw	r30, 0x02	; 2
    6158:	11 82       	std	Z+1, r1	; 0x01
    615a:	10 82       	st	Z, r1
    *(--stk) = 0; 
    615c:	32 97       	sbiw	r30, 0x02	; 2
    615e:	11 82       	std	Z+1, r1	; 0x01
    6160:	10 82       	st	Z, r1
    *(--stk) = 0; 
    6162:	32 97       	sbiw	r30, 0x02	; 2
    6164:	11 82       	std	Z+1, r1	; 0x01
    6166:	10 82       	st	Z, r1
    *(--stk) = 0; 
    6168:	32 97       	sbiw	r30, 0x02	; 2
    616a:	11 82       	std	Z+1, r1	; 0x01
    616c:	10 82       	st	Z, r1
    *(--stk) = 0; 
    616e:	32 97       	sbiw	r30, 0x02	; 2
    6170:	11 82       	std	Z+1, r1	; 0x01
    6172:	10 82       	st	Z, r1
    *(--stk) = 0; 
    6174:	32 97       	sbiw	r30, 0x02	; 2
    6176:	11 82       	std	Z+1, r1	; 0x01
    6178:	10 82       	st	Z, r1
    *(--stk) = 0; 
    617a:	32 97       	sbiw	r30, 0x02	; 2
    617c:	11 82       	std	Z+1, r1	; 0x01
    617e:	10 82       	st	Z, r1
    *(--stk) = 0; 
    6180:	32 97       	sbiw	r30, 0x02	; 2
    6182:	11 82       	std	Z+1, r1	; 0x01
    6184:	10 82       	st	Z, r1
    *(--stk) = 0;
    6186:	cb 01       	movw	r24, r22
    6188:	84 97       	sbiw	r24, 0x24	; 36
    618a:	fc 01       	movw	r30, r24
    618c:	11 82       	std	Z+1, r1	; 0x01
    618e:	10 82       	st	Z, r1


    return ((void *)stk);
}
    6190:	08 95       	ret

00006192 <nrk_stack_pointer_init>:
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
        nrk_kernel_stk[0]=STK_CANARY_VAL;
        nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    #else
        stkc = (unsigned char *)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
        *stkc = STK_CANARY_VAL;
    6192:	85 e5       	ldi	r24, 0x55	; 85
    6194:	80 93 fe 40 	sts	0x40FE, r24
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
        nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    6198:	ee ef       	ldi	r30, 0xFE	; 254
    619a:	f1 e4       	ldi	r31, 0x41	; 65
    619c:	f0 93 78 07 	sts	0x0778, r31
    61a0:	e0 93 77 07 	sts	0x0777, r30
    #endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    61a4:	87 ed       	ldi	r24, 0xD7	; 215
    61a6:	98 e1       	ldi	r25, 0x18	; 24
    61a8:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    61aa:	80 93 ff 41 	sts	0x41FF, r24
    61ae:	08 95       	ret

000061b0 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
#endif
        *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    61b0:	87 ed       	ldi	r24, 0xD7	; 215
    61b2:	98 e1       	ldi	r25, 0x18	; 24
    61b4:	90 93 fe 41 	sts	0x41FE, r25
        *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    61b8:	80 93 ff 41 	sts	0x41FF, r24
    61bc:	08 95       	ret

000061be <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

  _nrk_setup_timer();
    61be:	0e 94 0c 2d 	call	0x5a18	; 0x5a18 <_nrk_setup_timer>
  nrk_int_enable();  
    61c2:	0c 94 17 17 	jmp	0x2e2e	; 0x2e2e <nrk_int_enable>

000061c6 <nrk_start_high_ready_task>:
    61c6:	a0 91 f6 09 	lds	r26, 0x09F6
    61ca:	b0 91 f7 09 	lds	r27, 0x09F7
    61ce:	cd 91       	ld	r28, X+
    61d0:	cd bf       	out	0x3d, r28	; 61
    61d2:	dd 91       	ld	r29, X+
    61d4:	de bf       	out	0x3e, r29	; 62
    61d6:	ff 91       	pop	r31
    61d8:	ef 91       	pop	r30
    61da:	df 91       	pop	r29
    61dc:	cf 91       	pop	r28
    61de:	bf 91       	pop	r27
    61e0:	af 91       	pop	r26
    61e2:	9f 91       	pop	r25
    61e4:	8f 91       	pop	r24
    61e6:	7f 91       	pop	r23
    61e8:	6f 91       	pop	r22
    61ea:	5f 91       	pop	r21
    61ec:	4f 91       	pop	r20
    61ee:	3f 91       	pop	r19
    61f0:	2f 91       	pop	r18
    61f2:	1f 91       	pop	r17
    61f4:	0f 91       	pop	r16
    61f6:	ff 90       	pop	r15
    61f8:	ef 90       	pop	r14
    61fa:	df 90       	pop	r13
    61fc:	cf 90       	pop	r12
    61fe:	bf 90       	pop	r11
    6200:	af 90       	pop	r10
    6202:	9f 90       	pop	r9
    6204:	8f 90       	pop	r8
    6206:	7f 90       	pop	r7
    6208:	6f 90       	pop	r6
    620a:	5f 90       	pop	r5
    620c:	4f 90       	pop	r4
    620e:	3f 90       	pop	r3
    6210:	2f 90       	pop	r2
    6212:	1f 90       	pop	r1
    6214:	0f 90       	pop	r0
    6216:	0f be       	out	0x3f, r0	; 63
    6218:	0f 90       	pop	r0
    621a:	18 95       	reti

0000621c <main>:


int
main ()
{
  nrk_setup_ports();
    621c:	0e 94 c6 12 	call	0x258c	; 0x258c <nrk_setup_ports>
  nrk_setup_uart(UART_BAUDRATE_115K2);
    6220:	80 e1       	ldi	r24, 0x10	; 16
    6222:	90 e0       	ldi	r25, 0x00	; 0
    6224:	0e 94 4a 16 	call	0x2c94	; 0x2c94 <nrk_setup_uart>

  tdma_init (TDMA_CLIENT, DEFAULT_CHANNEL, mac_address);
    6228:	40 91 a8 06 	lds	r20, 0x06A8
    622c:	50 91 a9 06 	lds	r21, 0x06A9
    6230:	6d e0       	ldi	r22, 0x0D	; 13
    6232:	82 e0       	ldi	r24, 0x02	; 2
    6234:	0e 94 bb 07 	call	0xf76	; 0xf76 <tdma_init>

  //tdma_aes_setkey(aes_key);
  //tdma_aes_enable();

  tdma_tx_slot_add (mac_address&0xFFFF);
    6238:	80 91 a8 06 	lds	r24, 0x06A8
    623c:	90 91 a9 06 	lds	r25, 0x06A9
    6240:	0e 94 01 06 	call	0xc02	; 0xc02 <tdma_tx_slot_add>

  TWI_Master_Initialise();
    6244:	0e 94 63 0c 	call	0x18c6	; 0x18c6 <TWI_Master_Initialise>
  sei();
    6248:	78 94       	sei
  init_adxl345();
    624a:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <init_adxl345>
  init_itg3200();
    624e:	0e 94 d5 04 	call	0x9aa	; 0x9aa <init_itg3200>
  init_hmc5843();
    6252:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <init_hmc5843>
  /* initialize sequence number, used to sync with master */
  sequenceNo = 0; 
    6256:	10 92 a7 06 	sts	0x06A7, r1
    625a:	10 92 a6 06 	sts	0x06A6, r1

  /* initialize tx_buf ready flag */
  packetReady = false;
    625e:	10 92 02 06 	sts	0x0602, r1
  
  nrk_init();
    6262:	0e 94 1c 17 	call	0x2e38	; 0x2e38 <nrk_init>

  mac_address = CLIENT_MAC;
    6266:	81 e0       	ldi	r24, 0x01	; 1
    6268:	90 e0       	ldi	r25, 0x00	; 0
    626a:	90 93 a9 06 	sts	0x06A9, r25
    626e:	80 93 a8 06 	sts	0x06A8, r24

  nrk_led_clr(ORANGE_LED);
    6272:	82 e0       	ldi	r24, 0x02	; 2
    6274:	90 e0       	ldi	r25, 0x00	; 0
    6276:	0e 94 e1 15 	call	0x2bc2	; 0x2bc2 <nrk_led_clr>
  nrk_led_clr(BLUE_LED);
    627a:	83 e0       	ldi	r24, 0x03	; 3
    627c:	90 e0       	ldi	r25, 0x00	; 0
    627e:	0e 94 e1 15 	call	0x2bc2	; 0x2bc2 <nrk_led_clr>
  nrk_led_clr(GREEN_LED);
    6282:	81 e0       	ldi	r24, 0x01	; 1
    6284:	90 e0       	ldi	r25, 0x00	; 0
    6286:	0e 94 e1 15 	call	0x2bc2	; 0x2bc2 <nrk_led_clr>
  nrk_led_clr(RED_LED);
    628a:	80 e0       	ldi	r24, 0x00	; 0
    628c:	90 e0       	ldi	r25, 0x00	; 0
    628e:	0e 94 e1 15 	call	0x2bc2	; 0x2bc2 <nrk_led_clr>
 
  nrk_time_set(0,0);
    6292:	20 e0       	ldi	r18, 0x00	; 0
    6294:	30 e0       	ldi	r19, 0x00	; 0
    6296:	a9 01       	movw	r20, r18
    6298:	60 e0       	ldi	r22, 0x00	; 0
    629a:	70 e0       	ldi	r23, 0x00	; 0
    629c:	cb 01       	movw	r24, r22
    629e:	0e 94 29 27 	call	0x4e52	; 0x4e52 <nrk_time_set>

  init_interrupts();
    62a2:	0e 94 b9 04 	call	0x972	; 0x972 <init_interrupts>

  nrk_create_taskset();
    62a6:	0e 94 19 05 	call	0xa32	; 0xa32 <nrk_create_taskset>
  nrk_start();
    62aa:	0e 94 e0 17 	call	0x2fc0	; 0x2fc0 <nrk_start>
  
  return 0;
}
    62ae:	80 e0       	ldi	r24, 0x00	; 0
    62b0:	90 e0       	ldi	r25, 0x00	; 0
    62b2:	08 95       	ret

000062b4 <vfprintf>:
    62b4:	6f 92       	push	r6
    62b6:	7f 92       	push	r7
    62b8:	8f 92       	push	r8
    62ba:	9f 92       	push	r9
    62bc:	af 92       	push	r10
    62be:	bf 92       	push	r11
    62c0:	cf 92       	push	r12
    62c2:	df 92       	push	r13
    62c4:	ef 92       	push	r14
    62c6:	ff 92       	push	r15
    62c8:	0f 93       	push	r16
    62ca:	1f 93       	push	r17
    62cc:	cf 93       	push	r28
    62ce:	df 93       	push	r29
    62d0:	cd b7       	in	r28, 0x3d	; 61
    62d2:	de b7       	in	r29, 0x3e	; 62
    62d4:	2c 97       	sbiw	r28, 0x0c	; 12
    62d6:	0f b6       	in	r0, 0x3f	; 63
    62d8:	f8 94       	cli
    62da:	de bf       	out	0x3e, r29	; 62
    62dc:	0f be       	out	0x3f, r0	; 63
    62de:	cd bf       	out	0x3d, r28	; 61
    62e0:	6c 01       	movw	r12, r24
    62e2:	5b 01       	movw	r10, r22
    62e4:	7a 01       	movw	r14, r20
    62e6:	fc 01       	movw	r30, r24
    62e8:	17 82       	std	Z+7, r1	; 0x07
    62ea:	16 82       	std	Z+6, r1	; 0x06
    62ec:	83 81       	ldd	r24, Z+3	; 0x03
    62ee:	81 ff       	sbrs	r24, 1
    62f0:	0e c1       	rjmp	.+540    	; 0x650e <vfprintf+0x25a>
    62f2:	ce 01       	movw	r24, r28
    62f4:	01 96       	adiw	r24, 0x01	; 1
    62f6:	4c 01       	movw	r8, r24
    62f8:	f6 01       	movw	r30, r12
    62fa:	03 81       	ldd	r16, Z+3	; 0x03
    62fc:	f5 01       	movw	r30, r10
    62fe:	03 fd       	sbrc	r16, 3
    6300:	15 91       	lpm	r17, Z+
    6302:	03 ff       	sbrs	r16, 3
    6304:	11 91       	ld	r17, Z+
    6306:	5f 01       	movw	r10, r30
    6308:	11 23       	and	r17, r17
    630a:	09 f4       	brne	.+2      	; 0x630e <vfprintf+0x5a>
    630c:	fc c0       	rjmp	.+504    	; 0x6506 <vfprintf+0x252>
    630e:	15 32       	cpi	r17, 0x25	; 37
    6310:	49 f4       	brne	.+18     	; 0x6324 <vfprintf+0x70>
    6312:	03 fd       	sbrc	r16, 3
    6314:	15 91       	lpm	r17, Z+
    6316:	03 ff       	sbrs	r16, 3
    6318:	11 91       	ld	r17, Z+
    631a:	5f 01       	movw	r10, r30
    631c:	15 32       	cpi	r17, 0x25	; 37
    631e:	11 f0       	breq	.+4      	; 0x6324 <vfprintf+0x70>
    6320:	20 e0       	ldi	r18, 0x00	; 0
    6322:	1b c0       	rjmp	.+54     	; 0x635a <vfprintf+0xa6>
    6324:	b6 01       	movw	r22, r12
    6326:	81 2f       	mov	r24, r17
    6328:	90 e0       	ldi	r25, 0x00	; 0
    632a:	0e 94 da 33 	call	0x67b4	; 0x67b4 <fputc>
    632e:	37 01       	movw	r6, r14
    6330:	73 01       	movw	r14, r6
    6332:	e2 cf       	rjmp	.-60     	; 0x62f8 <vfprintf+0x44>
    6334:	11 23       	and	r17, r17
    6336:	09 f4       	brne	.+2      	; 0x633a <vfprintf+0x86>
    6338:	e6 c0       	rjmp	.+460    	; 0x6506 <vfprintf+0x252>
    633a:	61 2f       	mov	r22, r17
    633c:	70 e0       	ldi	r23, 0x00	; 0
    633e:	88 ee       	ldi	r24, 0xE8	; 232
    6340:	95 e0       	ldi	r25, 0x05	; 5
    6342:	2c 87       	std	Y+12, r18	; 0x0c
    6344:	0e 94 6d 33 	call	0x66da	; 0x66da <strchr_P>
    6348:	2c 85       	ldd	r18, Y+12	; 0x0c
    634a:	89 2b       	or	r24, r25
    634c:	49 f0       	breq	.+18     	; 0x6360 <vfprintf+0xac>
    634e:	f5 01       	movw	r30, r10
    6350:	03 fd       	sbrc	r16, 3
    6352:	15 91       	lpm	r17, Z+
    6354:	03 ff       	sbrs	r16, 3
    6356:	11 91       	ld	r17, Z+
    6358:	5f 01       	movw	r10, r30
    635a:	27 ff       	sbrs	r18, 7
    635c:	eb cf       	rjmp	.-42     	; 0x6334 <vfprintf+0x80>
    635e:	09 c0       	rjmp	.+18     	; 0x6372 <vfprintf+0xbe>
    6360:	13 32       	cpi	r17, 0x23	; 35
    6362:	29 f0       	breq	.+10     	; 0x636e <vfprintf+0xba>
    6364:	1c 36       	cpi	r17, 0x6C	; 108
    6366:	09 f0       	breq	.+2      	; 0x636a <vfprintf+0xb6>
    6368:	d5 c0       	rjmp	.+426    	; 0x6514 <vfprintf+0x260>
    636a:	20 68       	ori	r18, 0x80	; 128
    636c:	f0 cf       	rjmp	.-32     	; 0x634e <vfprintf+0x9a>
    636e:	20 e1       	ldi	r18, 0x10	; 16
    6370:	ee cf       	rjmp	.-36     	; 0x634e <vfprintf+0x9a>
    6372:	02 2f       	mov	r16, r18
    6374:	11 23       	and	r17, r17
    6376:	09 f4       	brne	.+2      	; 0x637a <vfprintf+0xc6>
    6378:	c6 c0       	rjmp	.+396    	; 0x6506 <vfprintf+0x252>
    637a:	61 2f       	mov	r22, r17
    637c:	70 e0       	ldi	r23, 0x00	; 0
    637e:	81 ee       	ldi	r24, 0xE1	; 225
    6380:	95 e0       	ldi	r25, 0x05	; 5
    6382:	2c 87       	std	Y+12, r18	; 0x0c
    6384:	0e 94 6d 33 	call	0x66da	; 0x66da <strchr_P>
    6388:	2c 85       	ldd	r18, Y+12	; 0x0c
    638a:	89 2b       	or	r24, r25
    638c:	41 f0       	breq	.+16     	; 0x639e <vfprintf+0xea>
    638e:	37 01       	movw	r6, r14
    6390:	f4 e0       	ldi	r31, 0x04	; 4
    6392:	6f 0e       	add	r6, r31
    6394:	71 1c       	adc	r7, r1
    6396:	b6 01       	movw	r22, r12
    6398:	8f e3       	ldi	r24, 0x3F	; 63
    639a:	90 e0       	ldi	r25, 0x00	; 0
    639c:	11 c0       	rjmp	.+34     	; 0x63c0 <vfprintf+0x10c>
    639e:	13 36       	cpi	r17, 0x63	; 99
    63a0:	39 f0       	breq	.+14     	; 0x63b0 <vfprintf+0xfc>
    63a2:	13 37       	cpi	r17, 0x73	; 115
    63a4:	81 f0       	breq	.+32     	; 0x63c6 <vfprintf+0x112>
    63a6:	13 35       	cpi	r17, 0x53	; 83
    63a8:	19 f5       	brne	.+70     	; 0x63f0 <vfprintf+0x13c>
    63aa:	02 2f       	mov	r16, r18
    63ac:	01 60       	ori	r16, 0x01	; 1
    63ae:	0b c0       	rjmp	.+22     	; 0x63c6 <vfprintf+0x112>
    63b0:	37 01       	movw	r6, r14
    63b2:	82 e0       	ldi	r24, 0x02	; 2
    63b4:	68 0e       	add	r6, r24
    63b6:	71 1c       	adc	r7, r1
    63b8:	b6 01       	movw	r22, r12
    63ba:	f7 01       	movw	r30, r14
    63bc:	80 81       	ld	r24, Z
    63be:	91 81       	ldd	r25, Z+1	; 0x01
    63c0:	0e 94 da 33 	call	0x67b4	; 0x67b4 <fputc>
    63c4:	b5 cf       	rjmp	.-150    	; 0x6330 <vfprintf+0x7c>
    63c6:	37 01       	movw	r6, r14
    63c8:	f2 e0       	ldi	r31, 0x02	; 2
    63ca:	6f 0e       	add	r6, r31
    63cc:	71 1c       	adc	r7, r1
    63ce:	f7 01       	movw	r30, r14
    63d0:	e0 80       	ld	r14, Z
    63d2:	f1 80       	ldd	r15, Z+1	; 0x01
    63d4:	f7 01       	movw	r30, r14
    63d6:	00 fd       	sbrc	r16, 0
    63d8:	85 91       	lpm	r24, Z+
    63da:	00 ff       	sbrs	r16, 0
    63dc:	81 91       	ld	r24, Z+
    63de:	7f 01       	movw	r14, r30
    63e0:	88 23       	and	r24, r24
    63e2:	09 f4       	brne	.+2      	; 0x63e6 <vfprintf+0x132>
    63e4:	a5 cf       	rjmp	.-182    	; 0x6330 <vfprintf+0x7c>
    63e6:	b6 01       	movw	r22, r12
    63e8:	90 e0       	ldi	r25, 0x00	; 0
    63ea:	0e 94 da 33 	call	0x67b4	; 0x67b4 <fputc>
    63ee:	f2 cf       	rjmp	.-28     	; 0x63d4 <vfprintf+0x120>
    63f0:	14 36       	cpi	r17, 0x64	; 100
    63f2:	11 f0       	breq	.+4      	; 0x63f8 <vfprintf+0x144>
    63f4:	19 36       	cpi	r17, 0x69	; 105
    63f6:	29 f5       	brne	.+74     	; 0x6442 <vfprintf+0x18e>
    63f8:	37 01       	movw	r6, r14
    63fa:	27 ff       	sbrs	r18, 7
    63fc:	09 c0       	rjmp	.+18     	; 0x6410 <vfprintf+0x15c>
    63fe:	f4 e0       	ldi	r31, 0x04	; 4
    6400:	6f 0e       	add	r6, r31
    6402:	71 1c       	adc	r7, r1
    6404:	f7 01       	movw	r30, r14
    6406:	60 81       	ld	r22, Z
    6408:	71 81       	ldd	r23, Z+1	; 0x01
    640a:	82 81       	ldd	r24, Z+2	; 0x02
    640c:	93 81       	ldd	r25, Z+3	; 0x03
    640e:	0a c0       	rjmp	.+20     	; 0x6424 <vfprintf+0x170>
    6410:	f2 e0       	ldi	r31, 0x02	; 2
    6412:	6f 0e       	add	r6, r31
    6414:	71 1c       	adc	r7, r1
    6416:	f7 01       	movw	r30, r14
    6418:	60 81       	ld	r22, Z
    641a:	71 81       	ldd	r23, Z+1	; 0x01
    641c:	88 27       	eor	r24, r24
    641e:	77 fd       	sbrc	r23, 7
    6420:	80 95       	com	r24
    6422:	98 2f       	mov	r25, r24
    6424:	02 2f       	mov	r16, r18
    6426:	0f 7e       	andi	r16, 0xEF	; 239
    6428:	97 ff       	sbrs	r25, 7
    642a:	08 c0       	rjmp	.+16     	; 0x643c <vfprintf+0x188>
    642c:	90 95       	com	r25
    642e:	80 95       	com	r24
    6430:	70 95       	com	r23
    6432:	61 95       	neg	r22
    6434:	7f 4f       	sbci	r23, 0xFF	; 255
    6436:	8f 4f       	sbci	r24, 0xFF	; 255
    6438:	9f 4f       	sbci	r25, 0xFF	; 255
    643a:	00 64       	ori	r16, 0x40	; 64
    643c:	2a e0       	ldi	r18, 0x0A	; 10
    643e:	30 e0       	ldi	r19, 0x00	; 0
    6440:	33 c0       	rjmp	.+102    	; 0x64a8 <vfprintf+0x1f4>
    6442:	10 37       	cpi	r17, 0x70	; 112
    6444:	99 f0       	breq	.+38     	; 0x646c <vfprintf+0x1b8>
    6446:	40 f4       	brcc	.+16     	; 0x6458 <vfprintf+0x1a4>
    6448:	18 35       	cpi	r17, 0x58	; 88
    644a:	b1 f0       	breq	.+44     	; 0x6478 <vfprintf+0x1c4>
    644c:	1f 36       	cpi	r17, 0x6F	; 111
    644e:	09 f0       	breq	.+2      	; 0x6452 <vfprintf+0x19e>
    6450:	5a c0       	rjmp	.+180    	; 0x6506 <vfprintf+0x252>
    6452:	28 e0       	ldi	r18, 0x08	; 8
    6454:	30 e0       	ldi	r19, 0x00	; 0
    6456:	14 c0       	rjmp	.+40     	; 0x6480 <vfprintf+0x1cc>
    6458:	15 37       	cpi	r17, 0x75	; 117
    645a:	19 f0       	breq	.+6      	; 0x6462 <vfprintf+0x1ae>
    645c:	18 37       	cpi	r17, 0x78	; 120
    645e:	41 f0       	breq	.+16     	; 0x6470 <vfprintf+0x1bc>
    6460:	52 c0       	rjmp	.+164    	; 0x6506 <vfprintf+0x252>
    6462:	02 2f       	mov	r16, r18
    6464:	0f 7e       	andi	r16, 0xEF	; 239
    6466:	2a e0       	ldi	r18, 0x0A	; 10
    6468:	30 e0       	ldi	r19, 0x00	; 0
    646a:	0a c0       	rjmp	.+20     	; 0x6480 <vfprintf+0x1cc>
    646c:	02 2f       	mov	r16, r18
    646e:	00 61       	ori	r16, 0x10	; 16
    6470:	04 62       	ori	r16, 0x24	; 36
    6472:	20 e1       	ldi	r18, 0x10	; 16
    6474:	30 e0       	ldi	r19, 0x00	; 0
    6476:	04 c0       	rjmp	.+8      	; 0x6480 <vfprintf+0x1cc>
    6478:	02 2f       	mov	r16, r18
    647a:	04 60       	ori	r16, 0x04	; 4
    647c:	20 e1       	ldi	r18, 0x10	; 16
    647e:	32 e0       	ldi	r19, 0x02	; 2
    6480:	37 01       	movw	r6, r14
    6482:	07 ff       	sbrs	r16, 7
    6484:	09 c0       	rjmp	.+18     	; 0x6498 <vfprintf+0x1e4>
    6486:	f4 e0       	ldi	r31, 0x04	; 4
    6488:	6f 0e       	add	r6, r31
    648a:	71 1c       	adc	r7, r1
    648c:	f7 01       	movw	r30, r14
    648e:	60 81       	ld	r22, Z
    6490:	71 81       	ldd	r23, Z+1	; 0x01
    6492:	82 81       	ldd	r24, Z+2	; 0x02
    6494:	93 81       	ldd	r25, Z+3	; 0x03
    6496:	08 c0       	rjmp	.+16     	; 0x64a8 <vfprintf+0x1f4>
    6498:	f2 e0       	ldi	r31, 0x02	; 2
    649a:	6f 0e       	add	r6, r31
    649c:	71 1c       	adc	r7, r1
    649e:	f7 01       	movw	r30, r14
    64a0:	60 81       	ld	r22, Z
    64a2:	71 81       	ldd	r23, Z+1	; 0x01
    64a4:	80 e0       	ldi	r24, 0x00	; 0
    64a6:	90 e0       	ldi	r25, 0x00	; 0
    64a8:	a4 01       	movw	r20, r8
    64aa:	0e 94 8c 34 	call	0x6918	; 0x6918 <__ultoa_invert>
    64ae:	18 2f       	mov	r17, r24
    64b0:	18 19       	sub	r17, r8
    64b2:	06 ff       	sbrs	r16, 6
    64b4:	05 c0       	rjmp	.+10     	; 0x64c0 <vfprintf+0x20c>
    64b6:	b6 01       	movw	r22, r12
    64b8:	8d e2       	ldi	r24, 0x2D	; 45
    64ba:	90 e0       	ldi	r25, 0x00	; 0
    64bc:	0e 94 da 33 	call	0x67b4	; 0x67b4 <fputc>
    64c0:	04 ff       	sbrs	r16, 4
    64c2:	15 c0       	rjmp	.+42     	; 0x64ee <vfprintf+0x23a>
    64c4:	fe 01       	movw	r30, r28
    64c6:	e1 0f       	add	r30, r17
    64c8:	f1 1d       	adc	r31, r1
    64ca:	80 81       	ld	r24, Z
    64cc:	80 33       	cpi	r24, 0x30	; 48
    64ce:	79 f0       	breq	.+30     	; 0x64ee <vfprintf+0x23a>
    64d0:	b6 01       	movw	r22, r12
    64d2:	80 e3       	ldi	r24, 0x30	; 48
    64d4:	90 e0       	ldi	r25, 0x00	; 0
    64d6:	0e 94 da 33 	call	0x67b4	; 0x67b4 <fputc>
    64da:	02 ff       	sbrs	r16, 2
    64dc:	08 c0       	rjmp	.+16     	; 0x64ee <vfprintf+0x23a>
    64de:	00 72       	andi	r16, 0x20	; 32
    64e0:	80 2f       	mov	r24, r16
    64e2:	90 e0       	ldi	r25, 0x00	; 0
    64e4:	b6 01       	movw	r22, r12
    64e6:	88 5a       	subi	r24, 0xA8	; 168
    64e8:	9f 4f       	sbci	r25, 0xFF	; 255
    64ea:	0e 94 da 33 	call	0x67b4	; 0x67b4 <fputc>
    64ee:	11 50       	subi	r17, 0x01	; 1
    64f0:	f4 01       	movw	r30, r8
    64f2:	e1 0f       	add	r30, r17
    64f4:	f1 1d       	adc	r31, r1
    64f6:	80 81       	ld	r24, Z
    64f8:	b6 01       	movw	r22, r12
    64fa:	90 e0       	ldi	r25, 0x00	; 0
    64fc:	0e 94 da 33 	call	0x67b4	; 0x67b4 <fputc>
    6500:	11 11       	cpse	r17, r1
    6502:	f5 cf       	rjmp	.-22     	; 0x64ee <vfprintf+0x23a>
    6504:	15 cf       	rjmp	.-470    	; 0x6330 <vfprintf+0x7c>
    6506:	f6 01       	movw	r30, r12
    6508:	86 81       	ldd	r24, Z+6	; 0x06
    650a:	97 81       	ldd	r25, Z+7	; 0x07
    650c:	05 c0       	rjmp	.+10     	; 0x6518 <vfprintf+0x264>
    650e:	8f ef       	ldi	r24, 0xFF	; 255
    6510:	9f ef       	ldi	r25, 0xFF	; 255
    6512:	02 c0       	rjmp	.+4      	; 0x6518 <vfprintf+0x264>
    6514:	02 2f       	mov	r16, r18
    6516:	31 cf       	rjmp	.-414    	; 0x637a <vfprintf+0xc6>
    6518:	2c 96       	adiw	r28, 0x0c	; 12
    651a:	0f b6       	in	r0, 0x3f	; 63
    651c:	f8 94       	cli
    651e:	de bf       	out	0x3e, r29	; 62
    6520:	0f be       	out	0x3f, r0	; 63
    6522:	cd bf       	out	0x3d, r28	; 61
    6524:	df 91       	pop	r29
    6526:	cf 91       	pop	r28
    6528:	1f 91       	pop	r17
    652a:	0f 91       	pop	r16
    652c:	ff 90       	pop	r15
    652e:	ef 90       	pop	r14
    6530:	df 90       	pop	r13
    6532:	cf 90       	pop	r12
    6534:	bf 90       	pop	r11
    6536:	af 90       	pop	r10
    6538:	9f 90       	pop	r9
    653a:	8f 90       	pop	r8
    653c:	7f 90       	pop	r7
    653e:	6f 90       	pop	r6
    6540:	08 95       	ret

00006542 <__usmulhisi3>:
    6542:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__umulhisi3>

00006546 <__usmulhisi3_tail>:
    6546:	b7 ff       	sbrs	r27, 7
    6548:	08 95       	ret
    654a:	82 1b       	sub	r24, r18
    654c:	93 0b       	sbc	r25, r19
    654e:	08 95       	ret

00006550 <__muluhisi3>:
    6550:	0e 94 5e 33 	call	0x66bc	; 0x66bc <__umulhisi3>
    6554:	a5 9f       	mul	r26, r21
    6556:	90 0d       	add	r25, r0
    6558:	b4 9f       	mul	r27, r20
    655a:	90 0d       	add	r25, r0
    655c:	a4 9f       	mul	r26, r20
    655e:	80 0d       	add	r24, r0
    6560:	91 1d       	adc	r25, r1
    6562:	11 24       	eor	r1, r1
    6564:	08 95       	ret

00006566 <__mulsi3>:
    6566:	db 01       	movw	r26, r22
    6568:	8f 93       	push	r24
    656a:	9f 93       	push	r25
    656c:	0e 94 a8 32 	call	0x6550	; 0x6550 <__muluhisi3>
    6570:	bf 91       	pop	r27
    6572:	af 91       	pop	r26
    6574:	a2 9f       	mul	r26, r18
    6576:	80 0d       	add	r24, r0
    6578:	91 1d       	adc	r25, r1
    657a:	a3 9f       	mul	r26, r19
    657c:	90 0d       	add	r25, r0
    657e:	b2 9f       	mul	r27, r18
    6580:	90 0d       	add	r25, r0
    6582:	11 24       	eor	r1, r1
    6584:	08 95       	ret

00006586 <__udivmodhi4>:
    6586:	aa 1b       	sub	r26, r26
    6588:	bb 1b       	sub	r27, r27
    658a:	51 e1       	ldi	r21, 0x11	; 17
    658c:	07 c0       	rjmp	.+14     	; 0x659c <__udivmodhi4_ep>

0000658e <__udivmodhi4_loop>:
    658e:	aa 1f       	adc	r26, r26
    6590:	bb 1f       	adc	r27, r27
    6592:	a6 17       	cp	r26, r22
    6594:	b7 07       	cpc	r27, r23
    6596:	10 f0       	brcs	.+4      	; 0x659c <__udivmodhi4_ep>
    6598:	a6 1b       	sub	r26, r22
    659a:	b7 0b       	sbc	r27, r23

0000659c <__udivmodhi4_ep>:
    659c:	88 1f       	adc	r24, r24
    659e:	99 1f       	adc	r25, r25
    65a0:	5a 95       	dec	r21
    65a2:	a9 f7       	brne	.-22     	; 0x658e <__udivmodhi4_loop>
    65a4:	80 95       	com	r24
    65a6:	90 95       	com	r25
    65a8:	bc 01       	movw	r22, r24
    65aa:	cd 01       	movw	r24, r26
    65ac:	08 95       	ret

000065ae <__udivmodsi4>:
    65ae:	a1 e2       	ldi	r26, 0x21	; 33
    65b0:	1a 2e       	mov	r1, r26
    65b2:	aa 1b       	sub	r26, r26
    65b4:	bb 1b       	sub	r27, r27
    65b6:	fd 01       	movw	r30, r26
    65b8:	0d c0       	rjmp	.+26     	; 0x65d4 <__udivmodsi4_ep>

000065ba <__udivmodsi4_loop>:
    65ba:	aa 1f       	adc	r26, r26
    65bc:	bb 1f       	adc	r27, r27
    65be:	ee 1f       	adc	r30, r30
    65c0:	ff 1f       	adc	r31, r31
    65c2:	a2 17       	cp	r26, r18
    65c4:	b3 07       	cpc	r27, r19
    65c6:	e4 07       	cpc	r30, r20
    65c8:	f5 07       	cpc	r31, r21
    65ca:	20 f0       	brcs	.+8      	; 0x65d4 <__udivmodsi4_ep>
    65cc:	a2 1b       	sub	r26, r18
    65ce:	b3 0b       	sbc	r27, r19
    65d0:	e4 0b       	sbc	r30, r20
    65d2:	f5 0b       	sbc	r31, r21

000065d4 <__udivmodsi4_ep>:
    65d4:	66 1f       	adc	r22, r22
    65d6:	77 1f       	adc	r23, r23
    65d8:	88 1f       	adc	r24, r24
    65da:	99 1f       	adc	r25, r25
    65dc:	1a 94       	dec	r1
    65de:	69 f7       	brne	.-38     	; 0x65ba <__udivmodsi4_loop>
    65e0:	60 95       	com	r22
    65e2:	70 95       	com	r23
    65e4:	80 95       	com	r24
    65e6:	90 95       	com	r25
    65e8:	9b 01       	movw	r18, r22
    65ea:	ac 01       	movw	r20, r24
    65ec:	bd 01       	movw	r22, r26
    65ee:	cf 01       	movw	r24, r30
    65f0:	08 95       	ret

000065f2 <__umoddi3>:
    65f2:	68 94       	set
    65f4:	01 c0       	rjmp	.+2      	; 0x65f8 <__udivdi3_umoddi3>

000065f6 <__udivdi3>:
    65f6:	e8 94       	clt

000065f8 <__udivdi3_umoddi3>:
    65f8:	8f 92       	push	r8
    65fa:	9f 92       	push	r9
    65fc:	cf 93       	push	r28
    65fe:	df 93       	push	r29
    6600:	0e 94 07 33 	call	0x660e	; 0x660e <__udivmod64>
    6604:	df 91       	pop	r29
    6606:	cf 91       	pop	r28
    6608:	9f 90       	pop	r9
    660a:	8f 90       	pop	r8
    660c:	08 95       	ret

0000660e <__udivmod64>:
    660e:	88 24       	eor	r8, r8
    6610:	99 24       	eor	r9, r9
    6612:	f4 01       	movw	r30, r8
    6614:	e4 01       	movw	r28, r8
    6616:	b0 e4       	ldi	r27, 0x40	; 64
    6618:	9f 93       	push	r25
    661a:	aa 27       	eor	r26, r26
    661c:	9a 15       	cp	r25, r10
    661e:	8b 04       	cpc	r8, r11
    6620:	9c 04       	cpc	r9, r12
    6622:	ed 05       	cpc	r30, r13
    6624:	fe 05       	cpc	r31, r14
    6626:	cf 05       	cpc	r28, r15
    6628:	d0 07       	cpc	r29, r16
    662a:	a1 07       	cpc	r26, r17
    662c:	98 f4       	brcc	.+38     	; 0x6654 <__udivmod64+0x46>
    662e:	ad 2f       	mov	r26, r29
    6630:	dc 2f       	mov	r29, r28
    6632:	cf 2f       	mov	r28, r31
    6634:	fe 2f       	mov	r31, r30
    6636:	e9 2d       	mov	r30, r9
    6638:	98 2c       	mov	r9, r8
    663a:	89 2e       	mov	r8, r25
    663c:	98 2f       	mov	r25, r24
    663e:	87 2f       	mov	r24, r23
    6640:	76 2f       	mov	r23, r22
    6642:	65 2f       	mov	r22, r21
    6644:	54 2f       	mov	r21, r20
    6646:	43 2f       	mov	r20, r19
    6648:	32 2f       	mov	r19, r18
    664a:	22 27       	eor	r18, r18
    664c:	b8 50       	subi	r27, 0x08	; 8
    664e:	31 f7       	brne	.-52     	; 0x661c <__udivmod64+0xe>
    6650:	bf 91       	pop	r27
    6652:	27 c0       	rjmp	.+78     	; 0x66a2 <__udivmod64+0x94>
    6654:	1b 2e       	mov	r1, r27
    6656:	bf 91       	pop	r27
    6658:	bb 27       	eor	r27, r27
    665a:	22 0f       	add	r18, r18
    665c:	33 1f       	adc	r19, r19
    665e:	44 1f       	adc	r20, r20
    6660:	55 1f       	adc	r21, r21
    6662:	66 1f       	adc	r22, r22
    6664:	77 1f       	adc	r23, r23
    6666:	88 1f       	adc	r24, r24
    6668:	99 1f       	adc	r25, r25
    666a:	88 1c       	adc	r8, r8
    666c:	99 1c       	adc	r9, r9
    666e:	ee 1f       	adc	r30, r30
    6670:	ff 1f       	adc	r31, r31
    6672:	cc 1f       	adc	r28, r28
    6674:	dd 1f       	adc	r29, r29
    6676:	aa 1f       	adc	r26, r26
    6678:	bb 1f       	adc	r27, r27
    667a:	8a 14       	cp	r8, r10
    667c:	9b 04       	cpc	r9, r11
    667e:	ec 05       	cpc	r30, r12
    6680:	fd 05       	cpc	r31, r13
    6682:	ce 05       	cpc	r28, r14
    6684:	df 05       	cpc	r29, r15
    6686:	a0 07       	cpc	r26, r16
    6688:	b1 07       	cpc	r27, r17
    668a:	48 f0       	brcs	.+18     	; 0x669e <__udivmod64+0x90>
    668c:	8a 18       	sub	r8, r10
    668e:	9b 08       	sbc	r9, r11
    6690:	ec 09       	sbc	r30, r12
    6692:	fd 09       	sbc	r31, r13
    6694:	ce 09       	sbc	r28, r14
    6696:	df 09       	sbc	r29, r15
    6698:	a0 0b       	sbc	r26, r16
    669a:	b1 0b       	sbc	r27, r17
    669c:	21 60       	ori	r18, 0x01	; 1
    669e:	1a 94       	dec	r1
    66a0:	e1 f6       	brne	.-72     	; 0x665a <__udivmod64+0x4c>
    66a2:	2e f4       	brtc	.+10     	; 0x66ae <__udivmod64+0xa0>
    66a4:	94 01       	movw	r18, r8
    66a6:	af 01       	movw	r20, r30
    66a8:	be 01       	movw	r22, r28
    66aa:	cd 01       	movw	r24, r26
    66ac:	00 0c       	add	r0, r0
    66ae:	08 95       	ret

000066b0 <__tablejump2__>:
    66b0:	ee 0f       	add	r30, r30
    66b2:	ff 1f       	adc	r31, r31

000066b4 <__tablejump__>:
    66b4:	05 90       	lpm	r0, Z+
    66b6:	f4 91       	lpm	r31, Z
    66b8:	e0 2d       	mov	r30, r0
    66ba:	09 94       	ijmp

000066bc <__umulhisi3>:
    66bc:	a2 9f       	mul	r26, r18
    66be:	b0 01       	movw	r22, r0
    66c0:	b3 9f       	mul	r27, r19
    66c2:	c0 01       	movw	r24, r0
    66c4:	a3 9f       	mul	r26, r19
    66c6:	70 0d       	add	r23, r0
    66c8:	81 1d       	adc	r24, r1
    66ca:	11 24       	eor	r1, r1
    66cc:	91 1d       	adc	r25, r1
    66ce:	b2 9f       	mul	r27, r18
    66d0:	70 0d       	add	r23, r0
    66d2:	81 1d       	adc	r24, r1
    66d4:	11 24       	eor	r1, r1
    66d6:	91 1d       	adc	r25, r1
    66d8:	08 95       	ret

000066da <strchr_P>:
    66da:	fc 01       	movw	r30, r24
    66dc:	05 90       	lpm	r0, Z+
    66de:	06 16       	cp	r0, r22
    66e0:	21 f0       	breq	.+8      	; 0x66ea <strchr_P+0x10>
    66e2:	00 20       	and	r0, r0
    66e4:	d9 f7       	brne	.-10     	; 0x66dc <strchr_P+0x2>
    66e6:	c0 01       	movw	r24, r0
    66e8:	08 95       	ret
    66ea:	31 97       	sbiw	r30, 0x01	; 1
    66ec:	cf 01       	movw	r24, r30
    66ee:	08 95       	ret

000066f0 <memcpy>:
    66f0:	fb 01       	movw	r30, r22
    66f2:	dc 01       	movw	r26, r24
    66f4:	02 c0       	rjmp	.+4      	; 0x66fa <memcpy+0xa>
    66f6:	01 90       	ld	r0, Z+
    66f8:	0d 92       	st	X+, r0
    66fa:	41 50       	subi	r20, 0x01	; 1
    66fc:	50 40       	sbci	r21, 0x00	; 0
    66fe:	d8 f7       	brcc	.-10     	; 0x66f6 <memcpy+0x6>
    6700:	08 95       	ret

00006702 <strncmp>:
    6702:	fb 01       	movw	r30, r22
    6704:	dc 01       	movw	r26, r24
    6706:	41 50       	subi	r20, 0x01	; 1
    6708:	50 40       	sbci	r21, 0x00	; 0
    670a:	30 f0       	brcs	.+12     	; 0x6718 <strncmp+0x16>
    670c:	8d 91       	ld	r24, X+
    670e:	01 90       	ld	r0, Z+
    6710:	80 19       	sub	r24, r0
    6712:	19 f4       	brne	.+6      	; 0x671a <strncmp+0x18>
    6714:	00 20       	and	r0, r0
    6716:	b9 f7       	brne	.-18     	; 0x6706 <strncmp+0x4>
    6718:	88 1b       	sub	r24, r24
    671a:	99 0b       	sbc	r25, r25
    671c:	08 95       	ret

0000671e <fdevopen>:
    671e:	0f 93       	push	r16
    6720:	1f 93       	push	r17
    6722:	cf 93       	push	r28
    6724:	df 93       	push	r29
    6726:	00 97       	sbiw	r24, 0x00	; 0
    6728:	31 f4       	brne	.+12     	; 0x6736 <fdevopen+0x18>
    672a:	61 15       	cp	r22, r1
    672c:	71 05       	cpc	r23, r1
    672e:	19 f4       	brne	.+6      	; 0x6736 <fdevopen+0x18>
    6730:	80 e0       	ldi	r24, 0x00	; 0
    6732:	90 e0       	ldi	r25, 0x00	; 0
    6734:	3a c0       	rjmp	.+116    	; 0x67aa <fdevopen+0x8c>
    6736:	8b 01       	movw	r16, r22
    6738:	ec 01       	movw	r28, r24
    673a:	6e e0       	ldi	r22, 0x0E	; 14
    673c:	70 e0       	ldi	r23, 0x00	; 0
    673e:	81 e0       	ldi	r24, 0x01	; 1
    6740:	90 e0       	ldi	r25, 0x00	; 0
    6742:	0e 94 00 35 	call	0x6a00	; 0x6a00 <calloc>
    6746:	fc 01       	movw	r30, r24
    6748:	00 97       	sbiw	r24, 0x00	; 0
    674a:	91 f3       	breq	.-28     	; 0x6730 <fdevopen+0x12>
    674c:	80 e8       	ldi	r24, 0x80	; 128
    674e:	83 83       	std	Z+3, r24	; 0x03
    6750:	01 15       	cp	r16, r1
    6752:	11 05       	cpc	r17, r1
    6754:	71 f0       	breq	.+28     	; 0x6772 <fdevopen+0x54>
    6756:	13 87       	std	Z+11, r17	; 0x0b
    6758:	02 87       	std	Z+10, r16	; 0x0a
    675a:	81 e8       	ldi	r24, 0x81	; 129
    675c:	83 83       	std	Z+3, r24	; 0x03
    675e:	80 91 56 0a 	lds	r24, 0x0A56
    6762:	90 91 57 0a 	lds	r25, 0x0A57
    6766:	89 2b       	or	r24, r25
    6768:	21 f4       	brne	.+8      	; 0x6772 <fdevopen+0x54>
    676a:	f0 93 57 0a 	sts	0x0A57, r31
    676e:	e0 93 56 0a 	sts	0x0A56, r30
    6772:	20 97       	sbiw	r28, 0x00	; 0
    6774:	c9 f0       	breq	.+50     	; 0x67a8 <fdevopen+0x8a>
    6776:	d1 87       	std	Z+9, r29	; 0x09
    6778:	c0 87       	std	Z+8, r28	; 0x08
    677a:	83 81       	ldd	r24, Z+3	; 0x03
    677c:	82 60       	ori	r24, 0x02	; 2
    677e:	83 83       	std	Z+3, r24	; 0x03
    6780:	80 91 58 0a 	lds	r24, 0x0A58
    6784:	90 91 59 0a 	lds	r25, 0x0A59
    6788:	89 2b       	or	r24, r25
    678a:	71 f4       	brne	.+28     	; 0x67a8 <fdevopen+0x8a>
    678c:	f0 93 59 0a 	sts	0x0A59, r31
    6790:	e0 93 58 0a 	sts	0x0A58, r30
    6794:	80 91 5a 0a 	lds	r24, 0x0A5A
    6798:	90 91 5b 0a 	lds	r25, 0x0A5B
    679c:	89 2b       	or	r24, r25
    679e:	21 f4       	brne	.+8      	; 0x67a8 <fdevopen+0x8a>
    67a0:	f0 93 5b 0a 	sts	0x0A5B, r31
    67a4:	e0 93 5a 0a 	sts	0x0A5A, r30
    67a8:	cf 01       	movw	r24, r30
    67aa:	df 91       	pop	r29
    67ac:	cf 91       	pop	r28
    67ae:	1f 91       	pop	r17
    67b0:	0f 91       	pop	r16
    67b2:	08 95       	ret

000067b4 <fputc>:
    67b4:	0f 93       	push	r16
    67b6:	1f 93       	push	r17
    67b8:	cf 93       	push	r28
    67ba:	df 93       	push	r29
    67bc:	fb 01       	movw	r30, r22
    67be:	23 81       	ldd	r18, Z+3	; 0x03
    67c0:	21 fd       	sbrc	r18, 1
    67c2:	03 c0       	rjmp	.+6      	; 0x67ca <fputc+0x16>
    67c4:	8f ef       	ldi	r24, 0xFF	; 255
    67c6:	9f ef       	ldi	r25, 0xFF	; 255
    67c8:	28 c0       	rjmp	.+80     	; 0x681a <fputc+0x66>
    67ca:	22 ff       	sbrs	r18, 2
    67cc:	16 c0       	rjmp	.+44     	; 0x67fa <fputc+0x46>
    67ce:	46 81       	ldd	r20, Z+6	; 0x06
    67d0:	57 81       	ldd	r21, Z+7	; 0x07
    67d2:	24 81       	ldd	r18, Z+4	; 0x04
    67d4:	35 81       	ldd	r19, Z+5	; 0x05
    67d6:	42 17       	cp	r20, r18
    67d8:	53 07       	cpc	r21, r19
    67da:	44 f4       	brge	.+16     	; 0x67ec <fputc+0x38>
    67dc:	a0 81       	ld	r26, Z
    67de:	b1 81       	ldd	r27, Z+1	; 0x01
    67e0:	9d 01       	movw	r18, r26
    67e2:	2f 5f       	subi	r18, 0xFF	; 255
    67e4:	3f 4f       	sbci	r19, 0xFF	; 255
    67e6:	31 83       	std	Z+1, r19	; 0x01
    67e8:	20 83       	st	Z, r18
    67ea:	8c 93       	st	X, r24
    67ec:	26 81       	ldd	r18, Z+6	; 0x06
    67ee:	37 81       	ldd	r19, Z+7	; 0x07
    67f0:	2f 5f       	subi	r18, 0xFF	; 255
    67f2:	3f 4f       	sbci	r19, 0xFF	; 255
    67f4:	37 83       	std	Z+7, r19	; 0x07
    67f6:	26 83       	std	Z+6, r18	; 0x06
    67f8:	10 c0       	rjmp	.+32     	; 0x681a <fputc+0x66>
    67fa:	eb 01       	movw	r28, r22
    67fc:	09 2f       	mov	r16, r25
    67fe:	18 2f       	mov	r17, r24
    6800:	00 84       	ldd	r0, Z+8	; 0x08
    6802:	f1 85       	ldd	r31, Z+9	; 0x09
    6804:	e0 2d       	mov	r30, r0
    6806:	09 95       	icall
    6808:	89 2b       	or	r24, r25
    680a:	e1 f6       	brne	.-72     	; 0x67c4 <fputc+0x10>
    680c:	8e 81       	ldd	r24, Y+6	; 0x06
    680e:	9f 81       	ldd	r25, Y+7	; 0x07
    6810:	01 96       	adiw	r24, 0x01	; 1
    6812:	9f 83       	std	Y+7, r25	; 0x07
    6814:	8e 83       	std	Y+6, r24	; 0x06
    6816:	81 2f       	mov	r24, r17
    6818:	90 2f       	mov	r25, r16
    681a:	df 91       	pop	r29
    681c:	cf 91       	pop	r28
    681e:	1f 91       	pop	r17
    6820:	0f 91       	pop	r16
    6822:	08 95       	ret

00006824 <printf>:
    6824:	cf 93       	push	r28
    6826:	df 93       	push	r29
    6828:	cd b7       	in	r28, 0x3d	; 61
    682a:	de b7       	in	r29, 0x3e	; 62
    682c:	ae 01       	movw	r20, r28
    682e:	4b 5f       	subi	r20, 0xFB	; 251
    6830:	5f 4f       	sbci	r21, 0xFF	; 255
    6832:	fa 01       	movw	r30, r20
    6834:	61 91       	ld	r22, Z+
    6836:	71 91       	ld	r23, Z+
    6838:	af 01       	movw	r20, r30
    683a:	80 91 58 0a 	lds	r24, 0x0A58
    683e:	90 91 59 0a 	lds	r25, 0x0A59
    6842:	0e 94 5a 31 	call	0x62b4	; 0x62b4 <vfprintf>
    6846:	df 91       	pop	r29
    6848:	cf 91       	pop	r28
    684a:	08 95       	ret

0000684c <putchar>:
    684c:	60 91 58 0a 	lds	r22, 0x0A58
    6850:	70 91 59 0a 	lds	r23, 0x0A59
    6854:	0c 94 da 33 	jmp	0x67b4	; 0x67b4 <fputc>

00006858 <puts>:
    6858:	0f 93       	push	r16
    685a:	1f 93       	push	r17
    685c:	cf 93       	push	r28
    685e:	df 93       	push	r29
    6860:	e0 91 58 0a 	lds	r30, 0x0A58
    6864:	f0 91 59 0a 	lds	r31, 0x0A59
    6868:	23 81       	ldd	r18, Z+3	; 0x03
    686a:	21 ff       	sbrs	r18, 1
    686c:	1b c0       	rjmp	.+54     	; 0x68a4 <puts+0x4c>
    686e:	8c 01       	movw	r16, r24
    6870:	d0 e0       	ldi	r29, 0x00	; 0
    6872:	c0 e0       	ldi	r28, 0x00	; 0
    6874:	f8 01       	movw	r30, r16
    6876:	81 91       	ld	r24, Z+
    6878:	8f 01       	movw	r16, r30
    687a:	60 91 58 0a 	lds	r22, 0x0A58
    687e:	70 91 59 0a 	lds	r23, 0x0A59
    6882:	db 01       	movw	r26, r22
    6884:	18 96       	adiw	r26, 0x08	; 8
    6886:	ed 91       	ld	r30, X+
    6888:	fc 91       	ld	r31, X
    688a:	19 97       	sbiw	r26, 0x09	; 9
    688c:	88 23       	and	r24, r24
    688e:	31 f0       	breq	.+12     	; 0x689c <puts+0x44>
    6890:	09 95       	icall
    6892:	89 2b       	or	r24, r25
    6894:	79 f3       	breq	.-34     	; 0x6874 <puts+0x1c>
    6896:	df ef       	ldi	r29, 0xFF	; 255
    6898:	cf ef       	ldi	r28, 0xFF	; 255
    689a:	ec cf       	rjmp	.-40     	; 0x6874 <puts+0x1c>
    689c:	8a e0       	ldi	r24, 0x0A	; 10
    689e:	09 95       	icall
    68a0:	89 2b       	or	r24, r25
    68a2:	19 f0       	breq	.+6      	; 0x68aa <puts+0x52>
    68a4:	8f ef       	ldi	r24, 0xFF	; 255
    68a6:	9f ef       	ldi	r25, 0xFF	; 255
    68a8:	02 c0       	rjmp	.+4      	; 0x68ae <puts+0x56>
    68aa:	8d 2f       	mov	r24, r29
    68ac:	9c 2f       	mov	r25, r28
    68ae:	df 91       	pop	r29
    68b0:	cf 91       	pop	r28
    68b2:	1f 91       	pop	r17
    68b4:	0f 91       	pop	r16
    68b6:	08 95       	ret

000068b8 <sprintf>:
    68b8:	0f 93       	push	r16
    68ba:	1f 93       	push	r17
    68bc:	cf 93       	push	r28
    68be:	df 93       	push	r29
    68c0:	cd b7       	in	r28, 0x3d	; 61
    68c2:	de b7       	in	r29, 0x3e	; 62
    68c4:	2e 97       	sbiw	r28, 0x0e	; 14
    68c6:	0f b6       	in	r0, 0x3f	; 63
    68c8:	f8 94       	cli
    68ca:	de bf       	out	0x3e, r29	; 62
    68cc:	0f be       	out	0x3f, r0	; 63
    68ce:	cd bf       	out	0x3d, r28	; 61
    68d0:	0d 89       	ldd	r16, Y+21	; 0x15
    68d2:	1e 89       	ldd	r17, Y+22	; 0x16
    68d4:	86 e0       	ldi	r24, 0x06	; 6
    68d6:	8c 83       	std	Y+4, r24	; 0x04
    68d8:	1a 83       	std	Y+2, r17	; 0x02
    68da:	09 83       	std	Y+1, r16	; 0x01
    68dc:	8f ef       	ldi	r24, 0xFF	; 255
    68de:	9f e7       	ldi	r25, 0x7F	; 127
    68e0:	9e 83       	std	Y+6, r25	; 0x06
    68e2:	8d 83       	std	Y+5, r24	; 0x05
    68e4:	ae 01       	movw	r20, r28
    68e6:	47 5e       	subi	r20, 0xE7	; 231
    68e8:	5f 4f       	sbci	r21, 0xFF	; 255
    68ea:	6f 89       	ldd	r22, Y+23	; 0x17
    68ec:	78 8d       	ldd	r23, Y+24	; 0x18
    68ee:	ce 01       	movw	r24, r28
    68f0:	01 96       	adiw	r24, 0x01	; 1
    68f2:	0e 94 5a 31 	call	0x62b4	; 0x62b4 <vfprintf>
    68f6:	2f 81       	ldd	r18, Y+7	; 0x07
    68f8:	38 85       	ldd	r19, Y+8	; 0x08
    68fa:	f8 01       	movw	r30, r16
    68fc:	e2 0f       	add	r30, r18
    68fe:	f3 1f       	adc	r31, r19
    6900:	10 82       	st	Z, r1
    6902:	2e 96       	adiw	r28, 0x0e	; 14
    6904:	0f b6       	in	r0, 0x3f	; 63
    6906:	f8 94       	cli
    6908:	de bf       	out	0x3e, r29	; 62
    690a:	0f be       	out	0x3f, r0	; 63
    690c:	cd bf       	out	0x3d, r28	; 61
    690e:	df 91       	pop	r29
    6910:	cf 91       	pop	r28
    6912:	1f 91       	pop	r17
    6914:	0f 91       	pop	r16
    6916:	08 95       	ret

00006918 <__ultoa_invert>:
    6918:	fa 01       	movw	r30, r20
    691a:	aa 27       	eor	r26, r26
    691c:	28 30       	cpi	r18, 0x08	; 8
    691e:	51 f1       	breq	.+84     	; 0x6974 <__ultoa_invert+0x5c>
    6920:	20 31       	cpi	r18, 0x10	; 16
    6922:	81 f1       	breq	.+96     	; 0x6984 <__ultoa_invert+0x6c>
    6924:	e8 94       	clt
    6926:	6f 93       	push	r22
    6928:	6e 7f       	andi	r22, 0xFE	; 254
    692a:	6e 5f       	subi	r22, 0xFE	; 254
    692c:	7f 4f       	sbci	r23, 0xFF	; 255
    692e:	8f 4f       	sbci	r24, 0xFF	; 255
    6930:	9f 4f       	sbci	r25, 0xFF	; 255
    6932:	af 4f       	sbci	r26, 0xFF	; 255
    6934:	b1 e0       	ldi	r27, 0x01	; 1
    6936:	3e d0       	rcall	.+124    	; 0x69b4 <__ultoa_invert+0x9c>
    6938:	b4 e0       	ldi	r27, 0x04	; 4
    693a:	3c d0       	rcall	.+120    	; 0x69b4 <__ultoa_invert+0x9c>
    693c:	67 0f       	add	r22, r23
    693e:	78 1f       	adc	r23, r24
    6940:	89 1f       	adc	r24, r25
    6942:	9a 1f       	adc	r25, r26
    6944:	a1 1d       	adc	r26, r1
    6946:	68 0f       	add	r22, r24
    6948:	79 1f       	adc	r23, r25
    694a:	8a 1f       	adc	r24, r26
    694c:	91 1d       	adc	r25, r1
    694e:	a1 1d       	adc	r26, r1
    6950:	6a 0f       	add	r22, r26
    6952:	71 1d       	adc	r23, r1
    6954:	81 1d       	adc	r24, r1
    6956:	91 1d       	adc	r25, r1
    6958:	a1 1d       	adc	r26, r1
    695a:	20 d0       	rcall	.+64     	; 0x699c <__ultoa_invert+0x84>
    695c:	09 f4       	brne	.+2      	; 0x6960 <__ultoa_invert+0x48>
    695e:	68 94       	set
    6960:	3f 91       	pop	r19
    6962:	2a e0       	ldi	r18, 0x0A	; 10
    6964:	26 9f       	mul	r18, r22
    6966:	11 24       	eor	r1, r1
    6968:	30 19       	sub	r19, r0
    696a:	30 5d       	subi	r19, 0xD0	; 208
    696c:	31 93       	st	Z+, r19
    696e:	de f6       	brtc	.-74     	; 0x6926 <__ultoa_invert+0xe>
    6970:	cf 01       	movw	r24, r30
    6972:	08 95       	ret
    6974:	46 2f       	mov	r20, r22
    6976:	47 70       	andi	r20, 0x07	; 7
    6978:	40 5d       	subi	r20, 0xD0	; 208
    697a:	41 93       	st	Z+, r20
    697c:	b3 e0       	ldi	r27, 0x03	; 3
    697e:	0f d0       	rcall	.+30     	; 0x699e <__ultoa_invert+0x86>
    6980:	c9 f7       	brne	.-14     	; 0x6974 <__ultoa_invert+0x5c>
    6982:	f6 cf       	rjmp	.-20     	; 0x6970 <__ultoa_invert+0x58>
    6984:	46 2f       	mov	r20, r22
    6986:	4f 70       	andi	r20, 0x0F	; 15
    6988:	40 5d       	subi	r20, 0xD0	; 208
    698a:	4a 33       	cpi	r20, 0x3A	; 58
    698c:	18 f0       	brcs	.+6      	; 0x6994 <__ultoa_invert+0x7c>
    698e:	49 5d       	subi	r20, 0xD9	; 217
    6990:	31 fd       	sbrc	r19, 1
    6992:	40 52       	subi	r20, 0x20	; 32
    6994:	41 93       	st	Z+, r20
    6996:	02 d0       	rcall	.+4      	; 0x699c <__ultoa_invert+0x84>
    6998:	a9 f7       	brne	.-22     	; 0x6984 <__ultoa_invert+0x6c>
    699a:	ea cf       	rjmp	.-44     	; 0x6970 <__ultoa_invert+0x58>
    699c:	b4 e0       	ldi	r27, 0x04	; 4
    699e:	a6 95       	lsr	r26
    69a0:	97 95       	ror	r25
    69a2:	87 95       	ror	r24
    69a4:	77 95       	ror	r23
    69a6:	67 95       	ror	r22
    69a8:	ba 95       	dec	r27
    69aa:	c9 f7       	brne	.-14     	; 0x699e <__ultoa_invert+0x86>
    69ac:	00 97       	sbiw	r24, 0x00	; 0
    69ae:	61 05       	cpc	r22, r1
    69b0:	71 05       	cpc	r23, r1
    69b2:	08 95       	ret
    69b4:	9b 01       	movw	r18, r22
    69b6:	ac 01       	movw	r20, r24
    69b8:	0a 2e       	mov	r0, r26
    69ba:	06 94       	lsr	r0
    69bc:	57 95       	ror	r21
    69be:	47 95       	ror	r20
    69c0:	37 95       	ror	r19
    69c2:	27 95       	ror	r18
    69c4:	ba 95       	dec	r27
    69c6:	c9 f7       	brne	.-14     	; 0x69ba <__ultoa_invert+0xa2>
    69c8:	62 0f       	add	r22, r18
    69ca:	73 1f       	adc	r23, r19
    69cc:	84 1f       	adc	r24, r20
    69ce:	95 1f       	adc	r25, r21
    69d0:	a0 1d       	adc	r26, r0
    69d2:	08 95       	ret

000069d4 <__eerd_byte_m128rfa1>:
    69d4:	f9 99       	sbic	0x1f, 1	; 31
    69d6:	fe cf       	rjmp	.-4      	; 0x69d4 <__eerd_byte_m128rfa1>
    69d8:	92 bd       	out	0x22, r25	; 34
    69da:	81 bd       	out	0x21, r24	; 33
    69dc:	f8 9a       	sbi	0x1f, 0	; 31
    69de:	99 27       	eor	r25, r25
    69e0:	80 b5       	in	r24, 0x20	; 32
    69e2:	08 95       	ret

000069e4 <__eewr_byte_m128rfa1>:
    69e4:	26 2f       	mov	r18, r22

000069e6 <__eewr_r18_m128rfa1>:
    69e6:	f9 99       	sbic	0x1f, 1	; 31
    69e8:	fe cf       	rjmp	.-4      	; 0x69e6 <__eewr_r18_m128rfa1>
    69ea:	1f ba       	out	0x1f, r1	; 31
    69ec:	92 bd       	out	0x22, r25	; 34
    69ee:	81 bd       	out	0x21, r24	; 33
    69f0:	20 bd       	out	0x20, r18	; 32
    69f2:	0f b6       	in	r0, 0x3f	; 63
    69f4:	f8 94       	cli
    69f6:	fa 9a       	sbi	0x1f, 2	; 31
    69f8:	f9 9a       	sbi	0x1f, 1	; 31
    69fa:	0f be       	out	0x3f, r0	; 63
    69fc:	01 96       	adiw	r24, 0x01	; 1
    69fe:	08 95       	ret

00006a00 <calloc>:
    6a00:	0f 93       	push	r16
    6a02:	1f 93       	push	r17
    6a04:	cf 93       	push	r28
    6a06:	df 93       	push	r29
    6a08:	86 9f       	mul	r24, r22
    6a0a:	80 01       	movw	r16, r0
    6a0c:	87 9f       	mul	r24, r23
    6a0e:	10 0d       	add	r17, r0
    6a10:	96 9f       	mul	r25, r22
    6a12:	10 0d       	add	r17, r0
    6a14:	11 24       	eor	r1, r1
    6a16:	c8 01       	movw	r24, r16
    6a18:	0e 94 1c 35 	call	0x6a38	; 0x6a38 <malloc>
    6a1c:	ec 01       	movw	r28, r24
    6a1e:	00 97       	sbiw	r24, 0x00	; 0
    6a20:	29 f0       	breq	.+10     	; 0x6a2c <calloc+0x2c>
    6a22:	a8 01       	movw	r20, r16
    6a24:	60 e0       	ldi	r22, 0x00	; 0
    6a26:	70 e0       	ldi	r23, 0x00	; 0
    6a28:	0e 94 49 36 	call	0x6c92	; 0x6c92 <memset>
    6a2c:	ce 01       	movw	r24, r28
    6a2e:	df 91       	pop	r29
    6a30:	cf 91       	pop	r28
    6a32:	1f 91       	pop	r17
    6a34:	0f 91       	pop	r16
    6a36:	08 95       	ret

00006a38 <malloc>:
    6a38:	cf 93       	push	r28
    6a3a:	df 93       	push	r29
    6a3c:	82 30       	cpi	r24, 0x02	; 2
    6a3e:	91 05       	cpc	r25, r1
    6a40:	10 f4       	brcc	.+4      	; 0x6a46 <malloc+0xe>
    6a42:	82 e0       	ldi	r24, 0x02	; 2
    6a44:	90 e0       	ldi	r25, 0x00	; 0
    6a46:	e0 91 5e 0a 	lds	r30, 0x0A5E
    6a4a:	f0 91 5f 0a 	lds	r31, 0x0A5F
    6a4e:	20 e0       	ldi	r18, 0x00	; 0
    6a50:	30 e0       	ldi	r19, 0x00	; 0
    6a52:	c0 e0       	ldi	r28, 0x00	; 0
    6a54:	d0 e0       	ldi	r29, 0x00	; 0
    6a56:	30 97       	sbiw	r30, 0x00	; 0
    6a58:	11 f1       	breq	.+68     	; 0x6a9e <malloc+0x66>
    6a5a:	40 81       	ld	r20, Z
    6a5c:	51 81       	ldd	r21, Z+1	; 0x01
    6a5e:	48 17       	cp	r20, r24
    6a60:	59 07       	cpc	r21, r25
    6a62:	c0 f0       	brcs	.+48     	; 0x6a94 <malloc+0x5c>
    6a64:	48 17       	cp	r20, r24
    6a66:	59 07       	cpc	r21, r25
    6a68:	61 f4       	brne	.+24     	; 0x6a82 <malloc+0x4a>
    6a6a:	82 81       	ldd	r24, Z+2	; 0x02
    6a6c:	93 81       	ldd	r25, Z+3	; 0x03
    6a6e:	20 97       	sbiw	r28, 0x00	; 0
    6a70:	19 f0       	breq	.+6      	; 0x6a78 <malloc+0x40>
    6a72:	9b 83       	std	Y+3, r25	; 0x03
    6a74:	8a 83       	std	Y+2, r24	; 0x02
    6a76:	2b c0       	rjmp	.+86     	; 0x6ace <malloc+0x96>
    6a78:	90 93 5f 0a 	sts	0x0A5F, r25
    6a7c:	80 93 5e 0a 	sts	0x0A5E, r24
    6a80:	26 c0       	rjmp	.+76     	; 0x6ace <malloc+0x96>
    6a82:	21 15       	cp	r18, r1
    6a84:	31 05       	cpc	r19, r1
    6a86:	19 f0       	breq	.+6      	; 0x6a8e <malloc+0x56>
    6a88:	42 17       	cp	r20, r18
    6a8a:	53 07       	cpc	r21, r19
    6a8c:	18 f4       	brcc	.+6      	; 0x6a94 <malloc+0x5c>
    6a8e:	9a 01       	movw	r18, r20
    6a90:	be 01       	movw	r22, r28
    6a92:	df 01       	movw	r26, r30
    6a94:	ef 01       	movw	r28, r30
    6a96:	02 80       	ldd	r0, Z+2	; 0x02
    6a98:	f3 81       	ldd	r31, Z+3	; 0x03
    6a9a:	e0 2d       	mov	r30, r0
    6a9c:	dc cf       	rjmp	.-72     	; 0x6a56 <malloc+0x1e>
    6a9e:	21 15       	cp	r18, r1
    6aa0:	31 05       	cpc	r19, r1
    6aa2:	09 f1       	breq	.+66     	; 0x6ae6 <malloc+0xae>
    6aa4:	28 1b       	sub	r18, r24
    6aa6:	39 0b       	sbc	r19, r25
    6aa8:	24 30       	cpi	r18, 0x04	; 4
    6aaa:	31 05       	cpc	r19, r1
    6aac:	90 f4       	brcc	.+36     	; 0x6ad2 <malloc+0x9a>
    6aae:	12 96       	adiw	r26, 0x02	; 2
    6ab0:	8d 91       	ld	r24, X+
    6ab2:	9c 91       	ld	r25, X
    6ab4:	13 97       	sbiw	r26, 0x03	; 3
    6ab6:	61 15       	cp	r22, r1
    6ab8:	71 05       	cpc	r23, r1
    6aba:	21 f0       	breq	.+8      	; 0x6ac4 <malloc+0x8c>
    6abc:	fb 01       	movw	r30, r22
    6abe:	93 83       	std	Z+3, r25	; 0x03
    6ac0:	82 83       	std	Z+2, r24	; 0x02
    6ac2:	04 c0       	rjmp	.+8      	; 0x6acc <malloc+0x94>
    6ac4:	90 93 5f 0a 	sts	0x0A5F, r25
    6ac8:	80 93 5e 0a 	sts	0x0A5E, r24
    6acc:	fd 01       	movw	r30, r26
    6ace:	32 96       	adiw	r30, 0x02	; 2
    6ad0:	44 c0       	rjmp	.+136    	; 0x6b5a <malloc+0x122>
    6ad2:	fd 01       	movw	r30, r26
    6ad4:	e2 0f       	add	r30, r18
    6ad6:	f3 1f       	adc	r31, r19
    6ad8:	81 93       	st	Z+, r24
    6ada:	91 93       	st	Z+, r25
    6adc:	22 50       	subi	r18, 0x02	; 2
    6ade:	31 09       	sbc	r19, r1
    6ae0:	2d 93       	st	X+, r18
    6ae2:	3c 93       	st	X, r19
    6ae4:	3a c0       	rjmp	.+116    	; 0x6b5a <malloc+0x122>
    6ae6:	20 91 5c 0a 	lds	r18, 0x0A5C
    6aea:	30 91 5d 0a 	lds	r19, 0x0A5D
    6aee:	23 2b       	or	r18, r19
    6af0:	41 f4       	brne	.+16     	; 0x6b02 <malloc+0xca>
    6af2:	20 91 23 02 	lds	r18, 0x0223
    6af6:	30 91 24 02 	lds	r19, 0x0224
    6afa:	30 93 5d 0a 	sts	0x0A5D, r19
    6afe:	20 93 5c 0a 	sts	0x0A5C, r18
    6b02:	20 91 21 02 	lds	r18, 0x0221
    6b06:	30 91 22 02 	lds	r19, 0x0222
    6b0a:	21 15       	cp	r18, r1
    6b0c:	31 05       	cpc	r19, r1
    6b0e:	41 f4       	brne	.+16     	; 0x6b20 <malloc+0xe8>
    6b10:	2d b7       	in	r18, 0x3d	; 61
    6b12:	3e b7       	in	r19, 0x3e	; 62
    6b14:	40 91 25 02 	lds	r20, 0x0225
    6b18:	50 91 26 02 	lds	r21, 0x0226
    6b1c:	24 1b       	sub	r18, r20
    6b1e:	35 0b       	sbc	r19, r21
    6b20:	e0 91 5c 0a 	lds	r30, 0x0A5C
    6b24:	f0 91 5d 0a 	lds	r31, 0x0A5D
    6b28:	e2 17       	cp	r30, r18
    6b2a:	f3 07       	cpc	r31, r19
    6b2c:	a0 f4       	brcc	.+40     	; 0x6b56 <malloc+0x11e>
    6b2e:	2e 1b       	sub	r18, r30
    6b30:	3f 0b       	sbc	r19, r31
    6b32:	28 17       	cp	r18, r24
    6b34:	39 07       	cpc	r19, r25
    6b36:	78 f0       	brcs	.+30     	; 0x6b56 <malloc+0x11e>
    6b38:	ac 01       	movw	r20, r24
    6b3a:	4e 5f       	subi	r20, 0xFE	; 254
    6b3c:	5f 4f       	sbci	r21, 0xFF	; 255
    6b3e:	24 17       	cp	r18, r20
    6b40:	35 07       	cpc	r19, r21
    6b42:	48 f0       	brcs	.+18     	; 0x6b56 <malloc+0x11e>
    6b44:	4e 0f       	add	r20, r30
    6b46:	5f 1f       	adc	r21, r31
    6b48:	50 93 5d 0a 	sts	0x0A5D, r21
    6b4c:	40 93 5c 0a 	sts	0x0A5C, r20
    6b50:	81 93       	st	Z+, r24
    6b52:	91 93       	st	Z+, r25
    6b54:	02 c0       	rjmp	.+4      	; 0x6b5a <malloc+0x122>
    6b56:	e0 e0       	ldi	r30, 0x00	; 0
    6b58:	f0 e0       	ldi	r31, 0x00	; 0
    6b5a:	cf 01       	movw	r24, r30
    6b5c:	df 91       	pop	r29
    6b5e:	cf 91       	pop	r28
    6b60:	08 95       	ret

00006b62 <free>:
    6b62:	0f 93       	push	r16
    6b64:	1f 93       	push	r17
    6b66:	cf 93       	push	r28
    6b68:	df 93       	push	r29
    6b6a:	00 97       	sbiw	r24, 0x00	; 0
    6b6c:	09 f4       	brne	.+2      	; 0x6b70 <free+0xe>
    6b6e:	8c c0       	rjmp	.+280    	; 0x6c88 <free+0x126>
    6b70:	fc 01       	movw	r30, r24
    6b72:	32 97       	sbiw	r30, 0x02	; 2
    6b74:	13 82       	std	Z+3, r1	; 0x03
    6b76:	12 82       	std	Z+2, r1	; 0x02
    6b78:	00 91 5e 0a 	lds	r16, 0x0A5E
    6b7c:	10 91 5f 0a 	lds	r17, 0x0A5F
    6b80:	01 15       	cp	r16, r1
    6b82:	11 05       	cpc	r17, r1
    6b84:	81 f4       	brne	.+32     	; 0x6ba6 <free+0x44>
    6b86:	20 81       	ld	r18, Z
    6b88:	31 81       	ldd	r19, Z+1	; 0x01
    6b8a:	82 0f       	add	r24, r18
    6b8c:	93 1f       	adc	r25, r19
    6b8e:	20 91 5c 0a 	lds	r18, 0x0A5C
    6b92:	30 91 5d 0a 	lds	r19, 0x0A5D
    6b96:	28 17       	cp	r18, r24
    6b98:	39 07       	cpc	r19, r25
    6b9a:	79 f5       	brne	.+94     	; 0x6bfa <free+0x98>
    6b9c:	f0 93 5d 0a 	sts	0x0A5D, r31
    6ba0:	e0 93 5c 0a 	sts	0x0A5C, r30
    6ba4:	71 c0       	rjmp	.+226    	; 0x6c88 <free+0x126>
    6ba6:	d8 01       	movw	r26, r16
    6ba8:	40 e0       	ldi	r20, 0x00	; 0
    6baa:	50 e0       	ldi	r21, 0x00	; 0
    6bac:	ae 17       	cp	r26, r30
    6bae:	bf 07       	cpc	r27, r31
    6bb0:	50 f4       	brcc	.+20     	; 0x6bc6 <free+0x64>
    6bb2:	12 96       	adiw	r26, 0x02	; 2
    6bb4:	2d 91       	ld	r18, X+
    6bb6:	3c 91       	ld	r19, X
    6bb8:	13 97       	sbiw	r26, 0x03	; 3
    6bba:	ad 01       	movw	r20, r26
    6bbc:	21 15       	cp	r18, r1
    6bbe:	31 05       	cpc	r19, r1
    6bc0:	09 f1       	breq	.+66     	; 0x6c04 <free+0xa2>
    6bc2:	d9 01       	movw	r26, r18
    6bc4:	f3 cf       	rjmp	.-26     	; 0x6bac <free+0x4a>
    6bc6:	9d 01       	movw	r18, r26
    6bc8:	da 01       	movw	r26, r20
    6bca:	33 83       	std	Z+3, r19	; 0x03
    6bcc:	22 83       	std	Z+2, r18	; 0x02
    6bce:	60 81       	ld	r22, Z
    6bd0:	71 81       	ldd	r23, Z+1	; 0x01
    6bd2:	86 0f       	add	r24, r22
    6bd4:	97 1f       	adc	r25, r23
    6bd6:	82 17       	cp	r24, r18
    6bd8:	93 07       	cpc	r25, r19
    6bda:	69 f4       	brne	.+26     	; 0x6bf6 <free+0x94>
    6bdc:	ec 01       	movw	r28, r24
    6bde:	28 81       	ld	r18, Y
    6be0:	39 81       	ldd	r19, Y+1	; 0x01
    6be2:	26 0f       	add	r18, r22
    6be4:	37 1f       	adc	r19, r23
    6be6:	2e 5f       	subi	r18, 0xFE	; 254
    6be8:	3f 4f       	sbci	r19, 0xFF	; 255
    6bea:	31 83       	std	Z+1, r19	; 0x01
    6bec:	20 83       	st	Z, r18
    6bee:	8a 81       	ldd	r24, Y+2	; 0x02
    6bf0:	9b 81       	ldd	r25, Y+3	; 0x03
    6bf2:	93 83       	std	Z+3, r25	; 0x03
    6bf4:	82 83       	std	Z+2, r24	; 0x02
    6bf6:	45 2b       	or	r20, r21
    6bf8:	29 f4       	brne	.+10     	; 0x6c04 <free+0xa2>
    6bfa:	f0 93 5f 0a 	sts	0x0A5F, r31
    6bfe:	e0 93 5e 0a 	sts	0x0A5E, r30
    6c02:	42 c0       	rjmp	.+132    	; 0x6c88 <free+0x126>
    6c04:	13 96       	adiw	r26, 0x03	; 3
    6c06:	fc 93       	st	X, r31
    6c08:	ee 93       	st	-X, r30
    6c0a:	12 97       	sbiw	r26, 0x02	; 2
    6c0c:	ed 01       	movw	r28, r26
    6c0e:	49 91       	ld	r20, Y+
    6c10:	59 91       	ld	r21, Y+
    6c12:	9e 01       	movw	r18, r28
    6c14:	24 0f       	add	r18, r20
    6c16:	35 1f       	adc	r19, r21
    6c18:	e2 17       	cp	r30, r18
    6c1a:	f3 07       	cpc	r31, r19
    6c1c:	71 f4       	brne	.+28     	; 0x6c3a <free+0xd8>
    6c1e:	80 81       	ld	r24, Z
    6c20:	91 81       	ldd	r25, Z+1	; 0x01
    6c22:	84 0f       	add	r24, r20
    6c24:	95 1f       	adc	r25, r21
    6c26:	02 96       	adiw	r24, 0x02	; 2
    6c28:	11 96       	adiw	r26, 0x01	; 1
    6c2a:	9c 93       	st	X, r25
    6c2c:	8e 93       	st	-X, r24
    6c2e:	82 81       	ldd	r24, Z+2	; 0x02
    6c30:	93 81       	ldd	r25, Z+3	; 0x03
    6c32:	13 96       	adiw	r26, 0x03	; 3
    6c34:	9c 93       	st	X, r25
    6c36:	8e 93       	st	-X, r24
    6c38:	12 97       	sbiw	r26, 0x02	; 2
    6c3a:	e0 e0       	ldi	r30, 0x00	; 0
    6c3c:	f0 e0       	ldi	r31, 0x00	; 0
    6c3e:	d8 01       	movw	r26, r16
    6c40:	12 96       	adiw	r26, 0x02	; 2
    6c42:	8d 91       	ld	r24, X+
    6c44:	9c 91       	ld	r25, X
    6c46:	13 97       	sbiw	r26, 0x03	; 3
    6c48:	00 97       	sbiw	r24, 0x00	; 0
    6c4a:	19 f0       	breq	.+6      	; 0x6c52 <free+0xf0>
    6c4c:	f8 01       	movw	r30, r16
    6c4e:	8c 01       	movw	r16, r24
    6c50:	f6 cf       	rjmp	.-20     	; 0x6c3e <free+0xdc>
    6c52:	8d 91       	ld	r24, X+
    6c54:	9c 91       	ld	r25, X
    6c56:	98 01       	movw	r18, r16
    6c58:	2e 5f       	subi	r18, 0xFE	; 254
    6c5a:	3f 4f       	sbci	r19, 0xFF	; 255
    6c5c:	82 0f       	add	r24, r18
    6c5e:	93 1f       	adc	r25, r19
    6c60:	20 91 5c 0a 	lds	r18, 0x0A5C
    6c64:	30 91 5d 0a 	lds	r19, 0x0A5D
    6c68:	28 17       	cp	r18, r24
    6c6a:	39 07       	cpc	r19, r25
    6c6c:	69 f4       	brne	.+26     	; 0x6c88 <free+0x126>
    6c6e:	30 97       	sbiw	r30, 0x00	; 0
    6c70:	29 f4       	brne	.+10     	; 0x6c7c <free+0x11a>
    6c72:	10 92 5f 0a 	sts	0x0A5F, r1
    6c76:	10 92 5e 0a 	sts	0x0A5E, r1
    6c7a:	02 c0       	rjmp	.+4      	; 0x6c80 <free+0x11e>
    6c7c:	13 82       	std	Z+3, r1	; 0x03
    6c7e:	12 82       	std	Z+2, r1	; 0x02
    6c80:	10 93 5d 0a 	sts	0x0A5D, r17
    6c84:	00 93 5c 0a 	sts	0x0A5C, r16
    6c88:	df 91       	pop	r29
    6c8a:	cf 91       	pop	r28
    6c8c:	1f 91       	pop	r17
    6c8e:	0f 91       	pop	r16
    6c90:	08 95       	ret

00006c92 <memset>:
    6c92:	dc 01       	movw	r26, r24
    6c94:	01 c0       	rjmp	.+2      	; 0x6c98 <memset+0x6>
    6c96:	6d 93       	st	X+, r22
    6c98:	41 50       	subi	r20, 0x01	; 1
    6c9a:	50 40       	sbci	r21, 0x00	; 0
    6c9c:	e0 f7       	brcc	.-8      	; 0x6c96 <memset+0x4>
    6c9e:	08 95       	ret

00006ca0 <_exit>:
    6ca0:	f8 94       	cli

00006ca2 <__stop_program>:
    6ca2:	ff cf       	rjmp	.-2      	; 0x6ca2 <__stop_program>
