// Seed: 663061667
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  tri   id_3
);
  assign id_1 = -1 != id_2;
  assign id_1 = id_3;
  logic id_5;
endmodule
module module_1 #(
    parameter id_20 = 32'd50,
    parameter id_22 = 32'd68
) (
    input tri id_0,
    input wand id_1,
    output tri0 id_2,
    output uwire id_3,
    input tri id_4
    , id_59, id_60,
    output wire id_5,
    output supply1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input wire id_10,
    input wand id_11,
    input tri id_12,
    input supply1 id_13,
    output tri1 id_14,
    input wor id_15,
    output tri1 id_16,
    input tri id_17,
    input uwire id_18,
    output supply0 id_19,
    input wire _id_20,
    input wor id_21,
    output supply1 _id_22,
    output tri1 id_23,
    input wor id_24,
    output wire id_25,
    input tri id_26,
    input wand id_27,
    input wire id_28,
    input supply1 id_29,
    output tri1 id_30,
    input tri0 id_31,
    input supply0 id_32,
    input tri id_33,
    input supply1 id_34,
    input wire id_35,
    output supply1 id_36,
    input tri1 id_37,
    output wor id_38,
    output wire id_39,
    input wire id_40,
    input wire id_41,
    input supply1 id_42[id_20 : id_22],
    input tri0 id_43,
    input tri1 id_44,
    output tri id_45,
    input wire id_46,
    input wire id_47,
    output tri1 id_48,
    input tri id_49,
    input tri0 id_50,
    input tri id_51,
    input supply1 id_52[-1 'b0 : {  -1 'b0 /  1 'd0 {  1  ?  1 : 1  }  }],
    input tri id_53,
    output uwire id_54,
    input wire id_55,
    input uwire id_56,
    input wor id_57
);
  uwire id_61 = 1'b0, id_62 = this & id_18;
  module_0 modCall_1 (
      id_41,
      id_7,
      id_31,
      id_46
  );
endmodule
