// All rights reserved ADENEO EMBEDDED 2010
/*
===============================================================================
*             Texas Instruments OMAP(TM) Platform Software
* (c) Copyright Texas Instruments, Incorporated. All Rights Reserved.
*
* Use of this software is controlled by the terms and conditions found
* in the license agreement under which this software has been supplied.
*
===============================================================================
*/
#include "omap3530.h"

//-----------------------------------------------------------------------------
#define ETK_OBSMUX           (7)

//-----------------------------------------------------------------------------

typedef enum {
    WKUP_OBSERVABILITY,
    CORE_OBSERVABILITY
} Observe_Domain;

//-----------------------------------------------------------------------------

typedef struct {
    UINT        offset;
    UINT        mask;
    UINT        shift;
} OBSERVE_ETK;

typedef struct {
    UINT        offset;
    UINT        mask;
    UINT        shift;
} OBSERVE_WKUP;

typedef struct {
    UINT        offset;
    UINT        mask;
    UINT        shift;
} OBSERVE_CORE;

//-----------------------------------------------------------------------------

typedef struct
{
    Observe_Domain          domain;
    OBSERVE_ETK            *pEtk;
    OBSERVE_WKUP           *pWkup;
    OBSERVE_CORE           *pCore;
    UINT                    val;
} OBSERVE_ENTRY;

typedef struct {
    WCHAR const    *szEntry;
    OBSERVE_ENTRY  *pEntry;
} OBSERVE_ITEM;

//-----------------------------------------------------------------------------

#define etk_offset(field)       (((LONG)&(((OMAP_SYSC_PADCONFS_REGS*)0)->field)))
#define wkup_offset(field)      (((LONG)&(((OMAP_SYSC_GENERAL_WKUP_REGS*)0)->field)))
#define core_offset(field)      (((LONG)&(((OMAP_SYSC_GENERAL_REGS*)0)->field)))

#define DECL_ETKOBS(n, o, m, s) OBSERVE_ETK n = {etk_offset(o), m, s}
#define DECL_WKUPOBS(n, o, m, s)  OBSERVE_WKUP n = {wkup_offset(o), m, s}
#define DECL_COREOBS(n, o, m, s)  OBSERVE_CORE n = {core_offset(o), m, s}

#define DECL_COREOBS_ENTRY(n, e, w, c, v) OBSERVE_ENTRY n = {CORE_OBSERVABILITY, &e, &w, &c, v}
#define DECL_WKUPOBS_ENTRY(n, e, w, v) OBSERVE_ENTRY n = {WKUP_OBSERVABILITY, &e, &w, NULL, v}

#define DECL_OBSERVE_ITEM(x)        {L#x, &x}

//-----------------------------------------------------------------------------

DECL_ETKOBS(CONTROL_PADCONF_ETK_CLK, CONTROL_PADCONF_ETK_CLK, 0xFFFF0000, 0);
DECL_ETKOBS(CONTROL_PADCONF_ETK_CTL, CONTROL_PADCONF_ETK_CLK, 0x0000FFFF, 16);
DECL_ETKOBS(CONTROL_PADCONF_ETK_D0, CONTROL_PADCONF_ETK_D0, 0xFFFF0000, 0);
DECL_ETKOBS(CONTROL_PADCONF_ETK_D1, CONTROL_PADCONF_ETK_D0, 0x0000FFFF, 16);
DECL_ETKOBS(CONTROL_PADCONF_ETK_D2, CONTROL_PADCONF_ETK_D2, 0xFFFF0000, 0);
DECL_ETKOBS(CONTROL_PADCONF_ETK_D3, CONTROL_PADCONF_ETK_D2, 0x0000FFFF, 16);
DECL_ETKOBS(CONTROL_PADCONF_ETK_D4, CONTROL_PADCONF_ETK_D4, 0xFFFF0000, 0);
DECL_ETKOBS(CONTROL_PADCONF_ETK_D5, CONTROL_PADCONF_ETK_D4, 0x0000FFFF, 16);
DECL_ETKOBS(CONTROL_PADCONF_ETK_D6, CONTROL_PADCONF_ETK_D6, 0xFFFF0000, 0);
DECL_ETKOBS(CONTROL_PADCONF_ETK_D7, CONTROL_PADCONF_ETK_D6, 0x0000FFFF, 16);
DECL_ETKOBS(CONTROL_PADCONF_ETK_D8, CONTROL_PADCONF_ETK_D8, 0xFFFF0000, 0);
DECL_ETKOBS(CONTROL_PADCONF_ETK_D9, CONTROL_PADCONF_ETK_D8, 0x0000FFFF, 16);
DECL_ETKOBS(CONTROL_PADCONF_ETK_D10, CONTROL_PADCONF_ETK_D10, 0xFFFF0000, 0);
DECL_ETKOBS(CONTROL_PADCONF_ETK_D11, CONTROL_PADCONF_ETK_D10, 0x0000FFFF, 16);
DECL_ETKOBS(CONTROL_PADCONF_ETK_D12, CONTROL_PADCONF_ETK_D12, 0xFFFF0000, 0);
DECL_ETKOBS(CONTROL_PADCONF_ETK_D13, CONTROL_PADCONF_ETK_D12, 0x0000FFFF, 16);
DECL_ETKOBS(CONTROL_PADCONF_ETK_D14, CONTROL_PADCONF_ETK_D14, 0xFFFF0000, 0);
DECL_ETKOBS(CONTROL_PADCONF_ETK_D15, CONTROL_PADCONF_ETK_D14, 0x0000FFFF, 16);

DECL_WKUPOBS(WKUPOBSMUX0, CONTROL_WKUP_DEBOBS_0, 0xFFFFFFE0, 0);
DECL_WKUPOBS(WKUPOBSMUX1, CONTROL_WKUP_DEBOBS_0, 0xFFFFE0FF, 8);
DECL_WKUPOBS(WKUPOBSMUX2, CONTROL_WKUP_DEBOBS_0, 0xFFE0FFFF, 16);
DECL_WKUPOBS(WKUPOBSMUX3, CONTROL_WKUP_DEBOBS_0, 0xE0FFFFFF, 24);
DECL_WKUPOBS(WKUPOBSMUX4, CONTROL_WKUP_DEBOBS_1, 0xFFFFFFE0, 0);
DECL_WKUPOBS(WKUPOBSMUX5, CONTROL_WKUP_DEBOBS_1, 0xFFFFE0FF, 8);
DECL_WKUPOBS(WKUPOBSMUX6, CONTROL_WKUP_DEBOBS_1, 0xFFE0FFFF, 16);
DECL_WKUPOBS(WKUPOBSMUX7, CONTROL_WKUP_DEBOBS_1, 0xE0FFFFFF, 24);
DECL_WKUPOBS(WKUPOBSMUX8, CONTROL_WKUP_DEBOBS_2, 0xFFFFFFE0, 0);
DECL_WKUPOBS(WKUPOBSMUX9, CONTROL_WKUP_DEBOBS_2, 0xFFFFE0FF, 8);
DECL_WKUPOBS(WKUPOBSMUX10, CONTROL_WKUP_DEBOBS_2, 0xFFE0FFFF, 16);
DECL_WKUPOBS(WKUPOBSMUX11, CONTROL_WKUP_DEBOBS_2, 0xE0FFFFFF, 24);
DECL_WKUPOBS(WKUPOBSMUX12, CONTROL_WKUP_DEBOBS_3, 0xFFFFFFE0, 0);
DECL_WKUPOBS(WKUPOBSMUX13, CONTROL_WKUP_DEBOBS_3, 0xFFFFE0FF, 8);
DECL_WKUPOBS(WKUPOBSMUX14, CONTROL_WKUP_DEBOBS_3, 0xFFE0FFFF, 16);
DECL_WKUPOBS(WKUPOBSMUX15, CONTROL_WKUP_DEBOBS_3, 0xE0FFFFFF, 24);
DECL_WKUPOBS(WKUPOBSMUX16, CONTROL_WKUP_DEBOBS_4, 0xFFFFFFE0, 0);
DECL_WKUPOBS(WKUPOBSMUX17, CONTROL_WKUP_DEBOBS_4, 0xFFFFE0FF, 8);

DECL_COREOBS(OBSMUX0, CONTROL_DEBOBS_0, 0x0000FFFF, 16);
DECL_COREOBS(OBSMUX1, CONTROL_DEBOBS_0, 0xFFFF0000, 0);
DECL_COREOBS(OBSMUX2, CONTROL_DEBOBS_1, 0x0000FFFF, 16);
DECL_COREOBS(OBSMUX3, CONTROL_DEBOBS_1, 0xFFFF0000, 0);
DECL_COREOBS(OBSMUX4, CONTROL_DEBOBS_2, 0x0000FFFF, 16);
DECL_COREOBS(OBSMUX5, CONTROL_DEBOBS_2, 0xFFFF0000, 0);
DECL_COREOBS(OBSMUX6, CONTROL_DEBOBS_3, 0x0000FFFF, 16);
DECL_COREOBS(OBSMUX7, CONTROL_DEBOBS_3, 0xFFFF0000, 0);
DECL_COREOBS(OBSMUX8, CONTROL_DEBOBS_4, 0x0000FFFF, 16);
DECL_COREOBS(OBSMUX9, CONTROL_DEBOBS_4, 0xFFFF0000, 0);
DECL_COREOBS(OBSMUX10, CONTROL_DEBOBS_5, 0x0000FFFF, 16);
DECL_COREOBS(OBSMUX11, CONTROL_DEBOBS_5, 0xFFFF0000, 0);
DECL_COREOBS(OBSMUX12, CONTROL_DEBOBS_6, 0x0000FFFF, 16);
DECL_COREOBS(OBSMUX13, CONTROL_DEBOBS_6, 0xFFFF0000, 0);
DECL_COREOBS(OBSMUX14, CONTROL_DEBOBS_7, 0x0000FFFF, 16);
DECL_COREOBS(OBSMUX15, CONTROL_DEBOBS_7, 0xFFFF0000, 0);
DECL_COREOBS(OBSMUX16, CONTROL_DEBOBS_8, 0x0000FFFF, 16);
DECL_COREOBS(OBSMUX17, CONTROL_DEBOBS_8, 0xFFFF0000, 0);

//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 0
DECL_COREOBS_ENTRY(CM_96_FCLK, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 1);
DECL_COREOBS_ENTRY(CM_32K_CLK, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 2);
DECL_COREOBS_ENTRY(PRCM_CAM_domainFreeze_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 4);
DECL_COREOBS_ENTRY(PRCM_NEON_forceWakeup, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 5);
DECL_COREOBS_ENTRY(PRCM_COREL4_domainNrea, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 6);
DECL_COREOBS_ENTRY(PRCM_WKUP_domainNready_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 7);
DECL_COREOBS_ENTRY(PRCM_STATE_IS_OFF_IVA2, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 8);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ1_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 17);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ2_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 18);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ3_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 19);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ4_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 20);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ5_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 21);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ6_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 22);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ7_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 23);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ8_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 24);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ9_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 25);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ10_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 26);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ11_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 27);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ12_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 28);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ13_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 29);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ14_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 30);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ15_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 31);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ16_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 32);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ17_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 33);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ18_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 34);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ19_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 35);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ20_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 36);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ21_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 37);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ22_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 38);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ23_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 39);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ24_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 40);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ25_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 41);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ26_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 42);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ27_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 43);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ28_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 44);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ29_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 45);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ30_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 46);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ31_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 47);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ32_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 48);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ33_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 49);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ34_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 50);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ35_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 51);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ36_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 52);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ37_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 53);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ38_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 54);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ39_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 55);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ40_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 56);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ41_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 57);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ42_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 58);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ43_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 59);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ44_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 60);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ45_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 61);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ46_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 62);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ47_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 63);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ48_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 64);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ49_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 65);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ50_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 66);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ51_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 67);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ52_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 68);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ53_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 69);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ54_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 70);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ55_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 71);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ56_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 72);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ57_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 73);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ58_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 74);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ59_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 75);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ60_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 76);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ61_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 77);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ62_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 78);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ63_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 79);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ64_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 80);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ65_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 81);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ66_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 82);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ67_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 83);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ68_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 84);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ69_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 85);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ70_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 86);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ71_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, OBSMUX0, 87);

//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 1
DECL_COREOBS_ENTRY(PRCM_DPLL3_M2_CLK, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 1);
DECL_COREOBS_ENTRY(CM_SYS_CLK, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 2);
DECL_COREOBS_ENTRY(PRCM_DPLL2_ClkIsNotRunning, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 4);
DECL_COREOBS_ENTRY(PRCM_NEON_domainNready, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 5);
DECL_COREOBS_ENTRY(PRCM_WKUP_domainNready_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 7);
DECL_COREOBS_ENTRY(PRCM_STATE_IS_ON_CORE, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 8);
DECL_COREOBS_ENTRY(PRCM_CORE_96M_GFCLK, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 13);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ1_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 17);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ2_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 18);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ3_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 19);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ4_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 20);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ5_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 21);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ6_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 22);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ7_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 23);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ8_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 24);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ9_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 25);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ10_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 26);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ11_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 27);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ12_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 28);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ13_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 29);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ14_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 30);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ15_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 31);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ16_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 32);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ17_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 33);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ18_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 34);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ19_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 35);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ20_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 36);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ21_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 37);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ22_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 38);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ23_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 39);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ24_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 40);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ25_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 41);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ26_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 42);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ27_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 43);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ28_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 44);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ29_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 45);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ30_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 46);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ31_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 47);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ32_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 48);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ33_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 49);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ34_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 50);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ35_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 51);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ36_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 52);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ37_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 53);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ38_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 54);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ39_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 55);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ40_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 56);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ41_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 57);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ42_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 58);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ43_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 59);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ44_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 60);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ45_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 61);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ46_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 62);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ47_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 63);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ48_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 64);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ49_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 65);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ50_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 66);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ51_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 67);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ52_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 68);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ53_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 69);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ54_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 70);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ55_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 71);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ56_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 72);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ57_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 73);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ58_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 74);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ59_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 75);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ60_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 76);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ61_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 77);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ62_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 78);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ63_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 79);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ64_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 80);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ65_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 81);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ66_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 82);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ67_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 83);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ68_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 84);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ69_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 85);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ70_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 86);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ71_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, OBSMUX1, 87);


//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 2
DECL_COREOBS_ENTRY(PRCM_DPLL3_M2X2_CLK, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 1);
DECL_COREOBS_ENTRY(PRCM_DPLL1_freqlock, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 2);
DECL_COREOBS_ENTRY(PRCM_DPLL4_freqlock, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 3);
DECL_COREOBS_ENTRY(PRCM_COREL3_IClkIsNotRunning, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 4);
DECL_COREOBS_ENTRY(PRCM_NEON_forceSleep, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 5);
DECL_COREOBS_ENTRY(PRCM_CAM_domainIsIdle, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 6);
DECL_COREOBS_ENTRY(PRCM_EMU_domainIsIdle, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 7);
DECL_COREOBS_ENTRY(PRCM_STATE_IS_OFF_CORE, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 8);
DECL_COREOBS_ENTRY(PRCM_CORE_48M_GFCLK, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 13);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ1_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 17);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ2_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 18);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ3_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 19);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ4_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 20);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ5_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 21);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ6_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 22);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ7_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 23);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ8_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 24);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ9_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 25);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ10_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 26);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ11_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 27);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ12_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 28);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ13_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 29);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ14_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 30);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ15_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 31);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ16_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 32);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ17_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 33);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ18_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 34);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ19_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 35);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ20_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 36);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ21_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 37);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ22_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 38);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ23_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 39);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ24_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 40);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ25_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 41);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ26_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 42);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ27_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 43);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ28_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 44);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ29_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 45);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ30_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 46);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ31_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 47);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ32_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 48);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ33_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 49);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ34_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 50);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ35_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 51);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ36_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 52);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ37_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 53);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ38_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 54);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ39_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 55);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ40_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 56);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ41_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 57);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ42_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 58);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ43_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 59);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ44_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 60);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ45_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 61);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ46_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 62);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ47_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 63);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ48_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 64);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ49_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 65);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ50_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 66);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ51_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 67);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ52_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 68);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ53_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 69);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ54_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 70);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ55_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 71);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ56_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 72);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ57_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 73);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ58_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 74);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ59_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 75);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ60_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 76);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ61_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 77);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ62_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 78);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ63_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 79);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ64_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 80);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ65_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 81);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ66_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 82);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ67_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 83);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ68_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 84);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ69_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 85);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ70_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 86);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ71_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, OBSMUX2, 87);

//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 3
DECL_COREOBS_ENTRY(PRCM_L3_ICLK, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 1);
DECL_COREOBS_ENTRY(PRCM_DPLL1_bypass, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 2);
DECL_COREOBS_ENTRY(PRCM_DPLL4_bypass, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 3);
DECL_COREOBS_ENTRY(PRCM_IVA2_domainIsIdle, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 5);
DECL_COREOBS_ENTRY(PRCM_CAM_forceWakeup, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 6);
DECL_COREOBS_ENTRY(PRCM_EMU_domainMute, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 7);
DECL_COREOBS_ENTRY(PRCM_SEQ_FORCECLKON, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 8);
DECL_COREOBS_ENTRY(PRCM_CORE_12M_GFCLK, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 13);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ1_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 17);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ2_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 18);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ3_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 19);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ4_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 20);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ5_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 21);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ6_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 22);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ7_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 23);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ8_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 24);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ9_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 25);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ10_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 26);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ11_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 27);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ12_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 28);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ13_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 29);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ14_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 30);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ15_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 31);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ16_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 32);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ17_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 33);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ18_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 34);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ19_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 35);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ20_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 36);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ21_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 37);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ22_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 38);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ23_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 39);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ24_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 40);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ25_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 41);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ26_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 42);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ27_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 43);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ28_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 44);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ29_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 45);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ30_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 46);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ31_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 47);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ32_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 48);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ33_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 49);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ34_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 50);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ35_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 51);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ36_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 52);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ37_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 53);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ38_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 54);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ39_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 55);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ40_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 56);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ41_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 57);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ42_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 58);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ43_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 59);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ44_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 60);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ45_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 61);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ46_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 62);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ47_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 63);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ48_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 64);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ49_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 65);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ50_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 66);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ51_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 67);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ52_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 68);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ53_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 69);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ54_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 70);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ55_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 71);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ56_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 72);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ57_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 73);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ58_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 74);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ59_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 75);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ60_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 76);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ61_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 77);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ62_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 78);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ63_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 79);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ64_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 80);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ65_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 81);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ66_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 82);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ67_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 83);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ68_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 84);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ69_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 85);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ70_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 86);
DECL_COREOBS_ENTRY(SDMA_PI_DMAREQ71_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, OBSMUX3, 87);

//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 4
DECL_COREOBS_ENTRY(PRCM_L4_ICLK, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 1);
DECL_COREOBS_ENTRY(PRCM_DPLL1_idle, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 2);
DECL_COREOBS_ENTRY(PRCM_DPLL4_idle, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 3);
DECL_COREOBS_ENTRY(PRCM_IVA2_forceWakeup, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 5);
DECL_COREOBS_ENTRY(PRCM_CAM_domainNready, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 6);
DECL_COREOBS_ENTRY(PRCM_EMU_forceWakeup, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 7);
DECL_COREOBS_ENTRY(SEQ_FORCECLKONACK, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 8);
DECL_COREOBS_ENTRY(PRCM_CORE_L3_GICLK, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 13);
DECL_COREOBS_ENTRY(mpu_PIIRQ1_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 17);
DECL_COREOBS_ENTRY(mpu_PIIRQ2_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 18);
DECL_COREOBS_ENTRY(mpu_PIIRQ3_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 19);
DECL_COREOBS_ENTRY(mpu_PIIRQ4_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 20);
DECL_COREOBS_ENTRY(mpu_PIIRQ5_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 21);
DECL_COREOBS_ENTRY(mpu_PIIRQ6_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 22);
DECL_COREOBS_ENTRY(mpu_PIIRQ7_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 23);
DECL_COREOBS_ENTRY(mpu_PIIRQ8_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 24);
DECL_COREOBS_ENTRY(mpu_PIIRQ9_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 25);
DECL_COREOBS_ENTRY(mpu_PIIRQ10_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 26);
DECL_COREOBS_ENTRY(mpu_PIIRQ11_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 27);
DECL_COREOBS_ENTRY(mpu_PIIRQ12_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 28);
DECL_COREOBS_ENTRY(mpu_PIIRQ13_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 29);
DECL_COREOBS_ENTRY(mpu_PIIRQ14_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 30);
DECL_COREOBS_ENTRY(mpu_PIIRQ15_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 31);
DECL_COREOBS_ENTRY(mpu_PIIRQ16_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 32);
DECL_COREOBS_ENTRY(mpu_PIIRQ17_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 33);
DECL_COREOBS_ENTRY(mpu_PIIRQ18_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 34);
DECL_COREOBS_ENTRY(mpu_PIIRQ19_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 35);
DECL_COREOBS_ENTRY(mpu_PIIRQ20_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 36);
DECL_COREOBS_ENTRY(mpu_PIIRQ21_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 37);
DECL_COREOBS_ENTRY(mpu_PIIRQ22_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 38);
DECL_COREOBS_ENTRY(mpu_PIIRQ23_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 39);
DECL_COREOBS_ENTRY(mpu_PIIRQ24_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 40);
DECL_COREOBS_ENTRY(mpu_PIIRQ25_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 41);
DECL_COREOBS_ENTRY(mpu_PIIRQ26_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 42);
DECL_COREOBS_ENTRY(mpu_PIIRQ27_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 43);
DECL_COREOBS_ENTRY(mpu_PIIRQ28_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 44);
DECL_COREOBS_ENTRY(mpu_PIIRQ29_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 45);
DECL_COREOBS_ENTRY(mpu_PIIRQ30_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 46);
DECL_COREOBS_ENTRY(mpu_PIIRQ31_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 47);
DECL_COREOBS_ENTRY(mpu_PIIRQ32_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 48);
DECL_COREOBS_ENTRY(mpu_PIIRQ33_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 49);
DECL_COREOBS_ENTRY(mpu_PIIRQ34_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 50);
DECL_COREOBS_ENTRY(mpu_PIIRQ35_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 51);
DECL_COREOBS_ENTRY(mpu_PIIRQ36_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 52);
DECL_COREOBS_ENTRY(mpu_PIIRQ37_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 53);
DECL_COREOBS_ENTRY(mpu_PIIRQ38_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 54);
DECL_COREOBS_ENTRY(mpu_PIIRQ39_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 55);
DECL_COREOBS_ENTRY(mpu_PIIRQ40_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 56);
DECL_COREOBS_ENTRY(mpu_PIIRQ41_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 57);
DECL_COREOBS_ENTRY(mpu_PIIRQ42_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 58);
DECL_COREOBS_ENTRY(mpu_PIIRQ43_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 59);
DECL_COREOBS_ENTRY(mpu_PIIRQ44_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 60);
DECL_COREOBS_ENTRY(mpu_PIIRQ45_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 61);
DECL_COREOBS_ENTRY(mpu_PIIRQ46_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 62);
DECL_COREOBS_ENTRY(mpu_PIIRQ47_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 63);
DECL_COREOBS_ENTRY(mpu_PIIRQ48_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 64);
DECL_COREOBS_ENTRY(mpu_PIIRQ49_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 65);
DECL_COREOBS_ENTRY(mpu_PIIRQ50_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 66);
DECL_COREOBS_ENTRY(mpu_PIIRQ51_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 67);
DECL_COREOBS_ENTRY(mpu_PIIRQ52_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 68);
DECL_COREOBS_ENTRY(mpu_PIIRQ53_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 69);
DECL_COREOBS_ENTRY(mpu_PIIRQ54_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 70);
DECL_COREOBS_ENTRY(mpu_PIIRQ55_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 71);
DECL_COREOBS_ENTRY(mpu_PIIRQ56_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 72);
DECL_COREOBS_ENTRY(mpu_PIIRQ57_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 73);
DECL_COREOBS_ENTRY(mpu_PIIRQ58_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 74);
DECL_COREOBS_ENTRY(mpu_PIIRQ59_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 75);
DECL_COREOBS_ENTRY(mpu_PIIRQ60_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 76);
DECL_COREOBS_ENTRY(mpu_PIIRQ61_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 77);
DECL_COREOBS_ENTRY(mpu_PIIRQ62_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 78);
DECL_COREOBS_ENTRY(mpu_PIIRQ63_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 79);
DECL_COREOBS_ENTRY(mpu_PIIRQ64_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 80);
DECL_COREOBS_ENTRY(mpu_PIIRQ65_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 81);
DECL_COREOBS_ENTRY(mpu_PIIRQ66_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 82);
DECL_COREOBS_ENTRY(mpu_PIIRQ67_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 83);
DECL_COREOBS_ENTRY(mpu_PIIRQ68_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 84);
DECL_COREOBS_ENTRY(mpu_PIIRQ69_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 85);
DECL_COREOBS_ENTRY(mpu_PIIRQ70_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 86);
DECL_COREOBS_ENTRY(mpu_PIIRQ71_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 87);
DECL_COREOBS_ENTRY(mpu_PIIRQ72_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 88);
DECL_COREOBS_ENTRY(mpu_PIIRQ73_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 89);
DECL_COREOBS_ENTRY(mpu_PIIRQ74_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 90);
DECL_COREOBS_ENTRY(mpu_PIIRQ75_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 91);
DECL_COREOBS_ENTRY(mpu_PIIRQ76_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 92);
DECL_COREOBS_ENTRY(mpu_PIIRQ77_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 93);
DECL_COREOBS_ENTRY(mpu_PIIRQ78_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 94);
DECL_COREOBS_ENTRY(mpu_PIIRQ79_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 95);
DECL_COREOBS_ENTRY(mpu_PIIRQ80_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 96);
DECL_COREOBS_ENTRY(mpu_PIIRQ81_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 97);
DECL_COREOBS_ENTRY(mpu_PIIRQ82_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 98);
DECL_COREOBS_ENTRY(mpu_PIIRQ83_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 99);
DECL_COREOBS_ENTRY(mpu_PIIRQ84_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 100);
DECL_COREOBS_ENTRY(mpu_PIIRQ85_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 101);
DECL_COREOBS_ENTRY(mpu_PIIRQ86_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 102);
DECL_COREOBS_ENTRY(mpu_PIIRQ87_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 103);
DECL_COREOBS_ENTRY(mpu_PIIRQ88_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 104);
DECL_COREOBS_ENTRY(mpu_PIIRQ89_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 105);
DECL_COREOBS_ENTRY(mpu_PIIRQ90_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 106);
DECL_COREOBS_ENTRY(mpu_PIIRQ91_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 107);
DECL_COREOBS_ENTRY(mpu_PIIRQ92_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 108);
DECL_COREOBS_ENTRY(mpu_PIIRQ93_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 109);
DECL_COREOBS_ENTRY(mpu_PIIRQ94_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 110);
DECL_COREOBS_ENTRY(mpu_PIIRQ95_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 111);
DECL_COREOBS_ENTRY(mpu_PIIRQ96_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, OBSMUX4, 112);


//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 5
DECL_COREOBS_ENTRY(PRCM_RM_ICLK, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 1);
DECL_COREOBS_ENTRY(PRCM_DPLL1_initz, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 2);
DECL_COREOBS_ENTRY(PRCM_DPLL4_initz, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 3);
DECL_COREOBS_ENTRY(CM_SysClkIsRunning, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 4);
DECL_COREOBS_ENTRY(PRCM_IVA2_domainNready, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 5);
DECL_COREOBS_ENTRY(PRCM_CAM_forceSleep, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 6);
DECL_COREOBS_ENTRY(PRCM_EMU_domainNready, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 7);
DECL_COREOBS_ENTRY(PRCM_CORE_L4_GICLK, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 13);
DECL_COREOBS_ENTRY(mpu_PIIRQ1_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 17);
DECL_COREOBS_ENTRY(mpu_PIIRQ2_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 18);
DECL_COREOBS_ENTRY(mpu_PIIRQ3_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 19);
DECL_COREOBS_ENTRY(mpu_PIIRQ4_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 20);
DECL_COREOBS_ENTRY(mpu_PIIRQ5_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 21);
DECL_COREOBS_ENTRY(mpu_PIIRQ6_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 22);
DECL_COREOBS_ENTRY(mpu_PIIRQ7_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 23);
DECL_COREOBS_ENTRY(mpu_PIIRQ8_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 24);
DECL_COREOBS_ENTRY(mpu_PIIRQ9_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 25);
DECL_COREOBS_ENTRY(mpu_PIIRQ10_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 26);
DECL_COREOBS_ENTRY(mpu_PIIRQ11_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 27);
DECL_COREOBS_ENTRY(mpu_PIIRQ12_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 28);
DECL_COREOBS_ENTRY(mpu_PIIRQ13_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 29);
DECL_COREOBS_ENTRY(mpu_PIIRQ14_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 30);
DECL_COREOBS_ENTRY(mpu_PIIRQ15_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 31);
DECL_COREOBS_ENTRY(mpu_PIIRQ16_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 32);
DECL_COREOBS_ENTRY(mpu_PIIRQ17_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 33);
DECL_COREOBS_ENTRY(mpu_PIIRQ18_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 34);
DECL_COREOBS_ENTRY(mpu_PIIRQ19_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 35);
DECL_COREOBS_ENTRY(mpu_PIIRQ20_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 36);
DECL_COREOBS_ENTRY(mpu_PIIRQ21_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 37);
DECL_COREOBS_ENTRY(mpu_PIIRQ22_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 38);
DECL_COREOBS_ENTRY(mpu_PIIRQ23_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 39);
DECL_COREOBS_ENTRY(mpu_PIIRQ24_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 40);
DECL_COREOBS_ENTRY(mpu_PIIRQ25_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 41);
DECL_COREOBS_ENTRY(mpu_PIIRQ26_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 42);
DECL_COREOBS_ENTRY(mpu_PIIRQ27_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 43);
DECL_COREOBS_ENTRY(mpu_PIIRQ28_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 44);
DECL_COREOBS_ENTRY(mpu_PIIRQ29_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 45);
DECL_COREOBS_ENTRY(mpu_PIIRQ30_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 46);
DECL_COREOBS_ENTRY(mpu_PIIRQ31_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 47);
DECL_COREOBS_ENTRY(mpu_PIIRQ32_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 48);
DECL_COREOBS_ENTRY(mpu_PIIRQ33_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 49);
DECL_COREOBS_ENTRY(mpu_PIIRQ34_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 50);
DECL_COREOBS_ENTRY(mpu_PIIRQ35_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 51);
DECL_COREOBS_ENTRY(mpu_PIIRQ36_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 52);
DECL_COREOBS_ENTRY(mpu_PIIRQ37_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 53);
DECL_COREOBS_ENTRY(mpu_PIIRQ38_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 54);
DECL_COREOBS_ENTRY(mpu_PIIRQ39_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 55);
DECL_COREOBS_ENTRY(mpu_PIIRQ40_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 56);
DECL_COREOBS_ENTRY(mpu_PIIRQ41_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 57);
DECL_COREOBS_ENTRY(mpu_PIIRQ42_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 58);
DECL_COREOBS_ENTRY(mpu_PIIRQ43_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 59);
DECL_COREOBS_ENTRY(mpu_PIIRQ44_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 60);
DECL_COREOBS_ENTRY(mpu_PIIRQ45_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 61);
DECL_COREOBS_ENTRY(mpu_PIIRQ46_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 62);
DECL_COREOBS_ENTRY(mpu_PIIRQ47_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 63);
DECL_COREOBS_ENTRY(mpu_PIIRQ48_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 64);
DECL_COREOBS_ENTRY(mpu_PIIRQ49_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 65);
DECL_COREOBS_ENTRY(mpu_PIIRQ50_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 66);
DECL_COREOBS_ENTRY(mpu_PIIRQ51_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 67);
DECL_COREOBS_ENTRY(mpu_PIIRQ52_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 68);
DECL_COREOBS_ENTRY(mpu_PIIRQ53_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 69);
DECL_COREOBS_ENTRY(mpu_PIIRQ54_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 70);
DECL_COREOBS_ENTRY(mpu_PIIRQ55_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 71);
DECL_COREOBS_ENTRY(mpu_PIIRQ56_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 72);
DECL_COREOBS_ENTRY(mpu_PIIRQ57_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 73);
DECL_COREOBS_ENTRY(mpu_PIIRQ58_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 74);
DECL_COREOBS_ENTRY(mpu_PIIRQ59_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 75);
DECL_COREOBS_ENTRY(mpu_PIIRQ60_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 76);
DECL_COREOBS_ENTRY(mpu_PIIRQ61_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 77);
DECL_COREOBS_ENTRY(mpu_PIIRQ62_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 78);
DECL_COREOBS_ENTRY(mpu_PIIRQ63_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 79);
DECL_COREOBS_ENTRY(mpu_PIIRQ64_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 80);
DECL_COREOBS_ENTRY(mpu_PIIRQ65_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 81);
DECL_COREOBS_ENTRY(mpu_PIIRQ66_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 82);
DECL_COREOBS_ENTRY(mpu_PIIRQ67_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 83);
DECL_COREOBS_ENTRY(mpu_PIIRQ68_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 84);
DECL_COREOBS_ENTRY(mpu_PIIRQ69_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 85);
DECL_COREOBS_ENTRY(mpu_PIIRQ70_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 86);
DECL_COREOBS_ENTRY(mpu_PIIRQ71_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 87);
DECL_COREOBS_ENTRY(mpu_PIIRQ72_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 88);
DECL_COREOBS_ENTRY(mpu_PIIRQ73_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 89);
DECL_COREOBS_ENTRY(mpu_PIIRQ74_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 90);
DECL_COREOBS_ENTRY(mpu_PIIRQ75_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 91);
DECL_COREOBS_ENTRY(mpu_PIIRQ76_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 92);
DECL_COREOBS_ENTRY(mpu_PIIRQ77_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 93);
DECL_COREOBS_ENTRY(mpu_PIIRQ78_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 94);
DECL_COREOBS_ENTRY(mpu_PIIRQ79_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 95);
DECL_COREOBS_ENTRY(mpu_PIIRQ80_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 96);
DECL_COREOBS_ENTRY(mpu_PIIRQ81_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 97);
DECL_COREOBS_ENTRY(mpu_PIIRQ82_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 98);
DECL_COREOBS_ENTRY(mpu_PIIRQ83_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 99);
DECL_COREOBS_ENTRY(mpu_PIIRQ84_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 100);
DECL_COREOBS_ENTRY(mpu_PIIRQ85_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 101);
DECL_COREOBS_ENTRY(mpu_PIIRQ86_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 102);
DECL_COREOBS_ENTRY(mpu_PIIRQ87_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 103);
DECL_COREOBS_ENTRY(mpu_PIIRQ88_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 104);
DECL_COREOBS_ENTRY(mpu_PIIRQ89_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 105);
DECL_COREOBS_ENTRY(mpu_PIIRQ90_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 106);
DECL_COREOBS_ENTRY(mpu_PIIRQ91_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 107);
DECL_COREOBS_ENTRY(mpu_PIIRQ92_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 108);
DECL_COREOBS_ENTRY(mpu_PIIRQ93_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 109);
DECL_COREOBS_ENTRY(mpu_PIIRQ94_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 110);
DECL_COREOBS_ENTRY(mpu_PIIRQ95_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 111);
DECL_COREOBS_ENTRY(mpu_PIIRQ96_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, OBSMUX5, 112);

//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 6
DECL_COREOBS_ENTRY(PRCM_FUNC_96M_FCLK, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 1);
DECL_COREOBS_ENTRY(PRCM_DPLL1_enable, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 2);
DECL_COREOBS_ENTRY(PRCM_DPLL4_enable, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 3);
DECL_COREOBS_ENTRY(PRCM_WKUP_IClkIsRunning, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 4);
DECL_COREOBS_ENTRY(PRCM_IVA2_forceSleep, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 5);
DECL_COREOBS_ENTRY(PRCM_CAM_domainFreeze_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 6);
DECL_COREOBS_ENTRY(PRCM_USBHOST_domainIsidle, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 7);
DECL_COREOBS_ENTRY(PRCM_DSS_GICLK, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 12);
DECL_COREOBS_ENTRY(PRCM_SECURITY_L3_GICLK, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 13);
DECL_COREOBS_ENTRY(PRCM_DPLL1_LOSSREF, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 115);
DECL_COREOBS_ENTRY(PRCM_DPLL2_LOSSREF, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 116);
DECL_COREOBS_ENTRY(PRCM_DPLL3_LOSSREF, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 124);
DECL_COREOBS_ENTRY(PRCM_DPLL4_LOSSREF, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 125);
DECL_COREOBS_ENTRY(mpu_PIIRQ1_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 17);
DECL_COREOBS_ENTRY(mpu_PIIRQ2_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 18);
DECL_COREOBS_ENTRY(mpu_PIIRQ3_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 19);
DECL_COREOBS_ENTRY(mpu_PIIRQ4_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 20);
DECL_COREOBS_ENTRY(mpu_PIIRQ5_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 21);
DECL_COREOBS_ENTRY(mpu_PIIRQ6_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 22);
DECL_COREOBS_ENTRY(mpu_PIIRQ7_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 23);
DECL_COREOBS_ENTRY(mpu_PIIRQ8_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 24);
DECL_COREOBS_ENTRY(mpu_PIIRQ9_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 25);
DECL_COREOBS_ENTRY(mpu_PIIRQ10_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 26);
DECL_COREOBS_ENTRY(mpu_PIIRQ11_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 27);
DECL_COREOBS_ENTRY(mpu_PIIRQ12_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 28);
DECL_COREOBS_ENTRY(mpu_PIIRQ13_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 29);
DECL_COREOBS_ENTRY(mpu_PIIRQ14_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 30);
DECL_COREOBS_ENTRY(mpu_PIIRQ15_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 31);
DECL_COREOBS_ENTRY(mpu_PIIRQ16_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 32);
DECL_COREOBS_ENTRY(mpu_PIIRQ17_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 33);
DECL_COREOBS_ENTRY(mpu_PIIRQ18_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 34);
DECL_COREOBS_ENTRY(mpu_PIIRQ19_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 35);
DECL_COREOBS_ENTRY(mpu_PIIRQ20_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 36);
DECL_COREOBS_ENTRY(mpu_PIIRQ21_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 37);
DECL_COREOBS_ENTRY(mpu_PIIRQ22_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 38);
DECL_COREOBS_ENTRY(mpu_PIIRQ23_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 39);
DECL_COREOBS_ENTRY(mpu_PIIRQ24_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 40);
DECL_COREOBS_ENTRY(mpu_PIIRQ25_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 41);
DECL_COREOBS_ENTRY(mpu_PIIRQ26_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 42);
DECL_COREOBS_ENTRY(mpu_PIIRQ27_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 43);
DECL_COREOBS_ENTRY(mpu_PIIRQ28_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 44);
DECL_COREOBS_ENTRY(mpu_PIIRQ29_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 45);
DECL_COREOBS_ENTRY(mpu_PIIRQ30_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 46);
DECL_COREOBS_ENTRY(mpu_PIIRQ31_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 47);
DECL_COREOBS_ENTRY(mpu_PIIRQ32_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 48);
DECL_COREOBS_ENTRY(mpu_PIIRQ33_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 49);
DECL_COREOBS_ENTRY(mpu_PIIRQ34_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 50);
DECL_COREOBS_ENTRY(mpu_PIIRQ35_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 51);
DECL_COREOBS_ENTRY(mpu_PIIRQ36_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 52);
DECL_COREOBS_ENTRY(mpu_PIIRQ37_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 53);
DECL_COREOBS_ENTRY(mpu_PIIRQ38_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 54);
DECL_COREOBS_ENTRY(mpu_PIIRQ39_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 55);
DECL_COREOBS_ENTRY(mpu_PIIRQ40_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 56);
DECL_COREOBS_ENTRY(mpu_PIIRQ41_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 57);
DECL_COREOBS_ENTRY(mpu_PIIRQ42_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 58);
DECL_COREOBS_ENTRY(mpu_PIIRQ43_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 59);
DECL_COREOBS_ENTRY(mpu_PIIRQ44_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 60);
DECL_COREOBS_ENTRY(mpu_PIIRQ45_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 61);
DECL_COREOBS_ENTRY(mpu_PIIRQ46_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 62);
DECL_COREOBS_ENTRY(mpu_PIIRQ47_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 63);
DECL_COREOBS_ENTRY(mpu_PIIRQ48_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 64);
DECL_COREOBS_ENTRY(mpu_PIIRQ49_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 65);
DECL_COREOBS_ENTRY(mpu_PIIRQ50_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 66);
DECL_COREOBS_ENTRY(mpu_PIIRQ51_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 67);
DECL_COREOBS_ENTRY(mpu_PIIRQ52_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 68);
DECL_COREOBS_ENTRY(mpu_PIIRQ53_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 69);
DECL_COREOBS_ENTRY(mpu_PIIRQ54_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 70);
DECL_COREOBS_ENTRY(mpu_PIIRQ55_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 71);
DECL_COREOBS_ENTRY(mpu_PIIRQ56_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 72);
DECL_COREOBS_ENTRY(mpu_PIIRQ57_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 73);
DECL_COREOBS_ENTRY(mpu_PIIRQ58_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 74);
DECL_COREOBS_ENTRY(mpu_PIIRQ59_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 75);
DECL_COREOBS_ENTRY(mpu_PIIRQ60_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 76);
DECL_COREOBS_ENTRY(mpu_PIIRQ61_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 77);
DECL_COREOBS_ENTRY(mpu_PIIRQ62_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 78);
DECL_COREOBS_ENTRY(mpu_PIIRQ63_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 79);
DECL_COREOBS_ENTRY(mpu_PIIRQ64_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 80);
DECL_COREOBS_ENTRY(mpu_PIIRQ65_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 81);
DECL_COREOBS_ENTRY(mpu_PIIRQ66_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 82);
DECL_COREOBS_ENTRY(mpu_PIIRQ67_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 83);
DECL_COREOBS_ENTRY(mpu_PIIRQ68_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 84);
DECL_COREOBS_ENTRY(mpu_PIIRQ69_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 85);
DECL_COREOBS_ENTRY(mpu_PIIRQ70_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 86);
DECL_COREOBS_ENTRY(mpu_PIIRQ71_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 87);
DECL_COREOBS_ENTRY(mpu_PIIRQ72_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 88);
DECL_COREOBS_ENTRY(mpu_PIIRQ73_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 89);
DECL_COREOBS_ENTRY(mpu_PIIRQ74_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 90);
DECL_COREOBS_ENTRY(mpu_PIIRQ75_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 91);
DECL_COREOBS_ENTRY(mpu_PIIRQ76_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 92);
DECL_COREOBS_ENTRY(mpu_PIIRQ77_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 93);
DECL_COREOBS_ENTRY(mpu_PIIRQ78_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 94);
DECL_COREOBS_ENTRY(mpu_PIIRQ79_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 95);
DECL_COREOBS_ENTRY(mpu_PIIRQ80_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 96);
DECL_COREOBS_ENTRY(mpu_PIIRQ81_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 97);
DECL_COREOBS_ENTRY(mpu_PIIRQ82_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 98);
DECL_COREOBS_ENTRY(mpu_PIIRQ83_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 99);
DECL_COREOBS_ENTRY(mpu_PIIRQ84_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 100);
DECL_COREOBS_ENTRY(mpu_PIIRQ85_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 101);
DECL_COREOBS_ENTRY(mpu_PIIRQ86_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 102);
DECL_COREOBS_ENTRY(mpu_PIIRQ87_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 103);
DECL_COREOBS_ENTRY(mpu_PIIRQ88_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 104);
DECL_COREOBS_ENTRY(mpu_PIIRQ89_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 105);
DECL_COREOBS_ENTRY(mpu_PIIRQ90_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 106);
DECL_COREOBS_ENTRY(mpu_PIIRQ91_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 107);
DECL_COREOBS_ENTRY(mpu_PIIRQ92_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 108);
DECL_COREOBS_ENTRY(mpu_PIIRQ93_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 109);
DECL_COREOBS_ENTRY(mpu_PIIRQ94_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 110);
DECL_COREOBS_ENTRY(mpu_PIIRQ95_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 111);
DECL_COREOBS_ENTRY(mpu_PIIRQ96_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, OBSMUX6, 112);

//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 7
DECL_COREOBS_ENTRY(PRCM_FUNC_48M_FCLK, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 1);
DECL_COREOBS_ENTRY(PRCM_DPLL1_enablediv, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 2);
DECL_COREOBS_ENTRY(PRCM_DPLL4_enablediv, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 3);
DECL_COREOBS_ENTRY(PRCM_SRL4_IClkIsRunning, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 4);
DECL_COREOBS_ENTRY(PRCM_IVA2_domainFreeze_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 5);
DECL_COREOBS_ENTRY(PRCM_DSS_domainIsIdle, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 6);
DECL_COREOBS_ENTRY(PRCM_USBHOST_forceWakeup, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 7);
DECL_COREOBS_ENTRY(PRCM_CAM_GICLK, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 12);
DECL_COREOBS_ENTRY(PRCM_SECURITY_L4_GICLK, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 13);
DECL_COREOBS_ENTRY(PRCM_DPLL1_BREAKLOCKZ, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 115);
DECL_COREOBS_ENTRY(PRCM_DPLL2_BREAKLOCKZ, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 122);
DECL_COREOBS_ENTRY(PRCM_DPLL3_BREAKLOCKZ, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 124);
DECL_COREOBS_ENTRY(PRCM_DPLL4_BREAKLOCKZ, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 125);
DECL_COREOBS_ENTRY(mpu_PIIRQ1_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 17);
DECL_COREOBS_ENTRY(mpu_PIIRQ2_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 18);
DECL_COREOBS_ENTRY(mpu_PIIRQ3_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 19);
DECL_COREOBS_ENTRY(mpu_PIIRQ4_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 20);
DECL_COREOBS_ENTRY(mpu_PIIRQ5_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 21);
DECL_COREOBS_ENTRY(mpu_PIIRQ6_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 22);
DECL_COREOBS_ENTRY(mpu_PIIRQ7_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 23);
DECL_COREOBS_ENTRY(mpu_PIIRQ8_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 24);
DECL_COREOBS_ENTRY(mpu_PIIRQ9_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 25);
DECL_COREOBS_ENTRY(mpu_PIIRQ10_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 26);
DECL_COREOBS_ENTRY(mpu_PIIRQ11_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 27);
DECL_COREOBS_ENTRY(mpu_PIIRQ12_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 28);
DECL_COREOBS_ENTRY(mpu_PIIRQ13_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 29);
DECL_COREOBS_ENTRY(mpu_PIIRQ14_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 30);
DECL_COREOBS_ENTRY(mpu_PIIRQ15_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 31);
DECL_COREOBS_ENTRY(mpu_PIIRQ16_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 32);
DECL_COREOBS_ENTRY(mpu_PIIRQ17_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 33);
DECL_COREOBS_ENTRY(mpu_PIIRQ18_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 34);
DECL_COREOBS_ENTRY(mpu_PIIRQ19_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 35);
DECL_COREOBS_ENTRY(mpu_PIIRQ20_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 36);
DECL_COREOBS_ENTRY(mpu_PIIRQ21_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 37);
DECL_COREOBS_ENTRY(mpu_PIIRQ22_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 38);
DECL_COREOBS_ENTRY(mpu_PIIRQ23_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 39);
DECL_COREOBS_ENTRY(mpu_PIIRQ24_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 40);
DECL_COREOBS_ENTRY(mpu_PIIRQ25_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 41);
DECL_COREOBS_ENTRY(mpu_PIIRQ26_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 42);
DECL_COREOBS_ENTRY(mpu_PIIRQ27_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 43);
DECL_COREOBS_ENTRY(mpu_PIIRQ28_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 44);
DECL_COREOBS_ENTRY(mpu_PIIRQ29_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 45);
DECL_COREOBS_ENTRY(mpu_PIIRQ30_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 46);
DECL_COREOBS_ENTRY(mpu_PIIRQ31_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 47);
DECL_COREOBS_ENTRY(mpu_PIIRQ32_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 48);
DECL_COREOBS_ENTRY(mpu_PIIRQ33_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 49);
DECL_COREOBS_ENTRY(mpu_PIIRQ34_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 50);
DECL_COREOBS_ENTRY(mpu_PIIRQ35_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 51);
DECL_COREOBS_ENTRY(mpu_PIIRQ36_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 52);
DECL_COREOBS_ENTRY(mpu_PIIRQ37_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 53);
DECL_COREOBS_ENTRY(mpu_PIIRQ38_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 54);
DECL_COREOBS_ENTRY(mpu_PIIRQ39_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 55);
DECL_COREOBS_ENTRY(mpu_PIIRQ40_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 56);
DECL_COREOBS_ENTRY(mpu_PIIRQ41_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 57);
DECL_COREOBS_ENTRY(mpu_PIIRQ42_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 58);
DECL_COREOBS_ENTRY(mpu_PIIRQ43_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 59);
DECL_COREOBS_ENTRY(mpu_PIIRQ44_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 60);
DECL_COREOBS_ENTRY(mpu_PIIRQ45_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 61);
DECL_COREOBS_ENTRY(mpu_PIIRQ46_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 62);
DECL_COREOBS_ENTRY(mpu_PIIRQ47_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 63);
DECL_COREOBS_ENTRY(mpu_PIIRQ48_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 64);
DECL_COREOBS_ENTRY(mpu_PIIRQ49_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 65);
DECL_COREOBS_ENTRY(mpu_PIIRQ50_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 66);
DECL_COREOBS_ENTRY(mpu_PIIRQ51_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 67);
DECL_COREOBS_ENTRY(mpu_PIIRQ52_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 68);
DECL_COREOBS_ENTRY(mpu_PIIRQ53_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 69);
DECL_COREOBS_ENTRY(mpu_PIIRQ54_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 70);
DECL_COREOBS_ENTRY(mpu_PIIRQ55_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 71);
DECL_COREOBS_ENTRY(mpu_PIIRQ56_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 72);
DECL_COREOBS_ENTRY(mpu_PIIRQ57_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 73);
DECL_COREOBS_ENTRY(mpu_PIIRQ58_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 74);
DECL_COREOBS_ENTRY(mpu_PIIRQ59_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 75);
DECL_COREOBS_ENTRY(mpu_PIIRQ60_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 76);
DECL_COREOBS_ENTRY(mpu_PIIRQ61_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 77);
DECL_COREOBS_ENTRY(mpu_PIIRQ62_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 78);
DECL_COREOBS_ENTRY(mpu_PIIRQ63_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 79);
DECL_COREOBS_ENTRY(mpu_PIIRQ64_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 80);
DECL_COREOBS_ENTRY(mpu_PIIRQ65_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 81);
DECL_COREOBS_ENTRY(mpu_PIIRQ66_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 82);
DECL_COREOBS_ENTRY(mpu_PIIRQ67_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 83);
DECL_COREOBS_ENTRY(mpu_PIIRQ68_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 84);
DECL_COREOBS_ENTRY(mpu_PIIRQ69_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 85);
DECL_COREOBS_ENTRY(mpu_PIIRQ70_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 86);
DECL_COREOBS_ENTRY(mpu_PIIRQ71_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 87);
DECL_COREOBS_ENTRY(mpu_PIIRQ72_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 88);
DECL_COREOBS_ENTRY(mpu_PIIRQ73_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 89);
DECL_COREOBS_ENTRY(mpu_PIIRQ74_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 90);
DECL_COREOBS_ENTRY(mpu_PIIRQ75_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 91);
DECL_COREOBS_ENTRY(mpu_PIIRQ76_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 92);
DECL_COREOBS_ENTRY(mpu_PIIRQ77_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 93);
DECL_COREOBS_ENTRY(mpu_PIIRQ78_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 94);
DECL_COREOBS_ENTRY(mpu_PIIRQ79_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 95);
DECL_COREOBS_ENTRY(mpu_PIIRQ80_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 96);
DECL_COREOBS_ENTRY(mpu_PIIRQ81_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 97);
DECL_COREOBS_ENTRY(mpu_PIIRQ82_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 98);
DECL_COREOBS_ENTRY(mpu_PIIRQ83_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 99);
DECL_COREOBS_ENTRY(mpu_PIIRQ84_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 100);
DECL_COREOBS_ENTRY(mpu_PIIRQ85_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 101);
DECL_COREOBS_ENTRY(mpu_PIIRQ86_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 102);
DECL_COREOBS_ENTRY(mpu_PIIRQ87_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 103);
DECL_COREOBS_ENTRY(mpu_PIIRQ88_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 104);
DECL_COREOBS_ENTRY(mpu_PIIRQ89_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 105);
DECL_COREOBS_ENTRY(mpu_PIIRQ90_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 106);
DECL_COREOBS_ENTRY(mpu_PIIRQ91_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 107);
DECL_COREOBS_ENTRY(mpu_PIIRQ92_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 108);
DECL_COREOBS_ENTRY(mpu_PIIRQ93_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 109);
DECL_COREOBS_ENTRY(mpu_PIIRQ94_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 110);
DECL_COREOBS_ENTRY(mpu_PIIRQ95_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 111);
DECL_COREOBS_ENTRY(mpu_PIIRQ96_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, OBSMUX7, 112);

//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 8
DECL_COREOBS_ENTRY(PRCM_DSS_TV_FCLK, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, OBSMUX8, 1);
DECL_COREOBS_ENTRY(PRCM_DPLL2_freqlock, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, OBSMUX8, 2);
DECL_COREOBS_ENTRY(PRCM_DPLL5_freqlock, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, OBSMUX8, 3);
DECL_COREOBS_ENTRY(PRCM_GFX_IClkIsNotRunning, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, OBSMUX8, 4);
DECL_COREOBS_ENTRY(PRCM_SGX_domainIsIdle, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, OBSMUX8, 5);
DECL_COREOBS_ENTRY(PRCM_DSS_forceWakeup, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, OBSMUX8, 6);
DECL_COREOBS_ENTRY(PRCM_USBHOST_domainNready, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, OBSMUX8, 7);
DECL_COREOBS_ENTRY(PRCM_CSIb_96M_GFCLK, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, OBSMUX8, 12);
DECL_COREOBS_ENTRY(PRCM_SSI_L4_GICLK, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, OBSMUX8, 13);
DECL_COREOBS_ENTRY(PRCM_DPLL1_PHASELOCK, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, OBSMUX8, 19);
DECL_COREOBS_ENTRY(PRCM_DPLL2_PHASELOCK, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, OBSMUX8, 26);
DECL_COREOBS_ENTRY(PRCM_DPLL3_PHASELOCK, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, OBSMUX8, 27);
DECL_COREOBS_ENTRY(PRCM_DPLL4_PHASELOCK, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, OBSMUX8, 28);

//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 9
DECL_COREOBS_ENTRY(CM_USIM_CLK, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, OBSMUX9, 1);
DECL_COREOBS_ENTRY(PRCM_DPLL2_bypass, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, OBSMUX9, 2);
DECL_COREOBS_ENTRY(PRCM_DPLL5_bypass, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, OBSMUX9, 3);
DECL_COREOBS_ENTRY(PRCM_DSS_IClkIsNotRunning, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, OBSMUX9, 4);
DECL_COREOBS_ENTRY(PRCM_SGX_forceWakeup, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, OBSMUX9, 5);
DECL_COREOBS_ENTRY(PRCM_DSS_domainNready, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, OBSMUX9, 6);
DECL_COREOBS_ENTRY(PRCM_USBHOST_forceSleep, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, OBSMUX9, 7);
DECL_COREOBS_ENTRY(PRCM_PER_48M_GFCLK, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, OBSMUX9, 12);
DECL_COREOBS_ENTRY(PRCM_DSS_96M_GFCLK, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, OBSMUX9, 13);
DECL_COREOBS_ENTRY(PRCM_DPLL1_RECAL, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, OBSMUX9, 43);
DECL_COREOBS_ENTRY(PRCM_DPLL2_RECAL, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, OBSMUX9, 44);
DECL_COREOBS_ENTRY(PRCM_DPLL3_RECAL, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, OBSMUX9, 45);
DECL_COREOBS_ENTRY(PRCM_DPLL4_RECAL, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, OBSMUX9, 46);

//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 10
DECL_COREOBS_ENTRY(PRCM_CPEFUSE_FCLK, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, OBSMUX10, 1);
DECL_COREOBS_ENTRY(PRCM_DPLL2_idle, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, OBSMUX10, 2);
DECL_COREOBS_ENTRY(PRCM_DPLL5_idle, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, OBSMUX10, 3);
DECL_COREOBS_ENTRY(PRCM_CAM_IClkIsNotRunning, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, OBSMUX10, 4);
DECL_COREOBS_ENTRY(PRCM_SGX_domainNready, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, OBSMUX10, 5);
DECL_COREOBS_ENTRY(PRCM_DSS_forceSleep, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, OBSMUX10, 6);
DECL_COREOBS_ENTRY(PRCM_USBHOST_domainFreeze, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, OBSMUX10, 7);
DECL_COREOBS_ENTRY(PRCM_SR1_UPDATECLK_MUX10, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, OBSMUX10, 11);
DECL_COREOBS_ENTRY(PRCM_PER_96M_GFCLK, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, OBSMUX10, 12);
DECL_COREOBS_ENTRY(PRCM_MPU_EMU_CLK, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, OBSMUX10, 13);
DECL_COREOBS_ENTRY(PRCM_IVA_FCLK, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, OBSMUX10, 26);
DECL_COREOBS_ENTRY(PRCM_DPLL1_BYPASS, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, OBSMUX10, 31);
DECL_COREOBS_ENTRY(PRCM_DPLL2_BYPASS, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, OBSMUX10, 32);
DECL_COREOBS_ENTRY(PRCM_DPLL3_BYPASS, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, OBSMUX10, 33);
DECL_COREOBS_ENTRY(PRCM_DPLL4_BYPASS, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, OBSMUX10, 34);

//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 11
DECL_COREOBS_ENTRY(PRCM_DPLL5_M2_CLK, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, OBSMUX11, 1);
DECL_COREOBS_ENTRY(PRCM_DPLL2_initz, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, OBSMUX11, 2);
DECL_COREOBS_ENTRY(PRCM_DPLL5_initz, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, OBSMUX11, 3);
DECL_COREOBS_ENTRY(PRCM_PERL4_IClkIsNotRunning, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, OBSMUX11, 4);
DECL_COREOBS_ENTRY(PRCM_SGX_forceSleep, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, OBSMUX11, 5);
DECL_COREOBS_ENTRY(PRCM_DSS_domainFreeze_MUX11, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, OBSMUX11, 6);
DECL_COREOBS_ENTRY(PRCM_emudpll3srcclkactivitystatus, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, OBSMUX11, 7);
DECL_COREOBS_ENTRY(PRCM_SR1_FREQERRINTZ_MUX11, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, OBSMUX11, 11);
DECL_COREOBS_ENTRY(PRCM_PER_L4_GICLK, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, OBSMUX11, 12);
DECL_COREOBS_ENTRY(PRCM_DPLL1_TICOPWDN, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, OBSMUX11, 30);
DECL_COREOBS_ENTRY(PRCM_DPLL2_TICOPWDN, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, OBSMUX11, 31);
DECL_COREOBS_ENTRY(PRCM_DPLL3_TICOPWDN, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, OBSMUX11, 32);
DECL_COREOBS_ENTRY(PRCM_DPLL4_TICOPWDN, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, OBSMUX11, 33);

//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 12
DECL_COREOBS_ENTRY(PRCM_DPLL1_FCLK, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, OBSMUX12, 1);
DECL_COREOBS_ENTRY(PRCM_DPLL2_enable, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, OBSMUX12, 2);
DECL_COREOBS_ENTRY(PRCM_DPLL5_enable, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, OBSMUX12, 3);
DECL_COREOBS_ENTRY(PRCM_EMU_ClkIsRunning, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, OBSMUX12, 4);
DECL_COREOBS_ENTRY(PRCM_COREL3_domainIsIdle, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, OBSMUX12, 5);
DECL_COREOBS_ENTRY(PRCM_PER_domainIsIdle, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, OBSMUX12, 6);
DECL_COREOBS_ENTRY(PRCM_IVA2_DPLLCHANG, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, OBSMUX12, 7);
DECL_COREOBS_ENTRY(PRCM_SR_L4_GICLK, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, OBSMUX12, 12);

//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 13
DECL_COREOBS_ENTRY(PRCM_DPLL2_FCLK, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, OBSMUX13, 1);
DECL_COREOBS_ENTRY(PRCM_DPLL2_enablediv, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, OBSMUX13, 2);
DECL_COREOBS_ENTRY(PRCM_DPLL5_enablediv, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, OBSMUX13, 3);
DECL_COREOBS_ENTRY(PRCM_CPEFUSE_FClkIsNotRunning, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, OBSMUX13, 4);
DECL_COREOBS_ENTRY(PRCM_COREL4_domainIsIdle, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, OBSMUX13, 5);
DECL_COREOBS_ENTRY(PRCM_PER_forceWakeup, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, OBSMUX13, 6);
DECL_COREOBS_ENTRY(PRCM_IVAA2_DPLLCHANGEACK, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, OBSMUX13, 7);
DECL_COREOBS_ENTRY(PRCM_USBHOST_GICLK, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, OBSMUX13, 12);
DECL_COREOBS_ENTRY(PRCM_EMU_CORE_ALWON_CLK, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, OBSMUX13, 13);
DECL_COREOBS_ENTRY(PRCM_MPU_CLK, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, OBSMUX13, 15);

//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 14
DECL_COREOBS_ENTRY(PRCM_SSI_FCLK, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, OBSMUX14, 1);
DECL_COREOBS_ENTRY(PRCM_DPLL3_freqlock, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, OBSMUX14, 2);
DECL_COREOBS_ENTRY(PRCM_MPU_domainFreeze_MUX14, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, OBSMUX14, 3);
DECL_COREOBS_ENTRY(PRCM_MPU_domainIsIdle, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, OBSMUX14, 4);
DECL_COREOBS_ENTRY(PRCM_PER_domainNready, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, OBSMUX14, 6);
DECL_COREOBS_ENTRY(PRCM_EMU_MStandby, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, OBSMUX14, 7);
DECL_COREOBS_ENTRY(PRCM_USBHOST_48M_GFCLK, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, OBSMUX14, 12);
DECL_COREOBS_ENTRY(PRCM_EMU_PER_ALWON_CLK, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, OBSMUX14, 13);
DECL_COREOBS_ENTRY(PRCM_IVA_CLK, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, OBSMUX14, 15);

//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 15
DECL_COREOBS_ENTRY(PRCM_GPT10_FCLK, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, OBSMUX15, 1);
DECL_COREOBS_ENTRY(PRCM_DPLL3_bypass, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, OBSMUX15, 2);
DECL_COREOBS_ENTRY(PRCM_IVA2_domainFreeze_MUX15, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, OBSMUX15, 3);
DECL_COREOBS_ENTRY(PRCM_MPU_domainNready, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, OBSMUX15, 4);
DECL_COREOBS_ENTRY(PRCM_CORECM_domainIsIdle, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, OBSMUX15, 5);
DECL_COREOBS_ENTRY(PRCM_PER_forceSleep, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, OBSMUX15, 6);
DECL_COREOBS_ENTRY(PRCM_STATE_IS_ON_MPU, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, OBSMUX15, 7);
DECL_COREOBS_ENTRY(PRCM_USBHOST_120M_GFCLK, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, OBSMUX15, 12);
DECL_COREOBS_ENTRY(PRCM_DPLL4_M2X2_CLK, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, OBSMUX15, 13);
DECL_COREOBS_ENTRY(PRCM_SR1_UPDATECLK_MUX15, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, OBSMUX15, 17);

//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 16
DECL_COREOBS_ENTRY(PRCM_GPT11_FCLK, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, OBSMUX16, 1);
DECL_COREOBS_ENTRY(PRCM_DPLL3_idle, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, OBSMUX16, 2);
DECL_COREOBS_ENTRY(PRCM_MPU_domainFreeze_MUX16, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, OBSMUX16, 4);
DECL_COREOBS_ENTRY(PRCM_CORE_domainNready, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, OBSMUX16, 5);
DECL_COREOBS_ENTRY(PRCM_WKUP_domainIsIdle, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, OBSMUX16, 6);
DECL_COREOBS_ENTRY(PRCM_STATE_IS_OFF_MPU, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, OBSMUX16, 7);
DECL_COREOBS_ENTRY(PRCM_SGX_GICLK, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, OBSMUX16, 12);
DECL_COREOBS_ENTRY(PRCM_DPLL4_M4X2_CLK, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, OBSMUX16, 13);
DECL_COREOBS_ENTRY(PRCM_SR1_FREQERRINTZ_MUX16, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, OBSMUX16, 17);

//-----------------------------------------------------------------------------
// CORE OBSERVABILITY MUX 17
DECL_COREOBS_ENTRY(PRCM_SGX_GFCLK, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, OBSMUX17, 1);
DECL_COREOBS_ENTRY(PRCM_DPLL3_initz, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, OBSMUX17, 2);
DECL_COREOBS_ENTRY(PRCM_DSS_domainFreeze_MUX17, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, OBSMUX17, 3);
DECL_COREOBS_ENTRY(PRCM_NEON_domainIsIdle, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, OBSMUX17, 4);
DECL_COREOBS_ENTRY(PRCM_COREL3_domainNready, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, OBSMUX17, 5);
DECL_COREOBS_ENTRY(PRCM_WKUP_domainWakeupAck, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, OBSMUX17, 6);
DECL_COREOBS_ENTRY(PRCM_STATE_IS_ON_IVA2, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, OBSMUX17, 7);
DECL_COREOBS_ENTRY(PRCM_DPLL4_M5X2_CLK, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, OBSMUX17, 13);



//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 0
DECL_WKUPOBS_ENTRY(PRCM_SYS_CLK, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 1);
DECL_WKUPOBS_ENTRY(PRCM_GPT5_ALWON_FCLK, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 2);
DECL_WKUPOBS_ENTRY(PRCM_SGX_RST, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 3);
DECL_WKUPOBS_ENTRY(PRCM_USBHOST_RST, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 4);
DECL_WKUPOBS_ENTRY(PRCM_CORECM_domainIsOn, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 6);
DECL_WKUPOBS_ENTRY(PRCM_WKUP_domainWakeup, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 7);
DECL_WKUPOBS_ENTRY(PRCM_vdd2_domain_is_ret, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 8);
DECL_WKUPOBS_ENTRY(PRCM_vdd5_domain_is_on, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 9);
DECL_WKUPOBS_ENTRY(PRCM_device_is_on, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 10);
DECL_WKUPOBS_ENTRY(PRCM_MPU_SRAMAONIN_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMAONIN_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_POWER_ISO, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 13);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMRETONIN_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 14);
DECL_WKUPOBS_ENTRY(PRCM_SGX_POWER_GOOD_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 15);
DECL_WKUPOBS_ENTRY(PRCM_CAM_POWER_ON, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 16);
DECL_WKUPOBS_ENTRY(PRCM_SR_POWER_ISO, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 17);
DECL_WKUPOBS_ENTRY(PRCM_PER_POWER_GOOD_MUX0, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 18);
DECL_WKUPOBS_ENTRY(forceenumon, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 19);
DECL_WKUPOBS_ENTRY(PRCM_MPU_INTC_SWAKEUP, CONTROL_PADCONF_ETK_CLK, WKUPOBSMUX0, 20);

//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 1
DECL_WKUPOBS_ENTRY(PRCM_DPLL1_ALWON_FCLK, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 1);
DECL_WKUPOBS_ENTRY(PRCM_GPT6_ALWON_FCLK, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 2);
DECL_WKUPOBS_ENTRY(PRCM_DSS_RST, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 3);
DECL_WKUPOBS_ENTRY(PRCM_ICEPICK_RSTPWRON, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 4);
DECL_WKUPOBS_ENTRY(PRCM_eFuseReady_n, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 5);
DECL_WKUPOBS_ENTRY(PRCM_CAM_domainWakeup, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 6);
DECL_WKUPOBS_ENTRY(PRCM_cam_domain_is_inactive, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 7);
DECL_WKUPOBS_ENTRY(PRCM_cam_domain_is_retention, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 8);
DECL_WKUPOBS_ENTRY(PRCM_Control_start_restore, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 9);
DECL_WKUPOBS_ENTRY(PRCM_device_is_lp, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 10);
DECL_WKUPOBS_ENTRY(PRCM_MPU_SRAMAGOODOUT_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMAONIN_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_POWER_GOOD_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 13);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMRETONIN_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 14);
DECL_WKUPOBS_ENTRY(PRCM_SGX_POWER_GOOD_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 15);
DECL_WKUPOBS_ENTRY(PRCM_CAM_POWER_ISO, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 16);
DECL_WKUPOBS_ENTRY(PRCM_SR_POWER_GOOD, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 17);
DECL_WKUPOBS_ENTRY(PRCM_PER_POWER_GOOD_MUX1, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 18);
DECL_WKUPOBS_ENTRY(PRCM_emudpll3srcclkactivityctrl, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 19);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_WUGEN_SWAKEUP, CONTROL_PADCONF_ETK_CTL, WKUPOBSMUX1, 20);

//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 2
DECL_WKUPOBS_ENTRY(PRCM_DPLL2_ALWON_FCLK, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 1);
DECL_WKUPOBS_ENTRY(PRCM_GPT7_ALWON_FCLK, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 2);
DECL_WKUPOBS_ENTRY(PRCM_BANDGAP_RSTPWRON, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 4);
DECL_WKUPOBS_ENTRY(PRCM_cam_domain_is_off, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 5);
DECL_WKUPOBS_ENTRY(PRCM_CAM_domainIsOn, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 6);
DECL_WKUPOBS_ENTRY(PRCM_EMU_domainWakeup, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 7);
DECL_WKUPOBS_ENTRY(PRCM_vdd2_domain_is_sleep, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 8);
DECL_WKUPOBS_ENTRY(PRCM_Control_restore_done, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 9);
DECL_WKUPOBS_ENTRY(PRCM_MPU_SRAMAGOODOUT_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMAGOODOUT_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_POWER_GOODOUT_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 13);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMRETONIN_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 14);
DECL_WKUPOBS_ENTRY(PRCM_SGX_POWER_GOOD_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 15);
DECL_WKUPOBS_ENTRY(PRCM_CAM_POWER_GOOD_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 16);
DECL_WKUPOBS_ENTRY(PRCM_DPLL1_POWER_ON, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 17);
DECL_WKUPOBS_ENTRY(PRCM_PER_POWER_GOOD_MUX2, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 18);
DECL_WKUPOBS_ENTRY(PRCM_EMU_block_reset_cm, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 19);
DECL_WKUPOBS_ENTRY(PRCM_DSS_SWAKEUP, CONTROL_PADCONF_ETK_D0, WKUPOBSMUX2, 20);



//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 3
DECL_WKUPOBS_ENTRY(PRCM_DPLL3_ALWON_FCLK, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 1);
DECL_WKUPOBS_ENTRY(PRCM_GPT8_ALWON_FCLK, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 2);
DECL_WKUPOBS_ENTRY(PRCM_MPU_WD_RST, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 4);
DECL_WKUPOBS_ENTRY(PRCM_MPU_domainWakeup, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 5);
DECL_WKUPOBS_ENTRY(PRCM_efuseClk_is_not_running, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 6);
DECL_WKUPOBS_ENTRY(PRCM_EMU_domainIsOn, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 7);
DECL_WKUPOBS_ENTRY(PRCM_vdd2_domain_is_lp, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 8);
DECL_WKUPOBS_ENTRY(PRCM_SYS_CLKREQ_out, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 9);
DECL_WKUPOBS_ENTRY(PRCM_MPU_SRAMRETONIN_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMAGOODOUT_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_POWER_GOOD_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 13);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMRETONIN_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 14);
DECL_WKUPOBS_ENTRY(PRCM_SGX_POWER_GOOD_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 15);
DECL_WKUPOBS_ENTRY(PRCM_CAM_POWER_GOOD_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 16);
DECL_WKUPOBS_ENTRY(PRCM_DPLL1_POWER_ISO, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 17);
DECL_WKUPOBS_ENTRY(PRCM_PER_POWER_GOOD_MUX3, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 18);
DECL_WKUPOBS_ENTRY(PRCM_FORCEACTIVEWKUP, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 19);
DECL_WKUPOBS_ENTRY(PRCM_USBHOST_SWAKEUP, CONTROL_PADCONF_ETK_D1, WKUPOBSMUX3, 20);


//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 4
DECL_WKUPOBS_ENTRY(PRCM_DPLL4_ALWON_FCLK, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 1);
DECL_WKUPOBS_ENTRY(PRCM_GPT9_ALWON_FCLK, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 2);
DECL_WKUPOBS_ENTRY(PRCM_CAM_RST, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 3);
DECL_WKUPOBS_ENTRY(PRCM_SECURE_WD_RST, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 4);
DECL_WKUPOBS_ENTRY(PRCM_MPU_domainIsOn, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 5);
DECL_WKUPOBS_ENTRY(PRCM_mpu_domain_is_inactive, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 6);
DECL_WKUPOBS_ENTRY(PRCM_mpu_domain_is_retention, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 7);
DECL_WKUPOBS_ENTRY(PRCM_mpu_domain_is_off, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 8);
DECL_WKUPOBS_ENTRY(PRCM_SYS_CLKREQ_in, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 9);
DECL_WKUPOBS_ENTRY(PRCM_vdd1_domain_go_off_mode, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 10);
DECL_WKUPOBS_ENTRY(PRCM_MPU_SRAMRETONIN_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMAGOODOUT_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_POWER_GOOD_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 13);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMRETONIN_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 14);
DECL_WKUPOBS_ENTRY(PRCM_SGX_SRAMAONIN, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 15);
DECL_WKUPOBS_ENTRY(PRCM_CAM_POWER_GOOD_MUX4, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 16);
DECL_WKUPOBS_ENTRY(PRCM_DPLL1_POWER_GOOD, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 17);
DECL_WKUPOBS_ENTRY(PRCM_PER_POWER_RET, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 18);
DECL_WKUPOBS_ENTRY(PRCM_FORCEACTIVECORE, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 19);
DECL_WKUPOBS_ENTRY(PRCM_GPIO2_SWAKEUP, CONTROL_PADCONF_ETK_D2, WKUPOBSMUX4, 20);

//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 5
DECL_WKUPOBS_ENTRY(PRCM_DPLL5_ALWON_FCLK, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 1);
DECL_WKUPOBS_ENTRY(PRCM_MPU_RST, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 2);
DECL_WKUPOBS_ENTRY(PRCM_PER_RST, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 3);
DECL_WKUPOBS_ENTRY(PRCM_SYNCT_RST, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 4);
DECL_WKUPOBS_ENTRY(PRCM_NEON_domainWakeup, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 5);
DECL_WKUPOBS_ENTRY(PRCM_vdd1_domain_is_on, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 6);
DECL_WKUPOBS_ENTRY(PRCM_emu_domain_is_off, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 7);
DECL_WKUPOBS_ENTRY(PRCM_vdd4_domain_is_on, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 8);
DECL_WKUPOBS_ENTRY(PRCM_SYS_CLKREQ_oen, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 9);
DECL_WKUPOBS_ENTRY(PRCM_SRAMALLRET_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 10);
DECL_WKUPOBS_ENTRY(PRCM_MPU_SRAMRETGOODOUT_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMAGOODOUT_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_POWER_RET, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 13);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMRETONIN_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 14);
DECL_WKUPOBS_ENTRY(PRCM_SGX_SRAMAGOODOUT, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 15);
DECL_WKUPOBS_ENTRY(PRCM_CAM_POWER_GOOD_MUX5, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 16);
DECL_WKUPOBS_ENTRY(PRCM_DPLL2_POWER_ON, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 17);
DECL_WKUPOBS_ENTRY(PRCM_PER_POWER_ISO, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 18);
DECL_WKUPOBS_ENTRY(PRCM_WAKEEMU, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 19);
DECL_WKUPOBS_ENTRY(PRCM_GPT2_SWAKEUP, CONTROL_PADCONF_ETK_D3, WKUPOBSMUX5, 20);

//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 6
DECL_WKUPOBS_ENTRY(PRCM_SR_ALWAYSON_FCLK, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 1);
DECL_WKUPOBS_ENTRY(PRCM_MPU_RSTPWRON, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 2);
DECL_WKUPOBS_ENTRY(PRCM_PER_RSTRET, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 3);
DECL_WKUPOBS_ENTRY(PRCM_ICEPICK_POR, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 4);
DECL_WKUPOBS_ENTRY(PRCM_NEON_domainIsOn, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 5);
DECL_WKUPOBS_ENTRY(PRCM_neon_domain_is_inactive, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 6);
DECL_WKUPOBS_ENTRY(PRCM_neon_domain_is_retention, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 7);
DECL_WKUPOBS_ENTRY(PRCM_neon_domain_is_off, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 8);
DECL_WKUPOBS_ENTRY(PRCM_SRAMALLRET_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 10);
DECL_WKUPOBS_ENTRY(PRCM_MPU_SRAMRETGOODOUT_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMAGOODOUT_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMAONIN_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 13);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMRETGOODOUT_MUX6, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 14);
DECL_WKUPOBS_ENTRY(PRCM_SGX_SRAMRETONIN, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 15);
DECL_WKUPOBS_ENTRY(PRCM_CAM_SRAMAONIN, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 16);
DECL_WKUPOBS_ENTRY(PRCM_DPLL2_POWER_ISO, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 17);
DECL_WKUPOBS_ENTRY(PRCM_PER_SRAMONIN, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 18);
DECL_WKUPOBS_ENTRY(PRCM_IPPWR, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 19);
DECL_WKUPOBS_ENTRY(PRCM_MCBSP2_SWAKEUP, CONTROL_PADCONF_ETK_D4, WKUPOBSMUX6, 20);

//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 7
DECL_WKUPOBS_ENTRY(PRCM_USIM_FCLK, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 1);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_RST1, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 2);
DECL_WKUPOBS_ENTRY(PRCM_WKUP_RST, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 3);
DECL_WKUPOBS_ENTRY(PRCM_ICEPICK_RST, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 4);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_domainWakeup, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 5);
DECL_WKUPOBS_ENTRY(PRCM_usbhost_domain_is_inactive, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 6);
DECL_WKUPOBS_ENTRY(PRCM_usbhost_domain_is_retention, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 7);
DECL_WKUPOBS_ENTRY(PRCM_usbhost_domain_is_off, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 8);
DECL_WKUPOBS_ENTRY(PRCM_SRAMALLOFF_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 10);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_POWER_ON, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMRETONIN_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMAONIN_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 13);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMRETGOODOUT_MUX7, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 14);
DECL_WKUPOBS_ENTRY(PRCM_SGX_SRAMRETGOODOUT, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 15);
DECL_WKUPOBS_ENTRY(PRCM_CAM_SRAMAGOODOUT, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 16);
DECL_WKUPOBS_ENTRY(PRCM_DPLL2_POWER_GOOD, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 17);
DECL_WKUPOBS_ENTRY(PRCM_PER_SRAMAGOODOUT, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 18);
DECL_WKUPOBS_ENTRY(PRCM_ActLikeSecure, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 19);
DECL_WKUPOBS_ENTRY(PRCM_USBHS_SWAKEUP, CONTROL_PADCONF_ETK_D5, WKUPOBSMUX7, 20);

//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 8
DECL_WKUPOBS_ENTRY(PRCM_USBTHOST_SAR_FCLK, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 1);
DECL_WKUPOBS_ENTRY(PRCM_NEON_RST, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 2);
DECL_WKUPOBS_ENTRY(PRCM_WKUP_RSTPWRON, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 3);
DECL_WKUPOBS_ENTRY(PRCM_VDD1_VOLCON_RST, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 4);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_domainIsOn, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 5);
DECL_WKUPOBS_ENTRY(PRCM_iva2_domain_is_inactive, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 6);
DECL_WKUPOBS_ENTRY(PRCM_iva2_domain_is_retention, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 7);
DECL_WKUPOBS_ENTRY(PRCM_iva2_domain_is_off, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 8);
DECL_WKUPOBS_ENTRY(PRCM_SRAMALLOFF_MUX8, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 10);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_POWER_ISO, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMRETONIN_MUX8, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMAONIN_MUX8, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 13);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMRETGOODOUT_MUX8, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 14);
DECL_WKUPOBS_ENTRY(PRCM_DSS_POWER_ON, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 15);
DECL_WKUPOBS_ENTRY(PRCM_CAM_SRAMRETONIN, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 16);
DECL_WKUPOBS_ENTRY(PRCM_DPLL3_POWER_ON, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 17);
DECL_WKUPOBS_ENTRY(PRCM_PER_SRAMRETONIN, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 18);
DECL_WKUPOBS_ENTRY(PRCM_USBHOST_ISO_SAR, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 19);
DECL_WKUPOBS_ENTRY(PRCM_GPT10_SWAKEUP, CONTROL_PADCONF_ETK_D6, WKUPOBSMUX8, 20);

//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 9
DECL_WKUPOBS_ENTRY(PRCM_USBTLL_SAR_FCLK, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 1);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_RST2, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 2);
DECL_WKUPOBS_ENTRY(PRCM_EMU_RST, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 3);
DECL_WKUPOBS_ENTRY(PRCM_VDD2_VOLCON_RST, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 4);
DECL_WKUPOBS_ENTRY(PRCM_COREL3_domainWakeup, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 5);
DECL_WKUPOBS_ENTRY(PRCM_vdd1_domain_is_good, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 6);
DECL_WKUPOBS_ENTRY(PRCM_vdd1_domain_is_sleep, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 7);
DECL_WKUPOBS_ENTRY(PRCM_vdd4_domain_is_off, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 8);
DECL_WKUPOBS_ENTRY(PRCM_Device_wakeup, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 9);
DECL_WKUPOBS_ENTRY(PRCM_MPU_POWER_ON, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 10);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_POWER_GOOD_MUX9, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMRETONIN_MUX9, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMAONIN_MUX9, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 13);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMRETGOODOUT_MUX9, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 14);
DECL_WKUPOBS_ENTRY(PRCM_DSS_POWER_ISO, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 15);
DECL_WKUPOBS_ENTRY(PRCM_CAM_SRAMRETGOODOUT, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 16);
DECL_WKUPOBS_ENTRY(PRCM_DPLL3_POWER_ISO, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 17);
DECL_WKUPOBS_ENTRY(PRCM_PER_SRAMRETGOODOUT, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 18);
DECL_WKUPOBS_ENTRY(PRCM_USBHOST_STARTSAVE, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 19);
DECL_WKUPOBS_ENTRY(PRCM_USBTLL_SWAKEUP, CONTROL_PADCONF_ETK_D7, WKUPOBSMUX9, 20);

//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 10
DECL_WKUPOBS_ENTRY(PRCM_FUNC_96M_ALWON_CLK, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 1);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_RST3, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 2);
DECL_WKUPOBS_ENTRY(PRCM_EMU_RSTPWRON, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 3);
DECL_WKUPOBS_ENTRY(PRCM_CM_RSTPWRONRET, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 4);
DECL_WKUPOBS_ENTRY(PRCM_COREL3_domainIsOn, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 5);
DECL_WKUPOBS_ENTRY(PRCM_sgx_domain_is_inactive, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 6 );
DECL_WKUPOBS_ENTRY(PRCM_sgx_domain_is_retention, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 7);
DECL_WKUPOBS_ENTRY(PRCM_sgx_domain_is_off, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 8);
DECL_WKUPOBS_ENTRY(PRCM_PADS_OFF_mode, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 9);
DECL_WKUPOBS_ENTRY(PRCM_MPU_POWER_ISO, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 10);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_POWER_GOOD_MUX10, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMRETONIN_MUX10, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMAONIN_MUX10, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 13);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMRETGOODOUT_MUX10, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 14);
DECL_WKUPOBS_ENTRY(PRCM_DSS_POWER_GOOD_MUX10, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 15);
DECL_WKUPOBS_ENTRY(PRCM_EMU_POWER_ON, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 16);
DECL_WKUPOBS_ENTRY(PRCM_DPLL3_POWER_GOOD, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 17);
DECL_WKUPOBS_ENTRY(PRCM_USBHOST_POWER_ON, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 18);
DECL_WKUPOBS_ENTRY(PRCM_USBHOST_SAVEDONE, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 19);
DECL_WKUPOBS_ENTRY(PRCM_GPIO1_SWAKEUP, CONTROL_PADCONF_ETK_D8, WKUPOBSMUX10, 20);

//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 11
DECL_WKUPOBS_ENTRY(PRCM_DSS2_ALWON_FCLK, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 1);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_RSTPWRON, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 2);
DECL_WKUPOBS_ENTRY(PRCM_EFUSE_RSTPWRON, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 3);
DECL_WKUPOBS_ENTRY(PRCM_DPLL3_rstdata, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 4);
DECL_WKUPOBS_ENTRY(PRCM_SGX_domainWakeup, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 5);
DECL_WKUPOBS_ENTRY(PRCM_vdd1_domain_is_off, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 6);
DECL_WKUPOBS_ENTRY(PRCM_vdd1_domain_is_lp, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 7);
DECL_WKUPOBS_ENTRY(PRCM_PRM2MPU_IRQ, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 8);
DECL_WKUPOBS_ENTRY(PRCM_GLOBAL_WKUP_en, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 9);
DECL_WKUPOBS_ENTRY(PRCM_MPU_POWER_GOOD_MUX11, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 10);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_POWER_GOOD_MUX11, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMRETONIN_MUX11, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMAONIN_MUX11, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 13);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMRETGOODOUT_MUX11, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 14);
DECL_WKUPOBS_ENTRY(PRCM_DSS_POWER_GOOD_MUX11, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 15);
DECL_WKUPOBS_ENTRY(PRCM_EMU_POWER_ISO, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 16);
DECL_WKUPOBS_ENTRY(PRCM_DPLL4_POWER_ON, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 17);
DECL_WKUPOBS_ENTRY(PRCM_USBHOST_POWER_ISO, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 18);
DECL_WKUPOBS_ENTRY(PRCM_USBHOST_STARTRESTORE, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 19);
DECL_WKUPOBS_ENTRY(PRCM_WAITINRESET_WK, CONTROL_PADCONF_ETK_D9, WKUPOBSMUX11, 21);

//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 12
DECL_WKUPOBS_ENTRY(PRCM_EFUSE_ALWON_FCLK, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 1);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_RSTDONE, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 2);
DECL_WKUPOBS_ENTRY(PRCM_SR_RST, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 3);
DECL_WKUPOBS_ENTRY(PRCM_GlbRstData, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 4);
DECL_WKUPOBS_ENTRY(PRCM_SGX_domainIsOn, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 5);
DECL_WKUPOBS_ENTRY(PRCM_core_domain_is_inactive, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 6);
DECL_WKUPOBS_ENTRY(PRCM_core_domain_is_retention, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 7);
DECL_WKUPOBS_ENTRY(PRCM_core_domain_is_off, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 8);
DECL_WKUPOBS_ENTRY(PRCM_IO_WUCLK, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 9);
DECL_WKUPOBS_ENTRY(PRCM_MPU_POWER_GOOD_MUX12, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 10);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_POWER_GOOD_MUX12, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMRETGOODOUT_MUX12, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMAGOODOUT_MUX12, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 13);
DECL_WKUPOBS_ENTRY(PRCM_NEON_POWER_ON, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 14);
DECL_WKUPOBS_ENTRY(PRCM_DSS_POWER_GOOD_MUX12, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 15);
DECL_WKUPOBS_ENTRY(PRCM_EMU_POWER_GOOD, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 16);
DECL_WKUPOBS_ENTRY(PRCM_DPLL4_POWER_ISO, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 17);
DECL_WKUPOBS_ENTRY(PRCM_USBHOST_POWER_GOOD, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 18);
DECL_WKUPOBS_ENTRY(PRCM_USBHOST_RESTOREDONE, CONTROL_PADCONF_ETK_D10, WKUPOBSMUX12, 19);

//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 13
DECL_WKUPOBS_ENTRY(PRCM_PER_32K_ALWON_FCLK, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 1);
DECL_WKUPOBS_ENTRY(PRCM_CORE_RST, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 2);
DECL_WKUPOBS_ENTRY(PRCM_DPLL1_RSTPWRON, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 3);
DECL_WKUPOBS_ENTRY(PRCM_GlblWarmRst_n, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 4);
DECL_WKUPOBS_ENTRY(PRCM_COREL4_domainWakeup, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 5);
DECL_WKUPOBS_ENTRY(PRCM_vdd1_domain_is_ret, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 6);
DECL_WKUPOBS_ENTRY(PRCM_vdd2_domain_is_on, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 7);
DECL_WKUPOBS_ENTRY(PRCM_USBHOST_domainWakeup, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 8);
DECL_WKUPOBS_ENTRY(PRCM_IO_ISOCLK, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 9);
DECL_WKUPOBS_ENTRY(PRCM_MPU_POWER_GOOD_MUX13, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 10);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_POWER_GOOD_MUX13, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMRETGOODOUT_MUX13, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMAGOODOUT_MUX13, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 13);
DECL_WKUPOBS_ENTRY(PRCM_NEON_POWER_ISO, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 14);
DECL_WKUPOBS_ENTRY(PRCM_DSS_POWER_GOOD_MUX13, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 15);
DECL_WKUPOBS_ENTRY(PRCM_EMU_SRAMAONIN, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 16);
DECL_WKUPOBS_ENTRY(PRCM_DPLL4_POWER_GOOD, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 17);
DECL_WKUPOBS_ENTRY(PRCM_USBHOST_SRAMAONIN, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 18);
DECL_WKUPOBS_ENTRY(PRCM_USBTLL_ISO_SAR, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 19);
DECL_WKUPOBS_ENTRY(PRCM_GPT1_SWAKEUP, CONTROL_PADCONF_ETK_D11, WKUPOBSMUX13, 20);

//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 14
DECL_WKUPOBS_ENTRY(PRCM_GPT1_FCLK, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 1);
DECL_WKUPOBS_ENTRY(PRCM_CORE_RSTPWRONRET, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 2);
DECL_WKUPOBS_ENTRY(PRCM_DPLL2_RSTPWRON, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 3);
DECL_WKUPOBS_ENTRY(PRCM_GlblPwrOnRst_n, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 4);
DECL_WKUPOBS_ENTRY(PRCM_COREL4_domainIsOn, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 5);
DECL_WKUPOBS_ENTRY(PRCM_DSS_domainWakeup, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 6);
DECL_WKUPOBS_ENTRY(PRCM_vdd2_domain_is_good, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 7);
DECL_WKUPOBS_ENTRY(PRCM_USBHOST_domainIsOn, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 8);
DECL_WKUPOBS_ENTRY(PRCM_IO_ISO, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 9);
DECL_WKUPOBS_ENTRY(PRCM_MPU_POWER_GOOD_MUX14, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 10);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_POWER_GOOD_MUX14, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMRETGOODOUT_MUX14, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMAGOODOUT_MUX14, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 13);
DECL_WKUPOBS_ENTRY(PRCM_NEON_POWER_GOOD_MUX14, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 14);
DECL_WKUPOBS_ENTRY(PRCM_DSS_SRAMAONIN, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 15);
DECL_WKUPOBS_ENTRY(PRCM_EMU_SRAMAGOODOUT, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 16);
DECL_WKUPOBS_ENTRY(PRCM_DPLL5_POWER_ON, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 17);
DECL_WKUPOBS_ENTRY(PRCM_USBHOST_SRAMAGOODOUT, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 18);
DECL_WKUPOBS_ENTRY(PRCM_USBTLL_STARTSAVE, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 19);
DECL_WKUPOBS_ENTRY(PRCM_EMU_SYS_GCLK, CONTROL_PADCONF_ETK_D12, WKUPOBSMUX14, 20);

//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 15
DECL_WKUPOBS_ENTRY(PRCM_GPT2_ALWON_FCLK, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 1);
DECL_WKUPOBS_ENTRY(PRCM_CORE_RSTRET, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 2);
DECL_WKUPOBS_ENTRY(PRCM_DPLL3_RSTPWRON, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 3);
DECL_WKUPOBS_ENTRY(PRCM_GlblSecureRst_n, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 4);
DECL_WKUPOBS_ENTRY(PRCM_DSS_domainIsOn, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 6);
DECL_WKUPOBS_ENTRY(PRCM_dss_domain_is_inactive, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 7);
DECL_WKUPOBS_ENTRY(PRCM_dss_domain_is_retention, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 8);
DECL_WKUPOBS_ENTRY(PRCM_dss_domain_is_off, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 9);
DECL_WKUPOBS_ENTRY(PRCM_MPU_POWER_GOOD_MUX15, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 10);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMAONIN_MUX15, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMRETGOODOUT_MUX15, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMAGOODOUT_MUX15, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 13);
DECL_WKUPOBS_ENTRY(PRCM_NEON_POWER_GOOD_MUX15, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 14);
DECL_WKUPOBS_ENTRY(PRCM_DSS_SRAMAGOODOUT, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 15);
DECL_WKUPOBS_ENTRY(PRCM_EMU_SRAMRETONIN, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 16);
DECL_WKUPOBS_ENTRY(PRCM_DPLL5_POWER_ISO, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 17);
DECL_WKUPOBS_ENTRY(PRCM_USBHOST_SRAMRETONIN, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 18);
DECL_WKUPOBS_ENTRY(PRCM_USBTLL_SAVEDONE, CONTROL_PADCONF_ETK_D13, WKUPOBSMUX15, 19);

//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 16
DECL_WKUPOBS_ENTRY(PRCM_GPT3_ALWON_FCLK, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 1);
DECL_WKUPOBS_ENTRY(PRCM_CPEFUSE_RST, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 2);
DECL_WKUPOBS_ENTRY(PRCM_DPLL4_RSTPWRON, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 3);
DECL_WKUPOBS_ENTRY(PRCM_MPU_SECURITY_VIOL_RST, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 4);
DECL_WKUPOBS_ENTRY(PRCM_PER_domainWakeup, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 6);
DECL_WKUPOBS_ENTRY(PRCM_vdd2_domain_is_off, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 7);
DECL_WKUPOBS_ENTRY(PRCM_vdd5_domain_is_off, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 8);
DECL_WKUPOBS_ENTRY(PRCM_PRM2IVA2_IRQ, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 9);
DECL_WKUPOBS_ENTRY(PRCM_MPU_POWER_GOOD_MUX16, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 10);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMAONIN_MUX16, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 11);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMRETGOODOUT_MUX16, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMAGOODOUT_MUX16, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 13);
DECL_WKUPOBS_ENTRY(PRCM_SGX_POWER_ON, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 14);
DECL_WKUPOBS_ENTRY(PRCM_DSS_SRAMRETONIN, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 15);
DECL_WKUPOBS_ENTRY(PRCM_EMU_SRAMRETGOODOUT, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 16);
DECL_WKUPOBS_ENTRY(PRCM_DPLL5_POWER_GOOD, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 17);
DECL_WKUPOBS_ENTRY(PRCM_USBHOST_SRAMRETGOODOUT, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 18);
DECL_WKUPOBS_ENTRY(PRCM_USBTLL_STARTRESTORE, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 19);
DECL_WKUPOBS_ENTRY(PRCM_WKUP_32K_GFCLK, CONTROL_PADCONF_ETK_D14, WKUPOBSMUX16, 20);

//-----------------------------------------------------------------------------
// WKUP OBSERVABILITY MUX 17
DECL_WKUPOBS_ENTRY(PRCM_GPT4_ALWON_FCLK, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 1);
DECL_WKUPOBS_ENTRY(PRCM_USBTLL_RST, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 2);
DECL_WKUPOBS_ENTRY(PRCM_DPLL5_RSTPWRON, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 3);
DECL_WKUPOBS_ENTRY(PRCM_ICECRUSHER_RST, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 4);
DECL_WKUPOBS_ENTRY(PRCM_CORECM_domainWakeup, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 5);
DECL_WKUPOBS_ENTRY(PRCM_PER_domainIsOn, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 6);
DECL_WKUPOBS_ENTRY(PRCM_per_domain_is_inactive, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 7);
DECL_WKUPOBS_ENTRY(PRCM_per_domain_is_retention, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 8);
DECL_WKUPOBS_ENTRY(PRCM_per_domain_is_off, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 9);
DECL_WKUPOBS_ENTRY(PRCM_MPU_SRAMAONIN_MUX17, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 10);
DECL_WKUPOBS_ENTRY(PRCM_IVA2_SRAMAONIN_MUX17, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 11);
DECL_WKUPOBS_ENTRY(PRCM_CORE_POWER_ON, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 12);
DECL_WKUPOBS_ENTRY(PRCM_CORE_SRAMAGOODOUT, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 13);
DECL_WKUPOBS_ENTRY(PRCM_SGX_POWER_ISO, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 14);
DECL_WKUPOBS_ENTRY(PRCM_DSS_SRAMRETGOODOUT, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 15);
DECL_WKUPOBS_ENTRY(PRCM_SR_POWER_ON, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 16);
DECL_WKUPOBS_ENTRY(PRCM_PER_POWER_ON, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 17);
DECL_WKUPOBS_ENTRY(PRCM_ldoemuonz, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 18);
DECL_WKUPOBS_ENTRY(PRCM_USBTLL_RESTOREDONE, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 19);
DECL_WKUPOBS_ENTRY(PRCM_WKUP_L4_GICLK, CONTROL_PADCONF_ETK_D15, WKUPOBSMUX17, 20);

//-----------------------------------------------------------------------------

OBSERVE_ITEM g_rgObservabilityList[] = {    
    DECL_OBSERVE_ITEM(CM_96_FCLK),
    DECL_OBSERVE_ITEM(CM_32K_CLK),
    DECL_OBSERVE_ITEM(PRCM_CAM_domainFreeze_MUX0),
    DECL_OBSERVE_ITEM(PRCM_NEON_forceWakeup),
    DECL_OBSERVE_ITEM(PRCM_COREL4_domainNrea),
    DECL_OBSERVE_ITEM(PRCM_WKUP_domainNready_MUX0),
    DECL_OBSERVE_ITEM(PRCM_STATE_IS_OFF_IVA2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ1_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ2_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ3_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ4_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ5_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ6_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ7_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ8_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ9_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ10_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ11_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ12_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ13_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ14_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ15_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ16_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ17_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ18_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ19_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ20_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ21_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ22_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ23_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ24_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ25_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ26_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ27_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ28_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ29_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ30_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ31_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ32_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ33_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ34_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ35_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ36_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ37_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ38_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ39_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ40_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ41_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ42_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ43_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ44_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ45_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ46_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ47_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ48_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ49_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ50_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ51_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ52_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ53_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ54_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ55_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ56_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ57_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ58_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ59_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ60_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ61_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ62_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ63_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ64_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ65_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ66_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ67_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ68_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ69_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ70_MUX0),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ71_MUX0),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_M2_CLK),
    DECL_OBSERVE_ITEM(CM_SYS_CLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_ClkIsNotRunning),
    DECL_OBSERVE_ITEM(PRCM_NEON_domainNready),
    DECL_OBSERVE_ITEM(PRCM_WKUP_domainNready_MUX1),
    DECL_OBSERVE_ITEM(PRCM_STATE_IS_ON_CORE),
    DECL_OBSERVE_ITEM(PRCM_CORE_96M_GFCLK),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ1_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ2_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ3_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ4_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ5_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ6_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ7_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ8_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ9_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ10_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ11_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ12_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ13_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ14_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ15_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ16_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ17_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ18_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ19_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ20_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ21_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ22_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ23_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ24_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ25_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ26_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ27_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ28_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ29_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ30_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ31_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ32_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ33_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ34_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ35_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ36_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ37_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ38_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ39_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ40_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ41_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ42_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ43_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ44_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ45_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ46_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ47_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ48_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ49_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ50_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ51_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ52_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ53_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ54_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ55_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ56_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ57_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ58_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ59_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ60_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ61_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ62_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ63_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ64_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ65_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ66_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ67_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ68_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ69_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ70_MUX1),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ71_MUX1),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_M2X2_CLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_freqlock),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_freqlock),
    DECL_OBSERVE_ITEM(PRCM_COREL3_IClkIsNotRunning),
    DECL_OBSERVE_ITEM(PRCM_NEON_forceSleep),
    DECL_OBSERVE_ITEM(PRCM_CAM_domainIsIdle),
    DECL_OBSERVE_ITEM(PRCM_EMU_domainIsIdle),
    DECL_OBSERVE_ITEM(PRCM_STATE_IS_OFF_CORE),
    DECL_OBSERVE_ITEM(PRCM_CORE_48M_GFCLK),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ1_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ2_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ3_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ4_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ5_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ6_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ7_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ8_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ9_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ10_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ11_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ12_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ13_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ14_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ15_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ16_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ17_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ18_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ19_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ20_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ21_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ22_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ23_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ24_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ25_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ26_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ27_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ28_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ29_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ30_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ31_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ32_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ33_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ34_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ35_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ36_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ37_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ38_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ39_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ40_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ41_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ42_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ43_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ44_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ45_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ46_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ47_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ48_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ49_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ50_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ51_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ52_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ53_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ54_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ55_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ56_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ57_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ58_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ59_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ60_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ61_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ62_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ63_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ64_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ65_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ66_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ67_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ68_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ69_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ70_MUX2),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ71_MUX2),
    DECL_OBSERVE_ITEM(PRCM_L3_ICLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_bypass),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_bypass),
    DECL_OBSERVE_ITEM(PRCM_IVA2_domainIsIdle),
    DECL_OBSERVE_ITEM(PRCM_CAM_forceWakeup),
    DECL_OBSERVE_ITEM(PRCM_EMU_domainMute),
    DECL_OBSERVE_ITEM(PRCM_SEQ_FORCECLKON),
    DECL_OBSERVE_ITEM(PRCM_CORE_12M_GFCLK),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ1_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ2_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ3_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ4_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ5_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ6_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ7_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ8_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ9_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ10_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ11_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ12_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ13_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ14_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ15_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ16_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ17_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ18_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ19_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ20_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ21_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ22_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ23_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ24_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ25_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ26_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ27_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ28_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ29_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ30_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ31_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ32_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ33_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ34_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ35_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ36_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ37_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ38_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ39_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ40_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ41_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ42_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ43_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ44_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ45_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ46_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ47_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ48_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ49_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ50_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ51_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ52_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ53_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ54_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ55_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ56_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ57_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ58_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ59_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ60_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ61_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ62_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ63_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ64_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ65_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ66_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ67_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ68_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ69_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ70_MUX3),
    DECL_OBSERVE_ITEM(SDMA_PI_DMAREQ71_MUX3),
    DECL_OBSERVE_ITEM(PRCM_L4_ICLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_idle),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_idle),
    DECL_OBSERVE_ITEM(PRCM_IVA2_forceWakeup),
    DECL_OBSERVE_ITEM(PRCM_CAM_domainNready),
    DECL_OBSERVE_ITEM(PRCM_EMU_forceWakeup),
    DECL_OBSERVE_ITEM(SEQ_FORCECLKONACK),
    DECL_OBSERVE_ITEM(PRCM_CORE_L3_GICLK),
    DECL_OBSERVE_ITEM(mpu_PIIRQ1_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ2_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ3_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ4_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ5_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ6_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ7_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ8_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ9_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ10_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ11_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ12_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ13_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ14_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ15_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ16_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ17_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ18_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ19_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ20_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ21_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ22_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ23_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ24_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ25_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ26_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ27_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ28_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ29_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ30_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ31_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ32_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ33_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ34_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ35_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ36_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ37_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ38_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ39_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ40_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ41_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ42_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ43_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ44_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ45_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ46_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ47_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ48_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ49_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ50_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ51_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ52_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ53_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ54_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ55_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ56_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ57_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ58_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ59_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ60_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ61_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ62_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ63_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ64_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ65_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ66_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ67_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ68_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ69_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ70_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ71_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ72_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ73_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ74_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ75_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ76_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ77_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ78_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ79_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ80_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ81_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ82_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ83_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ84_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ85_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ86_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ87_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ88_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ89_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ90_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ91_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ92_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ93_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ94_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ95_MUX4),
    DECL_OBSERVE_ITEM(mpu_PIIRQ96_MUX4),
    DECL_OBSERVE_ITEM(PRCM_RM_ICLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_initz),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_initz),
    DECL_OBSERVE_ITEM(CM_SysClkIsRunning),
    DECL_OBSERVE_ITEM(PRCM_IVA2_domainNready),
    DECL_OBSERVE_ITEM(PRCM_CAM_forceSleep),
    DECL_OBSERVE_ITEM(PRCM_EMU_domainNready),
    DECL_OBSERVE_ITEM(PRCM_CORE_L4_GICLK),
    DECL_OBSERVE_ITEM(mpu_PIIRQ1_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ2_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ3_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ4_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ5_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ6_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ7_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ8_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ9_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ10_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ11_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ12_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ13_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ14_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ15_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ16_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ17_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ18_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ19_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ20_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ21_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ22_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ23_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ24_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ25_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ26_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ27_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ28_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ29_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ30_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ31_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ32_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ33_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ34_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ35_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ36_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ37_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ38_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ39_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ40_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ41_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ42_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ43_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ44_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ45_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ46_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ47_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ48_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ49_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ50_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ51_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ52_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ53_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ54_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ55_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ56_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ57_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ58_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ59_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ60_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ61_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ62_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ63_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ64_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ65_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ66_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ67_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ68_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ69_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ70_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ71_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ72_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ73_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ74_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ75_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ76_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ77_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ78_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ79_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ80_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ81_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ82_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ83_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ84_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ85_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ86_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ87_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ88_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ89_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ90_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ91_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ92_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ93_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ94_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ95_MUX5),
    DECL_OBSERVE_ITEM(mpu_PIIRQ96_MUX5),
    DECL_OBSERVE_ITEM(PRCM_FUNC_96M_FCLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_enable),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_enable),
    DECL_OBSERVE_ITEM(PRCM_WKUP_IClkIsRunning),
    DECL_OBSERVE_ITEM(PRCM_IVA2_forceSleep),
    DECL_OBSERVE_ITEM(PRCM_CAM_domainFreeze_MUX6),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_domainIsidle),
    DECL_OBSERVE_ITEM(PRCM_DSS_GICLK),
    DECL_OBSERVE_ITEM(PRCM_SECURITY_L3_GICLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_LOSSREF),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_LOSSREF),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_LOSSREF),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_LOSSREF),
    DECL_OBSERVE_ITEM(mpu_PIIRQ1_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ2_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ3_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ4_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ5_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ6_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ7_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ8_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ9_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ10_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ11_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ12_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ13_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ14_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ15_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ16_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ17_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ18_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ19_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ20_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ21_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ22_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ23_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ24_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ25_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ26_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ27_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ28_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ29_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ30_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ31_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ32_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ33_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ34_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ35_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ36_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ37_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ38_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ39_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ40_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ41_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ42_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ43_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ44_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ45_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ46_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ47_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ48_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ49_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ50_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ51_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ52_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ53_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ54_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ55_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ56_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ57_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ58_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ59_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ60_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ61_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ62_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ63_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ64_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ65_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ66_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ67_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ68_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ69_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ70_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ71_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ72_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ73_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ74_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ75_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ76_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ77_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ78_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ79_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ80_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ81_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ82_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ83_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ84_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ85_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ86_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ87_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ88_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ89_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ90_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ91_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ92_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ93_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ94_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ95_MUX6),
    DECL_OBSERVE_ITEM(mpu_PIIRQ96_MUX6),
    DECL_OBSERVE_ITEM(PRCM_FUNC_48M_FCLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_enablediv),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_enablediv),
    DECL_OBSERVE_ITEM(PRCM_SRL4_IClkIsRunning),
    DECL_OBSERVE_ITEM(PRCM_IVA2_domainFreeze_MUX7),
    DECL_OBSERVE_ITEM(PRCM_DSS_domainIsIdle),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_forceWakeup),
    DECL_OBSERVE_ITEM(PRCM_CAM_GICLK),
    DECL_OBSERVE_ITEM(PRCM_SECURITY_L4_GICLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_BREAKLOCKZ),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_BREAKLOCKZ),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_BREAKLOCKZ),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_BREAKLOCKZ),
    DECL_OBSERVE_ITEM(mpu_PIIRQ1_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ2_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ3_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ4_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ5_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ6_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ7_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ8_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ9_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ10_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ11_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ12_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ13_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ14_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ15_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ16_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ17_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ18_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ19_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ20_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ21_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ22_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ23_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ24_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ25_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ26_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ27_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ28_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ29_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ30_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ31_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ32_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ33_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ34_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ35_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ36_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ37_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ38_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ39_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ40_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ41_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ42_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ43_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ44_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ45_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ46_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ47_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ48_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ49_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ50_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ51_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ52_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ53_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ54_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ55_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ56_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ57_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ58_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ59_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ60_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ61_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ62_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ63_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ64_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ65_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ66_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ67_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ68_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ69_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ70_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ71_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ72_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ73_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ74_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ75_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ76_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ77_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ78_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ79_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ80_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ81_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ82_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ83_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ84_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ85_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ86_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ87_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ88_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ89_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ90_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ91_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ92_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ93_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ94_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ95_MUX7),
    DECL_OBSERVE_ITEM(mpu_PIIRQ96_MUX7),
    DECL_OBSERVE_ITEM(PRCM_DSS_TV_FCLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_freqlock),
    DECL_OBSERVE_ITEM(PRCM_DPLL5_freqlock),
    DECL_OBSERVE_ITEM(PRCM_GFX_IClkIsNotRunning),
    DECL_OBSERVE_ITEM(PRCM_SGX_domainIsIdle),
    DECL_OBSERVE_ITEM(PRCM_DSS_forceWakeup),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_domainNready),
    DECL_OBSERVE_ITEM(PRCM_CSIb_96M_GFCLK),
    DECL_OBSERVE_ITEM(PRCM_SSI_L4_GICLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_PHASELOCK),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_PHASELOCK),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_PHASELOCK),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_PHASELOCK),
    DECL_OBSERVE_ITEM(CM_USIM_CLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_bypass),
    DECL_OBSERVE_ITEM(PRCM_DPLL5_bypass),
    DECL_OBSERVE_ITEM(PRCM_DSS_IClkIsNotRunning),
    DECL_OBSERVE_ITEM(PRCM_SGX_forceWakeup),
    DECL_OBSERVE_ITEM(PRCM_DSS_domainNready),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_forceSleep),
    DECL_OBSERVE_ITEM(PRCM_PER_48M_GFCLK),
    DECL_OBSERVE_ITEM(PRCM_DSS_96M_GFCLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_RECAL),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_RECAL),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_RECAL),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_RECAL),
    DECL_OBSERVE_ITEM(PRCM_CPEFUSE_FCLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_idle),
    DECL_OBSERVE_ITEM(PRCM_DPLL5_idle),
    DECL_OBSERVE_ITEM(PRCM_CAM_IClkIsNotRunning),
    DECL_OBSERVE_ITEM(PRCM_SGX_domainNready),
    DECL_OBSERVE_ITEM(PRCM_DSS_forceSleep),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_domainFreeze),
    DECL_OBSERVE_ITEM(PRCM_SR1_UPDATECLK_MUX10),
    DECL_OBSERVE_ITEM(PRCM_PER_96M_GFCLK),
    DECL_OBSERVE_ITEM(PRCM_MPU_EMU_CLK),
    DECL_OBSERVE_ITEM(PRCM_IVA_FCLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_BYPASS),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_BYPASS),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_BYPASS),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_BYPASS),
    DECL_OBSERVE_ITEM(PRCM_DPLL5_M2_CLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_initz),
    DECL_OBSERVE_ITEM(PRCM_DPLL5_initz),
    DECL_OBSERVE_ITEM(PRCM_PERL4_IClkIsNotRunning),
    DECL_OBSERVE_ITEM(PRCM_SGX_forceSleep),
    DECL_OBSERVE_ITEM(PRCM_DSS_domainFreeze_MUX11),
    DECL_OBSERVE_ITEM(PRCM_emudpll3srcclkactivitystatus),
    DECL_OBSERVE_ITEM(PRCM_SR1_FREQERRINTZ_MUX11),
    DECL_OBSERVE_ITEM(PRCM_PER_L4_GICLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_TICOPWDN),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_TICOPWDN),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_TICOPWDN),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_TICOPWDN),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_FCLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_enable),
    DECL_OBSERVE_ITEM(PRCM_DPLL5_enable),
    DECL_OBSERVE_ITEM(PRCM_EMU_ClkIsRunning),
    DECL_OBSERVE_ITEM(PRCM_COREL3_domainIsIdle),
    DECL_OBSERVE_ITEM(PRCM_PER_domainIsIdle),
    DECL_OBSERVE_ITEM(PRCM_IVA2_DPLLCHANG),
    DECL_OBSERVE_ITEM(PRCM_SR_L4_GICLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_FCLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_enablediv),
    DECL_OBSERVE_ITEM(PRCM_DPLL5_enablediv),
    DECL_OBSERVE_ITEM(PRCM_CPEFUSE_FClkIsNotRunning),
    DECL_OBSERVE_ITEM(PRCM_COREL4_domainIsIdle),
    DECL_OBSERVE_ITEM(PRCM_PER_forceWakeup),
    DECL_OBSERVE_ITEM(PRCM_IVAA2_DPLLCHANGEACK),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_GICLK),
    DECL_OBSERVE_ITEM(PRCM_EMU_CORE_ALWON_CLK),
    DECL_OBSERVE_ITEM(PRCM_MPU_CLK),
    DECL_OBSERVE_ITEM(PRCM_SSI_FCLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_freqlock),
    DECL_OBSERVE_ITEM(PRCM_MPU_domainFreeze_MUX14),
    DECL_OBSERVE_ITEM(PRCM_MPU_domainIsIdle),
    DECL_OBSERVE_ITEM(PRCM_PER_domainNready),
    DECL_OBSERVE_ITEM(PRCM_EMU_MStandby),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_48M_GFCLK),
    DECL_OBSERVE_ITEM(PRCM_EMU_PER_ALWON_CLK),
    DECL_OBSERVE_ITEM(PRCM_IVA_CLK),
    DECL_OBSERVE_ITEM(PRCM_GPT10_FCLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_bypass),
    DECL_OBSERVE_ITEM(PRCM_IVA2_domainFreeze_MUX15),
    DECL_OBSERVE_ITEM(PRCM_MPU_domainNready),
    DECL_OBSERVE_ITEM(PRCM_CORECM_domainIsIdle),
    DECL_OBSERVE_ITEM(PRCM_PER_forceSleep),
    DECL_OBSERVE_ITEM(PRCM_STATE_IS_ON_MPU),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_120M_GFCLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_M2X2_CLK),
    DECL_OBSERVE_ITEM(PRCM_SR1_UPDATECLK_MUX15),
    DECL_OBSERVE_ITEM(PRCM_GPT11_FCLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_idle),
    DECL_OBSERVE_ITEM(PRCM_MPU_domainFreeze_MUX16),
    DECL_OBSERVE_ITEM(PRCM_CORE_domainNready),
    DECL_OBSERVE_ITEM(PRCM_WKUP_domainIsIdle),
    DECL_OBSERVE_ITEM(PRCM_STATE_IS_OFF_MPU),
    DECL_OBSERVE_ITEM(PRCM_SGX_GICLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_M4X2_CLK),
    DECL_OBSERVE_ITEM(PRCM_SR1_FREQERRINTZ_MUX16),
    DECL_OBSERVE_ITEM(PRCM_SGX_GFCLK),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_initz),
    DECL_OBSERVE_ITEM(PRCM_DSS_domainFreeze_MUX17),
    DECL_OBSERVE_ITEM(PRCM_NEON_domainIsIdle),
    DECL_OBSERVE_ITEM(PRCM_COREL3_domainNready),
    DECL_OBSERVE_ITEM(PRCM_WKUP_domainWakeupAck),
    DECL_OBSERVE_ITEM(PRCM_STATE_IS_ON_IVA2),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_M5X2_CLK),
    DECL_OBSERVE_ITEM(PRCM_SYS_CLK),
    DECL_OBSERVE_ITEM(PRCM_GPT5_ALWON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_SGX_RST),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_RST),
    DECL_OBSERVE_ITEM(PRCM_CORECM_domainIsOn),
    DECL_OBSERVE_ITEM(PRCM_WKUP_domainWakeup),
    DECL_OBSERVE_ITEM(PRCM_vdd2_domain_is_ret),
    DECL_OBSERVE_ITEM(PRCM_vdd5_domain_is_on),
    DECL_OBSERVE_ITEM(PRCM_device_is_on),
    DECL_OBSERVE_ITEM(PRCM_MPU_SRAMAONIN_MUX0),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMAONIN_MUX0),
    DECL_OBSERVE_ITEM(PRCM_CORE_POWER_ISO),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMRETONIN_MUX0),
    DECL_OBSERVE_ITEM(PRCM_SGX_POWER_GOOD_MUX0),
    DECL_OBSERVE_ITEM(PRCM_CAM_POWER_ON),
    DECL_OBSERVE_ITEM(PRCM_SR_POWER_ISO),
    DECL_OBSERVE_ITEM(PRCM_PER_POWER_GOOD_MUX0),
    DECL_OBSERVE_ITEM(forceenumon),
    DECL_OBSERVE_ITEM(PRCM_MPU_INTC_SWAKEUP),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_ALWON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_GPT6_ALWON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_DSS_RST),
    DECL_OBSERVE_ITEM(PRCM_ICEPICK_RSTPWRON),
    DECL_OBSERVE_ITEM(PRCM_eFuseReady_n),
    DECL_OBSERVE_ITEM(PRCM_CAM_domainWakeup),
    DECL_OBSERVE_ITEM(PRCM_cam_domain_is_inactive),
    DECL_OBSERVE_ITEM(PRCM_cam_domain_is_retention),
    DECL_OBSERVE_ITEM(PRCM_Control_start_restore),
    DECL_OBSERVE_ITEM(PRCM_device_is_lp),
    DECL_OBSERVE_ITEM(PRCM_MPU_SRAMAGOODOUT_MUX1),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMAONIN_MUX1),
    DECL_OBSERVE_ITEM(PRCM_CORE_POWER_GOOD_MUX1),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMRETONIN_MUX1),
    DECL_OBSERVE_ITEM(PRCM_SGX_POWER_GOOD_MUX1),
    DECL_OBSERVE_ITEM(PRCM_CAM_POWER_ISO),
    DECL_OBSERVE_ITEM(PRCM_SR_POWER_GOOD),
    DECL_OBSERVE_ITEM(PRCM_PER_POWER_GOOD_MUX1),
    DECL_OBSERVE_ITEM(PRCM_emudpll3srcclkactivityctrl),
    DECL_OBSERVE_ITEM(PRCM_IVA2_WUGEN_SWAKEUP),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_ALWON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_GPT7_ALWON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_BANDGAP_RSTPWRON),
    DECL_OBSERVE_ITEM(PRCM_cam_domain_is_off),
    DECL_OBSERVE_ITEM(PRCM_CAM_domainIsOn),
    DECL_OBSERVE_ITEM(PRCM_EMU_domainWakeup),
    DECL_OBSERVE_ITEM(PRCM_vdd2_domain_is_sleep),
    DECL_OBSERVE_ITEM(PRCM_Control_restore_done),
    DECL_OBSERVE_ITEM(PRCM_MPU_SRAMAGOODOUT_MUX2),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMAGOODOUT_MUX2),
    DECL_OBSERVE_ITEM(PRCM_CORE_POWER_GOODOUT_MUX2),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMRETONIN_MUX2),
    DECL_OBSERVE_ITEM(PRCM_SGX_POWER_GOOD_MUX2),
    DECL_OBSERVE_ITEM(PRCM_CAM_POWER_GOOD_MUX2),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_POWER_ON),
    DECL_OBSERVE_ITEM(PRCM_PER_POWER_GOOD_MUX2),
    DECL_OBSERVE_ITEM(PRCM_EMU_block_reset_cm),
    DECL_OBSERVE_ITEM(PRCM_DSS_SWAKEUP),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_ALWON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_GPT8_ALWON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_MPU_WD_RST),
    DECL_OBSERVE_ITEM(PRCM_MPU_domainWakeup),
    DECL_OBSERVE_ITEM(PRCM_efuseClk_is_not_running),
    DECL_OBSERVE_ITEM(PRCM_EMU_domainIsOn),
    DECL_OBSERVE_ITEM(PRCM_vdd2_domain_is_lp),
    DECL_OBSERVE_ITEM(PRCM_SYS_CLKREQ_out),
    DECL_OBSERVE_ITEM(PRCM_MPU_SRAMRETONIN_MUX3),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMAGOODOUT_MUX3),
    DECL_OBSERVE_ITEM(PRCM_CORE_POWER_GOOD_MUX3),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMRETONIN_MUX3),
    DECL_OBSERVE_ITEM(PRCM_SGX_POWER_GOOD_MUX3),
    DECL_OBSERVE_ITEM(PRCM_CAM_POWER_GOOD_MUX3),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_POWER_ISO),
    DECL_OBSERVE_ITEM(PRCM_PER_POWER_GOOD_MUX3),
    DECL_OBSERVE_ITEM(PRCM_FORCEACTIVEWKUP),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_SWAKEUP),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_ALWON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_GPT9_ALWON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_CAM_RST),
    DECL_OBSERVE_ITEM(PRCM_SECURE_WD_RST),
    DECL_OBSERVE_ITEM(PRCM_MPU_domainIsOn),
    DECL_OBSERVE_ITEM(PRCM_mpu_domain_is_inactive),
    DECL_OBSERVE_ITEM(PRCM_mpu_domain_is_retention),
    DECL_OBSERVE_ITEM(PRCM_mpu_domain_is_off),
    DECL_OBSERVE_ITEM(PRCM_SYS_CLKREQ_in),
    DECL_OBSERVE_ITEM(PRCM_vdd1_domain_go_off_mode),
    DECL_OBSERVE_ITEM(PRCM_MPU_SRAMRETONIN_MUX4),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMAGOODOUT_MUX4),
    DECL_OBSERVE_ITEM(PRCM_CORE_POWER_GOOD_MUX4),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMRETONIN_MUX4),
    DECL_OBSERVE_ITEM(PRCM_SGX_SRAMAONIN),
    DECL_OBSERVE_ITEM(PRCM_CAM_POWER_GOOD_MUX4),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_POWER_GOOD),
    DECL_OBSERVE_ITEM(PRCM_PER_POWER_RET),
    DECL_OBSERVE_ITEM(PRCM_FORCEACTIVECORE),
    DECL_OBSERVE_ITEM(PRCM_GPIO2_SWAKEUP),
    DECL_OBSERVE_ITEM(PRCM_DPLL5_ALWON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_MPU_RST),
    DECL_OBSERVE_ITEM(PRCM_PER_RST),
    DECL_OBSERVE_ITEM(PRCM_SYNCT_RST),
    DECL_OBSERVE_ITEM(PRCM_NEON_domainWakeup),
    DECL_OBSERVE_ITEM(PRCM_vdd1_domain_is_on),
    DECL_OBSERVE_ITEM(PRCM_emu_domain_is_off),
    DECL_OBSERVE_ITEM(PRCM_vdd4_domain_is_on),
    DECL_OBSERVE_ITEM(PRCM_SYS_CLKREQ_oen),
    DECL_OBSERVE_ITEM(PRCM_SRAMALLRET_MUX5),
    DECL_OBSERVE_ITEM(PRCM_MPU_SRAMRETGOODOUT_MUX5),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMAGOODOUT_MUX5),
    DECL_OBSERVE_ITEM(PRCM_CORE_POWER_RET),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMRETONIN_MUX5),
    DECL_OBSERVE_ITEM(PRCM_SGX_SRAMAGOODOUT),
    DECL_OBSERVE_ITEM(PRCM_CAM_POWER_GOOD_MUX5),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_POWER_ON),
    DECL_OBSERVE_ITEM(PRCM_PER_POWER_ISO),
    DECL_OBSERVE_ITEM(PRCM_WAKEEMU),
    DECL_OBSERVE_ITEM(PRCM_GPT2_SWAKEUP),
    DECL_OBSERVE_ITEM(PRCM_SR_ALWAYSON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_MPU_RSTPWRON),
    DECL_OBSERVE_ITEM(PRCM_PER_RSTRET),
    DECL_OBSERVE_ITEM(PRCM_ICEPICK_POR),
    DECL_OBSERVE_ITEM(PRCM_NEON_domainIsOn),
    DECL_OBSERVE_ITEM(PRCM_neon_domain_is_inactive),
    DECL_OBSERVE_ITEM(PRCM_neon_domain_is_retention),
    DECL_OBSERVE_ITEM(PRCM_neon_domain_is_off),
    DECL_OBSERVE_ITEM(PRCM_SRAMALLRET_MUX6),
    DECL_OBSERVE_ITEM(PRCM_MPU_SRAMRETGOODOUT_MUX6),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMAGOODOUT_MUX6),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMAONIN_MUX6),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMRETGOODOUT_MUX6),
    DECL_OBSERVE_ITEM(PRCM_SGX_SRAMRETONIN),
    DECL_OBSERVE_ITEM(PRCM_CAM_SRAMAONIN),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_POWER_ISO),
    DECL_OBSERVE_ITEM(PRCM_PER_SRAMONIN),
    DECL_OBSERVE_ITEM(PRCM_IPPWR),
    DECL_OBSERVE_ITEM(PRCM_MCBSP2_SWAKEUP),
    DECL_OBSERVE_ITEM(PRCM_USIM_FCLK),
    DECL_OBSERVE_ITEM(PRCM_IVA2_RST1),
    DECL_OBSERVE_ITEM(PRCM_WKUP_RST),
    DECL_OBSERVE_ITEM(PRCM_ICEPICK_RST),
    DECL_OBSERVE_ITEM(PRCM_IVA2_domainWakeup),
    DECL_OBSERVE_ITEM(PRCM_usbhost_domain_is_inactive),
    DECL_OBSERVE_ITEM(PRCM_usbhost_domain_is_retention),
    DECL_OBSERVE_ITEM(PRCM_usbhost_domain_is_off),
    DECL_OBSERVE_ITEM(PRCM_SRAMALLOFF_MUX7),
    DECL_OBSERVE_ITEM(PRCM_IVA2_POWER_ON),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMRETONIN_MUX7),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMAONIN_MUX7),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMRETGOODOUT_MUX7),
    DECL_OBSERVE_ITEM(PRCM_SGX_SRAMRETGOODOUT),
    DECL_OBSERVE_ITEM(PRCM_CAM_SRAMAGOODOUT),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_POWER_GOOD),
    DECL_OBSERVE_ITEM(PRCM_PER_SRAMAGOODOUT),
    DECL_OBSERVE_ITEM(PRCM_ActLikeSecure),
    DECL_OBSERVE_ITEM(PRCM_USBHS_SWAKEUP),
    DECL_OBSERVE_ITEM(PRCM_USBTHOST_SAR_FCLK),
    DECL_OBSERVE_ITEM(PRCM_NEON_RST),
    DECL_OBSERVE_ITEM(PRCM_WKUP_RSTPWRON),
    DECL_OBSERVE_ITEM(PRCM_VDD1_VOLCON_RST),
    DECL_OBSERVE_ITEM(PRCM_IVA2_domainIsOn),
    DECL_OBSERVE_ITEM(PRCM_iva2_domain_is_inactive),
    DECL_OBSERVE_ITEM(PRCM_iva2_domain_is_retention),
    DECL_OBSERVE_ITEM(PRCM_iva2_domain_is_off),
    DECL_OBSERVE_ITEM(PRCM_SRAMALLOFF_MUX8),
    DECL_OBSERVE_ITEM(PRCM_IVA2_POWER_ISO),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMRETONIN_MUX8),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMAONIN_MUX8),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMRETGOODOUT_MUX8),
    DECL_OBSERVE_ITEM(PRCM_DSS_POWER_ON),
    DECL_OBSERVE_ITEM(PRCM_CAM_SRAMRETONIN),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_POWER_ON),
    DECL_OBSERVE_ITEM(PRCM_PER_SRAMRETONIN),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_ISO_SAR),
    DECL_OBSERVE_ITEM(PRCM_GPT10_SWAKEUP),
    DECL_OBSERVE_ITEM(PRCM_USBTLL_SAR_FCLK),
    DECL_OBSERVE_ITEM(PRCM_IVA2_RST2),
    DECL_OBSERVE_ITEM(PRCM_EMU_RST),
    DECL_OBSERVE_ITEM(PRCM_VDD2_VOLCON_RST),
    DECL_OBSERVE_ITEM(PRCM_COREL3_domainWakeup),
    DECL_OBSERVE_ITEM(PRCM_vdd1_domain_is_good),
    DECL_OBSERVE_ITEM(PRCM_vdd1_domain_is_sleep),
    DECL_OBSERVE_ITEM(PRCM_vdd4_domain_is_off),
    DECL_OBSERVE_ITEM(PRCM_Device_wakeup),
    DECL_OBSERVE_ITEM(PRCM_MPU_POWER_ON),
    DECL_OBSERVE_ITEM(PRCM_IVA2_POWER_GOOD_MUX9),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMRETONIN_MUX9),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMAONIN_MUX9),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMRETGOODOUT_MUX9),
    DECL_OBSERVE_ITEM(PRCM_DSS_POWER_ISO),
    DECL_OBSERVE_ITEM(PRCM_CAM_SRAMRETGOODOUT),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_POWER_ISO),
    DECL_OBSERVE_ITEM(PRCM_PER_SRAMRETGOODOUT),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_STARTSAVE),
    DECL_OBSERVE_ITEM(PRCM_USBTLL_SWAKEUP),
    DECL_OBSERVE_ITEM(PRCM_FUNC_96M_ALWON_CLK),
    DECL_OBSERVE_ITEM(PRCM_IVA2_RST3),
    DECL_OBSERVE_ITEM(PRCM_EMU_RSTPWRON),
    DECL_OBSERVE_ITEM(PRCM_CM_RSTPWRONRET),
    DECL_OBSERVE_ITEM(PRCM_COREL3_domainIsOn),
    DECL_OBSERVE_ITEM(PRCM_sgx_domain_is_inactive),
    DECL_OBSERVE_ITEM(PRCM_sgx_domain_is_retention),
    DECL_OBSERVE_ITEM(PRCM_sgx_domain_is_off),
    DECL_OBSERVE_ITEM(PRCM_PADS_OFF_mode),
    DECL_OBSERVE_ITEM(PRCM_MPU_POWER_ISO),
    DECL_OBSERVE_ITEM(PRCM_IVA2_POWER_GOOD_MUX10),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMRETONIN_MUX10),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMAONIN_MUX10),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMRETGOODOUT_MUX10),
    DECL_OBSERVE_ITEM(PRCM_DSS_POWER_GOOD_MUX10),
    DECL_OBSERVE_ITEM(PRCM_EMU_POWER_ON),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_POWER_GOOD),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_POWER_ON),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_SAVEDONE),
    DECL_OBSERVE_ITEM(PRCM_GPIO1_SWAKEUP),
    DECL_OBSERVE_ITEM(PRCM_DSS2_ALWON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_IVA2_RSTPWRON),
    DECL_OBSERVE_ITEM(PRCM_EFUSE_RSTPWRON),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_rstdata),
    DECL_OBSERVE_ITEM(PRCM_SGX_domainWakeup),
    DECL_OBSERVE_ITEM(PRCM_vdd1_domain_is_off),
    DECL_OBSERVE_ITEM(PRCM_vdd1_domain_is_lp),
    DECL_OBSERVE_ITEM(PRCM_PRM2MPU_IRQ),
    DECL_OBSERVE_ITEM(PRCM_GLOBAL_WKUP_en),
    DECL_OBSERVE_ITEM(PRCM_MPU_POWER_GOOD_MUX11),
    DECL_OBSERVE_ITEM(PRCM_IVA2_POWER_GOOD_MUX11),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMRETONIN_MUX11),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMAONIN_MUX11),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMRETGOODOUT_MUX11),
    DECL_OBSERVE_ITEM(PRCM_DSS_POWER_GOOD_MUX11),
    DECL_OBSERVE_ITEM(PRCM_EMU_POWER_ISO),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_POWER_ON),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_POWER_ISO),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_STARTRESTORE),
    DECL_OBSERVE_ITEM(PRCM_WAITINRESET_WK),
    DECL_OBSERVE_ITEM(PRCM_EFUSE_ALWON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_IVA2_RSTDONE),
    DECL_OBSERVE_ITEM(PRCM_SR_RST),
    DECL_OBSERVE_ITEM(PRCM_GlbRstData),
    DECL_OBSERVE_ITEM(PRCM_SGX_domainIsOn),
    DECL_OBSERVE_ITEM(PRCM_core_domain_is_inactive),
    DECL_OBSERVE_ITEM(PRCM_core_domain_is_retention),
    DECL_OBSERVE_ITEM(PRCM_core_domain_is_off),
    DECL_OBSERVE_ITEM(PRCM_IO_WUCLK),
    DECL_OBSERVE_ITEM(PRCM_MPU_POWER_GOOD_MUX12),
    DECL_OBSERVE_ITEM(PRCM_IVA2_POWER_GOOD_MUX12),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMRETGOODOUT_MUX12),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMAGOODOUT_MUX12),
    DECL_OBSERVE_ITEM(PRCM_NEON_POWER_ON),
    DECL_OBSERVE_ITEM(PRCM_DSS_POWER_GOOD_MUX12),
    DECL_OBSERVE_ITEM(PRCM_EMU_POWER_GOOD),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_POWER_ISO),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_POWER_GOOD),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_RESTOREDONE),
    DECL_OBSERVE_ITEM(PRCM_PER_32K_ALWON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_CORE_RST),
    DECL_OBSERVE_ITEM(PRCM_DPLL1_RSTPWRON),
    DECL_OBSERVE_ITEM(PRCM_GlblWarmRst_n),
    DECL_OBSERVE_ITEM(PRCM_COREL4_domainWakeup),
    DECL_OBSERVE_ITEM(PRCM_vdd1_domain_is_ret),
    DECL_OBSERVE_ITEM(PRCM_vdd2_domain_is_on),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_domainWakeup),
    DECL_OBSERVE_ITEM(PRCM_IO_ISOCLK),
    DECL_OBSERVE_ITEM(PRCM_MPU_POWER_GOOD_MUX13),
    DECL_OBSERVE_ITEM(PRCM_IVA2_POWER_GOOD_MUX13),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMRETGOODOUT_MUX13),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMAGOODOUT_MUX13),
    DECL_OBSERVE_ITEM(PRCM_NEON_POWER_ISO),
    DECL_OBSERVE_ITEM(PRCM_DSS_POWER_GOOD_MUX13),
    DECL_OBSERVE_ITEM(PRCM_EMU_SRAMAONIN),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_POWER_GOOD),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_SRAMAONIN),
    DECL_OBSERVE_ITEM(PRCM_USBTLL_ISO_SAR),
    DECL_OBSERVE_ITEM(PRCM_GPT1_SWAKEUP),
    DECL_OBSERVE_ITEM(PRCM_GPT1_FCLK),
    DECL_OBSERVE_ITEM(PRCM_CORE_RSTPWRONRET),
    DECL_OBSERVE_ITEM(PRCM_DPLL2_RSTPWRON),
    DECL_OBSERVE_ITEM(PRCM_GlblPwrOnRst_n),
    DECL_OBSERVE_ITEM(PRCM_COREL4_domainIsOn),
    DECL_OBSERVE_ITEM(PRCM_DSS_domainWakeup),
    DECL_OBSERVE_ITEM(PRCM_vdd2_domain_is_good),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_domainIsOn),
    DECL_OBSERVE_ITEM(PRCM_IO_ISO),
    DECL_OBSERVE_ITEM(PRCM_MPU_POWER_GOOD_MUX14),
    DECL_OBSERVE_ITEM(PRCM_IVA2_POWER_GOOD_MUX14),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMRETGOODOUT_MUX14),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMAGOODOUT_MUX14),
    DECL_OBSERVE_ITEM(PRCM_NEON_POWER_GOOD_MUX14),
    DECL_OBSERVE_ITEM(PRCM_DSS_SRAMAONIN),
    DECL_OBSERVE_ITEM(PRCM_EMU_SRAMAGOODOUT),
    DECL_OBSERVE_ITEM(PRCM_DPLL5_POWER_ON),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_SRAMAGOODOUT),
    DECL_OBSERVE_ITEM(PRCM_USBTLL_STARTSAVE),
    DECL_OBSERVE_ITEM(PRCM_EMU_SYS_GCLK),
    DECL_OBSERVE_ITEM(PRCM_GPT2_ALWON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_CORE_RSTRET),
    DECL_OBSERVE_ITEM(PRCM_DPLL3_RSTPWRON),
    DECL_OBSERVE_ITEM(PRCM_GlblSecureRst_n),
    DECL_OBSERVE_ITEM(PRCM_DSS_domainIsOn),
    DECL_OBSERVE_ITEM(PRCM_dss_domain_is_inactive),
    DECL_OBSERVE_ITEM(PRCM_dss_domain_is_retention),
    DECL_OBSERVE_ITEM(PRCM_dss_domain_is_off),
    DECL_OBSERVE_ITEM(PRCM_MPU_POWER_GOOD_MUX15),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMAONIN_MUX15),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMRETGOODOUT_MUX15),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMAGOODOUT_MUX15),
    DECL_OBSERVE_ITEM(PRCM_NEON_POWER_GOOD_MUX15),
    DECL_OBSERVE_ITEM(PRCM_DSS_SRAMAGOODOUT),
    DECL_OBSERVE_ITEM(PRCM_EMU_SRAMRETONIN),
    DECL_OBSERVE_ITEM(PRCM_DPLL5_POWER_ISO),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_SRAMRETONIN),
    DECL_OBSERVE_ITEM(PRCM_USBTLL_SAVEDONE),
    DECL_OBSERVE_ITEM(PRCM_GPT3_ALWON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_CPEFUSE_RST),
    DECL_OBSERVE_ITEM(PRCM_DPLL4_RSTPWRON),
    DECL_OBSERVE_ITEM(PRCM_MPU_SECURITY_VIOL_RST),
    DECL_OBSERVE_ITEM(PRCM_PER_domainWakeup),
    DECL_OBSERVE_ITEM(PRCM_vdd2_domain_is_off),
    DECL_OBSERVE_ITEM(PRCM_vdd5_domain_is_off),
    DECL_OBSERVE_ITEM(PRCM_PRM2IVA2_IRQ),
    DECL_OBSERVE_ITEM(PRCM_MPU_POWER_GOOD_MUX16),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMAONIN_MUX16),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMRETGOODOUT_MUX16),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMAGOODOUT_MUX16),
    DECL_OBSERVE_ITEM(PRCM_SGX_POWER_ON),
    DECL_OBSERVE_ITEM(PRCM_DSS_SRAMRETONIN),
    DECL_OBSERVE_ITEM(PRCM_EMU_SRAMRETGOODOUT),
    DECL_OBSERVE_ITEM(PRCM_DPLL5_POWER_GOOD),
    DECL_OBSERVE_ITEM(PRCM_USBHOST_SRAMRETGOODOUT),
    DECL_OBSERVE_ITEM(PRCM_USBTLL_STARTRESTORE),
    DECL_OBSERVE_ITEM(PRCM_WKUP_32K_GFCLK),
    DECL_OBSERVE_ITEM(PRCM_GPT4_ALWON_FCLK),
    DECL_OBSERVE_ITEM(PRCM_USBTLL_RST),
    DECL_OBSERVE_ITEM(PRCM_DPLL5_RSTPWRON),
    DECL_OBSERVE_ITEM(PRCM_ICECRUSHER_RST),
    DECL_OBSERVE_ITEM(PRCM_CORECM_domainWakeup),
    DECL_OBSERVE_ITEM(PRCM_PER_domainIsOn),
    DECL_OBSERVE_ITEM(PRCM_per_domain_is_inactive),
    DECL_OBSERVE_ITEM(PRCM_per_domain_is_retention),
    DECL_OBSERVE_ITEM(PRCM_per_domain_is_off),
    DECL_OBSERVE_ITEM(PRCM_MPU_SRAMAONIN_MUX17),
    DECL_OBSERVE_ITEM(PRCM_IVA2_SRAMAONIN_MUX17),
    DECL_OBSERVE_ITEM(PRCM_CORE_POWER_ON),
    DECL_OBSERVE_ITEM(PRCM_CORE_SRAMAGOODOUT),
    DECL_OBSERVE_ITEM(PRCM_SGX_POWER_ISO),
    DECL_OBSERVE_ITEM(PRCM_DSS_SRAMRETGOODOUT),
    DECL_OBSERVE_ITEM(PRCM_SR_POWER_ON),
    DECL_OBSERVE_ITEM(PRCM_PER_POWER_ON),
    DECL_OBSERVE_ITEM(PRCM_ldoemuonz),
    DECL_OBSERVE_ITEM(PRCM_USBTLL_RESTOREDONE),
    DECL_OBSERVE_ITEM(PRCM_WKUP_L4_GICLK)
};

//-----------------------------------------------------------------------------
