parent	,	V_5
clk_register	,	F_18
mult	,	V_2
enable_reg	,	V_4
pllc2_enable	,	F_8
sh_clk_div6_reparent_register	,	F_21
PLLC01CR	,	V_3
CPUFREQ_TABLE_END	,	V_11
div6_clks	,	V_34
frequency	,	V_9
FRQCRB	,	V_23
u32	,	T_1
clk_reparent	,	F_15
sh_clk_div6_register	,	F_20
pllc2_set_parent	,	F_14
freq_table	,	V_13
pllc2_table_rebuild	,	F_3
div6_reparent_clks	,	V_36
div4_kick	,	F_16
parent_num	,	V_21
ARRAY_SIZE	,	F_4
ret	,	V_19
DIV6_REPARENT_NR	,	V_37
clk	,	V_1
MSTP_NR	,	V_39
sh_clk_fsidiv_register	,	F_23
shmobile_clk_init	,	F_25
mstp_clks	,	V_38
parent_table	,	V_20
DIV4_NR	,	V_32
FSIDIV_REPARENT_NR	,	V_41
div4_table	,	V_33
panic	,	F_26
ETIMEDOUT	,	V_15
sh_clk_div4_register	,	F_19
__func__	,	V_14
pllc01_recalc	,	F_1
clkdev_add_table	,	F_24
clk_rate_table_round	,	F_7
pr_err	,	F_10
sh7372_clock_init	,	F_17
idx	,	V_17
PLLC2CR	,	V_12
sh_clk_mstp_register	,	F_22
ENODEV	,	V_22
driver_data	,	V_10
DIV6_NR	,	V_35
fsidivs	,	V_40
"%s(): timeout!\n"	,	L_1
rate	,	V_6
__raw_writel	,	F_9
main_clks	,	V_30
div4_clks	,	V_31
clk_rate_table_find	,	F_13
__raw_readl	,	F_2
value	,	V_16
lookups	,	V_42
"failed to setup sh7372 clocks\n"	,	L_2
pllc2_freq_table	,	V_8
RMSTPCR2	,	V_27
i	,	V_7
RMSTPCR1	,	V_26
pllc2_round_rate	,	F_6
RMSTPCR0	,	V_25
k	,	V_24
pllc2_set_rate	,	F_12
EINVAL	,	V_18
RMSTPCR4	,	V_29
RMSTPCR3	,	V_28
__init	,	T_2
pllc2_disable	,	F_11
pllc2_recalc	,	F_5
