Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b4ea33ebb1c34257aaef6ea175b4b889 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MCCPU_behav xil_defaultlib.MCCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port ReadData1 is already connected [E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Multiple_Cycle_CPU.v:55]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
