
lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016fa0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000628  08017170  08017170  00018170  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017798  08017798  000191dc  2**0
                  CONTENTS
  4 .ARM          00000008  08017798  08017798  00018798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080177a0  080177a0  000191dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080177a0  080177a0  000187a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080177a4  080177a4  000187a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  080177a8  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000228  200001dc  08017984  000191dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000404  08017984  00019404  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000191dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f6c5  00000000  00000000  0001920c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000245a  00000000  00000000  000288d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000248  00000000  00000000  0002ad30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000067  00000000  00000000  0002af78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002338d  00000000  00000000  0002afdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010233  00000000  00000000  0004e36c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4be1  00000000  00000000  0005e59f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00133180  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000554c  00000000  00000000  001331c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00138710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08017158 	.word	0x08017158

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08017158 	.word	0x08017158

08000210 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000214:	f000 fe74 	bl	8000f00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000218:	f000 f81a 	bl	8000250 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800021c:	f000 f934 	bl	8000488 <MX_GPIO_Init>
  MX_DAC_Init();
 8000220:	f000 f882 	bl	8000328 <MX_DAC_Init>
  MX_TIM1_Init();
 8000224:	f000 f8aa 	bl	800037c <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000228:	f000 f904 	bl	8000434 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, rx_buffer, UART_BUFFER_SIZE);
 800022c:	2205      	movs	r2, #5
 800022e:	4905      	ldr	r1, [pc, #20]	@ (8000244 <main+0x34>)
 8000230:	4805      	ldr	r0, [pc, #20]	@ (8000248 <main+0x38>)
 8000232:	f00e f911 	bl	800e458 <HAL_UART_Receive_IT>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8000236:	2100      	movs	r1, #0
 8000238:	4804      	ldr	r0, [pc, #16]	@ (800024c <main+0x3c>)
 800023a:	f001 fc0e 	bl	8001a5a <HAL_DAC_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800023e:	bf00      	nop
 8000240:	e7fd      	b.n	800023e <main+0x2e>
 8000242:	bf00      	nop
 8000244:	200002a8 	.word	0x200002a8
 8000248:	20000254 	.word	0x20000254
 800024c:	200001f8 	.word	0x200001f8

08000250 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b094      	sub	sp, #80	@ 0x50
 8000254:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000256:	f107 031c 	add.w	r3, r7, #28
 800025a:	2234      	movs	r2, #52	@ 0x34
 800025c:	2100      	movs	r1, #0
 800025e:	4618      	mov	r0, r3
 8000260:	f012 fb71 	bl	8012946 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000264:	f107 0308 	add.w	r3, r7, #8
 8000268:	2200      	movs	r2, #0
 800026a:	601a      	str	r2, [r3, #0]
 800026c:	605a      	str	r2, [r3, #4]
 800026e:	609a      	str	r2, [r3, #8]
 8000270:	60da      	str	r2, [r3, #12]
 8000272:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000274:	2300      	movs	r3, #0
 8000276:	607b      	str	r3, [r7, #4]
 8000278:	4b29      	ldr	r3, [pc, #164]	@ (8000320 <SystemClock_Config+0xd0>)
 800027a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800027c:	4a28      	ldr	r2, [pc, #160]	@ (8000320 <SystemClock_Config+0xd0>)
 800027e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000282:	6413      	str	r3, [r2, #64]	@ 0x40
 8000284:	4b26      	ldr	r3, [pc, #152]	@ (8000320 <SystemClock_Config+0xd0>)
 8000286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000288:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800028c:	607b      	str	r3, [r7, #4]
 800028e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000290:	2300      	movs	r3, #0
 8000292:	603b      	str	r3, [r7, #0]
 8000294:	4b23      	ldr	r3, [pc, #140]	@ (8000324 <SystemClock_Config+0xd4>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	4a22      	ldr	r2, [pc, #136]	@ (8000324 <SystemClock_Config+0xd4>)
 800029a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800029e:	6013      	str	r3, [r2, #0]
 80002a0:	4b20      	ldr	r3, [pc, #128]	@ (8000324 <SystemClock_Config+0xd4>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80002a8:	603b      	str	r3, [r7, #0]
 80002aa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002ac:	2301      	movs	r3, #1
 80002ae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002b4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002b6:	2302      	movs	r3, #2
 80002b8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80002be:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 10;
 80002c0:	230a      	movs	r3, #10
 80002c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 150;
 80002c4:	2396      	movs	r3, #150	@ 0x96
 80002c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002c8:	2302      	movs	r3, #2
 80002ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80002cc:	2302      	movs	r3, #2
 80002ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80002d0:	2302      	movs	r3, #2
 80002d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002d4:	f107 031c 	add.w	r3, r7, #28
 80002d8:	4618      	mov	r0, r3
 80002da:	f005 f95b 	bl	8005594 <HAL_RCC_OscConfig>
 80002de:	4603      	mov	r3, r0
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d001      	beq.n	80002e8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80002e4:	f000 fab4 	bl	8000850 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e8:	230f      	movs	r3, #15
 80002ea:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ec:	2302      	movs	r3, #2
 80002ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f0:	2300      	movs	r3, #0
 80002f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80002f4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80002f8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80002fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80002fe:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000300:	f107 0308 	add.w	r3, r7, #8
 8000304:	2104      	movs	r1, #4
 8000306:	4618      	mov	r0, r3
 8000308:	f003 fc24 	bl	8003b54 <HAL_RCC_ClockConfig>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000312:	f000 fa9d 	bl	8000850 <Error_Handler>
  }
}
 8000316:	bf00      	nop
 8000318:	3750      	adds	r7, #80	@ 0x50
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	40023800 	.word	0x40023800
 8000324:	40007000 	.word	0x40007000

08000328 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800032e:	463b      	mov	r3, r7
 8000330:	2200      	movs	r2, #0
 8000332:	601a      	str	r2, [r3, #0]
 8000334:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000336:	4b0f      	ldr	r3, [pc, #60]	@ (8000374 <MX_DAC_Init+0x4c>)
 8000338:	4a0f      	ldr	r2, [pc, #60]	@ (8000378 <MX_DAC_Init+0x50>)
 800033a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800033c:	480d      	ldr	r0, [pc, #52]	@ (8000374 <MX_DAC_Init+0x4c>)
 800033e:	f001 fb39 	bl	80019b4 <HAL_DAC_Init>
 8000342:	4603      	mov	r3, r0
 8000344:	2b00      	cmp	r3, #0
 8000346:	d001      	beq.n	800034c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000348:	f000 fa82 	bl	8000850 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800034c:	2300      	movs	r3, #0
 800034e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000350:	2300      	movs	r3, #0
 8000352:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000354:	463b      	mov	r3, r7
 8000356:	2200      	movs	r2, #0
 8000358:	4619      	mov	r1, r3
 800035a:	4806      	ldr	r0, [pc, #24]	@ (8000374 <MX_DAC_Init+0x4c>)
 800035c:	f001 fdc7 	bl	8001eee <HAL_DAC_ConfigChannel>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000366:	f000 fa73 	bl	8000850 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800036a:	bf00      	nop
 800036c:	3708      	adds	r7, #8
 800036e:	46bd      	mov	sp, r7
 8000370:	bd80      	pop	{r7, pc}
 8000372:	bf00      	nop
 8000374:	200001f8 	.word	0x200001f8
 8000378:	40007400 	.word	0x40007400

0800037c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b086      	sub	sp, #24
 8000380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000382:	f107 0308 	add.w	r3, r7, #8
 8000386:	2200      	movs	r2, #0
 8000388:	601a      	str	r2, [r3, #0]
 800038a:	605a      	str	r2, [r3, #4]
 800038c:	609a      	str	r2, [r3, #8]
 800038e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000390:	463b      	mov	r3, r7
 8000392:	2200      	movs	r2, #0
 8000394:	601a      	str	r2, [r3, #0]
 8000396:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000398:	4b24      	ldr	r3, [pc, #144]	@ (800042c <MX_TIM1_Init+0xb0>)
 800039a:	4a25      	ldr	r2, [pc, #148]	@ (8000430 <MX_TIM1_Init+0xb4>)
 800039c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 149;
 800039e:	4b23      	ldr	r3, [pc, #140]	@ (800042c <MX_TIM1_Init+0xb0>)
 80003a0:	2295      	movs	r2, #149	@ 0x95
 80003a2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003a4:	4b21      	ldr	r3, [pc, #132]	@ (800042c <MX_TIM1_Init+0xb0>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 80003aa:	4b20      	ldr	r3, [pc, #128]	@ (800042c <MX_TIM1_Init+0xb0>)
 80003ac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80003b0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003b2:	4b1e      	ldr	r3, [pc, #120]	@ (800042c <MX_TIM1_Init+0xb0>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80003b8:	4b1c      	ldr	r3, [pc, #112]	@ (800042c <MX_TIM1_Init+0xb0>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003be:	4b1b      	ldr	r3, [pc, #108]	@ (800042c <MX_TIM1_Init+0xb0>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80003c4:	4819      	ldr	r0, [pc, #100]	@ (800042c <MX_TIM1_Init+0xb0>)
 80003c6:	f005 fc1f 	bl	8005c08 <HAL_TIM_Base_Init>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d001      	beq.n	80003d4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80003d0:	f000 fa3e 	bl	8000850 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80003d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80003da:	f107 0308 	add.w	r3, r7, #8
 80003de:	4619      	mov	r1, r3
 80003e0:	4812      	ldr	r0, [pc, #72]	@ (800042c <MX_TIM1_Init+0xb0>)
 80003e2:	f00a fa15 	bl	800a810 <HAL_TIM_ConfigClockSource>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d001      	beq.n	80003f0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80003ec:	f000 fa30 	bl	8000850 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80003f0:	2320      	movs	r3, #32
 80003f2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003f4:	2300      	movs	r3, #0
 80003f6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80003f8:	463b      	mov	r3, r7
 80003fa:	4619      	mov	r1, r3
 80003fc:	480b      	ldr	r0, [pc, #44]	@ (800042c <MX_TIM1_Init+0xb0>)
 80003fe:	f00d fb03 	bl	800da08 <HAL_TIMEx_MasterConfigSynchronization>
 8000402:	4603      	mov	r3, r0
 8000404:	2b00      	cmp	r3, #0
 8000406:	d001      	beq.n	800040c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000408:	f000 fa22 	bl	8000850 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
	HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800040c:	2200      	movs	r2, #0
 800040e:	2100      	movs	r1, #0
 8000410:	2019      	movs	r0, #25
 8000412:	f001 f95a 	bl	80016ca <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000416:	2019      	movs	r0, #25
 8000418:	f001 f973 	bl	8001702 <HAL_NVIC_EnableIRQ>
	HAL_TIM_Base_Start_IT(&htim1);
 800041c:	4803      	ldr	r0, [pc, #12]	@ (800042c <MX_TIM1_Init+0xb0>)
 800041e:	f005 fd38 	bl	8005e92 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM1_Init 2 */

}
 8000422:	bf00      	nop
 8000424:	3718      	adds	r7, #24
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	2000020c 	.word	0x2000020c
 8000430:	40010000 	.word	0x40010000

08000434 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000438:	4b11      	ldr	r3, [pc, #68]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 800043a:	4a12      	ldr	r2, [pc, #72]	@ (8000484 <MX_USART2_UART_Init+0x50>)
 800043c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800043e:	4b10      	ldr	r3, [pc, #64]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 8000440:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000444:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000446:	4b0e      	ldr	r3, [pc, #56]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 8000448:	2200      	movs	r2, #0
 800044a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800044c:	4b0c      	ldr	r3, [pc, #48]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 800044e:	2200      	movs	r2, #0
 8000450:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000452:	4b0b      	ldr	r3, [pc, #44]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 8000454:	2200      	movs	r2, #0
 8000456:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000458:	4b09      	ldr	r3, [pc, #36]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 800045a:	220c      	movs	r2, #12
 800045c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800045e:	4b08      	ldr	r3, [pc, #32]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 8000460:	2200      	movs	r2, #0
 8000462:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000464:	4b06      	ldr	r3, [pc, #24]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 8000466:	2200      	movs	r2, #0
 8000468:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800046a:	4805      	ldr	r0, [pc, #20]	@ (8000480 <MX_USART2_UART_Init+0x4c>)
 800046c:	f00d fcd2 	bl	800de14 <HAL_UART_Init>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d001      	beq.n	800047a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000476:	f000 f9eb 	bl	8000850 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800047a:	bf00      	nop
 800047c:	bd80      	pop	{r7, pc}
 800047e:	bf00      	nop
 8000480:	20000254 	.word	0x20000254
 8000484:	40004400 	.word	0x40004400

08000488 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000488:	b480      	push	{r7}
 800048a:	b083      	sub	sp, #12
 800048c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800048e:	2300      	movs	r3, #0
 8000490:	607b      	str	r3, [r7, #4]
 8000492:	4b10      	ldr	r3, [pc, #64]	@ (80004d4 <MX_GPIO_Init+0x4c>)
 8000494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000496:	4a0f      	ldr	r2, [pc, #60]	@ (80004d4 <MX_GPIO_Init+0x4c>)
 8000498:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800049c:	6313      	str	r3, [r2, #48]	@ 0x30
 800049e:	4b0d      	ldr	r3, [pc, #52]	@ (80004d4 <MX_GPIO_Init+0x4c>)
 80004a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80004a6:	607b      	str	r3, [r7, #4]
 80004a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004aa:	2300      	movs	r3, #0
 80004ac:	603b      	str	r3, [r7, #0]
 80004ae:	4b09      	ldr	r3, [pc, #36]	@ (80004d4 <MX_GPIO_Init+0x4c>)
 80004b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004b2:	4a08      	ldr	r2, [pc, #32]	@ (80004d4 <MX_GPIO_Init+0x4c>)
 80004b4:	f043 0301 	orr.w	r3, r3, #1
 80004b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80004ba:	4b06      	ldr	r3, [pc, #24]	@ (80004d4 <MX_GPIO_Init+0x4c>)
 80004bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004be:	f003 0301 	and.w	r3, r3, #1
 80004c2:	603b      	str	r3, [r7, #0]
 80004c4:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004c6:	bf00      	nop
 80004c8:	370c      	adds	r7, #12
 80004ca:	46bd      	mov	sp, r7
 80004cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop
 80004d4:	40023800 	.word	0x40023800

080004d8 <calculate_dac_value>:

/* USER CODE BEGIN 4 */
uint32_t calculate_dac_value(float sine_voltage) {
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
 80004de:	ed87 0a01 	vstr	s0, [r7, #4]
    return (uint32_t)((sine_voltage / VREF) * 4095);
 80004e2:	6878      	ldr	r0, [r7, #4]
 80004e4:	f010 fd28 	bl	8010f38 <__aeabi_f2d>
 80004e8:	a30d      	add	r3, pc, #52	@ (adr r3, 8000520 <calculate_dac_value+0x48>)
 80004ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80004ee:	f010 fea5 	bl	801123c <__aeabi_ddiv>
 80004f2:	4602      	mov	r2, r0
 80004f4:	460b      	mov	r3, r1
 80004f6:	4610      	mov	r0, r2
 80004f8:	4619      	mov	r1, r3
 80004fa:	a30b      	add	r3, pc, #44	@ (adr r3, 8000528 <calculate_dac_value+0x50>)
 80004fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000500:	f010 fd72 	bl	8010fe8 <__aeabi_dmul>
 8000504:	4602      	mov	r2, r0
 8000506:	460b      	mov	r3, r1
 8000508:	4610      	mov	r0, r2
 800050a:	4619      	mov	r1, r3
 800050c:	f011 f844 	bl	8011598 <__aeabi_d2uiz>
 8000510:	4603      	mov	r3, r0
}
 8000512:	4618      	mov	r0, r3
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	f3af 8000 	nop.w
 8000520:	66666666 	.word	0x66666666
 8000524:	400a6666 	.word	0x400a6666
 8000528:	00000000 	.word	0x00000000
 800052c:	40affe00 	.word	0x40affe00

08000530 <update_sine_wave>:

void update_sine_wave(void) {
 8000530:	b5b0      	push	{r4, r5, r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
    float delta_theta = 2.0f * M_PI * frequency / SAMPLE_RATE;
 8000536:	4b46      	ldr	r3, [pc, #280]	@ (8000650 <update_sine_wave+0x120>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	4618      	mov	r0, r3
 800053c:	f010 fcfc 	bl	8010f38 <__aeabi_f2d>
 8000540:	a33f      	add	r3, pc, #252	@ (adr r3, 8000640 <update_sine_wave+0x110>)
 8000542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000546:	f010 fd4f 	bl	8010fe8 <__aeabi_dmul>
 800054a:	4602      	mov	r2, r0
 800054c:	460b      	mov	r3, r1
 800054e:	4610      	mov	r0, r2
 8000550:	4619      	mov	r1, r3
 8000552:	f04f 0200 	mov.w	r2, #0
 8000556:	4b3f      	ldr	r3, [pc, #252]	@ (8000654 <update_sine_wave+0x124>)
 8000558:	f010 fe70 	bl	801123c <__aeabi_ddiv>
 800055c:	4602      	mov	r2, r0
 800055e:	460b      	mov	r3, r1
 8000560:	4610      	mov	r0, r2
 8000562:	4619      	mov	r1, r3
 8000564:	f011 f838 	bl	80115d8 <__aeabi_d2f>
 8000568:	4603      	mov	r3, r0
 800056a:	607b      	str	r3, [r7, #4]
    phase += delta_theta;
 800056c:	4b3a      	ldr	r3, [pc, #232]	@ (8000658 <update_sine_wave+0x128>)
 800056e:	ed93 7a00 	vldr	s14, [r3]
 8000572:	edd7 7a01 	vldr	s15, [r7, #4]
 8000576:	ee77 7a27 	vadd.f32	s15, s14, s15
 800057a:	4b37      	ldr	r3, [pc, #220]	@ (8000658 <update_sine_wave+0x128>)
 800057c:	edc3 7a00 	vstr	s15, [r3]
    if (phase > 2.0f * M_PI) {
 8000580:	4b35      	ldr	r3, [pc, #212]	@ (8000658 <update_sine_wave+0x128>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4618      	mov	r0, r3
 8000586:	f010 fcd7 	bl	8010f38 <__aeabi_f2d>
 800058a:	a32d      	add	r3, pc, #180	@ (adr r3, 8000640 <update_sine_wave+0x110>)
 800058c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000590:	f010 ffba 	bl	8011508 <__aeabi_dcmpgt>
 8000594:	4603      	mov	r3, r0
 8000596:	2b00      	cmp	r3, #0
 8000598:	d012      	beq.n	80005c0 <update_sine_wave+0x90>
        phase -= 2.0f * M_PI;
 800059a:	4b2f      	ldr	r3, [pc, #188]	@ (8000658 <update_sine_wave+0x128>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4618      	mov	r0, r3
 80005a0:	f010 fcca 	bl	8010f38 <__aeabi_f2d>
 80005a4:	a326      	add	r3, pc, #152	@ (adr r3, 8000640 <update_sine_wave+0x110>)
 80005a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005aa:	f010 fb65 	bl	8010c78 <__aeabi_dsub>
 80005ae:	4602      	mov	r2, r0
 80005b0:	460b      	mov	r3, r1
 80005b2:	4610      	mov	r0, r2
 80005b4:	4619      	mov	r1, r3
 80005b6:	f011 f80f 	bl	80115d8 <__aeabi_d2f>
 80005ba:	4603      	mov	r3, r0
 80005bc:	4a26      	ldr	r2, [pc, #152]	@ (8000658 <update_sine_wave+0x128>)
 80005be:	6013      	str	r3, [r2, #0]
    }

    dac_output_voltage = VREF / 2 + amplitude_volts * sin(phase);
 80005c0:	4b26      	ldr	r3, [pc, #152]	@ (800065c <update_sine_wave+0x12c>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4618      	mov	r0, r3
 80005c6:	f010 fcb7 	bl	8010f38 <__aeabi_f2d>
 80005ca:	4604      	mov	r4, r0
 80005cc:	460d      	mov	r5, r1
 80005ce:	4b22      	ldr	r3, [pc, #136]	@ (8000658 <update_sine_wave+0x128>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4618      	mov	r0, r3
 80005d4:	f010 fcb0 	bl	8010f38 <__aeabi_f2d>
 80005d8:	4602      	mov	r2, r0
 80005da:	460b      	mov	r3, r1
 80005dc:	ec43 2b10 	vmov	d0, r2, r3
 80005e0:	f015 fd8a 	bl	80160f8 <sin>
 80005e4:	ec53 2b10 	vmov	r2, r3, d0
 80005e8:	4620      	mov	r0, r4
 80005ea:	4629      	mov	r1, r5
 80005ec:	f010 fcfc 	bl	8010fe8 <__aeabi_dmul>
 80005f0:	4602      	mov	r2, r0
 80005f2:	460b      	mov	r3, r1
 80005f4:	4610      	mov	r0, r2
 80005f6:	4619      	mov	r1, r3
 80005f8:	a313      	add	r3, pc, #76	@ (adr r3, 8000648 <update_sine_wave+0x118>)
 80005fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005fe:	f010 fb3d 	bl	8010c7c <__adddf3>
 8000602:	4602      	mov	r2, r0
 8000604:	460b      	mov	r3, r1
 8000606:	4610      	mov	r0, r2
 8000608:	4619      	mov	r1, r3
 800060a:	f010 ffe5 	bl	80115d8 <__aeabi_d2f>
 800060e:	4603      	mov	r3, r0
 8000610:	4a13      	ldr	r2, [pc, #76]	@ (8000660 <update_sine_wave+0x130>)
 8000612:	6013      	str	r3, [r2, #0]

    dac_value = calculate_dac_value(dac_output_voltage);
 8000614:	4b12      	ldr	r3, [pc, #72]	@ (8000660 <update_sine_wave+0x130>)
 8000616:	edd3 7a00 	vldr	s15, [r3]
 800061a:	eeb0 0a67 	vmov.f32	s0, s15
 800061e:	f7ff ff5b 	bl	80004d8 <calculate_dac_value>
 8000622:	4603      	mov	r3, r0
 8000624:	4a0f      	ldr	r2, [pc, #60]	@ (8000664 <update_sine_wave+0x134>)
 8000626:	6013      	str	r3, [r2, #0]
    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 8000628:	4b0e      	ldr	r3, [pc, #56]	@ (8000664 <update_sine_wave+0x134>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2200      	movs	r2, #0
 800062e:	2100      	movs	r1, #0
 8000630:	480d      	ldr	r0, [pc, #52]	@ (8000668 <update_sine_wave+0x138>)
 8000632:	f001 fbf0 	bl	8001e16 <HAL_DAC_SetValue>
}
 8000636:	bf00      	nop
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bdb0      	pop	{r4, r5, r7, pc}
 800063e:	bf00      	nop
 8000640:	54442d18 	.word	0x54442d18
 8000644:	401921fb 	.word	0x401921fb
 8000648:	66666666 	.word	0x66666666
 800064c:	3ffa6666 	.word	0x3ffa6666
 8000650:	20000000 	.word	0x20000000
 8000654:	408f4000 	.word	0x408f4000
 8000658:	2000029c 	.word	0x2000029c
 800065c:	20000004 	.word	0x20000004
 8000660:	200002a4 	.word	0x200002a4
 8000664:	200002a0 	.word	0x200002a0
 8000668:	200001f8 	.word	0x200001f8

0800066c <Process_Command>:

void Process_Command(uint8_t *cmd) {
 800066c:	b5b0      	push	{r4, r5, r7, lr}
 800066e:	b088      	sub	sp, #32
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
    char command_type = cmd[0];
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	781b      	ldrb	r3, [r3, #0]
 8000678:	77fb      	strb	r3, [r7, #31]
    float value = 0.0;
 800067a:	f04f 0300 	mov.w	r3, #0
 800067e:	61bb      	str	r3, [r7, #24]

    if (cmd[2] == '.' && command_type == 'A') {
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	3302      	adds	r3, #2
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	2b2e      	cmp	r3, #46	@ 0x2e
 8000688:	d152      	bne.n	8000730 <Process_Command+0xc4>
 800068a:	7ffb      	ldrb	r3, [r7, #31]
 800068c:	2b41      	cmp	r3, #65	@ 0x41
 800068e:	d14f      	bne.n	8000730 <Process_Command+0xc4>
        int integer_part = (cmd[1] - '0');
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	3301      	adds	r3, #1
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	3b30      	subs	r3, #48	@ 0x30
 8000698:	617b      	str	r3, [r7, #20]
        int decimal_part = ((cmd[3] - '0') * 10) + (cmd[4] - '0');
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	3303      	adds	r3, #3
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 80006a4:	4613      	mov	r3, r2
 80006a6:	009b      	lsls	r3, r3, #2
 80006a8:	4413      	add	r3, r2
 80006aa:	005b      	lsls	r3, r3, #1
 80006ac:	461a      	mov	r2, r3
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	3304      	adds	r3, #4
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	3b30      	subs	r3, #48	@ 0x30
 80006b6:	4413      	add	r3, r2
 80006b8:	613b      	str	r3, [r7, #16]
        value = integer_part + (decimal_part / 100.0);
 80006ba:	6978      	ldr	r0, [r7, #20]
 80006bc:	f010 fc2a 	bl	8010f14 <__aeabi_i2d>
 80006c0:	4604      	mov	r4, r0
 80006c2:	460d      	mov	r5, r1
 80006c4:	6938      	ldr	r0, [r7, #16]
 80006c6:	f010 fc25 	bl	8010f14 <__aeabi_i2d>
 80006ca:	f04f 0200 	mov.w	r2, #0
 80006ce:	4b44      	ldr	r3, [pc, #272]	@ (80007e0 <Process_Command+0x174>)
 80006d0:	f010 fdb4 	bl	801123c <__aeabi_ddiv>
 80006d4:	4602      	mov	r2, r0
 80006d6:	460b      	mov	r3, r1
 80006d8:	4620      	mov	r0, r4
 80006da:	4629      	mov	r1, r5
 80006dc:	f010 face 	bl	8010c7c <__adddf3>
 80006e0:	4602      	mov	r2, r0
 80006e2:	460b      	mov	r3, r1
 80006e4:	4610      	mov	r0, r2
 80006e6:	4619      	mov	r1, r3
 80006e8:	f010 ff76 	bl	80115d8 <__aeabi_d2f>
 80006ec:	4603      	mov	r3, r0
 80006ee:	61bb      	str	r3, [r7, #24]

        if (value >= 1 && value <= VREF) {
 80006f0:	edd7 7a06 	vldr	s15, [r7, #24]
 80006f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80006f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000700:	da00      	bge.n	8000704 <Process_Command+0x98>
    if (cmd[2] == '.' && command_type == 'A') {
 8000702:	e065      	b.n	80007d0 <Process_Command+0x164>
        if (value >= 1 && value <= VREF) {
 8000704:	69b8      	ldr	r0, [r7, #24]
 8000706:	f010 fc17 	bl	8010f38 <__aeabi_f2d>
 800070a:	a333      	add	r3, pc, #204	@ (adr r3, 80007d8 <Process_Command+0x16c>)
 800070c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000710:	f010 fee6 	bl	80114e0 <__aeabi_dcmple>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d100      	bne.n	800071c <Process_Command+0xb0>
    if (cmd[2] == '.' && command_type == 'A') {
 800071a:	e059      	b.n	80007d0 <Process_Command+0x164>
            amplitude_volts = value / 2;
 800071c:	ed97 7a06 	vldr	s14, [r7, #24]
 8000720:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000724:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000728:	4b2e      	ldr	r3, [pc, #184]	@ (80007e4 <Process_Command+0x178>)
 800072a:	edc3 7a00 	vstr	s15, [r3]
    if (cmd[2] == '.' && command_type == 'A') {
 800072e:	e04f      	b.n	80007d0 <Process_Command+0x164>
        }
    }
    else if (cmd[3] == '.' && command_type == 'F') {
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	3303      	adds	r3, #3
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	2b2e      	cmp	r3, #46	@ 0x2e
 8000738:	d14a      	bne.n	80007d0 <Process_Command+0x164>
 800073a:	7ffb      	ldrb	r3, [r7, #31]
 800073c:	2b46      	cmp	r3, #70	@ 0x46
 800073e:	d147      	bne.n	80007d0 <Process_Command+0x164>
        int integer_part = ((cmd[1] - '0') * 10) + (cmd[2] - '0');
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	3301      	adds	r3, #1
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 800074a:	4613      	mov	r3, r2
 800074c:	009b      	lsls	r3, r3, #2
 800074e:	4413      	add	r3, r2
 8000750:	005b      	lsls	r3, r3, #1
 8000752:	461a      	mov	r2, r3
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3302      	adds	r3, #2
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	3b30      	subs	r3, #48	@ 0x30
 800075c:	4413      	add	r3, r2
 800075e:	60fb      	str	r3, [r7, #12]
        int decimal_part = (cmd[4] - '0');
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	3304      	adds	r3, #4
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	3b30      	subs	r3, #48	@ 0x30
 8000768:	60bb      	str	r3, [r7, #8]
        value = integer_part + (decimal_part / 10.0);
 800076a:	68f8      	ldr	r0, [r7, #12]
 800076c:	f010 fbd2 	bl	8010f14 <__aeabi_i2d>
 8000770:	4604      	mov	r4, r0
 8000772:	460d      	mov	r5, r1
 8000774:	68b8      	ldr	r0, [r7, #8]
 8000776:	f010 fbcd 	bl	8010f14 <__aeabi_i2d>
 800077a:	f04f 0200 	mov.w	r2, #0
 800077e:	4b1a      	ldr	r3, [pc, #104]	@ (80007e8 <Process_Command+0x17c>)
 8000780:	f010 fd5c 	bl	801123c <__aeabi_ddiv>
 8000784:	4602      	mov	r2, r0
 8000786:	460b      	mov	r3, r1
 8000788:	4620      	mov	r0, r4
 800078a:	4629      	mov	r1, r5
 800078c:	f010 fa76 	bl	8010c7c <__adddf3>
 8000790:	4602      	mov	r2, r0
 8000792:	460b      	mov	r3, r1
 8000794:	4610      	mov	r0, r2
 8000796:	4619      	mov	r1, r3
 8000798:	f010 ff1e 	bl	80115d8 <__aeabi_d2f>
 800079c:	4603      	mov	r3, r0
 800079e:	61bb      	str	r3, [r7, #24]

        if (value >= 5 && value <= 35) {
 80007a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80007a4:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80007a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80007ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007b0:	da00      	bge.n	80007b4 <Process_Command+0x148>
            frequency = value;
        }
    }
}
 80007b2:	e00d      	b.n	80007d0 <Process_Command+0x164>
        if (value >= 5 && value <= 35) {
 80007b4:	edd7 7a06 	vldr	s15, [r7, #24]
 80007b8:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80007ec <Process_Command+0x180>
 80007bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80007c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007c4:	d900      	bls.n	80007c8 <Process_Command+0x15c>
}
 80007c6:	e003      	b.n	80007d0 <Process_Command+0x164>
            frequency = value;
 80007c8:	4a09      	ldr	r2, [pc, #36]	@ (80007f0 <Process_Command+0x184>)
 80007ca:	69bb      	ldr	r3, [r7, #24]
 80007cc:	6013      	str	r3, [r2, #0]
}
 80007ce:	e7ff      	b.n	80007d0 <Process_Command+0x164>
 80007d0:	bf00      	nop
 80007d2:	3720      	adds	r7, #32
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bdb0      	pop	{r4, r5, r7, pc}
 80007d8:	66666666 	.word	0x66666666
 80007dc:	400a6666 	.word	0x400a6666
 80007e0:	40590000 	.word	0x40590000
 80007e4:	20000004 	.word	0x20000004
 80007e8:	40240000 	.word	0x40240000
 80007ec:	420c0000 	.word	0x420c0000
 80007f0:	20000000 	.word	0x20000000

080007f4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a07      	ldr	r2, [pc, #28]	@ (8000820 <HAL_UART_RxCpltCallback+0x2c>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d107      	bne.n	8000816 <HAL_UART_RxCpltCallback+0x22>
        Process_Command(rx_buffer);
 8000806:	4807      	ldr	r0, [pc, #28]	@ (8000824 <HAL_UART_RxCpltCallback+0x30>)
 8000808:	f7ff ff30 	bl	800066c <Process_Command>
        HAL_UART_Receive_IT(&huart2, rx_buffer, UART_BUFFER_SIZE);
 800080c:	2205      	movs	r2, #5
 800080e:	4905      	ldr	r1, [pc, #20]	@ (8000824 <HAL_UART_RxCpltCallback+0x30>)
 8000810:	4805      	ldr	r0, [pc, #20]	@ (8000828 <HAL_UART_RxCpltCallback+0x34>)
 8000812:	f00d fe21 	bl	800e458 <HAL_UART_Receive_IT>
    }
}
 8000816:	bf00      	nop
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40004400 	.word	0x40004400
 8000824:	200002a8 	.word	0x200002a8
 8000828:	20000254 	.word	0x20000254

0800082c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1) {
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a04      	ldr	r2, [pc, #16]	@ (800084c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800083a:	4293      	cmp	r3, r2
 800083c:	d101      	bne.n	8000842 <HAL_TIM_PeriodElapsedCallback+0x16>
        update_sine_wave();
 800083e:	f7ff fe77 	bl	8000530 <update_sine_wave>
    }
}
 8000842:	bf00      	nop
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	40010000 	.word	0x40010000

08000850 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000854:	b672      	cpsid	i
}
 8000856:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000858:	bf00      	nop
 800085a:	e7fd      	b.n	8000858 <Error_Handler+0x8>

0800085c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	607b      	str	r3, [r7, #4]
 8000866:	4b10      	ldr	r3, [pc, #64]	@ (80008a8 <HAL_MspInit+0x4c>)
 8000868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800086a:	4a0f      	ldr	r2, [pc, #60]	@ (80008a8 <HAL_MspInit+0x4c>)
 800086c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000870:	6453      	str	r3, [r2, #68]	@ 0x44
 8000872:	4b0d      	ldr	r3, [pc, #52]	@ (80008a8 <HAL_MspInit+0x4c>)
 8000874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000876:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800087a:	607b      	str	r3, [r7, #4]
 800087c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	603b      	str	r3, [r7, #0]
 8000882:	4b09      	ldr	r3, [pc, #36]	@ (80008a8 <HAL_MspInit+0x4c>)
 8000884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000886:	4a08      	ldr	r2, [pc, #32]	@ (80008a8 <HAL_MspInit+0x4c>)
 8000888:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800088c:	6413      	str	r3, [r2, #64]	@ 0x40
 800088e:	4b06      	ldr	r3, [pc, #24]	@ (80008a8 <HAL_MspInit+0x4c>)
 8000890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000892:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000896:	603b      	str	r3, [r7, #0]
 8000898:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800089a:	bf00      	nop
 800089c:	370c      	adds	r7, #12
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	40023800 	.word	0x40023800

080008ac <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b08a      	sub	sp, #40	@ 0x28
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b4:	f107 0314 	add.w	r3, r7, #20
 80008b8:	2200      	movs	r2, #0
 80008ba:	601a      	str	r2, [r3, #0]
 80008bc:	605a      	str	r2, [r3, #4]
 80008be:	609a      	str	r2, [r3, #8]
 80008c0:	60da      	str	r2, [r3, #12]
 80008c2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a17      	ldr	r2, [pc, #92]	@ (8000928 <HAL_DAC_MspInit+0x7c>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d127      	bne.n	800091e <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	613b      	str	r3, [r7, #16]
 80008d2:	4b16      	ldr	r3, [pc, #88]	@ (800092c <HAL_DAC_MspInit+0x80>)
 80008d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d6:	4a15      	ldr	r2, [pc, #84]	@ (800092c <HAL_DAC_MspInit+0x80>)
 80008d8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80008dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80008de:	4b13      	ldr	r3, [pc, #76]	@ (800092c <HAL_DAC_MspInit+0x80>)
 80008e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80008e6:	613b      	str	r3, [r7, #16]
 80008e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
 80008ee:	4b0f      	ldr	r3, [pc, #60]	@ (800092c <HAL_DAC_MspInit+0x80>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f2:	4a0e      	ldr	r2, [pc, #56]	@ (800092c <HAL_DAC_MspInit+0x80>)
 80008f4:	f043 0301 	orr.w	r3, r3, #1
 80008f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008fa:	4b0c      	ldr	r3, [pc, #48]	@ (800092c <HAL_DAC_MspInit+0x80>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fe:	f003 0301 	and.w	r3, r3, #1
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000906:	2310      	movs	r3, #16
 8000908:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800090a:	2303      	movs	r3, #3
 800090c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	2300      	movs	r3, #0
 8000910:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000912:	f107 0314 	add.w	r3, r7, #20
 8000916:	4619      	mov	r1, r3
 8000918:	4805      	ldr	r0, [pc, #20]	@ (8000930 <HAL_DAC_MspInit+0x84>)
 800091a:	f002 fb73 	bl	8003004 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800091e:	bf00      	nop
 8000920:	3728      	adds	r7, #40	@ 0x28
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	40007400 	.word	0x40007400
 800092c:	40023800 	.word	0x40023800
 8000930:	40020000 	.word	0x40020000

08000934 <HAL_DAC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspDeInit(DAC_HandleTypeDef* hdac)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a08      	ldr	r2, [pc, #32]	@ (8000964 <HAL_DAC_MspDeInit+0x30>)
 8000942:	4293      	cmp	r3, r2
 8000944:	d109      	bne.n	800095a <HAL_DAC_MspDeInit+0x26>
  {
  /* USER CODE BEGIN DAC_MspDeInit 0 */

  /* USER CODE END DAC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_DAC_CLK_DISABLE();
 8000946:	4b08      	ldr	r3, [pc, #32]	@ (8000968 <HAL_DAC_MspDeInit+0x34>)
 8000948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800094a:	4a07      	ldr	r2, [pc, #28]	@ (8000968 <HAL_DAC_MspDeInit+0x34>)
 800094c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8000950:	6413      	str	r3, [r2, #64]	@ 0x40

    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
 8000952:	2110      	movs	r1, #16
 8000954:	4805      	ldr	r0, [pc, #20]	@ (800096c <HAL_DAC_MspDeInit+0x38>)
 8000956:	f002 fce9 	bl	800332c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN DAC_MspDeInit 1 */

  /* USER CODE END DAC_MspDeInit 1 */
  }

}
 800095a:	bf00      	nop
 800095c:	3708      	adds	r7, #8
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	40007400 	.word	0x40007400
 8000968:	40023800 	.word	0x40023800
 800096c:	40020000 	.word	0x40020000

08000970 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a0e      	ldr	r2, [pc, #56]	@ (80009b8 <HAL_TIM_Base_MspInit+0x48>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d115      	bne.n	80009ae <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	60fb      	str	r3, [r7, #12]
 8000986:	4b0d      	ldr	r3, [pc, #52]	@ (80009bc <HAL_TIM_Base_MspInit+0x4c>)
 8000988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800098a:	4a0c      	ldr	r2, [pc, #48]	@ (80009bc <HAL_TIM_Base_MspInit+0x4c>)
 800098c:	f043 0301 	orr.w	r3, r3, #1
 8000990:	6453      	str	r3, [r2, #68]	@ 0x44
 8000992:	4b0a      	ldr	r3, [pc, #40]	@ (80009bc <HAL_TIM_Base_MspInit+0x4c>)
 8000994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	60fb      	str	r3, [r7, #12]
 800099c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800099e:	2200      	movs	r2, #0
 80009a0:	2100      	movs	r1, #0
 80009a2:	2019      	movs	r0, #25
 80009a4:	f000 fe91 	bl	80016ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80009a8:	2019      	movs	r0, #25
 80009aa:	f000 feaa 	bl	8001702 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80009ae:	bf00      	nop
 80009b0:	3710      	adds	r7, #16
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	40010000 	.word	0x40010000
 80009bc:	40023800 	.word	0x40023800

080009c0 <HAL_TIM_Base_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a07      	ldr	r2, [pc, #28]	@ (80009ec <HAL_TIM_Base_MspDeInit+0x2c>)
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d108      	bne.n	80009e4 <HAL_TIM_Base_MspDeInit+0x24>
  {
  /* USER CODE BEGIN TIM1_MspDeInit 0 */

  /* USER CODE END TIM1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM1_CLK_DISABLE();
 80009d2:	4b07      	ldr	r3, [pc, #28]	@ (80009f0 <HAL_TIM_Base_MspDeInit+0x30>)
 80009d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009d6:	4a06      	ldr	r2, [pc, #24]	@ (80009f0 <HAL_TIM_Base_MspDeInit+0x30>)
 80009d8:	f023 0301 	bic.w	r3, r3, #1
 80009dc:	6453      	str	r3, [r2, #68]	@ 0x44

    /* TIM1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 80009de:	2019      	movs	r0, #25
 80009e0:	f000 fe9d 	bl	800171e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN TIM1_MspDeInit 1 */

  /* USER CODE END TIM1_MspDeInit 1 */
  }

}
 80009e4:	bf00      	nop
 80009e6:	3708      	adds	r7, #8
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	40010000 	.word	0x40010000
 80009f0:	40023800 	.word	0x40023800

080009f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b08a      	sub	sp, #40	@ 0x28
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fc:	f107 0314 	add.w	r3, r7, #20
 8000a00:	2200      	movs	r2, #0
 8000a02:	601a      	str	r2, [r3, #0]
 8000a04:	605a      	str	r2, [r3, #4]
 8000a06:	609a      	str	r2, [r3, #8]
 8000a08:	60da      	str	r2, [r3, #12]
 8000a0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a1d      	ldr	r2, [pc, #116]	@ (8000a88 <HAL_UART_MspInit+0x94>)
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d133      	bne.n	8000a7e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	613b      	str	r3, [r7, #16]
 8000a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a8c <HAL_UART_MspInit+0x98>)
 8000a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a1e:	4a1b      	ldr	r2, [pc, #108]	@ (8000a8c <HAL_UART_MspInit+0x98>)
 8000a20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a24:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a26:	4b19      	ldr	r3, [pc, #100]	@ (8000a8c <HAL_UART_MspInit+0x98>)
 8000a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a2e:	613b      	str	r3, [r7, #16]
 8000a30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	60fb      	str	r3, [r7, #12]
 8000a36:	4b15      	ldr	r3, [pc, #84]	@ (8000a8c <HAL_UART_MspInit+0x98>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3a:	4a14      	ldr	r2, [pc, #80]	@ (8000a8c <HAL_UART_MspInit+0x98>)
 8000a3c:	f043 0301 	orr.w	r3, r3, #1
 8000a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a42:	4b12      	ldr	r3, [pc, #72]	@ (8000a8c <HAL_UART_MspInit+0x98>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a46:	f003 0301 	and.w	r3, r3, #1
 8000a4a:	60fb      	str	r3, [r7, #12]
 8000a4c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a4e:	230c      	movs	r3, #12
 8000a50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a52:	2302      	movs	r3, #2
 8000a54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a56:	2300      	movs	r3, #0
 8000a58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a5a:	2303      	movs	r3, #3
 8000a5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a5e:	2307      	movs	r3, #7
 8000a60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a62:	f107 0314 	add.w	r3, r7, #20
 8000a66:	4619      	mov	r1, r3
 8000a68:	4809      	ldr	r0, [pc, #36]	@ (8000a90 <HAL_UART_MspInit+0x9c>)
 8000a6a:	f002 facb 	bl	8003004 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000a6e:	2200      	movs	r2, #0
 8000a70:	2100      	movs	r1, #0
 8000a72:	2026      	movs	r0, #38	@ 0x26
 8000a74:	f000 fe29 	bl	80016ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000a78:	2026      	movs	r0, #38	@ 0x26
 8000a7a:	f000 fe42 	bl	8001702 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a7e:	bf00      	nop
 8000a80:	3728      	adds	r7, #40	@ 0x28
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	40004400 	.word	0x40004400
 8000a8c:	40023800 	.word	0x40023800
 8000a90:	40020000 	.word	0x40020000

08000a94 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a09      	ldr	r2, [pc, #36]	@ (8000ac8 <HAL_UART_MspDeInit+0x34>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d10c      	bne.n	8000ac0 <HAL_UART_MspDeInit+0x2c>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8000aa6:	4b09      	ldr	r3, [pc, #36]	@ (8000acc <HAL_UART_MspDeInit+0x38>)
 8000aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aaa:	4a08      	ldr	r2, [pc, #32]	@ (8000acc <HAL_UART_MspDeInit+0x38>)
 8000aac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000ab0:	6413      	str	r3, [r2, #64]	@ 0x40

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8000ab2:	210c      	movs	r1, #12
 8000ab4:	4806      	ldr	r0, [pc, #24]	@ (8000ad0 <HAL_UART_MspDeInit+0x3c>)
 8000ab6:	f002 fc39 	bl	800332c <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8000aba:	2026      	movs	r0, #38	@ 0x26
 8000abc:	f000 fe2f 	bl	800171e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8000ac0:	bf00      	nop
 8000ac2:	3708      	adds	r7, #8
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	40004400 	.word	0x40004400
 8000acc:	40023800 	.word	0x40023800
 8000ad0:	40020000 	.word	0x40020000

08000ad4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ad8:	bf00      	nop
 8000ada:	e7fd      	b.n	8000ad8 <NMI_Handler+0x4>

08000adc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ae0:	bf00      	nop
 8000ae2:	e7fd      	b.n	8000ae0 <HardFault_Handler+0x4>

08000ae4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ae8:	bf00      	nop
 8000aea:	e7fd      	b.n	8000ae8 <MemManage_Handler+0x4>

08000aec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000af0:	bf00      	nop
 8000af2:	e7fd      	b.n	8000af0 <BusFault_Handler+0x4>

08000af4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000af8:	bf00      	nop
 8000afa:	e7fd      	b.n	8000af8 <UsageFault_Handler+0x4>

08000afc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b00:	bf00      	nop
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr

08000b0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b0a:	b480      	push	{r7}
 8000b0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr

08000b18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b1c:	bf00      	nop
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr

08000b26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b2a:	f000 fa77 	bl	800101c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b2e:	bf00      	nop
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000b32:	b580      	push	{r7, lr}
 8000b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b36:	4802      	ldr	r0, [pc, #8]	@ (8000b40 <TIM1_UP_TIM10_IRQHandler+0xe>)
 8000b38:	f008 fe2b 	bl	8009792 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000b3c:	bf00      	nop
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	2000020c 	.word	0x2000020c

08000b44 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b48:	4802      	ldr	r0, [pc, #8]	@ (8000b54 <USART2_IRQHandler+0x10>)
 8000b4a:	f00e fcb3 	bl	800f4b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b4e:	bf00      	nop
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	20000254 	.word	0x20000254

08000b58 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
}
 8000b5c:	bf00      	nop
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr

08000b66 <_getpid>:

int _getpid(void)
{
 8000b66:	b480      	push	{r7}
 8000b68:	af00      	add	r7, sp, #0
  return 1;
 8000b6a:	2301      	movs	r3, #1
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr

08000b76 <_kill>:

int _kill(int pid, int sig)
{
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b082      	sub	sp, #8
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	6078      	str	r0, [r7, #4]
 8000b7e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000b80:	f011 ff34 	bl	80129ec <__errno>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2216      	movs	r2, #22
 8000b88:	601a      	str	r2, [r3, #0]
  return -1;
 8000b8a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3708      	adds	r7, #8
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <_exit>:

void _exit (int status)
{
 8000b96:	b580      	push	{r7, lr}
 8000b98:	b082      	sub	sp, #8
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000b9e:	f04f 31ff 	mov.w	r1, #4294967295
 8000ba2:	6878      	ldr	r0, [r7, #4]
 8000ba4:	f7ff ffe7 	bl	8000b76 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000ba8:	bf00      	nop
 8000baa:	e7fd      	b.n	8000ba8 <_exit+0x12>

08000bac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	60b9      	str	r1, [r7, #8]
 8000bb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
 8000bbc:	e00a      	b.n	8000bd4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bbe:	f3af 8000 	nop.w
 8000bc2:	4601      	mov	r1, r0
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	1c5a      	adds	r2, r3, #1
 8000bc8:	60ba      	str	r2, [r7, #8]
 8000bca:	b2ca      	uxtb	r2, r1
 8000bcc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	617b      	str	r3, [r7, #20]
 8000bd4:	697a      	ldr	r2, [r7, #20]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	dbf0      	blt.n	8000bbe <_read+0x12>
  }

  return len;
 8000bdc:	687b      	ldr	r3, [r7, #4]
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	3718      	adds	r7, #24
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}

08000be6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000be6:	b580      	push	{r7, lr}
 8000be8:	b086      	sub	sp, #24
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	60f8      	str	r0, [r7, #12]
 8000bee:	60b9      	str	r1, [r7, #8]
 8000bf0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	617b      	str	r3, [r7, #20]
 8000bf6:	e009      	b.n	8000c0c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	1c5a      	adds	r2, r3, #1
 8000bfc:	60ba      	str	r2, [r7, #8]
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	617b      	str	r3, [r7, #20]
 8000c0c:	697a      	ldr	r2, [r7, #20]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	dbf1      	blt.n	8000bf8 <_write+0x12>
  }
  return len;
 8000c14:	687b      	ldr	r3, [r7, #4]
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	3718      	adds	r7, #24
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}

08000c1e <_close>:

int _close(int file)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	b083      	sub	sp, #12
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	370c      	adds	r7, #12
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c36:	b480      	push	{r7}
 8000c38:	b083      	sub	sp, #12
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	6078      	str	r0, [r7, #4]
 8000c3e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c46:	605a      	str	r2, [r3, #4]
  return 0;
 8000c48:	2300      	movs	r3, #0
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	370c      	adds	r7, #12
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr

08000c56 <_isatty>:

int _isatty(int file)
{
 8000c56:	b480      	push	{r7}
 8000c58:	b083      	sub	sp, #12
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c5e:	2301      	movs	r3, #1
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	370c      	adds	r7, #12
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b085      	sub	sp, #20
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c78:	2300      	movs	r3, #0
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3714      	adds	r7, #20
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr

08000c86 <_open>:

int _open(char *path, int flags, ...)
{
 8000c86:	b40e      	push	{r1, r2, r3}
 8000c88:	b480      	push	{r7}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  (void)path;
  (void)flags;
  /* Pretend like we always fail */
  return -1;
 8000c90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3708      	adds	r7, #8
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	b003      	add	sp, #12
 8000ca0:	4770      	bx	lr

08000ca2 <_wait>:

int _wait(int *status)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b082      	sub	sp, #8
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	6078      	str	r0, [r7, #4]
  (void)status;
  errno = ECHILD;
 8000caa:	f011 fe9f 	bl	80129ec <__errno>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	220a      	movs	r2, #10
 8000cb2:	601a      	str	r2, [r3, #0]
  return -1;
 8000cb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3708      	adds	r7, #8
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <_unlink>:

int _unlink(char *name)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  (void)name;
  errno = ENOENT;
 8000cc8:	f011 fe90 	bl	80129ec <__errno>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2202      	movs	r2, #2
 8000cd0:	601a      	str	r2, [r3, #0]
  return -1;
 8000cd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3708      	adds	r7, #8
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}

08000cde <_times>:

int _times(struct tms *buf)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	b083      	sub	sp, #12
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	6078      	str	r0, [r7, #4]
  (void)buf;
  return -1;
 8000ce6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	370c      	adds	r7, #12
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <_stat>:

int _stat(char *file, struct stat *st)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	b083      	sub	sp, #12
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
 8000cfe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d06:	605a      	str	r2, [r3, #4]
  return 0;
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	370c      	adds	r7, #12
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr

08000d16 <_link>:

int _link(char *old, char *new)
{
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b082      	sub	sp, #8
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	6078      	str	r0, [r7, #4]
 8000d1e:	6039      	str	r1, [r7, #0]
  (void)old;
  (void)new;
  errno = EMLINK;
 8000d20:	f011 fe64 	bl	80129ec <__errno>
 8000d24:	4603      	mov	r3, r0
 8000d26:	221f      	movs	r2, #31
 8000d28:	601a      	str	r2, [r3, #0]
  return -1;
 8000d2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <_fork>:

int _fork(void)
{
 8000d36:	b580      	push	{r7, lr}
 8000d38:	af00      	add	r7, sp, #0
  errno = EAGAIN;
 8000d3a:	f011 fe57 	bl	80129ec <__errno>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	220b      	movs	r2, #11
 8000d42:	601a      	str	r2, [r3, #0]
  return -1;
 8000d44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <_execve>:

int _execve(char *name, char **argv, char **env)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	60f8      	str	r0, [r7, #12]
 8000d54:	60b9      	str	r1, [r7, #8]
 8000d56:	607a      	str	r2, [r7, #4]
  (void)name;
  (void)argv;
  (void)env;
  errno = ENOMEM;
 8000d58:	f011 fe48 	bl	80129ec <__errno>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	220c      	movs	r2, #12
 8000d60:	601a      	str	r2, [r3, #0]
  return -1;
 8000d62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3710      	adds	r7, #16
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
	...

08000d70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b086      	sub	sp, #24
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d78:	4a14      	ldr	r2, [pc, #80]	@ (8000dcc <_sbrk+0x5c>)
 8000d7a:	4b15      	ldr	r3, [pc, #84]	@ (8000dd0 <_sbrk+0x60>)
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d84:	4b13      	ldr	r3, [pc, #76]	@ (8000dd4 <_sbrk+0x64>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d102      	bne.n	8000d92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d8c:	4b11      	ldr	r3, [pc, #68]	@ (8000dd4 <_sbrk+0x64>)
 8000d8e:	4a12      	ldr	r2, [pc, #72]	@ (8000dd8 <_sbrk+0x68>)
 8000d90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d92:	4b10      	ldr	r3, [pc, #64]	@ (8000dd4 <_sbrk+0x64>)
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4413      	add	r3, r2
 8000d9a:	693a      	ldr	r2, [r7, #16]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d207      	bcs.n	8000db0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000da0:	f011 fe24 	bl	80129ec <__errno>
 8000da4:	4603      	mov	r3, r0
 8000da6:	220c      	movs	r2, #12
 8000da8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000daa:	f04f 33ff 	mov.w	r3, #4294967295
 8000dae:	e009      	b.n	8000dc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000db0:	4b08      	ldr	r3, [pc, #32]	@ (8000dd4 <_sbrk+0x64>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000db6:	4b07      	ldr	r3, [pc, #28]	@ (8000dd4 <_sbrk+0x64>)
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	4a05      	ldr	r2, [pc, #20]	@ (8000dd4 <_sbrk+0x64>)
 8000dc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	3718      	adds	r7, #24
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	20020000 	.word	0x20020000
 8000dd0:	00000400 	.word	0x00000400
 8000dd4:	200002b0 	.word	0x200002b0
 8000dd8:	20000408 	.word	0x20000408

08000ddc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000de0:	4b06      	ldr	r3, [pc, #24]	@ (8000dfc <SystemInit+0x20>)
 8000de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000de6:	4a05      	ldr	r2, [pc, #20]	@ (8000dfc <SystemInit+0x20>)
 8000de8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000df0:	bf00      	nop
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	e000ed00 	.word	0xe000ed00

08000e00 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b087      	sub	sp, #28
 8000e04:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000e06:	2300      	movs	r3, #0
 8000e08:	613b      	str	r3, [r7, #16]
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	617b      	str	r3, [r7, #20]
 8000e0e:	2302      	movs	r3, #2
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	2300      	movs	r3, #0
 8000e14:	60bb      	str	r3, [r7, #8]
 8000e16:	2302      	movs	r3, #2
 8000e18:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000e1a:	4b34      	ldr	r3, [pc, #208]	@ (8000eec <SystemCoreClockUpdate+0xec>)
 8000e1c:	689b      	ldr	r3, [r3, #8]
 8000e1e:	f003 030c 	and.w	r3, r3, #12
 8000e22:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000e24:	693b      	ldr	r3, [r7, #16]
 8000e26:	2b08      	cmp	r3, #8
 8000e28:	d011      	beq.n	8000e4e <SystemCoreClockUpdate+0x4e>
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	2b08      	cmp	r3, #8
 8000e2e:	d844      	bhi.n	8000eba <SystemCoreClockUpdate+0xba>
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d003      	beq.n	8000e3e <SystemCoreClockUpdate+0x3e>
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	2b04      	cmp	r3, #4
 8000e3a:	d004      	beq.n	8000e46 <SystemCoreClockUpdate+0x46>
 8000e3c:	e03d      	b.n	8000eba <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000e3e:	4b2c      	ldr	r3, [pc, #176]	@ (8000ef0 <SystemCoreClockUpdate+0xf0>)
 8000e40:	4a2c      	ldr	r2, [pc, #176]	@ (8000ef4 <SystemCoreClockUpdate+0xf4>)
 8000e42:	601a      	str	r2, [r3, #0]
      break;
 8000e44:	e03d      	b.n	8000ec2 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000e46:	4b2a      	ldr	r3, [pc, #168]	@ (8000ef0 <SystemCoreClockUpdate+0xf0>)
 8000e48:	4a2b      	ldr	r2, [pc, #172]	@ (8000ef8 <SystemCoreClockUpdate+0xf8>)
 8000e4a:	601a      	str	r2, [r3, #0]
      break;
 8000e4c:	e039      	b.n	8000ec2 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000e4e:	4b27      	ldr	r3, [pc, #156]	@ (8000eec <SystemCoreClockUpdate+0xec>)
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	0d9b      	lsrs	r3, r3, #22
 8000e54:	f003 0301 	and.w	r3, r3, #1
 8000e58:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000e5a:	4b24      	ldr	r3, [pc, #144]	@ (8000eec <SystemCoreClockUpdate+0xec>)
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000e62:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d00c      	beq.n	8000e84 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000e6a:	4a23      	ldr	r2, [pc, #140]	@ (8000ef8 <SystemCoreClockUpdate+0xf8>)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e72:	4a1e      	ldr	r2, [pc, #120]	@ (8000eec <SystemCoreClockUpdate+0xec>)
 8000e74:	6852      	ldr	r2, [r2, #4]
 8000e76:	0992      	lsrs	r2, r2, #6
 8000e78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000e7c:	fb02 f303 	mul.w	r3, r2, r3
 8000e80:	617b      	str	r3, [r7, #20]
 8000e82:	e00b      	b.n	8000e9c <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000e84:	4a1b      	ldr	r2, [pc, #108]	@ (8000ef4 <SystemCoreClockUpdate+0xf4>)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e8c:	4a17      	ldr	r2, [pc, #92]	@ (8000eec <SystemCoreClockUpdate+0xec>)
 8000e8e:	6852      	ldr	r2, [r2, #4]
 8000e90:	0992      	lsrs	r2, r2, #6
 8000e92:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000e96:	fb02 f303 	mul.w	r3, r2, r3
 8000e9a:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000e9c:	4b13      	ldr	r3, [pc, #76]	@ (8000eec <SystemCoreClockUpdate+0xec>)
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	0c1b      	lsrs	r3, r3, #16
 8000ea2:	f003 0303 	and.w	r3, r3, #3
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000eac:	697a      	ldr	r2, [r7, #20]
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eb4:	4a0e      	ldr	r2, [pc, #56]	@ (8000ef0 <SystemCoreClockUpdate+0xf0>)
 8000eb6:	6013      	str	r3, [r2, #0]
      break;
 8000eb8:	e003      	b.n	8000ec2 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8000eba:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef0 <SystemCoreClockUpdate+0xf0>)
 8000ebc:	4a0d      	ldr	r2, [pc, #52]	@ (8000ef4 <SystemCoreClockUpdate+0xf4>)
 8000ebe:	601a      	str	r2, [r3, #0]
      break;
 8000ec0:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8000eec <SystemCoreClockUpdate+0xec>)
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	091b      	lsrs	r3, r3, #4
 8000ec8:	f003 030f 	and.w	r3, r3, #15
 8000ecc:	4a0b      	ldr	r2, [pc, #44]	@ (8000efc <SystemCoreClockUpdate+0xfc>)
 8000ece:	5cd3      	ldrb	r3, [r2, r3]
 8000ed0:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000ed2:	4b07      	ldr	r3, [pc, #28]	@ (8000ef0 <SystemCoreClockUpdate+0xf0>)
 8000ed4:	681a      	ldr	r2, [r3, #0]
 8000ed6:	693b      	ldr	r3, [r7, #16]
 8000ed8:	fa22 f303 	lsr.w	r3, r2, r3
 8000edc:	4a04      	ldr	r2, [pc, #16]	@ (8000ef0 <SystemCoreClockUpdate+0xf0>)
 8000ede:	6013      	str	r3, [r2, #0]
}
 8000ee0:	bf00      	nop
 8000ee2:	371c      	adds	r7, #28
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	40023800 	.word	0x40023800
 8000ef0:	20000008 	.word	0x20000008
 8000ef4:	00f42400 	.word	0x00f42400
 8000ef8:	01312d00 	.word	0x01312d00
 8000efc:	08017170 	.word	0x08017170

08000f00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f04:	4b0e      	ldr	r3, [pc, #56]	@ (8000f40 <HAL_Init+0x40>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a0d      	ldr	r2, [pc, #52]	@ (8000f40 <HAL_Init+0x40>)
 8000f0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f10:	4b0b      	ldr	r3, [pc, #44]	@ (8000f40 <HAL_Init+0x40>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a0a      	ldr	r2, [pc, #40]	@ (8000f40 <HAL_Init+0x40>)
 8000f16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f1c:	4b08      	ldr	r3, [pc, #32]	@ (8000f40 <HAL_Init+0x40>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a07      	ldr	r2, [pc, #28]	@ (8000f40 <HAL_Init+0x40>)
 8000f22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f28:	2003      	movs	r0, #3
 8000f2a:	f000 fbc3 	bl	80016b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f2e:	200f      	movs	r0, #15
 8000f30:	f000 f844 	bl	8000fbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f34:	f7ff fc92 	bl	800085c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f38:	2300      	movs	r3, #0
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40023c00 	.word	0x40023c00

08000f44 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000f48:	4b11      	ldr	r3, [pc, #68]	@ (8000f90 <HAL_DeInit+0x4c>)
 8000f4a:	4a12      	ldr	r2, [pc, #72]	@ (8000f94 <HAL_DeInit+0x50>)
 8000f4c:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000f4e:	4b10      	ldr	r3, [pc, #64]	@ (8000f90 <HAL_DeInit+0x4c>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8000f54:	4b0e      	ldr	r3, [pc, #56]	@ (8000f90 <HAL_DeInit+0x4c>)
 8000f56:	4a10      	ldr	r2, [pc, #64]	@ (8000f98 <HAL_DeInit+0x54>)
 8000f58:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8000f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f90 <HAL_DeInit+0x4c>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8000f60:	4b0b      	ldr	r3, [pc, #44]	@ (8000f90 <HAL_DeInit+0x4c>)
 8000f62:	4a0e      	ldr	r2, [pc, #56]	@ (8000f9c <HAL_DeInit+0x58>)
 8000f64:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000f66:	4b0a      	ldr	r3, [pc, #40]	@ (8000f90 <HAL_DeInit+0x4c>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8000f6c:	4b08      	ldr	r3, [pc, #32]	@ (8000f90 <HAL_DeInit+0x4c>)
 8000f6e:	2281      	movs	r2, #129	@ 0x81
 8000f70:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000f72:	4b07      	ldr	r3, [pc, #28]	@ (8000f90 <HAL_DeInit+0x4c>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8000f78:	4b05      	ldr	r3, [pc, #20]	@ (8000f90 <HAL_DeInit+0x4c>)
 8000f7a:	2203      	movs	r2, #3
 8000f7c:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8000f7e:	4b04      	ldr	r3, [pc, #16]	@ (8000f90 <HAL_DeInit+0x4c>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000f84:	f000 f813 	bl	8000fae <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8000f88:	2300      	movs	r3, #0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40023800 	.word	0x40023800
 8000f94:	3fffc9ff 	.word	0x3fffc9ff
 8000f98:	00c77933 	.word	0x00c77933
 8000f9c:	206010ff 	.word	0x206010ff
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000fa4:	bf00      	nop
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr

08000fae <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8000fb2:	bf00      	nop
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr

08000fbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fc4:	4b12      	ldr	r3, [pc, #72]	@ (8001010 <HAL_InitTick+0x54>)
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	4b12      	ldr	r3, [pc, #72]	@ (8001014 <HAL_InitTick+0x58>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	4619      	mov	r1, r3
 8000fce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f000 fbb1 	bl	8001742 <HAL_SYSTICK_Config>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	e00e      	b.n	8001008 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2b0f      	cmp	r3, #15
 8000fee:	d80a      	bhi.n	8001006 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	6879      	ldr	r1, [r7, #4]
 8000ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ff8:	f000 fb67 	bl	80016ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ffc:	4a06      	ldr	r2, [pc, #24]	@ (8001018 <HAL_InitTick+0x5c>)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001002:	2300      	movs	r3, #0
 8001004:	e000      	b.n	8001008 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
}
 8001008:	4618      	mov	r0, r3
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	20000008 	.word	0x20000008
 8001014:	20000010 	.word	0x20000010
 8001018:	2000000c 	.word	0x2000000c

0800101c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001020:	4b06      	ldr	r3, [pc, #24]	@ (800103c <HAL_IncTick+0x20>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	461a      	mov	r2, r3
 8001026:	4b06      	ldr	r3, [pc, #24]	@ (8001040 <HAL_IncTick+0x24>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4413      	add	r3, r2
 800102c:	4a04      	ldr	r2, [pc, #16]	@ (8001040 <HAL_IncTick+0x24>)
 800102e:	6013      	str	r3, [r2, #0]
}
 8001030:	bf00      	nop
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	20000010 	.word	0x20000010
 8001040:	200002b4 	.word	0x200002b4

08001044 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  return uwTick;
 8001048:	4b03      	ldr	r3, [pc, #12]	@ (8001058 <HAL_GetTick+0x14>)
 800104a:	681b      	ldr	r3, [r3, #0]
}
 800104c:	4618      	mov	r0, r3
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop
 8001058:	200002b4 	.word	0x200002b4

0800105c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001060:	4b03      	ldr	r3, [pc, #12]	@ (8001070 <HAL_GetTickPrio+0x14>)
 8001062:	681b      	ldr	r3, [r3, #0]
}
 8001064:	4618      	mov	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	2000000c 	.word	0x2000000c

08001074 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status  = HAL_OK;
 800107e:	2300      	movs	r3, #0
 8001080:	73fb      	strb	r3, [r7, #15]
  HAL_TickFreqTypeDef prevTickFreq;

  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 8001082:	4b0e      	ldr	r3, [pc, #56]	@ (80010bc <HAL_SetTickFreq+0x48>)
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	79fa      	ldrb	r2, [r7, #7]
 8001088:	429a      	cmp	r2, r3
 800108a:	d012      	beq.n	80010b2 <HAL_SetTickFreq+0x3e>
  {
    /* Back up uwTickFreq frequency */
    prevTickFreq = uwTickFreq;
 800108c:	4b0b      	ldr	r3, [pc, #44]	@ (80010bc <HAL_SetTickFreq+0x48>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	73bb      	strb	r3, [r7, #14]

    /* Update uwTickFreq global variable used by HAL_InitTick() */
    uwTickFreq = Freq;
 8001092:	4a0a      	ldr	r2, [pc, #40]	@ (80010bc <HAL_SetTickFreq+0x48>)
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	7013      	strb	r3, [r2, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 8001098:	4b09      	ldr	r3, [pc, #36]	@ (80010c0 <HAL_SetTickFreq+0x4c>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff ff8d 	bl	8000fbc <HAL_InitTick>
 80010a2:	4603      	mov	r3, r0
 80010a4:	73fb      	strb	r3, [r7, #15]

    if (status != HAL_OK)
 80010a6:	7bfb      	ldrb	r3, [r7, #15]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d002      	beq.n	80010b2 <HAL_SetTickFreq+0x3e>
    {
      /* Restore previous tick frequency */
      uwTickFreq = prevTickFreq;
 80010ac:	4a03      	ldr	r2, [pc, #12]	@ (80010bc <HAL_SetTickFreq+0x48>)
 80010ae:	7bbb      	ldrb	r3, [r7, #14]
 80010b0:	7013      	strb	r3, [r2, #0]
    }
  }

  return status;
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20000010 	.word	0x20000010
 80010c0:	2000000c 	.word	0x2000000c

080010c4 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  return uwTickFreq;
 80010c8:	4b03      	ldr	r3, [pc, #12]	@ (80010d8 <HAL_GetTickFreq+0x14>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	20000010 	.word	0x20000010

080010dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010e4:	f7ff ffae 	bl	8001044 <HAL_GetTick>
 80010e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010f4:	d005      	beq.n	8001102 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001120 <HAL_Delay+0x44>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	461a      	mov	r2, r3
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	4413      	add	r3, r2
 8001100:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001102:	bf00      	nop
 8001104:	f7ff ff9e 	bl	8001044 <HAL_GetTick>
 8001108:	4602      	mov	r2, r0
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	429a      	cmp	r2, r3
 8001112:	d8f7      	bhi.n	8001104 <HAL_Delay+0x28>
  {
  }
}
 8001114:	bf00      	nop
 8001116:	bf00      	nop
 8001118:	3710      	adds	r7, #16
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	20000010 	.word	0x20000010

08001124 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001128:	4b05      	ldr	r3, [pc, #20]	@ (8001140 <HAL_SuspendTick+0x1c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a04      	ldr	r2, [pc, #16]	@ (8001140 <HAL_SuspendTick+0x1c>)
 800112e:	f023 0302 	bic.w	r3, r3, #2
 8001132:	6013      	str	r3, [r2, #0]
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	e000e010 	.word	0xe000e010

08001144 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001148:	4b05      	ldr	r3, [pc, #20]	@ (8001160 <HAL_ResumeTick+0x1c>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a04      	ldr	r2, [pc, #16]	@ (8001160 <HAL_ResumeTick+0x1c>)
 800114e:	f043 0302 	orr.w	r3, r3, #2
 8001152:	6013      	str	r3, [r2, #0]
}
 8001154:	bf00      	nop
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	e000e010 	.word	0xe000e010

08001164 <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  return __STM32F4xx_HAL_VERSION;
 8001168:	4b02      	ldr	r3, [pc, #8]	@ (8001174 <HAL_GetHalVersion+0x10>)
}
 800116a:	4618      	mov	r0, r3
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	01080300 	.word	0x01080300

08001178 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) >> 16U);
 800117c:	4b03      	ldr	r3, [pc, #12]	@ (800118c <HAL_GetREVID+0x14>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	0c1b      	lsrs	r3, r3, #16
}
 8001182:	4618      	mov	r0, r3
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	e0042000 	.word	0xe0042000

08001190 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8001194:	4b04      	ldr	r3, [pc, #16]	@ (80011a8 <HAL_GetDEVID+0x18>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 800119c:	4618      	mov	r0, r3
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	e0042000 	.word	0xe0042000

080011ac <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80011b0:	4b05      	ldr	r3, [pc, #20]	@ (80011c8 <HAL_DBGMCU_EnableDBGSleepMode+0x1c>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	4a04      	ldr	r2, [pc, #16]	@ (80011c8 <HAL_DBGMCU_EnableDBGSleepMode+0x1c>)
 80011b6:	f043 0301 	orr.w	r3, r3, #1
 80011ba:	6053      	str	r3, [r2, #4]
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	e0042000 	.word	0xe0042000

080011cc <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80011d0:	4b05      	ldr	r3, [pc, #20]	@ (80011e8 <HAL_DBGMCU_DisableDBGSleepMode+0x1c>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	4a04      	ldr	r2, [pc, #16]	@ (80011e8 <HAL_DBGMCU_DisableDBGSleepMode+0x1c>)
 80011d6:	f023 0301 	bic.w	r3, r3, #1
 80011da:	6053      	str	r3, [r2, #4]
}
 80011dc:	bf00      	nop
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	e0042000 	.word	0xe0042000

080011ec <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	4a04      	ldr	r2, [pc, #16]	@ (8001208 <HAL_DBGMCU_EnableDBGStopMode+0x1c>)
 80011f6:	f043 0302 	orr.w	r3, r3, #2
 80011fa:	6053      	str	r3, [r2, #4]
}
 80011fc:	bf00      	nop
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	e0042000 	.word	0xe0042000

0800120c <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8001210:	4b05      	ldr	r3, [pc, #20]	@ (8001228 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	4a04      	ldr	r2, [pc, #16]	@ (8001228 <HAL_DBGMCU_DisableDBGStopMode+0x1c>)
 8001216:	f023 0302 	bic.w	r3, r3, #2
 800121a:	6053      	str	r3, [r2, #4]
}
 800121c:	bf00      	nop
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	e0042000 	.word	0xe0042000

0800122c <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8001230:	4b05      	ldr	r3, [pc, #20]	@ (8001248 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	4a04      	ldr	r2, [pc, #16]	@ (8001248 <HAL_DBGMCU_EnableDBGStandbyMode+0x1c>)
 8001236:	f043 0304 	orr.w	r3, r3, #4
 800123a:	6053      	str	r3, [r2, #4]
}
 800123c:	bf00      	nop
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	e0042000 	.word	0xe0042000

0800124c <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8001250:	4b05      	ldr	r3, [pc, #20]	@ (8001268 <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	4a04      	ldr	r2, [pc, #16]	@ (8001268 <HAL_DBGMCU_DisableDBGStandbyMode+0x1c>)
 8001256:	f023 0304 	bic.w	r3, r3, #4
 800125a:	6053      	str	r3, [r2, #4]
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	e0042000 	.word	0xe0042000

0800126c <HAL_EnableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)ENABLE;
 8001270:	4b03      	ldr	r3, [pc, #12]	@ (8001280 <HAL_EnableCompensationCell+0x14>)
 8001272:	2201      	movs	r2, #1
 8001274:	601a      	str	r2, [r3, #0]
}
 8001276:	bf00      	nop
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	42270400 	.word	0x42270400

08001284 <HAL_DisableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_DisableCompensationCell(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)DISABLE;
 8001288:	4b03      	ldr	r3, [pc, #12]	@ (8001298 <HAL_DisableCompensationCell+0x14>)
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
}
 800128e:	bf00      	nop
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	42270400 	.word	0x42270400

0800129c <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 80012a0:	4b03      	ldr	r3, [pc, #12]	@ (80012b0 <HAL_GetUIDw0+0x14>)
 80012a2:	681b      	ldr	r3, [r3, #0]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	1fff7a10 	.word	0x1fff7a10

080012b4 <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80012b8:	4b03      	ldr	r3, [pc, #12]	@ (80012c8 <HAL_GetUIDw1+0x14>)
 80012ba:	681b      	ldr	r3, [r3, #0]
}
 80012bc:	4618      	mov	r0, r3
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	1fff7a14 	.word	0x1fff7a14

080012cc <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80012d0:	4b03      	ldr	r3, [pc, #12]	@ (80012e0 <HAL_GetUIDw2+0x14>)
 80012d2:	681b      	ldr	r3, [r3, #0]
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	1fff7a18 	.word	0x1fff7a18

080012e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b085      	sub	sp, #20
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	f003 0307 	and.w	r3, r3, #7
 80012f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001328 <__NVIC_SetPriorityGrouping+0x44>)
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012fa:	68ba      	ldr	r2, [r7, #8]
 80012fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001300:	4013      	ands	r3, r2
 8001302:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800130c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001310:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001314:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001316:	4a04      	ldr	r2, [pc, #16]	@ (8001328 <__NVIC_SetPriorityGrouping+0x44>)
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	60d3      	str	r3, [r2, #12]
}
 800131c:	bf00      	nop
 800131e:	3714      	adds	r7, #20
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr
 8001328:	e000ed00 	.word	0xe000ed00

0800132c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001330:	4b04      	ldr	r3, [pc, #16]	@ (8001344 <__NVIC_GetPriorityGrouping+0x18>)
 8001332:	68db      	ldr	r3, [r3, #12]
 8001334:	0a1b      	lsrs	r3, r3, #8
 8001336:	f003 0307 	and.w	r3, r3, #7
}
 800133a:	4618      	mov	r0, r3
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr
 8001344:	e000ed00 	.word	0xe000ed00

08001348 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	4603      	mov	r3, r0
 8001350:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001356:	2b00      	cmp	r3, #0
 8001358:	db0b      	blt.n	8001372 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800135a:	79fb      	ldrb	r3, [r7, #7]
 800135c:	f003 021f 	and.w	r2, r3, #31
 8001360:	4907      	ldr	r1, [pc, #28]	@ (8001380 <__NVIC_EnableIRQ+0x38>)
 8001362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001366:	095b      	lsrs	r3, r3, #5
 8001368:	2001      	movs	r0, #1
 800136a:	fa00 f202 	lsl.w	r2, r0, r2
 800136e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	e000e100 	.word	0xe000e100

08001384 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	4603      	mov	r3, r0
 800138c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800138e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001392:	2b00      	cmp	r3, #0
 8001394:	db12      	blt.n	80013bc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	f003 021f 	and.w	r2, r3, #31
 800139c:	490a      	ldr	r1, [pc, #40]	@ (80013c8 <__NVIC_DisableIRQ+0x44>)
 800139e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a2:	095b      	lsrs	r3, r3, #5
 80013a4:	2001      	movs	r0, #1
 80013a6:	fa00 f202 	lsl.w	r2, r0, r2
 80013aa:	3320      	adds	r3, #32
 80013ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80013b0:	f3bf 8f4f 	dsb	sy
}
 80013b4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80013b6:	f3bf 8f6f 	isb	sy
}
 80013ba:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80013bc:	bf00      	nop
 80013be:	370c      	adds	r7, #12
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr
 80013c8:	e000e100 	.word	0xe000e100

080013cc <__NVIC_GetPendingIRQ>:
  \return             0  Interrupt status is not pending.
  \return             1  Interrupt status is pending.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	db0e      	blt.n	80013fc <__NVIC_GetPendingIRQ+0x30>
  {
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 80013de:	4a0b      	ldr	r2, [pc, #44]	@ (800140c <__NVIC_GetPendingIRQ+0x40>)
 80013e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e4:	095b      	lsrs	r3, r3, #5
 80013e6:	3340      	adds	r3, #64	@ 0x40
 80013e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	f003 031f 	and.w	r3, r3, #31
 80013f2:	fa22 f303 	lsr.w	r3, r2, r3
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	e000      	b.n	80013fe <__NVIC_GetPendingIRQ+0x32>
  }
  else
  {
    return(0U);
 80013fc:	2300      	movs	r3, #0
  }
}
 80013fe:	4618      	mov	r0, r3
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	e000e100 	.word	0xe000e100

08001410 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800141a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141e:	2b00      	cmp	r3, #0
 8001420:	db0c      	blt.n	800143c <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	f003 021f 	and.w	r2, r3, #31
 8001428:	4907      	ldr	r1, [pc, #28]	@ (8001448 <__NVIC_SetPendingIRQ+0x38>)
 800142a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142e:	095b      	lsrs	r3, r3, #5
 8001430:	2001      	movs	r0, #1
 8001432:	fa00 f202 	lsl.w	r2, r0, r2
 8001436:	3340      	adds	r3, #64	@ 0x40
 8001438:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800143c:	bf00      	nop
 800143e:	370c      	adds	r7, #12
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr
 8001448:	e000e100 	.word	0xe000e100

0800144c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145a:	2b00      	cmp	r3, #0
 800145c:	db0c      	blt.n	8001478 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	f003 021f 	and.w	r2, r3, #31
 8001464:	4907      	ldr	r1, [pc, #28]	@ (8001484 <__NVIC_ClearPendingIRQ+0x38>)
 8001466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146a:	095b      	lsrs	r3, r3, #5
 800146c:	2001      	movs	r0, #1
 800146e:	fa00 f202 	lsl.w	r2, r0, r2
 8001472:	3360      	adds	r3, #96	@ 0x60
 8001474:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001478:	bf00      	nop
 800147a:	370c      	adds	r7, #12
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr
 8001484:	e000e100 	.word	0xe000e100

08001488 <__NVIC_GetActive>:
  \return             0  Interrupt status is not active.
  \return             1  Interrupt status is active.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001496:	2b00      	cmp	r3, #0
 8001498:	db0e      	blt.n	80014b8 <__NVIC_GetActive+0x30>
  {
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 800149a:	4a0b      	ldr	r2, [pc, #44]	@ (80014c8 <__NVIC_GetActive+0x40>)
 800149c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a0:	095b      	lsrs	r3, r3, #5
 80014a2:	3380      	adds	r3, #128	@ 0x80
 80014a4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80014a8:	79fb      	ldrb	r3, [r7, #7]
 80014aa:	f003 031f 	and.w	r3, r3, #31
 80014ae:	fa22 f303 	lsr.w	r3, r2, r3
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	e000      	b.n	80014ba <__NVIC_GetActive+0x32>
  }
  else
  {
    return(0U);
 80014b8:	2300      	movs	r3, #0
  }
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	e000e100 	.word	0xe000e100

080014cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	6039      	str	r1, [r7, #0]
 80014d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	db0a      	blt.n	80014f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	b2da      	uxtb	r2, r3
 80014e4:	490c      	ldr	r1, [pc, #48]	@ (8001518 <__NVIC_SetPriority+0x4c>)
 80014e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ea:	0112      	lsls	r2, r2, #4
 80014ec:	b2d2      	uxtb	r2, r2
 80014ee:	440b      	add	r3, r1
 80014f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014f4:	e00a      	b.n	800150c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	b2da      	uxtb	r2, r3
 80014fa:	4908      	ldr	r1, [pc, #32]	@ (800151c <__NVIC_SetPriority+0x50>)
 80014fc:	79fb      	ldrb	r3, [r7, #7]
 80014fe:	f003 030f 	and.w	r3, r3, #15
 8001502:	3b04      	subs	r3, #4
 8001504:	0112      	lsls	r2, r2, #4
 8001506:	b2d2      	uxtb	r2, r2
 8001508:	440b      	add	r3, r1
 800150a:	761a      	strb	r2, [r3, #24]
}
 800150c:	bf00      	nop
 800150e:	370c      	adds	r7, #12
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr
 8001518:	e000e100 	.word	0xe000e100
 800151c:	e000ed00 	.word	0xe000ed00

08001520 <__NVIC_GetPriority>:
  \param [in]   IRQn  Interrupt number.
  \return             Interrupt Priority.
                      Value is aligned automatically to the implemented priority bits of the microcontroller.
 */
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	71fb      	strb	r3, [r7, #7]

  if ((int32_t)(IRQn) >= 0)
 800152a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152e:	2b00      	cmp	r3, #0
 8001530:	db09      	blt.n	8001546 <__NVIC_GetPriority+0x26>
  {
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 8001532:	4a0d      	ldr	r2, [pc, #52]	@ (8001568 <__NVIC_GetPriority+0x48>)
 8001534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001538:	4413      	add	r3, r2
 800153a:	f893 3300 	ldrb.w	r3, [r3, #768]	@ 0x300
 800153e:	b2db      	uxtb	r3, r3
 8001540:	091b      	lsrs	r3, r3, #4
 8001542:	b2db      	uxtb	r3, r3
 8001544:	e009      	b.n	800155a <__NVIC_GetPriority+0x3a>
  }
  else
  {
    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 8001546:	4a09      	ldr	r2, [pc, #36]	@ (800156c <__NVIC_GetPriority+0x4c>)
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	f003 030f 	and.w	r3, r3, #15
 800154e:	3b04      	subs	r3, #4
 8001550:	4413      	add	r3, r2
 8001552:	7e1b      	ldrb	r3, [r3, #24]
 8001554:	b2db      	uxtb	r3, r3
 8001556:	091b      	lsrs	r3, r3, #4
 8001558:	b2db      	uxtb	r3, r3
  }
}
 800155a:	4618      	mov	r0, r3
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	e000e100 	.word	0xe000e100
 800156c:	e000ed00 	.word	0xe000ed00

08001570 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001570:	b480      	push	{r7}
 8001572:	b089      	sub	sp, #36	@ 0x24
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	f1c3 0307 	rsb	r3, r3, #7
 800158a:	2b04      	cmp	r3, #4
 800158c:	bf28      	it	cs
 800158e:	2304      	movcs	r3, #4
 8001590:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	3304      	adds	r3, #4
 8001596:	2b06      	cmp	r3, #6
 8001598:	d902      	bls.n	80015a0 <NVIC_EncodePriority+0x30>
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	3b03      	subs	r3, #3
 800159e:	e000      	b.n	80015a2 <NVIC_EncodePriority+0x32>
 80015a0:	2300      	movs	r3, #0
 80015a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a4:	f04f 32ff 	mov.w	r2, #4294967295
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	fa02 f303 	lsl.w	r3, r2, r3
 80015ae:	43da      	mvns	r2, r3
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	401a      	ands	r2, r3
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015b8:	f04f 31ff 	mov.w	r1, #4294967295
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	fa01 f303 	lsl.w	r3, r1, r3
 80015c2:	43d9      	mvns	r1, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c8:	4313      	orrs	r3, r2
         );
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3724      	adds	r7, #36	@ 0x24
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr

080015d6 <NVIC_DecodePriority>:
  \param [in]     PriorityGroup  Used priority group.
  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
  \param [out]     pSubPriority  Subpriority value (starting from 0).
 */
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
 80015d6:	b480      	push	{r7}
 80015d8:	b089      	sub	sp, #36	@ 0x24
 80015da:	af00      	add	r7, sp, #0
 80015dc:	60f8      	str	r0, [r7, #12]
 80015de:	60b9      	str	r1, [r7, #8]
 80015e0:	607a      	str	r2, [r7, #4]
 80015e2:	603b      	str	r3, [r7, #0]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	f003 0307 	and.w	r3, r3, #7
 80015ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	f1c3 0307 	rsb	r3, r3, #7
 80015f2:	2b04      	cmp	r3, #4
 80015f4:	bf28      	it	cs
 80015f6:	2304      	movcs	r3, #4
 80015f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015fa:	69fb      	ldr	r3, [r7, #28]
 80015fc:	3304      	adds	r3, #4
 80015fe:	2b06      	cmp	r3, #6
 8001600:	d902      	bls.n	8001608 <NVIC_DecodePriority+0x32>
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	3b03      	subs	r3, #3
 8001606:	e000      	b.n	800160a <NVIC_DecodePriority+0x34>
 8001608:	2300      	movs	r3, #0
 800160a:	617b      	str	r3, [r7, #20]

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 800160c:	68fa      	ldr	r2, [r7, #12]
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	40da      	lsrs	r2, r3
 8001612:	f04f 31ff 	mov.w	r1, #4294967295
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	fa01 f303 	lsl.w	r3, r1, r3
 800161c:	43db      	mvns	r3, r3
 800161e:	401a      	ands	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	601a      	str	r2, [r3, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 8001624:	f04f 32ff 	mov.w	r2, #4294967295
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	fa02 f303 	lsl.w	r3, r2, r3
 800162e:	43da      	mvns	r2, r3
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	401a      	ands	r2, r3
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	601a      	str	r2, [r3, #0]
}
 8001638:	bf00      	nop
 800163a:	3724      	adds	r7, #36	@ 0x24
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001648:	f3bf 8f4f 	dsb	sy
}
 800164c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800164e:	4b06      	ldr	r3, [pc, #24]	@ (8001668 <__NVIC_SystemReset+0x24>)
 8001650:	68db      	ldr	r3, [r3, #12]
 8001652:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001656:	4904      	ldr	r1, [pc, #16]	@ (8001668 <__NVIC_SystemReset+0x24>)
 8001658:	4b04      	ldr	r3, [pc, #16]	@ (800166c <__NVIC_SystemReset+0x28>)
 800165a:	4313      	orrs	r3, r2
 800165c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800165e:	f3bf 8f4f 	dsb	sy
}
 8001662:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001664:	bf00      	nop
 8001666:	e7fd      	b.n	8001664 <__NVIC_SystemReset+0x20>
 8001668:	e000ed00 	.word	0xe000ed00
 800166c:	05fa0004 	.word	0x05fa0004

08001670 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	3b01      	subs	r3, #1
 800167c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001680:	d301      	bcc.n	8001686 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001682:	2301      	movs	r3, #1
 8001684:	e00f      	b.n	80016a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001686:	4a0a      	ldr	r2, [pc, #40]	@ (80016b0 <SysTick_Config+0x40>)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	3b01      	subs	r3, #1
 800168c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800168e:	210f      	movs	r1, #15
 8001690:	f04f 30ff 	mov.w	r0, #4294967295
 8001694:	f7ff ff1a 	bl	80014cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001698:	4b05      	ldr	r3, [pc, #20]	@ (80016b0 <SysTick_Config+0x40>)
 800169a:	2200      	movs	r2, #0
 800169c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800169e:	4b04      	ldr	r3, [pc, #16]	@ (80016b0 <SysTick_Config+0x40>)
 80016a0:	2207      	movs	r2, #7
 80016a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	e000e010 	.word	0xe000e010

080016b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f7ff fe11 	bl	80012e4 <__NVIC_SetPriorityGrouping>
}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}

080016ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016ca:	b580      	push	{r7, lr}
 80016cc:	b086      	sub	sp, #24
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	4603      	mov	r3, r0
 80016d2:	60b9      	str	r1, [r7, #8]
 80016d4:	607a      	str	r2, [r7, #4]
 80016d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016d8:	2300      	movs	r3, #0
 80016da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016dc:	f7ff fe26 	bl	800132c <__NVIC_GetPriorityGrouping>
 80016e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	68b9      	ldr	r1, [r7, #8]
 80016e6:	6978      	ldr	r0, [r7, #20]
 80016e8:	f7ff ff42 	bl	8001570 <NVIC_EncodePriority>
 80016ec:	4602      	mov	r2, r0
 80016ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016f2:	4611      	mov	r1, r2
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff fee9 	bl	80014cc <__NVIC_SetPriority>
}
 80016fa:	bf00      	nop
 80016fc:	3718      	adds	r7, #24
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001702:	b580      	push	{r7, lr}
 8001704:	b082      	sub	sp, #8
 8001706:	af00      	add	r7, sp, #0
 8001708:	4603      	mov	r3, r0
 800170a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800170c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001710:	4618      	mov	r0, r3
 8001712:	f7ff fe19 	bl	8001348 <__NVIC_EnableIRQ>
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800171e:	b580      	push	{r7, lr}
 8001720:	b082      	sub	sp, #8
 8001722:	af00      	add	r7, sp, #0
 8001724:	4603      	mov	r3, r0
 8001726:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff fe29 	bl	8001384 <__NVIC_DisableIRQ>
}
 8001732:	bf00      	nop
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}

0800173a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800173e:	f7ff ff81 	bl	8001644 <__NVIC_SystemReset>

08001742 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	b082      	sub	sp, #8
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f7ff ff90 	bl	8001670 <SysTick_Config>
 8001750:	4603      	mov	r3, r0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800175a:	b480      	push	{r7}
 800175c:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 800175e:	f3bf 8f5f 	dmb	sy
}
 8001762:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001764:	4b06      	ldr	r3, [pc, #24]	@ (8001780 <HAL_MPU_Disable+0x26>)
 8001766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001768:	4a05      	ldr	r2, [pc, #20]	@ (8001780 <HAL_MPU_Disable+0x26>)
 800176a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800176e:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0U;
 8001770:	4b04      	ldr	r3, [pc, #16]	@ (8001784 <HAL_MPU_Disable+0x2a>)
 8001772:	2200      	movs	r2, #0
 8001774:	605a      	str	r2, [r3, #4]
}
 8001776:	bf00      	nop
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr
 8001780:	e000ed00 	.word	0xe000ed00
 8001784:	e000ed90 	.word	0xe000ed90

08001788 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001790:	4a0b      	ldr	r2, [pc, #44]	@ (80017c0 <HAL_MPU_Enable+0x38>)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	f043 0301 	orr.w	r3, r3, #1
 8001798:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800179a:	4b0a      	ldr	r3, [pc, #40]	@ (80017c4 <HAL_MPU_Enable+0x3c>)
 800179c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800179e:	4a09      	ldr	r2, [pc, #36]	@ (80017c4 <HAL_MPU_Enable+0x3c>)
 80017a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017a4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80017a6:	f3bf 8f4f 	dsb	sy
}
 80017aa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80017ac:	f3bf 8f6f 	isb	sy
}
 80017b0:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80017b2:	bf00      	nop
 80017b4:	370c      	adds	r7, #12
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	e000ed90 	.word	0xe000ed90
 80017c4:	e000ed00 	.word	0xe000ed00

080017c8 <HAL_MPU_EnableRegion>:
/**
  * @brief  Enables the MPU Region.
  * @retval None
  */
void HAL_MPU_EnableRegion(uint32_t RegionNumber)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
 80017d0:	4a07      	ldr	r2, [pc, #28]	@ (80017f0 <HAL_MPU_EnableRegion+0x28>)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6093      	str	r3, [r2, #8]

  /* Enable the Region */
  SET_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80017d6:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <HAL_MPU_EnableRegion+0x28>)
 80017d8:	691b      	ldr	r3, [r3, #16]
 80017da:	4a05      	ldr	r2, [pc, #20]	@ (80017f0 <HAL_MPU_EnableRegion+0x28>)
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	6113      	str	r3, [r2, #16]
}
 80017e2:	bf00      	nop
 80017e4:	370c      	adds	r7, #12
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	e000ed90 	.word	0xe000ed90

080017f4 <HAL_MPU_DisableRegion>:
/**
  * @brief  Disables the MPU Region.
  * @retval None
  */
void HAL_MPU_DisableRegion(uint32_t RegionNumber)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
 80017fc:	4a07      	ldr	r2, [pc, #28]	@ (800181c <HAL_MPU_DisableRegion+0x28>)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6093      	str	r3, [r2, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001802:	4b06      	ldr	r3, [pc, #24]	@ (800181c <HAL_MPU_DisableRegion+0x28>)
 8001804:	691b      	ldr	r3, [r3, #16]
 8001806:	4a05      	ldr	r2, [pc, #20]	@ (800181c <HAL_MPU_DisableRegion+0x28>)
 8001808:	f023 0301 	bic.w	r3, r3, #1
 800180c:	6113      	str	r3, [r2, #16]
}
 800180e:	bf00      	nop
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	e000ed90 	.word	0xe000ed90

08001820 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	785a      	ldrb	r2, [r3, #1]
 800182c:	4b1b      	ldr	r3, [pc, #108]	@ (800189c <HAL_MPU_ConfigRegion+0x7c>)
 800182e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001830:	4b1a      	ldr	r3, [pc, #104]	@ (800189c <HAL_MPU_ConfigRegion+0x7c>)
 8001832:	691b      	ldr	r3, [r3, #16]
 8001834:	4a19      	ldr	r2, [pc, #100]	@ (800189c <HAL_MPU_ConfigRegion+0x7c>)
 8001836:	f023 0301 	bic.w	r3, r3, #1
 800183a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800183c:	4a17      	ldr	r2, [pc, #92]	@ (800189c <HAL_MPU_ConfigRegion+0x7c>)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	7b1b      	ldrb	r3, [r3, #12]
 8001848:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	7adb      	ldrb	r3, [r3, #11]
 800184e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001850:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	7a9b      	ldrb	r3, [r3, #10]
 8001856:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001858:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	7b5b      	ldrb	r3, [r3, #13]
 800185e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001860:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	7b9b      	ldrb	r3, [r3, #14]
 8001866:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001868:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	7bdb      	ldrb	r3, [r3, #15]
 800186e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001870:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	7a5b      	ldrb	r3, [r3, #9]
 8001876:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001878:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	7a1b      	ldrb	r3, [r3, #8]
 800187e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001880:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	7812      	ldrb	r2, [r2, #0]
 8001886:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001888:	4a04      	ldr	r2, [pc, #16]	@ (800189c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800188a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800188c:	6113      	str	r3, [r2, #16]
}
 800188e:	bf00      	nop
 8001890:	370c      	adds	r7, #12
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	e000ed90 	.word	0xe000ed90

080018a0 <HAL_CORTEX_ClearEvent>:
/**
  * @brief  Clear pending events.
  * @retval None
  */
void HAL_CORTEX_ClearEvent(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  __SEV();
 80018a4:	bf40      	sev
  __WFE();
 80018a6:	bf20      	wfe
}
 80018a8:	bf00      	nop
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr

080018b2 <HAL_NVIC_GetPriorityGrouping>:
/**
  * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
  * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
 80018b2:	b580      	push	{r7, lr}
 80018b4:	af00      	add	r7, sp, #0
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
 80018b6:	f7ff fd39 	bl	800132c <__NVIC_GetPriorityGrouping>
 80018ba:	4603      	mov	r3, r0
}
 80018bc:	4618      	mov	r0, r3
 80018be:	bd80      	pop	{r7, pc}

080018c0 <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	60b9      	str	r1, [r7, #8]
 80018c8:	607a      	str	r2, [r7, #4]
 80018ca:	603b      	str	r3, [r7, #0]
 80018cc:	4603      	mov	r3, r0
 80018ce:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 80018d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7ff fe23 	bl	8001520 <__NVIC_GetPriority>
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	68b9      	ldr	r1, [r7, #8]
 80018e0:	f7ff fe79 	bl	80015d6 <NVIC_DecodePriority>
}
 80018e4:	bf00      	nop
 80018e6:	3710      	adds	r7, #16
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80018f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff fd88 	bl	8001410 <__NVIC_SetPendingIRQ>
}
 8001900:	bf00      	nop
 8001902:	3708      	adds	r7, #8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <HAL_NVIC_GetPendingIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	4603      	mov	r3, r0
 8001910:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
 8001912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001916:	4618      	mov	r0, r3
 8001918:	f7ff fd58 	bl	80013cc <__NVIC_GetPendingIRQ>
 800191c:	4603      	mov	r3, r0
}
 800191e:	4618      	mov	r0, r3
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001926:	b580      	push	{r7, lr}
 8001928:	b082      	sub	sp, #8
 800192a:	af00      	add	r7, sp, #0
 800192c:	4603      	mov	r3, r0
 800192e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001930:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001934:	4618      	mov	r0, r3
 8001936:	f7ff fd89 	bl	800144c <__NVIC_ClearPendingIRQ>
}
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <HAL_NVIC_GetActive>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
{
 8001942:	b580      	push	{r7, lr}
 8001944:	b082      	sub	sp, #8
 8001946:	af00      	add	r7, sp, #0
 8001948:	4603      	mov	r3, r0
 800194a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
 800194c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff fd99 	bl	8001488 <__NVIC_GetActive>
 8001956:	4603      	mov	r3, r0
}
 8001958:	4618      	mov	r0, r3
 800195a:	3708      	adds	r7, #8
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2b04      	cmp	r3, #4
 800196c:	d106      	bne.n	800197c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800196e:	4b09      	ldr	r3, [pc, #36]	@ (8001994 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a08      	ldr	r2, [pc, #32]	@ (8001994 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001974:	f043 0304 	orr.w	r3, r3, #4
 8001978:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800197a:	e005      	b.n	8001988 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800197c:	4b05      	ldr	r3, [pc, #20]	@ (8001994 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a04      	ldr	r2, [pc, #16]	@ (8001994 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001982:	f023 0304 	bic.w	r3, r3, #4
 8001986:	6013      	str	r3, [r2, #0]
}
 8001988:	bf00      	nop
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	e000e010 	.word	0xe000e010

08001998 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800199c:	f000 f802 	bl	80019a4 <HAL_SYSTICK_Callback>
}
 80019a0:	bf00      	nop
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop

080019b4 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d101      	bne.n	80019c6 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e014      	b.n	80019f0 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	791b      	ldrb	r3, [r3, #4]
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d105      	bne.n	80019dc <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2200      	movs	r2, #0
 80019d4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f7fe ff68 	bl	80008ac <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2202      	movs	r2, #2
 80019e0:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2201      	movs	r2, #1
 80019ec:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <HAL_DAC_DeInit>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_DeInit(DAC_HandleTypeDef *hdac)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d101      	bne.n	8001a0a <HAL_DAC_DeInit+0x12>
  {
    return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e00f      	b.n	8001a2a <HAL_DAC_DeInit+0x32>

  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2202      	movs	r2, #2
 8001a0e:	711a      	strb	r2, [r3, #4]
  }
  /* DeInit the low level hardware */
  hdac->MspDeInitCallback(hdac);
#else
  /* DeInit the low level hardware */
  HAL_DAC_MspDeInit(hdac);
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f7fe ff8f 	bl	8000934 <HAL_DAC_MspDeInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	611a      	str	r2, [r3, #16]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_RESET;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	711a      	strb	r2, [r3, #4]

  /* Release Lock */
  __HAL_UNLOCK(hdac);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2200      	movs	r2, #0
 8001a26:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_MspInit(DAC_HandleTypeDef *hdac)
{
 8001a32:	b480      	push	{r7}
 8001a34:	b083      	sub	sp, #12
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_MspInit could be implemented in the user file
   */
}
 8001a3a:	bf00      	nop
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_MspDeInit(DAC_HandleTypeDef *hdac)
{
 8001a46:	b480      	push	{r7}
 8001a48:	b083      	sub	sp, #12
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_MspDeInit could be implemented in the user file
   */
}
 8001a4e:	bf00      	nop
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr

08001a5a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	b083      	sub	sp, #12
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
 8001a62:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d101      	bne.n	8001a6e <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e046      	b.n	8001afc <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	795b      	ldrb	r3, [r3, #5]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d101      	bne.n	8001a7a <HAL_DAC_Start+0x20>
 8001a76:	2302      	movs	r3, #2
 8001a78:	e040      	b.n	8001afc <HAL_DAC_Start+0xa2>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2202      	movs	r2, #2
 8001a84:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	6819      	ldr	r1, [r3, #0]
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	f003 0310 	and.w	r3, r3, #16
 8001a92:	2201      	movs	r2, #1
 8001a94:	409a      	lsls	r2, r3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d10f      	bne.n	8001ac4 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8001aae:	2b3c      	cmp	r3, #60	@ 0x3c
 8001ab0:	d11d      	bne.n	8001aee <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	685a      	ldr	r2, [r3, #4]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f042 0201 	orr.w	r2, r2, #1
 8001ac0:	605a      	str	r2, [r3, #4]
 8001ac2:	e014      	b.n	8001aee <HAL_DAC_Start+0x94>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	f003 0310 	and.w	r3, r3, #16
 8001ad4:	213c      	movs	r1, #60	@ 0x3c
 8001ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d107      	bne.n	8001aee <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	685a      	ldr	r2, [r3, #4]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f042 0202 	orr.w	r2, r2, #2
 8001aec:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2201      	movs	r2, #1
 8001af2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2200      	movs	r2, #0
 8001af8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001afa:	2300      	movs	r3, #0
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d101      	bne.n	8001b1c <HAL_DAC_Stop+0x14>
  {
    return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e011      	b.n	8001b40 <HAL_DAC_Stop+0x38>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	6819      	ldr	r1, [r3, #0]
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	f003 0310 	and.w	r3, r3, #16
 8001b28:	2201      	movs	r2, #1
 8001b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2e:	43da      	mvns	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	400a      	ands	r2, r1
 8001b36:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001b3e:	2300      	movs	r3, #0
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	60b9      	str	r1, [r7, #8]
 8001b56:	607a      	str	r2, [r7, #4]
 8001b58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d101      	bne.n	8001b68 <HAL_DAC_Start_DMA+0x1c>
  {
    return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e0a2      	b.n	8001cae <HAL_DAC_Start_DMA+0x162>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	795b      	ldrb	r3, [r3, #5]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d101      	bne.n	8001b74 <HAL_DAC_Start_DMA+0x28>
 8001b70:	2302      	movs	r3, #2
 8001b72:	e09c      	b.n	8001cae <HAL_DAC_Start_DMA+0x162>
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	2201      	movs	r2, #1
 8001b78:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2202      	movs	r2, #2
 8001b7e:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d129      	bne.n	8001bda <HAL_DAC_Start_DMA+0x8e>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	4a4b      	ldr	r2, [pc, #300]	@ (8001cb8 <HAL_DAC_Start_DMA+0x16c>)
 8001b8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	4a4a      	ldr	r2, [pc, #296]	@ (8001cbc <HAL_DAC_Start_DMA+0x170>)
 8001b94:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	4a49      	ldr	r2, [pc, #292]	@ (8001cc0 <HAL_DAC_Start_DMA+0x174>)
 8001b9c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001bac:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001bae:	6a3b      	ldr	r3, [r7, #32]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d003      	beq.n	8001bbc <HAL_DAC_Start_DMA+0x70>
 8001bb4:	6a3b      	ldr	r3, [r7, #32]
 8001bb6:	2b04      	cmp	r3, #4
 8001bb8:	d005      	beq.n	8001bc6 <HAL_DAC_Start_DMA+0x7a>
 8001bba:	e009      	b.n	8001bd0 <HAL_DAC_Start_DMA+0x84>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	3308      	adds	r3, #8
 8001bc2:	613b      	str	r3, [r7, #16]
        break;
 8001bc4:	e033      	b.n	8001c2e <HAL_DAC_Start_DMA+0xe2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	330c      	adds	r3, #12
 8001bcc:	613b      	str	r3, [r7, #16]
        break;
 8001bce:	e02e      	b.n	8001c2e <HAL_DAC_Start_DMA+0xe2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	3310      	adds	r3, #16
 8001bd6:	613b      	str	r3, [r7, #16]
        break;
 8001bd8:	e029      	b.n	8001c2e <HAL_DAC_Start_DMA+0xe2>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	4a39      	ldr	r2, [pc, #228]	@ (8001cc4 <HAL_DAC_Start_DMA+0x178>)
 8001be0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	4a38      	ldr	r2, [pc, #224]	@ (8001cc8 <HAL_DAC_Start_DMA+0x17c>)
 8001be8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	4a37      	ldr	r2, [pc, #220]	@ (8001ccc <HAL_DAC_Start_DMA+0x180>)
 8001bf0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001c00:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8001c02:	6a3b      	ldr	r3, [r7, #32]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d003      	beq.n	8001c10 <HAL_DAC_Start_DMA+0xc4>
 8001c08:	6a3b      	ldr	r3, [r7, #32]
 8001c0a:	2b04      	cmp	r3, #4
 8001c0c:	d005      	beq.n	8001c1a <HAL_DAC_Start_DMA+0xce>
 8001c0e:	e009      	b.n	8001c24 <HAL_DAC_Start_DMA+0xd8>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	3314      	adds	r3, #20
 8001c16:	613b      	str	r3, [r7, #16]
        break;
 8001c18:	e009      	b.n	8001c2e <HAL_DAC_Start_DMA+0xe2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	3318      	adds	r3, #24
 8001c20:	613b      	str	r3, [r7, #16]
        break;
 8001c22:	e004      	b.n	8001c2e <HAL_DAC_Start_DMA+0xe2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	331c      	adds	r3, #28
 8001c2a:	613b      	str	r3, [r7, #16]
        break;
 8001c2c:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8001c2e:	68bb      	ldr	r3, [r7, #8]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d111      	bne.n	8001c58 <HAL_DAC_Start_DMA+0x10c>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001c42:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	6898      	ldr	r0, [r3, #8]
 8001c48:	6879      	ldr	r1, [r7, #4]
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	693a      	ldr	r2, [r7, #16]
 8001c4e:	f000 fcd0 	bl	80025f2 <HAL_DMA_Start_IT>
 8001c52:	4603      	mov	r3, r0
 8001c54:	75fb      	strb	r3, [r7, #23]
 8001c56:	e010      	b.n	8001c7a <HAL_DAC_Start_DMA+0x12e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8001c66:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	68d8      	ldr	r0, [r3, #12]
 8001c6c:	6879      	ldr	r1, [r7, #4]
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	693a      	ldr	r2, [r7, #16]
 8001c72:	f000 fcbe 	bl	80025f2 <HAL_DMA_Start_IT>
 8001c76:	4603      	mov	r3, r0
 8001c78:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001c80:	7dfb      	ldrb	r3, [r7, #23]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d10c      	bne.n	8001ca0 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	6819      	ldr	r1, [r3, #0]
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	f003 0310 	and.w	r3, r3, #16
 8001c92:	2201      	movs	r2, #1
 8001c94:	409a      	lsls	r2, r3
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	601a      	str	r2, [r3, #0]
 8001c9e:	e005      	b.n	8001cac <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	691b      	ldr	r3, [r3, #16]
 8001ca4:	f043 0204 	orr.w	r2, r3, #4
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8001cac:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3718      	adds	r7, #24
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	08001fd3 	.word	0x08001fd3
 8001cbc:	08001ff5 	.word	0x08001ff5
 8001cc0:	08002011 	.word	0x08002011
 8001cc4:	080022f9 	.word	0x080022f9
 8001cc8:	0800231b 	.word	0x0800231b
 8001ccc:	08002337 	.word	0x08002337

08001cd0 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d101      	bne.n	8001ce4 <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e03e      	b.n	8001d62 <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	6819      	ldr	r1, [r3, #0]
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	f003 0310 	and.w	r3, r3, #16
 8001cf0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	43da      	mvns	r2, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	400a      	ands	r2, r1
 8001d00:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	6819      	ldr	r1, [r3, #0]
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	f003 0310 	and.w	r3, r3, #16
 8001d0e:	2201      	movs	r2, #1
 8001d10:	fa02 f303 	lsl.w	r3, r2, r3
 8001d14:	43da      	mvns	r2, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	400a      	ands	r2, r1
 8001d1c:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d10d      	bne.n	8001d40 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f000 fcba 	bl	80026a2 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001d3c:	601a      	str	r2, [r3, #0]
 8001d3e:	e00c      	b.n	8001d5a <HAL_DAC_Stop_DMA+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	4618      	mov	r0, r3
 8001d46:	f000 fcac 	bl	80026a2 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8001d58:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b084      	sub	sp, #16
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d80:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d01d      	beq.n	8001dc8 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d018      	beq.n	8001dc8 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2204      	movs	r2, #4
 8001d9a:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	691b      	ldr	r3, [r3, #16]
 8001da0:	f043 0201 	orr.w	r2, r3, #1
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001db0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001dc0:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 f86f 	bl	8001ea6 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d01d      	beq.n	8001e0e <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d018      	beq.n	8001e0e <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2204      	movs	r2, #4
 8001de0:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	f043 0202 	orr.w	r2, r3, #2
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001df6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8001e06:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f000 fa51 	bl	80022b0 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 8001e0e:	bf00      	nop
 8001e10:	3710      	adds	r7, #16
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8001e16:	b480      	push	{r7}
 8001e18:	b087      	sub	sp, #28
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	60f8      	str	r0, [r7, #12]
 8001e1e:	60b9      	str	r1, [r7, #8]
 8001e20:	607a      	str	r2, [r7, #4]
 8001e22:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8001e24:	2300      	movs	r3, #0
 8001e26:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d101      	bne.n	8001e32 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e015      	b.n	8001e5e <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d105      	bne.n	8001e4a <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001e3e:	697a      	ldr	r2, [r7, #20]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	4413      	add	r3, r2
 8001e44:	3308      	adds	r3, #8
 8001e46:	617b      	str	r3, [r7, #20]
 8001e48:	e004      	b.n	8001e54 <HAL_DAC_SetValue+0x3e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8001e4a:	697a      	ldr	r2, [r7, #20]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4413      	add	r3, r2
 8001e50:	3314      	adds	r3, #20
 8001e52:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	461a      	mov	r2, r3
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	371c      	adds	r7, #28
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr

08001e6a <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr

08001e7e <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001e7e:	b480      	push	{r7}
 8001e80:	b083      	sub	sp, #12
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8001e86:	bf00      	nop
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001e92:	b480      	push	{r7}
 8001e94:	b083      	sub	sp, #12
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8001e9a:	bf00      	nop
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b083      	sub	sp, #12
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8001eae:	bf00      	nop
 8001eb0:	370c      	adds	r7, #12
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr

08001eba <HAL_DAC_GetValue>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(const DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001eba:	b480      	push	{r7}
 8001ebc:	b085      	sub	sp, #20
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
 8001ec2:	6039      	str	r1, [r7, #0]
  uint32_t result = 0;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	60fb      	str	r3, [r7, #12]
  assert_param(hdac != NULL);

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  if (Channel == DAC_CHANNEL_1)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d104      	bne.n	8001ed8 <HAL_DAC_GetValue+0x1e>
  {
    result = hdac->Instance->DOR1;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	e003      	b.n	8001ee0 <HAL_DAC_GetValue+0x26>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    result = hdac->Instance->DOR2;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ede:	60fb      	str	r3, [r7, #12]
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  /* Returns the DAC channel data output register value */
  return result;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3714      	adds	r7, #20
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b089      	sub	sp, #36	@ 0x24
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	60f8      	str	r0, [r7, #12]
 8001ef6:	60b9      	str	r1, [r7, #8]
 8001ef8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001efa:	2300      	movs	r3, #0
 8001efc:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d002      	beq.n	8001f0a <HAL_DAC_ConfigChannel+0x1c>
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d101      	bne.n	8001f0e <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e042      	b.n	8001f94 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	795b      	ldrb	r3, [r3, #5]
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d101      	bne.n	8001f1a <HAL_DAC_ConfigChannel+0x2c>
 8001f16:	2302      	movs	r3, #2
 8001f18:	e03c      	b.n	8001f94 <HAL_DAC_ConfigChannel+0xa6>
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2202      	movs	r2, #2
 8001f24:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	f003 0310 	and.w	r3, r3, #16
 8001f34:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001f38:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8001f3c:	43db      	mvns	r3, r3
 8001f3e:	69ba      	ldr	r2, [r7, #24]
 8001f40:	4013      	ands	r3, r2
 8001f42:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f003 0310 	and.w	r3, r3, #16
 8001f56:	697a      	ldr	r2, [r7, #20]
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6819      	ldr	r1, [r3, #0]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f003 0310 	and.w	r3, r3, #16
 8001f76:	22c0      	movs	r2, #192	@ 0xc0
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	43da      	mvns	r2, r3
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	400a      	ands	r2, r1
 8001f84:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2201      	movs	r2, #1
 8001f8a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8001f92:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3724      	adds	r7, #36	@ 0x24
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_DAC_GetState>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL state
  */
HAL_DAC_StateTypeDef HAL_DAC_GetState(const DAC_HandleTypeDef *hdac)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  /* Return DAC handle state */
  return hdac->State;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	791b      	ldrb	r3, [r3, #4]
 8001fac:	b2db      	uxtb	r3, r3
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr

08001fba <HAL_DAC_GetError>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval DAC Error Code
  */
uint32_t HAL_DAC_GetError(const DAC_HandleTypeDef *hdac)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	b083      	sub	sp, #12
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
  return hdac->ErrorCode;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	691b      	ldr	r3, [r3, #16]
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr

08001fd2 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b084      	sub	sp, #16
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fde:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8001fe0:	68f8      	ldr	r0, [r7, #12]
 8001fe2:	f7ff ff42 	bl	8001e6a <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2201      	movs	r2, #1
 8001fea:	711a      	strb	r2, [r3, #4]
}
 8001fec:	bf00      	nop
 8001fee:	3710      	adds	r7, #16
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002000:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002002:	68f8      	ldr	r0, [r7, #12]
 8002004:	f7ff ff3b 	bl	8001e7e <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002008:	bf00      	nop
 800200a:	3710      	adds	r7, #16
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800201c:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	691b      	ldr	r3, [r3, #16]
 8002022:	f043 0204 	orr.w	r2, r3, #4
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800202a:	68f8      	ldr	r0, [r7, #12]
 800202c:	f7ff ff31 	bl	8001e92 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2201      	movs	r2, #1
 8002034:	711a      	strb	r2, [r3, #4]
}
 8002036:	bf00      	nop
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop

08002040 <HAL_DACEx_DualStart>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_DualStart(DAC_HandleTypeDef *hdac)
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  uint32_t tmp_swtrig = 0UL;
 8002048:	2300      	movs	r3, #0
 800204a:	60fb      	str	r3, [r7, #12]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d101      	bne.n	8002056 <HAL_DACEx_DualStart+0x16>
  {
    return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e041      	b.n	80020da <HAL_DACEx_DualStart+0x9a>
  }


  /* Process locked */
  __HAL_LOCK(hdac);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	795b      	ldrb	r3, [r3, #5]
 800205a:	2b01      	cmp	r3, #1
 800205c:	d101      	bne.n	8002062 <HAL_DACEx_DualStart+0x22>
 800205e:	2302      	movs	r3, #2
 8002060:	e03b      	b.n	80020da <HAL_DACEx_DualStart+0x9a>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2201      	movs	r2, #1
 8002066:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2202      	movs	r2, #2
 800206c:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, DAC_CHANNEL_1);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f042 0201 	orr.w	r2, r2, #1
 800207c:	601a      	str	r2, [r3, #0]
  __HAL_DAC_ENABLE(hdac, DAC_CHANNEL_2);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800208c:	601a      	str	r2, [r3, #0]

  /* Check if software trigger enabled */
  if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8002098:	2b3c      	cmp	r3, #60	@ 0x3c
 800209a:	d103      	bne.n	80020a4 <HAL_DACEx_DualStart+0x64>
  {
    tmp_swtrig |= DAC_SWTRIGR_SWTRIG1;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	f043 0301 	orr.w	r3, r3, #1
 80020a2:	60fb      	str	r3, [r7, #12]
  }
  if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (DAC_CHANNEL_2 & 0x10UL)))
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 80020ae:	f5b3 1f70 	cmp.w	r3, #3932160	@ 0x3c0000
 80020b2:	d103      	bne.n	80020bc <HAL_DACEx_DualStart+0x7c>
  {
    tmp_swtrig |= DAC_SWTRIGR_SWTRIG2;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	f043 0302 	orr.w	r3, r3, #2
 80020ba:	60fb      	str	r3, [r7, #12]
  }
  /* Enable the selected DAC software conversion*/
  SET_BIT(hdac->Instance->SWTRIGR, tmp_swtrig);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	6859      	ldr	r1, [r3, #4]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	68fa      	ldr	r2, [r7, #12]
 80020c8:	430a      	orrs	r2, r1
 80020ca:	605a      	str	r2, [r3, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2201      	movs	r2, #1
 80020d0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3714      	adds	r7, #20
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <HAL_DACEx_DualStop>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_DualStop(DAC_HandleTypeDef *hdac)
{
 80020e6:	b480      	push	{r7}
 80020e8:	b083      	sub	sp, #12
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d101      	bne.n	80020f8 <HAL_DACEx_DualStop+0x12>
  {
    return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e013      	b.n	8002120 <HAL_DACEx_DualStop+0x3a>
  }


  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, DAC_CHANNEL_1);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f022 0201 	bic.w	r2, r2, #1
 8002106:	601a      	str	r2, [r3, #0]
  __HAL_DAC_DISABLE(hdac, DAC_CHANNEL_2);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002116:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2201      	movs	r2, #1
 800211c:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800211e:	2300      	movs	r3, #0
}
 8002120:	4618      	mov	r0, r3
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <HAL_DACEx_TriangleWaveGenerate>:
  *            @arg DAC_TRIANGLEAMPLITUDE_2047: Select max triangle amplitude of 2047
  *            @arg DAC_TRIANGLEAMPLITUDE_4095: Select max triangle amplitude of 4095
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_TriangleWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d101      	bne.n	8002142 <HAL_DACEx_TriangleWaveGenerate+0x16>
  {
    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e02a      	b.n	8002198 <HAL_DACEx_TriangleWaveGenerate+0x6c>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(Amplitude));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	795b      	ldrb	r3, [r3, #5]
 8002146:	2b01      	cmp	r3, #1
 8002148:	d101      	bne.n	800214e <HAL_DACEx_TriangleWaveGenerate+0x22>
 800214a:	2302      	movs	r3, #2
 800214c:	e024      	b.n	8002198 <HAL_DACEx_TriangleWaveGenerate+0x6c>
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2201      	movs	r2, #1
 8002152:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2202      	movs	r2, #2
 8002158:	711a      	strb	r2, [r3, #4]

  /* Enable the triangle wave generation for the selected DAC channel */
  MODIFY_REG(hdac->Instance->CR, ((DAC_CR_WAVE1) | (DAC_CR_MAMP1)) << (Channel & 0x10UL),
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	f003 0310 	and.w	r3, r3, #16
 8002166:	f44f 617c 	mov.w	r1, #4032	@ 0xfc0
 800216a:	fa01 f303 	lsl.w	r3, r1, r3
 800216e:	43db      	mvns	r3, r3
 8002170:	ea02 0103 	and.w	r1, r2, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	f003 0310 	and.w	r3, r3, #16
 8002180:	409a      	lsls	r2, r3
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	430a      	orrs	r2, r1
 8002188:	601a      	str	r2, [r3, #0]
             (DAC_CR_WAVE1_1 | Amplitude) << (Channel & 0x10UL));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2201      	movs	r2, #1
 800218e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2200      	movs	r2, #0
 8002194:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002196:	2300      	movs	r3, #0
}
 8002198:	4618      	mov	r0, r3
 800219a:	3714      	adds	r7, #20
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <HAL_DACEx_NoiseWaveGenerate>:
  *            @arg DAC_LFSRUNMASK_BITS10_0: Unmask DAC channel LFSR bit[10:0] for noise wave generation
  *            @arg DAC_LFSRUNMASK_BITS11_0: Unmask DAC channel LFSR bit[11:0] for noise wave generation
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_NoiseWaveGenerate(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Amplitude)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	607a      	str	r2, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d101      	bne.n	80021ba <HAL_DACEx_NoiseWaveGenerate+0x16>
  {
    return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e02a      	b.n	8002210 <HAL_DACEx_NoiseWaveGenerate+0x6c>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(Amplitude));

  /* Process locked */
  __HAL_LOCK(hdac);
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	795b      	ldrb	r3, [r3, #5]
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d101      	bne.n	80021c6 <HAL_DACEx_NoiseWaveGenerate+0x22>
 80021c2:	2302      	movs	r3, #2
 80021c4:	e024      	b.n	8002210 <HAL_DACEx_NoiseWaveGenerate+0x6c>
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2201      	movs	r2, #1
 80021ca:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2202      	movs	r2, #2
 80021d0:	711a      	strb	r2, [r3, #4]

  /* Enable the noise wave generation for the selected DAC channel */
  MODIFY_REG(hdac->Instance->CR, ((DAC_CR_WAVE1) | (DAC_CR_MAMP1)) << (Channel & 0x10UL),
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	f003 0310 	and.w	r3, r3, #16
 80021de:	f44f 617c 	mov.w	r1, #4032	@ 0xfc0
 80021e2:	fa01 f303 	lsl.w	r3, r1, r3
 80021e6:	43db      	mvns	r3, r3
 80021e8:	ea02 0103 	and.w	r1, r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	f003 0310 	and.w	r3, r3, #16
 80021f8:	409a      	lsls	r2, r3
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	430a      	orrs	r2, r1
 8002200:	601a      	str	r2, [r3, #0]
             (DAC_CR_WAVE1_0 | Amplitude) << (Channel & 0x10UL));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2201      	movs	r2, #1
 8002206:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2200      	movs	r2, #0
 800220c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	3714      	adds	r7, #20
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <HAL_DACEx_DualSetValue>:
  * @note   In dual mode, a unique register access is required to write in both
  *          DAC channels at the same time.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_DualSetValue(DAC_HandleTypeDef *hdac, uint32_t Alignment, uint32_t Data1, uint32_t Data2)
{
 800221c:	b480      	push	{r7}
 800221e:	b087      	sub	sp, #28
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
 8002228:	603b      	str	r3, [r7, #0]
  uint32_t data;
  uint32_t tmp;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d101      	bne.n	8002234 <HAL_DACEx_DualSetValue+0x18>
  {
    return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e019      	b.n	8002268 <HAL_DACEx_DualSetValue+0x4c>
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));

  /* Calculate and set dual DAC data holding register value */
  if (Alignment == DAC_ALIGN_8B_R)
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	2b08      	cmp	r3, #8
 8002238:	d105      	bne.n	8002246 <HAL_DACEx_DualSetValue+0x2a>
  {
    data = ((uint32_t)Data2 << 8U) | Data1;
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	021b      	lsls	r3, r3, #8
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	4313      	orrs	r3, r2
 8002242:	617b      	str	r3, [r7, #20]
 8002244:	e004      	b.n	8002250 <HAL_DACEx_DualSetValue+0x34>
  }
  else
  {
    data = ((uint32_t)Data2 << 16U) | Data1;
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	041b      	lsls	r3, r3, #16
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	4313      	orrs	r3, r2
 800224e:	617b      	str	r3, [r7, #20]
  }

  tmp = (uint32_t)hdac->Instance;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	613b      	str	r3, [r7, #16]
  tmp += DAC_DHR12RD_ALIGNMENT(Alignment);
 8002256:	68ba      	ldr	r2, [r7, #8]
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	4413      	add	r3, r2
 800225c:	3320      	adds	r3, #32
 800225e:	613b      	str	r3, [r7, #16]

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	697a      	ldr	r2, [r7, #20]
 8002264:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002266:	2300      	movs	r3, #0
}
 8002268:	4618      	mov	r0, r3
 800226a:	371c      	adds	r7, #28
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800227c:	bf00      	nop
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <HAL_DACEx_DualGetValue>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DACEx_DualGetValue(const DAC_HandleTypeDef *hdac)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0UL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	60fb      	str	r3, [r7, #12]

  tmp |= hdac->Instance->DOR1;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022d6:	68fa      	ldr	r2, [r7, #12]
 80022d8:	4313      	orrs	r3, r2
 80022da:	60fb      	str	r3, [r7, #12]

  tmp |= hdac->Instance->DOR2 << 16UL;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e2:	041b      	lsls	r3, r3, #16
 80022e4:	68fa      	ldr	r2, [r7, #12]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	60fb      	str	r3, [r7, #12]

  /* Returns the DAC channel data output register value */
  return tmp;
 80022ea:	68fb      	ldr	r3, [r7, #12]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3714      	adds	r7, #20
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr

080022f8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002304:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002306:	68f8      	ldr	r0, [r7, #12]
 8002308:	f7ff ffb4 	bl	8002274 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2201      	movs	r2, #1
 8002310:	711a      	strb	r2, [r3, #4]
}
 8002312:	bf00      	nop
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b084      	sub	sp, #16
 800231e:	af00      	add	r7, sp, #0
 8002320:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002326:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002328:	68f8      	ldr	r0, [r7, #12]
 800232a:	f7ff ffad 	bl	8002288 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800232e:	bf00      	nop
 8002330:	3710      	adds	r7, #16
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}

08002336 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002336:	b580      	push	{r7, lr}
 8002338:	b084      	sub	sp, #16
 800233a:	af00      	add	r7, sp, #0
 800233c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002342:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	691b      	ldr	r3, [r3, #16]
 8002348:	f043 0204 	orr.w	r2, r3, #4
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002350:	68f8      	ldr	r0, [r7, #12]
 8002352:	f7ff ffa3 	bl	800229c <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2201      	movs	r2, #1
 800235a:	711a      	strb	r2, [r3, #4]
}
 800235c:	bf00      	nop
 800235e:	3710      	adds	r7, #16
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002370:	f7fe fe68 	bl	8001044 <HAL_GetTick>
 8002374:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d101      	bne.n	8002380 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e099      	b.n	80024b4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2202      	movs	r2, #2
 8002384:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f022 0201 	bic.w	r2, r2, #1
 800239e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023a0:	e00f      	b.n	80023c2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023a2:	f7fe fe4f 	bl	8001044 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	2b05      	cmp	r3, #5
 80023ae:	d908      	bls.n	80023c2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2220      	movs	r2, #32
 80023b4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2203      	movs	r2, #3
 80023ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e078      	b.n	80024b4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0301 	and.w	r3, r3, #1
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d1e8      	bne.n	80023a2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80023d8:	697a      	ldr	r2, [r7, #20]
 80023da:	4b38      	ldr	r3, [pc, #224]	@ (80024bc <HAL_DMA_Init+0x158>)
 80023dc:	4013      	ands	r3, r2
 80023de:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685a      	ldr	r2, [r3, #4]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	699b      	ldr	r3, [r3, #24]
 8002400:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002406:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800240e:	697a      	ldr	r2, [r7, #20]
 8002410:	4313      	orrs	r3, r2
 8002412:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002418:	2b04      	cmp	r3, #4
 800241a:	d107      	bne.n	800242c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002424:	4313      	orrs	r3, r2
 8002426:	697a      	ldr	r2, [r7, #20]
 8002428:	4313      	orrs	r3, r2
 800242a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	697a      	ldr	r2, [r7, #20]
 8002432:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	695b      	ldr	r3, [r3, #20]
 800243a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	f023 0307 	bic.w	r3, r3, #7
 8002442:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002448:	697a      	ldr	r2, [r7, #20]
 800244a:	4313      	orrs	r3, r2
 800244c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002452:	2b04      	cmp	r3, #4
 8002454:	d117      	bne.n	8002486 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800245a:	697a      	ldr	r2, [r7, #20]
 800245c:	4313      	orrs	r3, r2
 800245e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002464:	2b00      	cmp	r3, #0
 8002466:	d00e      	beq.n	8002486 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f000 fd4f 	bl	8002f0c <DMA_CheckFifoParam>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d008      	beq.n	8002486 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2240      	movs	r2, #64	@ 0x40
 8002478:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2201      	movs	r2, #1
 800247e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002482:	2301      	movs	r3, #1
 8002484:	e016      	b.n	80024b4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	697a      	ldr	r2, [r7, #20]
 800248c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f000 fd07 	bl	8002ea2 <DMA_CalcBaseAndBitshift>
 8002494:	4603      	mov	r3, r0
 8002496:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800249c:	223f      	movs	r2, #63	@ 0x3f
 800249e:	409a      	lsls	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2201      	movs	r2, #1
 80024ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80024b2:	2300      	movs	r3, #0
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3718      	adds	r7, #24
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	f010803f 	.word	0xf010803f

080024c0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e050      	b.n	8002574 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d101      	bne.n	80024e2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80024de:	2302      	movs	r3, #2
 80024e0:	e048      	b.n	8002574 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f022 0201 	bic.w	r2, r2, #1
 80024f0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2200      	movs	r2, #0
 80024f8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	2200      	movs	r2, #0
 8002500:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	2200      	movs	r2, #0
 8002508:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	2200      	movs	r2, #0
 8002510:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2200      	movs	r2, #0
 8002518:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2221      	movs	r2, #33	@ 0x21
 8002520:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f000 fcbd 	bl	8002ea2 <DMA_CalcBaseAndBitshift>
 8002528:	4603      	mov	r3, r0
 800252a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2200      	movs	r2, #0
 8002530:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2200      	movs	r2, #0
 800253c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2200      	movs	r2, #0
 8002548:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002554:	223f      	movs	r2, #63	@ 0x3f
 8002556:	409a      	lsls	r2, r3
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2200      	movs	r2, #0
 8002566:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2200      	movs	r2, #0
 800256e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002572:	2300      	movs	r3, #0
}
 8002574:	4618      	mov	r0, r3
 8002576:	3710      	adds	r7, #16
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b086      	sub	sp, #24
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	607a      	str	r2, [r7, #4]
 8002588:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800258a:	2300      	movs	r3, #0
 800258c:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002594:	2b01      	cmp	r3, #1
 8002596:	d101      	bne.n	800259c <HAL_DMA_Start+0x20>
 8002598:	2302      	movs	r3, #2
 800259a:	e026      	b.n	80025ea <HAL_DMA_Start+0x6e>
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2201      	movs	r2, #1
 80025a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d115      	bne.n	80025dc <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2202      	movs	r2, #2
 80025b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2200      	movs	r2, #0
 80025bc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	68b9      	ldr	r1, [r7, #8]
 80025c4:	68f8      	ldr	r0, [r7, #12]
 80025c6:	f000 fc3e 	bl	8002e46 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f042 0201 	orr.w	r2, r2, #1
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	e005      	b.n	80025e8 <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2200      	movs	r2, #0
 80025e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80025e4:	2302      	movs	r3, #2
 80025e6:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 80025e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3718      	adds	r7, #24
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b086      	sub	sp, #24
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	60f8      	str	r0, [r7, #12]
 80025fa:	60b9      	str	r1, [r7, #8]
 80025fc:	607a      	str	r2, [r7, #4]
 80025fe:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002600:	2300      	movs	r3, #0
 8002602:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002608:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002610:	2b01      	cmp	r3, #1
 8002612:	d101      	bne.n	8002618 <HAL_DMA_Start_IT+0x26>
 8002614:	2302      	movs	r3, #2
 8002616:	e040      	b.n	800269a <HAL_DMA_Start_IT+0xa8>
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002626:	b2db      	uxtb	r3, r3
 8002628:	2b01      	cmp	r3, #1
 800262a:	d12f      	bne.n	800268c <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2202      	movs	r2, #2
 8002630:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2200      	movs	r2, #0
 8002638:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	68b9      	ldr	r1, [r7, #8]
 8002640:	68f8      	ldr	r0, [r7, #12]
 8002642:	f000 fc00 	bl	8002e46 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800264a:	223f      	movs	r2, #63	@ 0x3f
 800264c:	409a      	lsls	r2, r3
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f042 0216 	orr.w	r2, r2, #22
 8002660:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002666:	2b00      	cmp	r3, #0
 8002668:	d007      	beq.n	800267a <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f042 0208 	orr.w	r2, r2, #8
 8002678:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f042 0201 	orr.w	r2, r2, #1
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	e005      	b.n	8002698 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002694:	2302      	movs	r3, #2
 8002696:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002698:	7dfb      	ldrb	r3, [r7, #23]
}
 800269a:	4618      	mov	r0, r3
 800269c:	3718      	adds	r7, #24
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b084      	sub	sp, #16
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ae:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80026b0:	f7fe fcc8 	bl	8001044 <HAL_GetTick>
 80026b4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d008      	beq.n	80026d4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2280      	movs	r2, #128	@ 0x80
 80026c6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e052      	b.n	800277a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f022 0216 	bic.w	r2, r2, #22
 80026e2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	695a      	ldr	r2, [r3, #20]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026f2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d103      	bne.n	8002704 <HAL_DMA_Abort+0x62>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002700:	2b00      	cmp	r3, #0
 8002702:	d007      	beq.n	8002714 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f022 0208 	bic.w	r2, r2, #8
 8002712:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f022 0201 	bic.w	r2, r2, #1
 8002722:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002724:	e013      	b.n	800274e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002726:	f7fe fc8d 	bl	8001044 <HAL_GetTick>
 800272a:	4602      	mov	r2, r0
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	2b05      	cmp	r3, #5
 8002732:	d90c      	bls.n	800274e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2220      	movs	r2, #32
 8002738:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2203      	movs	r2, #3
 800273e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2200      	movs	r2, #0
 8002746:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e015      	b.n	800277a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0301 	and.w	r3, r3, #1
 8002758:	2b00      	cmp	r3, #0
 800275a:	d1e4      	bne.n	8002726 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002760:	223f      	movs	r2, #63	@ 0x3f
 8002762:	409a      	lsls	r2, r3
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2201      	movs	r2, #1
 800276c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2200      	movs	r2, #0
 8002774:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002778:	2300      	movs	r3, #0
}
 800277a:	4618      	mov	r0, r3
 800277c:	3710      	adds	r7, #16
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002782:	b480      	push	{r7}
 8002784:	b083      	sub	sp, #12
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002790:	b2db      	uxtb	r3, r3
 8002792:	2b02      	cmp	r3, #2
 8002794:	d004      	beq.n	80027a0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2280      	movs	r2, #128	@ 0x80
 800279a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e00c      	b.n	80027ba <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2205      	movs	r2, #5
 80027a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f022 0201 	bic.w	r2, r2, #1
 80027b6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr

080027c6 <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b08a      	sub	sp, #40	@ 0x28
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	60f8      	str	r0, [r7, #12]
 80027ce:	460b      	mov	r3, r1
 80027d0:	607a      	str	r2, [r7, #4]
 80027d2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 80027d4:	2300      	movs	r3, #0
 80027d6:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 80027d8:	f7fe fc34 	bl	8001044 <HAL_GetTick>
 80027dc:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d008      	beq.n	80027fc <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2280      	movs	r2, #128	@ 0x80
 80027ee:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e0bf      	b.n	800297c <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002806:	2b00      	cmp	r3, #0
 8002808:	d005      	beq.n	8002816 <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002810:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e0b2      	b.n	800297c <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8002816:	7afb      	ldrb	r3, [r7, #11]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d106      	bne.n	800282a <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002820:	2220      	movs	r2, #32
 8002822:	fa02 f303 	lsl.w	r3, r2, r3
 8002826:	627b      	str	r3, [r7, #36]	@ 0x24
 8002828:	e005      	b.n	8002836 <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800282e:	2210      	movs	r2, #16
 8002830:	fa02 f303 	lsl.w	r3, r2, r3
 8002834:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800283a:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8002842:	e05a      	b.n	80028fa <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800284a:	d017      	beq.n	800287c <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d007      	beq.n	8002862 <HAL_DMA_PollForTransfer+0x9c>
 8002852:	f7fe fbf7 	bl	8001044 <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	687a      	ldr	r2, [r7, #4]
 800285e:	429a      	cmp	r2, r3
 8002860:	d20c      	bcs.n	800287c <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2220      	movs	r2, #32
 8002866:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002878:	2303      	movs	r3, #3
 800287a:	e07f      	b.n	800297c <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002886:	2208      	movs	r2, #8
 8002888:	409a      	lsls	r2, r3
 800288a:	6a3b      	ldr	r3, [r7, #32]
 800288c:	4013      	ands	r3, r2
 800288e:	2b00      	cmp	r3, #0
 8002890:	d00b      	beq.n	80028aa <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002896:	f043 0201 	orr.w	r2, r3, #1
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028a2:	2208      	movs	r2, #8
 80028a4:	409a      	lsls	r2, r3
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ae:	2201      	movs	r2, #1
 80028b0:	409a      	lsls	r2, r3
 80028b2:	6a3b      	ldr	r3, [r7, #32]
 80028b4:	4013      	ands	r3, r2
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d00b      	beq.n	80028d2 <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028be:	f043 0202 	orr.w	r2, r3, #2
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ca:	2201      	movs	r2, #1
 80028cc:	409a      	lsls	r2, r3
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d6:	2204      	movs	r2, #4
 80028d8:	409a      	lsls	r2, r3
 80028da:	6a3b      	ldr	r3, [r7, #32]
 80028dc:	4013      	ands	r3, r2
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d00b      	beq.n	80028fa <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028e6:	f043 0204 	orr.w	r2, r3, #4
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f2:	2204      	movs	r2, #4
 80028f4:	409a      	lsls	r2, r3
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 80028fa:	6a3a      	ldr	r2, [r7, #32]
 80028fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028fe:	4013      	ands	r3, r2
 8002900:	2b00      	cmp	r3, #0
 8002902:	d105      	bne.n	8002910 <HAL_DMA_PollForTransfer+0x14a>
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002908:	f003 0301 	and.w	r3, r3, #1
 800290c:	2b00      	cmp	r3, #0
 800290e:	d099      	beq.n	8002844 <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002914:	2b00      	cmp	r3, #0
 8002916:	d018      	beq.n	800294a <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800291c:	f003 0301 	and.w	r3, r3, #1
 8002920:	2b00      	cmp	r3, #0
 8002922:	d012      	beq.n	800294a <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 8002924:	68f8      	ldr	r0, [r7, #12]
 8002926:	f7ff febc 	bl	80026a2 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800292e:	2230      	movs	r2, #48	@ 0x30
 8002930:	409a      	lsls	r2, r3
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	609a      	str	r2, [r3, #8]
    
      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2201      	movs	r2, #1
 800293a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2200      	movs	r2, #0
 8002942:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e018      	b.n	800297c <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 800294a:	7afb      	ldrb	r3, [r7, #11]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10e      	bne.n	800296e <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002954:	2230      	movs	r2, #48	@ 0x30
 8002956:	409a      	lsls	r2, r3
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	609a      	str	r2, [r3, #8]
    
    hdma->State = HAL_DMA_STATE_READY;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2200      	movs	r2, #0
 8002968:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 800296c:	e005      	b.n	800297a <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002972:	2210      	movs	r2, #16
 8002974:	409a      	lsls	r2, r3
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 800297a:	7ffb      	ldrb	r3, [r7, #31]
}
 800297c:	4618      	mov	r0, r3
 800297e:	3728      	adds	r7, #40	@ 0x28
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b086      	sub	sp, #24
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800298c:	2300      	movs	r3, #0
 800298e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002990:	4b8e      	ldr	r3, [pc, #568]	@ (8002bcc <HAL_DMA_IRQHandler+0x248>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a8e      	ldr	r2, [pc, #568]	@ (8002bd0 <HAL_DMA_IRQHandler+0x24c>)
 8002996:	fba2 2303 	umull	r2, r3, r2, r3
 800299a:	0a9b      	lsrs	r3, r3, #10
 800299c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ae:	2208      	movs	r2, #8
 80029b0:	409a      	lsls	r2, r3
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	4013      	ands	r3, r2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d01a      	beq.n	80029f0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0304 	and.w	r3, r3, #4
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d013      	beq.n	80029f0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f022 0204 	bic.w	r2, r2, #4
 80029d6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029dc:	2208      	movs	r2, #8
 80029de:	409a      	lsls	r2, r3
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029e8:	f043 0201 	orr.w	r2, r3, #1
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029f4:	2201      	movs	r2, #1
 80029f6:	409a      	lsls	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	4013      	ands	r3, r2
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d012      	beq.n	8002a26 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	695b      	ldr	r3, [r3, #20]
 8002a06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d00b      	beq.n	8002a26 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a12:	2201      	movs	r2, #1
 8002a14:	409a      	lsls	r2, r3
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a1e:	f043 0202 	orr.w	r2, r3, #2
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a2a:	2204      	movs	r2, #4
 8002a2c:	409a      	lsls	r2, r3
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	4013      	ands	r3, r2
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d012      	beq.n	8002a5c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0302 	and.w	r3, r3, #2
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d00b      	beq.n	8002a5c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a48:	2204      	movs	r2, #4
 8002a4a:	409a      	lsls	r2, r3
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a54:	f043 0204 	orr.w	r2, r3, #4
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a60:	2210      	movs	r2, #16
 8002a62:	409a      	lsls	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	4013      	ands	r3, r2
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d043      	beq.n	8002af4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0308 	and.w	r3, r3, #8
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d03c      	beq.n	8002af4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a7e:	2210      	movs	r2, #16
 8002a80:	409a      	lsls	r2, r3
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d018      	beq.n	8002ac6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d108      	bne.n	8002ab4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d024      	beq.n	8002af4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	4798      	blx	r3
 8002ab2:	e01f      	b.n	8002af4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d01b      	beq.n	8002af4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	4798      	blx	r3
 8002ac4:	e016      	b.n	8002af4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d107      	bne.n	8002ae4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f022 0208 	bic.w	r2, r2, #8
 8002ae2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d003      	beq.n	8002af4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002af8:	2220      	movs	r2, #32
 8002afa:	409a      	lsls	r2, r3
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	4013      	ands	r3, r2
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f000 808f 	beq.w	8002c24 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0310 	and.w	r3, r3, #16
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	f000 8087 	beq.w	8002c24 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b1a:	2220      	movs	r2, #32
 8002b1c:	409a      	lsls	r2, r3
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	2b05      	cmp	r3, #5
 8002b2c:	d136      	bne.n	8002b9c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f022 0216 	bic.w	r2, r2, #22
 8002b3c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	695a      	ldr	r2, [r3, #20]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b4c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d103      	bne.n	8002b5e <HAL_DMA_IRQHandler+0x1da>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d007      	beq.n	8002b6e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f022 0208 	bic.w	r2, r2, #8
 8002b6c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b72:	223f      	movs	r2, #63	@ 0x3f
 8002b74:	409a      	lsls	r2, r3
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d07e      	beq.n	8002c90 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	4798      	blx	r3
        }
        return;
 8002b9a:	e079      	b.n	8002c90 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d01d      	beq.n	8002be6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d10d      	bne.n	8002bd4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d031      	beq.n	8002c24 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	4798      	blx	r3
 8002bc8:	e02c      	b.n	8002c24 <HAL_DMA_IRQHandler+0x2a0>
 8002bca:	bf00      	nop
 8002bcc:	20000008 	.word	0x20000008
 8002bd0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d023      	beq.n	8002c24 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	4798      	blx	r3
 8002be4:	e01e      	b.n	8002c24 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d10f      	bne.n	8002c14 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f022 0210 	bic.w	r2, r2, #16
 8002c02:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d003      	beq.n	8002c24 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d032      	beq.n	8002c92 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d022      	beq.n	8002c7e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2205      	movs	r2, #5
 8002c3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f022 0201 	bic.w	r2, r2, #1
 8002c4e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	3301      	adds	r3, #1
 8002c54:	60bb      	str	r3, [r7, #8]
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d307      	bcc.n	8002c6c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0301 	and.w	r3, r3, #1
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1f2      	bne.n	8002c50 <HAL_DMA_IRQHandler+0x2cc>
 8002c6a:	e000      	b.n	8002c6e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c6c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2201      	movs	r2, #1
 8002c72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d005      	beq.n	8002c92 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	4798      	blx	r3
 8002c8e:	e000      	b.n	8002c92 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c90:	bf00      	nop
    }
  }
}
 8002c92:	3718      	adds	r7, #24
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callback function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b087      	sub	sp, #28
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	607a      	str	r2, [r7, #4]
 8002ca4:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d101      	bne.n	8002cb8 <HAL_DMA_RegisterCallback+0x20>
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	e03d      	b.n	8002d34 <HAL_DMA_RegisterCallback+0x9c>
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d12c      	bne.n	8002d26 <HAL_DMA_RegisterCallback+0x8e>
  {
    switch (CallbackID)
 8002ccc:	7afb      	ldrb	r3, [r7, #11]
 8002cce:	2b05      	cmp	r3, #5
 8002cd0:	d826      	bhi.n	8002d20 <HAL_DMA_RegisterCallback+0x88>
 8002cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8002cd8 <HAL_DMA_RegisterCallback+0x40>)
 8002cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cd8:	08002cf1 	.word	0x08002cf1
 8002cdc:	08002cf9 	.word	0x08002cf9
 8002ce0:	08002d01 	.word	0x08002d01
 8002ce4:	08002d09 	.word	0x08002d09
 8002ce8:	08002d11 	.word	0x08002d11
 8002cec:	08002d19 	.word	0x08002d19
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	63da      	str	r2, [r3, #60]	@ 0x3c
      break;
 8002cf6:	e018      	b.n	8002d2a <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8002cfe:	e014      	b.n	8002d2a <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	645a      	str	r2, [r3, #68]	@ 0x44
      break;
 8002d06:	e010      	b.n	8002d2a <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	649a      	str	r2, [r3, #72]	@ 0x48
      break;
 8002d0e:	e00c      	b.n	8002d2a <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	64da      	str	r2, [r3, #76]	@ 0x4c
      break;
 8002d16:	e008      	b.n	8002d2a <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8002d1e:	e004      	b.n	8002d2a <HAL_DMA_RegisterCallback+0x92>

    default:
      /* Return error status */
      status =  HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	75fb      	strb	r3, [r7, #23]
      break;
 8002d24:	e001      	b.n	8002d2a <HAL_DMA_RegisterCallback+0x92>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  return status;
 8002d32:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	371c      	adds	r7, #28
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr

08002d40 <HAL_DMA_UnRegisterCallback>:
  * @param  CallbackID           User Callback identifier
  *                               a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
  * @retval HAL status
  */              
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b085      	sub	sp, #20
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	460b      	mov	r3, r1
 8002d4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	73fb      	strb	r3, [r7, #15]
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d101      	bne.n	8002d5e <HAL_DMA_UnRegisterCallback+0x1e>
 8002d5a:	2302      	movs	r3, #2
 8002d5c:	e053      	b.n	8002e06 <HAL_DMA_UnRegisterCallback+0xc6>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2201      	movs	r2, #1
 8002d62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d142      	bne.n	8002df8 <HAL_DMA_UnRegisterCallback+0xb8>
  {
    switch (CallbackID)
 8002d72:	78fb      	ldrb	r3, [r7, #3]
 8002d74:	2b06      	cmp	r3, #6
 8002d76:	d83c      	bhi.n	8002df2 <HAL_DMA_UnRegisterCallback+0xb2>
 8002d78:	a201      	add	r2, pc, #4	@ (adr r2, 8002d80 <HAL_DMA_UnRegisterCallback+0x40>)
 8002d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d7e:	bf00      	nop
 8002d80:	08002d9d 	.word	0x08002d9d
 8002d84:	08002da5 	.word	0x08002da5
 8002d88:	08002dad 	.word	0x08002dad
 8002d8c:	08002db5 	.word	0x08002db5
 8002d90:	08002dbd 	.word	0x08002dbd
 8002d94:	08002dc5 	.word	0x08002dc5
 8002d98:	08002dcd 	.word	0x08002dcd
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = NULL;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	63da      	str	r2, [r3, #60]	@ 0x3c
      break;
 8002da2:	e02b      	b.n	8002dfc <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = NULL;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8002daa:	e027      	b.n	8002dfc <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = NULL;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	645a      	str	r2, [r3, #68]	@ 0x44
      break;
 8002db2:	e023      	b.n	8002dfc <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = NULL;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	649a      	str	r2, [r3, #72]	@ 0x48
      break;
 8002dba:	e01f      	b.n	8002dfc <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = NULL;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	64da      	str	r2, [r3, #76]	@ 0x4c
      break;
 8002dc2:	e01b      	b.n	8002dfc <HAL_DMA_UnRegisterCallback+0xbc>
      
    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = NULL;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	651a      	str	r2, [r3, #80]	@ 0x50
      break; 
 8002dca:	e017      	b.n	8002dfc <HAL_DMA_UnRegisterCallback+0xbc>
      
    case   HAL_DMA_XFER_ALL_CB_ID:
      hdma->XferCpltCallback = NULL;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	63da      	str	r2, [r3, #60]	@ 0x3c
      hdma->XferHalfCpltCallback = NULL;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	641a      	str	r2, [r3, #64]	@ 0x40
      hdma->XferM1CpltCallback = NULL;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	645a      	str	r2, [r3, #68]	@ 0x44
      hdma->XferM1HalfCpltCallback = NULL;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	649a      	str	r2, [r3, #72]	@ 0x48
      hdma->XferErrorCallback = NULL;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	64da      	str	r2, [r3, #76]	@ 0x4c
      hdma->XferAbortCallback = NULL;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	651a      	str	r2, [r3, #80]	@ 0x50
      break; 
 8002df0:	e004      	b.n	8002dfc <HAL_DMA_UnRegisterCallback+0xbc>
      
    default:
      status = HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	73fb      	strb	r3, [r7, #15]
      break;
 8002df6:	e001      	b.n	8002dfc <HAL_DMA_UnRegisterCallback+0xbc>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  return status;
 8002e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3714      	adds	r7, #20
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr

08002e12 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002e12:	b480      	push	{r7}
 8002e14:	b083      	sub	sp, #12
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e20:	b2db      	uxtb	r3, r3
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr

08002e2e <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002e2e:	b480      	push	{r7}
 8002e30:	b083      	sub	sp, #12
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	370c      	adds	r7, #12
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr

08002e46 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e46:	b480      	push	{r7}
 8002e48:	b085      	sub	sp, #20
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	60f8      	str	r0, [r7, #12]
 8002e4e:	60b9      	str	r1, [r7, #8]
 8002e50:	607a      	str	r2, [r7, #4]
 8002e52:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002e62:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	683a      	ldr	r2, [r7, #0]
 8002e6a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	2b40      	cmp	r3, #64	@ 0x40
 8002e72:	d108      	bne.n	8002e86 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	68ba      	ldr	r2, [r7, #8]
 8002e82:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002e84:	e007      	b.n	8002e96 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	68ba      	ldr	r2, [r7, #8]
 8002e8c:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	60da      	str	r2, [r3, #12]
}
 8002e96:	bf00      	nop
 8002e98:	3714      	adds	r7, #20
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr

08002ea2 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ea2:	b480      	push	{r7}
 8002ea4:	b085      	sub	sp, #20
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	3b10      	subs	r3, #16
 8002eb2:	4a14      	ldr	r2, [pc, #80]	@ (8002f04 <DMA_CalcBaseAndBitshift+0x62>)
 8002eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb8:	091b      	lsrs	r3, r3, #4
 8002eba:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ebc:	4a12      	ldr	r2, [pc, #72]	@ (8002f08 <DMA_CalcBaseAndBitshift+0x66>)
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	4413      	add	r3, r2
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2b03      	cmp	r3, #3
 8002ece:	d909      	bls.n	8002ee4 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002ed8:	f023 0303 	bic.w	r3, r3, #3
 8002edc:	1d1a      	adds	r2, r3, #4
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	659a      	str	r2, [r3, #88]	@ 0x58
 8002ee2:	e007      	b.n	8002ef4 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002eec:	f023 0303 	bic.w	r3, r3, #3
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3714      	adds	r7, #20
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr
 8002f04:	aaaaaaab 	.word	0xaaaaaaab
 8002f08:	08017188 	.word	0x08017188

08002f0c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b085      	sub	sp, #20
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f14:	2300      	movs	r3, #0
 8002f16:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f1c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d11f      	bne.n	8002f66 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	2b03      	cmp	r3, #3
 8002f2a:	d856      	bhi.n	8002fda <DMA_CheckFifoParam+0xce>
 8002f2c:	a201      	add	r2, pc, #4	@ (adr r2, 8002f34 <DMA_CheckFifoParam+0x28>)
 8002f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f32:	bf00      	nop
 8002f34:	08002f45 	.word	0x08002f45
 8002f38:	08002f57 	.word	0x08002f57
 8002f3c:	08002f45 	.word	0x08002f45
 8002f40:	08002fdb 	.word	0x08002fdb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d046      	beq.n	8002fde <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f54:	e043      	b.n	8002fde <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f5a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002f5e:	d140      	bne.n	8002fe2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f64:	e03d      	b.n	8002fe2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	699b      	ldr	r3, [r3, #24]
 8002f6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f6e:	d121      	bne.n	8002fb4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	2b03      	cmp	r3, #3
 8002f74:	d837      	bhi.n	8002fe6 <DMA_CheckFifoParam+0xda>
 8002f76:	a201      	add	r2, pc, #4	@ (adr r2, 8002f7c <DMA_CheckFifoParam+0x70>)
 8002f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f7c:	08002f8d 	.word	0x08002f8d
 8002f80:	08002f93 	.word	0x08002f93
 8002f84:	08002f8d 	.word	0x08002f8d
 8002f88:	08002fa5 	.word	0x08002fa5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	73fb      	strb	r3, [r7, #15]
      break;
 8002f90:	e030      	b.n	8002ff4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f96:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d025      	beq.n	8002fea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fa2:	e022      	b.n	8002fea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fa8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002fac:	d11f      	bne.n	8002fee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002fb2:	e01c      	b.n	8002fee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d903      	bls.n	8002fc2 <DMA_CheckFifoParam+0xb6>
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	2b03      	cmp	r3, #3
 8002fbe:	d003      	beq.n	8002fc8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002fc0:	e018      	b.n	8002ff4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	73fb      	strb	r3, [r7, #15]
      break;
 8002fc6:	e015      	b.n	8002ff4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fcc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d00e      	beq.n	8002ff2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	73fb      	strb	r3, [r7, #15]
      break;
 8002fd8:	e00b      	b.n	8002ff2 <DMA_CheckFifoParam+0xe6>
      break;
 8002fda:	bf00      	nop
 8002fdc:	e00a      	b.n	8002ff4 <DMA_CheckFifoParam+0xe8>
      break;
 8002fde:	bf00      	nop
 8002fe0:	e008      	b.n	8002ff4 <DMA_CheckFifoParam+0xe8>
      break;
 8002fe2:	bf00      	nop
 8002fe4:	e006      	b.n	8002ff4 <DMA_CheckFifoParam+0xe8>
      break;
 8002fe6:	bf00      	nop
 8002fe8:	e004      	b.n	8002ff4 <DMA_CheckFifoParam+0xe8>
      break;
 8002fea:	bf00      	nop
 8002fec:	e002      	b.n	8002ff4 <DMA_CheckFifoParam+0xe8>
      break;   
 8002fee:	bf00      	nop
 8002ff0:	e000      	b.n	8002ff4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ff2:	bf00      	nop
    }
  } 
  
  return status; 
 8002ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3714      	adds	r7, #20
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
 8003002:	bf00      	nop

08003004 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003004:	b480      	push	{r7}
 8003006:	b089      	sub	sp, #36	@ 0x24
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800300e:	2300      	movs	r3, #0
 8003010:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003012:	2300      	movs	r3, #0
 8003014:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003016:	2300      	movs	r3, #0
 8003018:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800301a:	2300      	movs	r3, #0
 800301c:	61fb      	str	r3, [r7, #28]
 800301e:	e165      	b.n	80032ec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003020:	2201      	movs	r2, #1
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	fa02 f303 	lsl.w	r3, r2, r3
 8003028:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	4013      	ands	r3, r2
 8003032:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003034:	693a      	ldr	r2, [r7, #16]
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	429a      	cmp	r2, r3
 800303a:	f040 8154 	bne.w	80032e6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f003 0303 	and.w	r3, r3, #3
 8003046:	2b01      	cmp	r3, #1
 8003048:	d005      	beq.n	8003056 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003052:	2b02      	cmp	r3, #2
 8003054:	d130      	bne.n	80030b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	005b      	lsls	r3, r3, #1
 8003060:	2203      	movs	r2, #3
 8003062:	fa02 f303 	lsl.w	r3, r2, r3
 8003066:	43db      	mvns	r3, r3
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	4013      	ands	r3, r2
 800306c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	68da      	ldr	r2, [r3, #12]
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	005b      	lsls	r3, r3, #1
 8003076:	fa02 f303 	lsl.w	r3, r2, r3
 800307a:	69ba      	ldr	r2, [r7, #24]
 800307c:	4313      	orrs	r3, r2
 800307e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	69ba      	ldr	r2, [r7, #24]
 8003084:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800308c:	2201      	movs	r2, #1
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	fa02 f303 	lsl.w	r3, r2, r3
 8003094:	43db      	mvns	r3, r3
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	4013      	ands	r3, r2
 800309a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	091b      	lsrs	r3, r3, #4
 80030a2:	f003 0201 	and.w	r2, r3, #1
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	69ba      	ldr	r2, [r7, #24]
 80030b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f003 0303 	and.w	r3, r3, #3
 80030c0:	2b03      	cmp	r3, #3
 80030c2:	d017      	beq.n	80030f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	2203      	movs	r2, #3
 80030d0:	fa02 f303 	lsl.w	r3, r2, r3
 80030d4:	43db      	mvns	r3, r3
 80030d6:	69ba      	ldr	r2, [r7, #24]
 80030d8:	4013      	ands	r3, r2
 80030da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	689a      	ldr	r2, [r3, #8]
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	69ba      	ldr	r2, [r7, #24]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	69ba      	ldr	r2, [r7, #24]
 80030f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f003 0303 	and.w	r3, r3, #3
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d123      	bne.n	8003148 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	08da      	lsrs	r2, r3, #3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	3208      	adds	r2, #8
 8003108:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800310c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	f003 0307 	and.w	r3, r3, #7
 8003114:	009b      	lsls	r3, r3, #2
 8003116:	220f      	movs	r2, #15
 8003118:	fa02 f303 	lsl.w	r3, r2, r3
 800311c:	43db      	mvns	r3, r3
 800311e:	69ba      	ldr	r2, [r7, #24]
 8003120:	4013      	ands	r3, r2
 8003122:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	691a      	ldr	r2, [r3, #16]
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	f003 0307 	and.w	r3, r3, #7
 800312e:	009b      	lsls	r3, r3, #2
 8003130:	fa02 f303 	lsl.w	r3, r2, r3
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	4313      	orrs	r3, r2
 8003138:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	08da      	lsrs	r2, r3, #3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	3208      	adds	r2, #8
 8003142:	69b9      	ldr	r1, [r7, #24]
 8003144:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	2203      	movs	r2, #3
 8003154:	fa02 f303 	lsl.w	r3, r2, r3
 8003158:	43db      	mvns	r3, r3
 800315a:	69ba      	ldr	r2, [r7, #24]
 800315c:	4013      	ands	r3, r2
 800315e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f003 0203 	and.w	r2, r3, #3
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	005b      	lsls	r3, r3, #1
 800316c:	fa02 f303 	lsl.w	r3, r2, r3
 8003170:	69ba      	ldr	r2, [r7, #24]
 8003172:	4313      	orrs	r3, r2
 8003174:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	69ba      	ldr	r2, [r7, #24]
 800317a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003184:	2b00      	cmp	r3, #0
 8003186:	f000 80ae 	beq.w	80032e6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800318a:	2300      	movs	r3, #0
 800318c:	60fb      	str	r3, [r7, #12]
 800318e:	4b5d      	ldr	r3, [pc, #372]	@ (8003304 <HAL_GPIO_Init+0x300>)
 8003190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003192:	4a5c      	ldr	r2, [pc, #368]	@ (8003304 <HAL_GPIO_Init+0x300>)
 8003194:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003198:	6453      	str	r3, [r2, #68]	@ 0x44
 800319a:	4b5a      	ldr	r3, [pc, #360]	@ (8003304 <HAL_GPIO_Init+0x300>)
 800319c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031a2:	60fb      	str	r3, [r7, #12]
 80031a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80031a6:	4a58      	ldr	r2, [pc, #352]	@ (8003308 <HAL_GPIO_Init+0x304>)
 80031a8:	69fb      	ldr	r3, [r7, #28]
 80031aa:	089b      	lsrs	r3, r3, #2
 80031ac:	3302      	adds	r3, #2
 80031ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	f003 0303 	and.w	r3, r3, #3
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	220f      	movs	r2, #15
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	43db      	mvns	r3, r3
 80031c4:	69ba      	ldr	r2, [r7, #24]
 80031c6:	4013      	ands	r3, r2
 80031c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a4f      	ldr	r2, [pc, #316]	@ (800330c <HAL_GPIO_Init+0x308>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d025      	beq.n	800321e <HAL_GPIO_Init+0x21a>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a4e      	ldr	r2, [pc, #312]	@ (8003310 <HAL_GPIO_Init+0x30c>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d01f      	beq.n	800321a <HAL_GPIO_Init+0x216>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a4d      	ldr	r2, [pc, #308]	@ (8003314 <HAL_GPIO_Init+0x310>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d019      	beq.n	8003216 <HAL_GPIO_Init+0x212>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a4c      	ldr	r2, [pc, #304]	@ (8003318 <HAL_GPIO_Init+0x314>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d013      	beq.n	8003212 <HAL_GPIO_Init+0x20e>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a4b      	ldr	r2, [pc, #300]	@ (800331c <HAL_GPIO_Init+0x318>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d00d      	beq.n	800320e <HAL_GPIO_Init+0x20a>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a4a      	ldr	r2, [pc, #296]	@ (8003320 <HAL_GPIO_Init+0x31c>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d007      	beq.n	800320a <HAL_GPIO_Init+0x206>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a49      	ldr	r2, [pc, #292]	@ (8003324 <HAL_GPIO_Init+0x320>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d101      	bne.n	8003206 <HAL_GPIO_Init+0x202>
 8003202:	2306      	movs	r3, #6
 8003204:	e00c      	b.n	8003220 <HAL_GPIO_Init+0x21c>
 8003206:	2307      	movs	r3, #7
 8003208:	e00a      	b.n	8003220 <HAL_GPIO_Init+0x21c>
 800320a:	2305      	movs	r3, #5
 800320c:	e008      	b.n	8003220 <HAL_GPIO_Init+0x21c>
 800320e:	2304      	movs	r3, #4
 8003210:	e006      	b.n	8003220 <HAL_GPIO_Init+0x21c>
 8003212:	2303      	movs	r3, #3
 8003214:	e004      	b.n	8003220 <HAL_GPIO_Init+0x21c>
 8003216:	2302      	movs	r3, #2
 8003218:	e002      	b.n	8003220 <HAL_GPIO_Init+0x21c>
 800321a:	2301      	movs	r3, #1
 800321c:	e000      	b.n	8003220 <HAL_GPIO_Init+0x21c>
 800321e:	2300      	movs	r3, #0
 8003220:	69fa      	ldr	r2, [r7, #28]
 8003222:	f002 0203 	and.w	r2, r2, #3
 8003226:	0092      	lsls	r2, r2, #2
 8003228:	4093      	lsls	r3, r2
 800322a:	69ba      	ldr	r2, [r7, #24]
 800322c:	4313      	orrs	r3, r2
 800322e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003230:	4935      	ldr	r1, [pc, #212]	@ (8003308 <HAL_GPIO_Init+0x304>)
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	089b      	lsrs	r3, r3, #2
 8003236:	3302      	adds	r3, #2
 8003238:	69ba      	ldr	r2, [r7, #24]
 800323a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800323e:	4b3a      	ldr	r3, [pc, #232]	@ (8003328 <HAL_GPIO_Init+0x324>)
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	43db      	mvns	r3, r3
 8003248:	69ba      	ldr	r2, [r7, #24]
 800324a:	4013      	ands	r3, r2
 800324c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d003      	beq.n	8003262 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800325a:	69ba      	ldr	r2, [r7, #24]
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	4313      	orrs	r3, r2
 8003260:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003262:	4a31      	ldr	r2, [pc, #196]	@ (8003328 <HAL_GPIO_Init+0x324>)
 8003264:	69bb      	ldr	r3, [r7, #24]
 8003266:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003268:	4b2f      	ldr	r3, [pc, #188]	@ (8003328 <HAL_GPIO_Init+0x324>)
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	43db      	mvns	r3, r3
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	4013      	ands	r3, r2
 8003276:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d003      	beq.n	800328c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003284:	69ba      	ldr	r2, [r7, #24]
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	4313      	orrs	r3, r2
 800328a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800328c:	4a26      	ldr	r2, [pc, #152]	@ (8003328 <HAL_GPIO_Init+0x324>)
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003292:	4b25      	ldr	r3, [pc, #148]	@ (8003328 <HAL_GPIO_Init+0x324>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	43db      	mvns	r3, r3
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	4013      	ands	r3, r2
 80032a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d003      	beq.n	80032b6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80032ae:	69ba      	ldr	r2, [r7, #24]
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032b6:	4a1c      	ldr	r2, [pc, #112]	@ (8003328 <HAL_GPIO_Init+0x324>)
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032bc:	4b1a      	ldr	r3, [pc, #104]	@ (8003328 <HAL_GPIO_Init+0x324>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	43db      	mvns	r3, r3
 80032c6:	69ba      	ldr	r2, [r7, #24]
 80032c8:	4013      	ands	r3, r2
 80032ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d003      	beq.n	80032e0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	4313      	orrs	r3, r2
 80032de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032e0:	4a11      	ldr	r2, [pc, #68]	@ (8003328 <HAL_GPIO_Init+0x324>)
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	3301      	adds	r3, #1
 80032ea:	61fb      	str	r3, [r7, #28]
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	2b0f      	cmp	r3, #15
 80032f0:	f67f ae96 	bls.w	8003020 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80032f4:	bf00      	nop
 80032f6:	bf00      	nop
 80032f8:	3724      	adds	r7, #36	@ 0x24
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	40023800 	.word	0x40023800
 8003308:	40013800 	.word	0x40013800
 800330c:	40020000 	.word	0x40020000
 8003310:	40020400 	.word	0x40020400
 8003314:	40020800 	.word	0x40020800
 8003318:	40020c00 	.word	0x40020c00
 800331c:	40021000 	.word	0x40021000
 8003320:	40021400 	.word	0x40021400
 8003324:	40021800 	.word	0x40021800
 8003328:	40013c00 	.word	0x40013c00

0800332c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800332c:	b480      	push	{r7}
 800332e:	b087      	sub	sp, #28
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003336:	2300      	movs	r3, #0
 8003338:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800333a:	2300      	movs	r3, #0
 800333c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800333e:	2300      	movs	r3, #0
 8003340:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003342:	2300      	movs	r3, #0
 8003344:	617b      	str	r3, [r7, #20]
 8003346:	e0c7      	b.n	80034d8 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003348:	2201      	movs	r2, #1
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003352:	683a      	ldr	r2, [r7, #0]
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	4013      	ands	r3, r2
 8003358:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	429a      	cmp	r2, r3
 8003360:	f040 80b7 	bne.w	80034d2 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003364:	4a62      	ldr	r2, [pc, #392]	@ (80034f0 <HAL_GPIO_DeInit+0x1c4>)
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	089b      	lsrs	r3, r3, #2
 800336a:	3302      	adds	r3, #2
 800336c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003370:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	f003 0303 	and.w	r3, r3, #3
 8003378:	009b      	lsls	r3, r3, #2
 800337a:	220f      	movs	r2, #15
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	68ba      	ldr	r2, [r7, #8]
 8003382:	4013      	ands	r3, r2
 8003384:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a5a      	ldr	r2, [pc, #360]	@ (80034f4 <HAL_GPIO_DeInit+0x1c8>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d025      	beq.n	80033da <HAL_GPIO_DeInit+0xae>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a59      	ldr	r2, [pc, #356]	@ (80034f8 <HAL_GPIO_DeInit+0x1cc>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d01f      	beq.n	80033d6 <HAL_GPIO_DeInit+0xaa>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a58      	ldr	r2, [pc, #352]	@ (80034fc <HAL_GPIO_DeInit+0x1d0>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d019      	beq.n	80033d2 <HAL_GPIO_DeInit+0xa6>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a57      	ldr	r2, [pc, #348]	@ (8003500 <HAL_GPIO_DeInit+0x1d4>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d013      	beq.n	80033ce <HAL_GPIO_DeInit+0xa2>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a56      	ldr	r2, [pc, #344]	@ (8003504 <HAL_GPIO_DeInit+0x1d8>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d00d      	beq.n	80033ca <HAL_GPIO_DeInit+0x9e>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a55      	ldr	r2, [pc, #340]	@ (8003508 <HAL_GPIO_DeInit+0x1dc>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d007      	beq.n	80033c6 <HAL_GPIO_DeInit+0x9a>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a54      	ldr	r2, [pc, #336]	@ (800350c <HAL_GPIO_DeInit+0x1e0>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d101      	bne.n	80033c2 <HAL_GPIO_DeInit+0x96>
 80033be:	2306      	movs	r3, #6
 80033c0:	e00c      	b.n	80033dc <HAL_GPIO_DeInit+0xb0>
 80033c2:	2307      	movs	r3, #7
 80033c4:	e00a      	b.n	80033dc <HAL_GPIO_DeInit+0xb0>
 80033c6:	2305      	movs	r3, #5
 80033c8:	e008      	b.n	80033dc <HAL_GPIO_DeInit+0xb0>
 80033ca:	2304      	movs	r3, #4
 80033cc:	e006      	b.n	80033dc <HAL_GPIO_DeInit+0xb0>
 80033ce:	2303      	movs	r3, #3
 80033d0:	e004      	b.n	80033dc <HAL_GPIO_DeInit+0xb0>
 80033d2:	2302      	movs	r3, #2
 80033d4:	e002      	b.n	80033dc <HAL_GPIO_DeInit+0xb0>
 80033d6:	2301      	movs	r3, #1
 80033d8:	e000      	b.n	80033dc <HAL_GPIO_DeInit+0xb0>
 80033da:	2300      	movs	r3, #0
 80033dc:	697a      	ldr	r2, [r7, #20]
 80033de:	f002 0203 	and.w	r2, r2, #3
 80033e2:	0092      	lsls	r2, r2, #2
 80033e4:	4093      	lsls	r3, r2
 80033e6:	68ba      	ldr	r2, [r7, #8]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d132      	bne.n	8003452 <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80033ec:	4b48      	ldr	r3, [pc, #288]	@ (8003510 <HAL_GPIO_DeInit+0x1e4>)
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	43db      	mvns	r3, r3
 80033f4:	4946      	ldr	r1, [pc, #280]	@ (8003510 <HAL_GPIO_DeInit+0x1e4>)
 80033f6:	4013      	ands	r3, r2
 80033f8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80033fa:	4b45      	ldr	r3, [pc, #276]	@ (8003510 <HAL_GPIO_DeInit+0x1e4>)
 80033fc:	685a      	ldr	r2, [r3, #4]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	43db      	mvns	r3, r3
 8003402:	4943      	ldr	r1, [pc, #268]	@ (8003510 <HAL_GPIO_DeInit+0x1e4>)
 8003404:	4013      	ands	r3, r2
 8003406:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003408:	4b41      	ldr	r3, [pc, #260]	@ (8003510 <HAL_GPIO_DeInit+0x1e4>)
 800340a:	68da      	ldr	r2, [r3, #12]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	43db      	mvns	r3, r3
 8003410:	493f      	ldr	r1, [pc, #252]	@ (8003510 <HAL_GPIO_DeInit+0x1e4>)
 8003412:	4013      	ands	r3, r2
 8003414:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003416:	4b3e      	ldr	r3, [pc, #248]	@ (8003510 <HAL_GPIO_DeInit+0x1e4>)
 8003418:	689a      	ldr	r2, [r3, #8]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	43db      	mvns	r3, r3
 800341e:	493c      	ldr	r1, [pc, #240]	@ (8003510 <HAL_GPIO_DeInit+0x1e4>)
 8003420:	4013      	ands	r3, r2
 8003422:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	f003 0303 	and.w	r3, r3, #3
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	220f      	movs	r2, #15
 800342e:	fa02 f303 	lsl.w	r3, r2, r3
 8003432:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003434:	4a2e      	ldr	r2, [pc, #184]	@ (80034f0 <HAL_GPIO_DeInit+0x1c4>)
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	089b      	lsrs	r3, r3, #2
 800343a:	3302      	adds	r3, #2
 800343c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	43da      	mvns	r2, r3
 8003444:	482a      	ldr	r0, [pc, #168]	@ (80034f0 <HAL_GPIO_DeInit+0x1c4>)
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	089b      	lsrs	r3, r3, #2
 800344a:	400a      	ands	r2, r1
 800344c:	3302      	adds	r3, #2
 800344e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	2103      	movs	r1, #3
 800345c:	fa01 f303 	lsl.w	r3, r1, r3
 8003460:	43db      	mvns	r3, r3
 8003462:	401a      	ands	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	08da      	lsrs	r2, r3, #3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	3208      	adds	r2, #8
 8003470:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	f003 0307 	and.w	r3, r3, #7
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	220f      	movs	r2, #15
 800347e:	fa02 f303 	lsl.w	r3, r2, r3
 8003482:	43db      	mvns	r3, r3
 8003484:	697a      	ldr	r2, [r7, #20]
 8003486:	08d2      	lsrs	r2, r2, #3
 8003488:	4019      	ands	r1, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	3208      	adds	r2, #8
 800348e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68da      	ldr	r2, [r3, #12]
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	005b      	lsls	r3, r3, #1
 800349a:	2103      	movs	r1, #3
 800349c:	fa01 f303 	lsl.w	r3, r1, r3
 80034a0:	43db      	mvns	r3, r3
 80034a2:	401a      	ands	r2, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	2101      	movs	r1, #1
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	fa01 f303 	lsl.w	r3, r1, r3
 80034b4:	43db      	mvns	r3, r3
 80034b6:	401a      	ands	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	2103      	movs	r1, #3
 80034c6:	fa01 f303 	lsl.w	r3, r1, r3
 80034ca:	43db      	mvns	r3, r3
 80034cc:	401a      	ands	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	3301      	adds	r3, #1
 80034d6:	617b      	str	r3, [r7, #20]
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	2b0f      	cmp	r3, #15
 80034dc:	f67f af34 	bls.w	8003348 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80034e0:	bf00      	nop
 80034e2:	bf00      	nop
 80034e4:	371c      	adds	r7, #28
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	40013800 	.word	0x40013800
 80034f4:	40020000 	.word	0x40020000
 80034f8:	40020400 	.word	0x40020400
 80034fc:	40020800 	.word	0x40020800
 8003500:	40020c00 	.word	0x40020c00
 8003504:	40021000 	.word	0x40021000
 8003508:	40021400 	.word	0x40021400
 800350c:	40021800 	.word	0x40021800
 8003510:	40013c00 	.word	0x40013c00

08003514 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003514:	b480      	push	{r7}
 8003516:	b085      	sub	sp, #20
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	460b      	mov	r3, r1
 800351e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	691a      	ldr	r2, [r3, #16]
 8003524:	887b      	ldrh	r3, [r7, #2]
 8003526:	4013      	ands	r3, r2
 8003528:	2b00      	cmp	r3, #0
 800352a:	d002      	beq.n	8003532 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800352c:	2301      	movs	r3, #1
 800352e:	73fb      	strb	r3, [r7, #15]
 8003530:	e001      	b.n	8003536 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003532:	2300      	movs	r3, #0
 8003534:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003536:	7bfb      	ldrb	r3, [r7, #15]
}
 8003538:	4618      	mov	r0, r3
 800353a:	3714      	adds	r7, #20
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	460b      	mov	r3, r1
 800354e:	807b      	strh	r3, [r7, #2]
 8003550:	4613      	mov	r3, r2
 8003552:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003554:	787b      	ldrb	r3, [r7, #1]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d003      	beq.n	8003562 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800355a:	887a      	ldrh	r2, [r7, #2]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003560:	e003      	b.n	800356a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003562:	887b      	ldrh	r3, [r7, #2]
 8003564:	041a      	lsls	r2, r3, #16
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	619a      	str	r2, [r3, #24]
}
 800356a:	bf00      	nop
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr

08003576 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003576:	b480      	push	{r7}
 8003578:	b085      	sub	sp, #20
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
 800357e:	460b      	mov	r3, r1
 8003580:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	695b      	ldr	r3, [r3, #20]
 8003586:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003588:	887a      	ldrh	r2, [r7, #2]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	4013      	ands	r3, r2
 800358e:	041a      	lsls	r2, r3, #16
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	43d9      	mvns	r1, r3
 8003594:	887b      	ldrh	r3, [r7, #2]
 8003596:	400b      	ands	r3, r1
 8003598:	431a      	orrs	r2, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	619a      	str	r2, [r3, #24]
}
 800359e:	bf00      	nop
 80035a0:	3714      	adds	r7, #20
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr

080035aa <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin specifies the port bit to be locked.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035aa:	b480      	push	{r7}
 80035ac:	b085      	sub	sp, #20
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	6078      	str	r0, [r7, #4]
 80035b2:	460b      	mov	r3, r1
 80035b4:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 80035b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80035ba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  tmp |= GPIO_Pin;
 80035bc:	887a      	ldrh	r2, [r7, #2]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	60fb      	str	r3, [r7, #12]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	61da      	str	r2, [r3, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 80035ca:	887a      	ldrh	r2, [r7, #2]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	61da      	str	r2, [r3, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 80035d0:	68fa      	ldr	r2, [r7, #12]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	61da      	str	r2, [r3, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  tmp = GPIOx->LCKR;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	69db      	ldr	r3, [r3, #28]
 80035da:	60fb      	str	r3, [r7, #12]

  /* Read again in order to confirm lock is active */
 if((GPIOx->LCKR & GPIO_LCKR_LCKK) != RESET)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	69db      	ldr	r3, [r3, #28]
 80035e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d001      	beq.n	80035ec <HAL_GPIO_LockPin+0x42>
  {
    return HAL_OK;
 80035e8:	2300      	movs	r3, #0
 80035ea:	e000      	b.n	80035ee <HAL_GPIO_LockPin+0x44>
  }
  else
  {
    return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
  }
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3714      	adds	r7, #20
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr

080035fa <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035fa:	b580      	push	{r7, lr}
 80035fc:	b082      	sub	sp, #8
 80035fe:	af00      	add	r7, sp, #0
 8003600:	4603      	mov	r3, r0
 8003602:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003604:	4b08      	ldr	r3, [pc, #32]	@ (8003628 <HAL_GPIO_EXTI_IRQHandler+0x2e>)
 8003606:	695a      	ldr	r2, [r3, #20]
 8003608:	88fb      	ldrh	r3, [r7, #6]
 800360a:	4013      	ands	r3, r2
 800360c:	2b00      	cmp	r3, #0
 800360e:	d006      	beq.n	800361e <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003610:	4a05      	ldr	r2, [pc, #20]	@ (8003628 <HAL_GPIO_EXTI_IRQHandler+0x2e>)
 8003612:	88fb      	ldrh	r3, [r7, #6]
 8003614:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003616:	88fb      	ldrh	r3, [r7, #6]
 8003618:	4618      	mov	r0, r3
 800361a:	f000 f807 	bl	800362c <HAL_GPIO_EXTI_Callback>
  }
}
 800361e:	bf00      	nop
 8003620:	3708      	adds	r7, #8
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	40013c00 	.word	0x40013c00

0800362c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	4603      	mov	r3, r0
 8003634:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003636:	bf00      	nop
 8003638:	370c      	adds	r7, #12
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8003644:	b480      	push	{r7}
 8003646:	af00      	add	r7, sp, #0
  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b086      	sub	sp, #24
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_GPIO_EXTI_Callback+0x3a>
  {
    return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e26f      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0301 	and.w	r3, r3, #1
 800366e:	2b00      	cmp	r3, #0
 8003670:	d075      	beq.n	800375e <HAL_GPIO_EXTI_Callback+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003672:	4b88      	ldr	r3, [pc, #544]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	f003 030c 	and.w	r3, r3, #12
 800367a:	2b04      	cmp	r3, #4
 800367c:	d00c      	beq.n	8003698 <HAL_GPIO_EXTI_Callback+0x6c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800367e:	4b85      	ldr	r3, [pc, #532]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003686:	2b08      	cmp	r3, #8
 8003688:	d112      	bne.n	80036b0 <HAL_GPIO_EXTI_Callback+0x84>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800368a:	4b82      	ldr	r3, [pc, #520]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003692:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003696:	d10b      	bne.n	80036b0 <HAL_GPIO_EXTI_Callback+0x84>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003698:	4b7e      	ldr	r3, [pc, #504]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d05b      	beq.n	800375c <HAL_GPIO_EXTI_Callback+0x130>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d157      	bne.n	800375c <HAL_GPIO_EXTI_Callback+0x130>
      {
        return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e24a      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036b8:	d106      	bne.n	80036c8 <HAL_GPIO_EXTI_Callback+0x9c>
 80036ba:	4b76      	ldr	r3, [pc, #472]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a75      	ldr	r2, [pc, #468]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 80036c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036c4:	6013      	str	r3, [r2, #0]
 80036c6:	e01d      	b.n	8003704 <HAL_GPIO_EXTI_Callback+0xd8>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036d0:	d10c      	bne.n	80036ec <HAL_GPIO_EXTI_Callback+0xc0>
 80036d2:	4b70      	ldr	r3, [pc, #448]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a6f      	ldr	r2, [pc, #444]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 80036d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036dc:	6013      	str	r3, [r2, #0]
 80036de:	4b6d      	ldr	r3, [pc, #436]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a6c      	ldr	r2, [pc, #432]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 80036e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036e8:	6013      	str	r3, [r2, #0]
 80036ea:	e00b      	b.n	8003704 <HAL_GPIO_EXTI_Callback+0xd8>
 80036ec:	4b69      	ldr	r3, [pc, #420]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a68      	ldr	r2, [pc, #416]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 80036f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036f6:	6013      	str	r3, [r2, #0]
 80036f8:	4b66      	ldr	r3, [pc, #408]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a65      	ldr	r2, [pc, #404]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 80036fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003702:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d013      	beq.n	8003734 <HAL_GPIO_EXTI_Callback+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800370c:	f7fd fc9a 	bl	8001044 <HAL_GetTick>
 8003710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003712:	e008      	b.n	8003726 <HAL_GPIO_EXTI_Callback+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003714:	f7fd fc96 	bl	8001044 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b64      	cmp	r3, #100	@ 0x64
 8003720:	d901      	bls.n	8003726 <HAL_GPIO_EXTI_Callback+0xfa>
          {
            return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e20f      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003726:	4b5b      	ldr	r3, [pc, #364]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d0f0      	beq.n	8003714 <HAL_GPIO_EXTI_Callback+0xe8>
 8003732:	e014      	b.n	800375e <HAL_GPIO_EXTI_Callback+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003734:	f7fd fc86 	bl	8001044 <HAL_GetTick>
 8003738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800373a:	e008      	b.n	800374e <HAL_GPIO_EXTI_Callback+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800373c:	f7fd fc82 	bl	8001044 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b64      	cmp	r3, #100	@ 0x64
 8003748:	d901      	bls.n	800374e <HAL_GPIO_EXTI_Callback+0x122>
          {
            return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e1fb      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800374e:	4b51      	ldr	r3, [pc, #324]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1f0      	bne.n	800373c <HAL_GPIO_EXTI_Callback+0x110>
 800375a:	e000      	b.n	800375e <HAL_GPIO_EXTI_Callback+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800375c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0302 	and.w	r3, r3, #2
 8003766:	2b00      	cmp	r3, #0
 8003768:	d063      	beq.n	8003832 <HAL_GPIO_EXTI_Callback+0x206>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800376a:	4b4a      	ldr	r3, [pc, #296]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f003 030c 	and.w	r3, r3, #12
 8003772:	2b00      	cmp	r3, #0
 8003774:	d00b      	beq.n	800378e <HAL_GPIO_EXTI_Callback+0x162>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003776:	4b47      	ldr	r3, [pc, #284]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800377e:	2b08      	cmp	r3, #8
 8003780:	d11c      	bne.n	80037bc <HAL_GPIO_EXTI_Callback+0x190>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003782:	4b44      	ldr	r3, [pc, #272]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d116      	bne.n	80037bc <HAL_GPIO_EXTI_Callback+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800378e:	4b41      	ldr	r3, [pc, #260]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0302 	and.w	r3, r3, #2
 8003796:	2b00      	cmp	r3, #0
 8003798:	d005      	beq.n	80037a6 <HAL_GPIO_EXTI_Callback+0x17a>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d001      	beq.n	80037a6 <HAL_GPIO_EXTI_Callback+0x17a>
      {
        return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e1cf      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037a6:	4b3b      	ldr	r3, [pc, #236]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	691b      	ldr	r3, [r3, #16]
 80037b2:	00db      	lsls	r3, r3, #3
 80037b4:	4937      	ldr	r1, [pc, #220]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 80037b6:	4313      	orrs	r3, r2
 80037b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ba:	e03a      	b.n	8003832 <HAL_GPIO_EXTI_Callback+0x206>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d020      	beq.n	8003806 <HAL_GPIO_EXTI_Callback+0x1da>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037c4:	4b34      	ldr	r3, [pc, #208]	@ (8003898 <HAL_GPIO_EXTI_Callback+0x26c>)
 80037c6:	2201      	movs	r2, #1
 80037c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037ca:	f7fd fc3b 	bl	8001044 <HAL_GetTick>
 80037ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037d0:	e008      	b.n	80037e4 <HAL_GPIO_EXTI_Callback+0x1b8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037d2:	f7fd fc37 	bl	8001044 <HAL_GetTick>
 80037d6:	4602      	mov	r2, r0
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	1ad3      	subs	r3, r2, r3
 80037dc:	2b02      	cmp	r3, #2
 80037de:	d901      	bls.n	80037e4 <HAL_GPIO_EXTI_Callback+0x1b8>
          {
            return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e1b0      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037e4:	4b2b      	ldr	r3, [pc, #172]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0302 	and.w	r3, r3, #2
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d0f0      	beq.n	80037d2 <HAL_GPIO_EXTI_Callback+0x1a6>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037f0:	4b28      	ldr	r3, [pc, #160]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	00db      	lsls	r3, r3, #3
 80037fe:	4925      	ldr	r1, [pc, #148]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 8003800:	4313      	orrs	r3, r2
 8003802:	600b      	str	r3, [r1, #0]
 8003804:	e015      	b.n	8003832 <HAL_GPIO_EXTI_Callback+0x206>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003806:	4b24      	ldr	r3, [pc, #144]	@ (8003898 <HAL_GPIO_EXTI_Callback+0x26c>)
 8003808:	2200      	movs	r2, #0
 800380a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800380c:	f7fd fc1a 	bl	8001044 <HAL_GetTick>
 8003810:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003812:	e008      	b.n	8003826 <HAL_GPIO_EXTI_Callback+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003814:	f7fd fc16 	bl	8001044 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	2b02      	cmp	r3, #2
 8003820:	d901      	bls.n	8003826 <HAL_GPIO_EXTI_Callback+0x1fa>
          {
            return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e18f      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003826:	4b1b      	ldr	r3, [pc, #108]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0302 	and.w	r3, r3, #2
 800382e:	2b00      	cmp	r3, #0
 8003830:	d1f0      	bne.n	8003814 <HAL_GPIO_EXTI_Callback+0x1e8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0308 	and.w	r3, r3, #8
 800383a:	2b00      	cmp	r3, #0
 800383c:	d036      	beq.n	80038ac <HAL_GPIO_EXTI_Callback+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	695b      	ldr	r3, [r3, #20]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d016      	beq.n	8003874 <HAL_GPIO_EXTI_Callback+0x248>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003846:	4b15      	ldr	r3, [pc, #84]	@ (800389c <HAL_GPIO_EXTI_Callback+0x270>)
 8003848:	2201      	movs	r2, #1
 800384a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800384c:	f7fd fbfa 	bl	8001044 <HAL_GetTick>
 8003850:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003852:	e008      	b.n	8003866 <HAL_GPIO_EXTI_Callback+0x23a>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003854:	f7fd fbf6 	bl	8001044 <HAL_GetTick>
 8003858:	4602      	mov	r2, r0
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	2b02      	cmp	r3, #2
 8003860:	d901      	bls.n	8003866 <HAL_GPIO_EXTI_Callback+0x23a>
        {
          return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e16f      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003866:	4b0b      	ldr	r3, [pc, #44]	@ (8003894 <HAL_GPIO_EXTI_Callback+0x268>)
 8003868:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800386a:	f003 0302 	and.w	r3, r3, #2
 800386e:	2b00      	cmp	r3, #0
 8003870:	d0f0      	beq.n	8003854 <HAL_GPIO_EXTI_Callback+0x228>
 8003872:	e01b      	b.n	80038ac <HAL_GPIO_EXTI_Callback+0x280>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003874:	4b09      	ldr	r3, [pc, #36]	@ (800389c <HAL_GPIO_EXTI_Callback+0x270>)
 8003876:	2200      	movs	r2, #0
 8003878:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800387a:	f7fd fbe3 	bl	8001044 <HAL_GetTick>
 800387e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003880:	e00e      	b.n	80038a0 <HAL_GPIO_EXTI_Callback+0x274>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003882:	f7fd fbdf 	bl	8001044 <HAL_GetTick>
 8003886:	4602      	mov	r2, r0
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	2b02      	cmp	r3, #2
 800388e:	d907      	bls.n	80038a0 <HAL_GPIO_EXTI_Callback+0x274>
        {
          return HAL_TIMEOUT;
 8003890:	2303      	movs	r3, #3
 8003892:	e158      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
 8003894:	40023800 	.word	0x40023800
 8003898:	42470000 	.word	0x42470000
 800389c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038a0:	4b88      	ldr	r3, [pc, #544]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 80038a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038a4:	f003 0302 	and.w	r3, r3, #2
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d1ea      	bne.n	8003882 <HAL_GPIO_EXTI_Callback+0x256>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0304 	and.w	r3, r3, #4
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	f000 8097 	beq.w	80039e8 <HAL_GPIO_EXTI_Callback+0x3bc>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038ba:	2300      	movs	r3, #0
 80038bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038be:	4b81      	ldr	r3, [pc, #516]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 80038c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d10f      	bne.n	80038ea <HAL_GPIO_EXTI_Callback+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038ca:	2300      	movs	r3, #0
 80038cc:	60bb      	str	r3, [r7, #8]
 80038ce:	4b7d      	ldr	r3, [pc, #500]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 80038d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d2:	4a7c      	ldr	r2, [pc, #496]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 80038d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80038da:	4b7a      	ldr	r3, [pc, #488]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 80038dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038e2:	60bb      	str	r3, [r7, #8]
 80038e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038e6:	2301      	movs	r3, #1
 80038e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038ea:	4b77      	ldr	r3, [pc, #476]	@ (8003ac8 <HAL_GPIO_EXTI_Callback+0x49c>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d118      	bne.n	8003928 <HAL_GPIO_EXTI_Callback+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038f6:	4b74      	ldr	r3, [pc, #464]	@ (8003ac8 <HAL_GPIO_EXTI_Callback+0x49c>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a73      	ldr	r2, [pc, #460]	@ (8003ac8 <HAL_GPIO_EXTI_Callback+0x49c>)
 80038fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003900:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003902:	f7fd fb9f 	bl	8001044 <HAL_GetTick>
 8003906:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003908:	e008      	b.n	800391c <HAL_GPIO_EXTI_Callback+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800390a:	f7fd fb9b 	bl	8001044 <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	2b02      	cmp	r3, #2
 8003916:	d901      	bls.n	800391c <HAL_GPIO_EXTI_Callback+0x2f0>
        {
          return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e114      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800391c:	4b6a      	ldr	r3, [pc, #424]	@ (8003ac8 <HAL_GPIO_EXTI_Callback+0x49c>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003924:	2b00      	cmp	r3, #0
 8003926:	d0f0      	beq.n	800390a <HAL_GPIO_EXTI_Callback+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	2b01      	cmp	r3, #1
 800392e:	d106      	bne.n	800393e <HAL_GPIO_EXTI_Callback+0x312>
 8003930:	4b64      	ldr	r3, [pc, #400]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 8003932:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003934:	4a63      	ldr	r2, [pc, #396]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 8003936:	f043 0301 	orr.w	r3, r3, #1
 800393a:	6713      	str	r3, [r2, #112]	@ 0x70
 800393c:	e01c      	b.n	8003978 <HAL_GPIO_EXTI_Callback+0x34c>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	2b05      	cmp	r3, #5
 8003944:	d10c      	bne.n	8003960 <HAL_GPIO_EXTI_Callback+0x334>
 8003946:	4b5f      	ldr	r3, [pc, #380]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 8003948:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800394a:	4a5e      	ldr	r2, [pc, #376]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 800394c:	f043 0304 	orr.w	r3, r3, #4
 8003950:	6713      	str	r3, [r2, #112]	@ 0x70
 8003952:	4b5c      	ldr	r3, [pc, #368]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 8003954:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003956:	4a5b      	ldr	r2, [pc, #364]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 8003958:	f043 0301 	orr.w	r3, r3, #1
 800395c:	6713      	str	r3, [r2, #112]	@ 0x70
 800395e:	e00b      	b.n	8003978 <HAL_GPIO_EXTI_Callback+0x34c>
 8003960:	4b58      	ldr	r3, [pc, #352]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 8003962:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003964:	4a57      	ldr	r2, [pc, #348]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 8003966:	f023 0301 	bic.w	r3, r3, #1
 800396a:	6713      	str	r3, [r2, #112]	@ 0x70
 800396c:	4b55      	ldr	r3, [pc, #340]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 800396e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003970:	4a54      	ldr	r2, [pc, #336]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 8003972:	f023 0304 	bic.w	r3, r3, #4
 8003976:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d015      	beq.n	80039ac <HAL_GPIO_EXTI_Callback+0x380>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003980:	f7fd fb60 	bl	8001044 <HAL_GetTick>
 8003984:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003986:	e00a      	b.n	800399e <HAL_GPIO_EXTI_Callback+0x372>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003988:	f7fd fb5c 	bl	8001044 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003996:	4293      	cmp	r3, r2
 8003998:	d901      	bls.n	800399e <HAL_GPIO_EXTI_Callback+0x372>
        {
          return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e0d3      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800399e:	4b49      	ldr	r3, [pc, #292]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 80039a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039a2:	f003 0302 	and.w	r3, r3, #2
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d0ee      	beq.n	8003988 <HAL_GPIO_EXTI_Callback+0x35c>
 80039aa:	e014      	b.n	80039d6 <HAL_GPIO_EXTI_Callback+0x3aa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039ac:	f7fd fb4a 	bl	8001044 <HAL_GetTick>
 80039b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039b2:	e00a      	b.n	80039ca <HAL_GPIO_EXTI_Callback+0x39e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039b4:	f7fd fb46 	bl	8001044 <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d901      	bls.n	80039ca <HAL_GPIO_EXTI_Callback+0x39e>
        {
          return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e0bd      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039ca:	4b3e      	ldr	r3, [pc, #248]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 80039cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d1ee      	bne.n	80039b4 <HAL_GPIO_EXTI_Callback+0x388>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80039d6:	7dfb      	ldrb	r3, [r7, #23]
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d105      	bne.n	80039e8 <HAL_GPIO_EXTI_Callback+0x3bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039dc:	4b39      	ldr	r3, [pc, #228]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 80039de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e0:	4a38      	ldr	r2, [pc, #224]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 80039e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039e6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	699b      	ldr	r3, [r3, #24]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	f000 80a9 	beq.w	8003b44 <HAL_GPIO_EXTI_Callback+0x518>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039f2:	4b34      	ldr	r3, [pc, #208]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f003 030c 	and.w	r3, r3, #12
 80039fa:	2b08      	cmp	r3, #8
 80039fc:	d05c      	beq.n	8003ab8 <HAL_GPIO_EXTI_Callback+0x48c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d141      	bne.n	8003a8a <HAL_GPIO_EXTI_Callback+0x45e>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a06:	4b31      	ldr	r3, [pc, #196]	@ (8003acc <HAL_GPIO_EXTI_Callback+0x4a0>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a0c:	f7fd fb1a 	bl	8001044 <HAL_GetTick>
 8003a10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a12:	e008      	b.n	8003a26 <HAL_GPIO_EXTI_Callback+0x3fa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a14:	f7fd fb16 	bl	8001044 <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d901      	bls.n	8003a26 <HAL_GPIO_EXTI_Callback+0x3fa>
          {
            return HAL_TIMEOUT;
 8003a22:	2303      	movs	r3, #3
 8003a24:	e08f      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a26:	4b27      	ldr	r3, [pc, #156]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1f0      	bne.n	8003a14 <HAL_GPIO_EXTI_Callback+0x3e8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	69da      	ldr	r2, [r3, #28]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6a1b      	ldr	r3, [r3, #32]
 8003a3a:	431a      	orrs	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a40:	019b      	lsls	r3, r3, #6
 8003a42:	431a      	orrs	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a48:	085b      	lsrs	r3, r3, #1
 8003a4a:	3b01      	subs	r3, #1
 8003a4c:	041b      	lsls	r3, r3, #16
 8003a4e:	431a      	orrs	r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a54:	061b      	lsls	r3, r3, #24
 8003a56:	491b      	ldr	r1, [pc, #108]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a5c:	4b1b      	ldr	r3, [pc, #108]	@ (8003acc <HAL_GPIO_EXTI_Callback+0x4a0>)
 8003a5e:	2201      	movs	r2, #1
 8003a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a62:	f7fd faef 	bl	8001044 <HAL_GetTick>
 8003a66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a68:	e008      	b.n	8003a7c <HAL_GPIO_EXTI_Callback+0x450>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a6a:	f7fd faeb 	bl	8001044 <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d901      	bls.n	8003a7c <HAL_GPIO_EXTI_Callback+0x450>
          {
            return HAL_TIMEOUT;
 8003a78:	2303      	movs	r3, #3
 8003a7a:	e064      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a7c:	4b11      	ldr	r3, [pc, #68]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d0f0      	beq.n	8003a6a <HAL_GPIO_EXTI_Callback+0x43e>
 8003a88:	e05c      	b.n	8003b44 <HAL_GPIO_EXTI_Callback+0x518>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a8a:	4b10      	ldr	r3, [pc, #64]	@ (8003acc <HAL_GPIO_EXTI_Callback+0x4a0>)
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a90:	f7fd fad8 	bl	8001044 <HAL_GetTick>
 8003a94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a96:	e008      	b.n	8003aaa <HAL_GPIO_EXTI_Callback+0x47e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a98:	f7fd fad4 	bl	8001044 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d901      	bls.n	8003aaa <HAL_GPIO_EXTI_Callback+0x47e>
          {
            return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e04d      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aaa:	4b06      	ldr	r3, [pc, #24]	@ (8003ac4 <HAL_GPIO_EXTI_Callback+0x498>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d1f0      	bne.n	8003a98 <HAL_GPIO_EXTI_Callback+0x46c>
 8003ab6:	e045      	b.n	8003b44 <HAL_GPIO_EXTI_Callback+0x518>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d107      	bne.n	8003ad0 <HAL_GPIO_EXTI_Callback+0x4a4>
      {
        return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e040      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
 8003ac4:	40023800 	.word	0x40023800
 8003ac8:	40007000 	.word	0x40007000
 8003acc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ad0:	4b1f      	ldr	r3, [pc, #124]	@ (8003b50 <HAL_GPIO_EXTI_Callback+0x524>)
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d030      	beq.n	8003b40 <HAL_GPIO_EXTI_Callback+0x514>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d129      	bne.n	8003b40 <HAL_GPIO_EXTI_Callback+0x514>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d122      	bne.n	8003b40 <HAL_GPIO_EXTI_Callback+0x514>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003afa:	68fa      	ldr	r2, [r7, #12]
 8003afc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003b00:	4013      	ands	r3, r2
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b06:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d119      	bne.n	8003b40 <HAL_GPIO_EXTI_Callback+0x514>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b16:	085b      	lsrs	r3, r3, #1
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d10f      	bne.n	8003b40 <HAL_GPIO_EXTI_Callback+0x514>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b2a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d107      	bne.n	8003b40 <HAL_GPIO_EXTI_Callback+0x514>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b3a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d001      	beq.n	8003b44 <HAL_GPIO_EXTI_Callback+0x518>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e000      	b.n	8003b46 <HAL_GPIO_EXTI_Callback+0x51a>
        }
      }
    }
  }
  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3718      	adds	r7, #24
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	40023800 	.word	0x40023800

08003b54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d101      	bne.n	8003b68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e0cc      	b.n	8003d02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b68:	4b68      	ldr	r3, [pc, #416]	@ (8003d0c <HAL_RCC_ClockConfig+0x1b8>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 030f 	and.w	r3, r3, #15
 8003b70:	683a      	ldr	r2, [r7, #0]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d90c      	bls.n	8003b90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b76:	4b65      	ldr	r3, [pc, #404]	@ (8003d0c <HAL_RCC_ClockConfig+0x1b8>)
 8003b78:	683a      	ldr	r2, [r7, #0]
 8003b7a:	b2d2      	uxtb	r2, r2
 8003b7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b7e:	4b63      	ldr	r3, [pc, #396]	@ (8003d0c <HAL_RCC_ClockConfig+0x1b8>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 030f 	and.w	r3, r3, #15
 8003b86:	683a      	ldr	r2, [r7, #0]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d001      	beq.n	8003b90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e0b8      	b.n	8003d02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0302 	and.w	r3, r3, #2
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d020      	beq.n	8003bde <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0304 	and.w	r3, r3, #4
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d005      	beq.n	8003bb4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ba8:	4b59      	ldr	r3, [pc, #356]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	4a58      	ldr	r2, [pc, #352]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003bae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003bb2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0308 	and.w	r3, r3, #8
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d005      	beq.n	8003bcc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bc0:	4b53      	ldr	r3, [pc, #332]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	4a52      	ldr	r2, [pc, #328]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003bca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bcc:	4b50      	ldr	r3, [pc, #320]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	494d      	ldr	r1, [pc, #308]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d044      	beq.n	8003c74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d107      	bne.n	8003c02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bf2:	4b47      	ldr	r3, [pc, #284]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d119      	bne.n	8003c32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e07f      	b.n	8003d02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d003      	beq.n	8003c12 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c0e:	2b03      	cmp	r3, #3
 8003c10:	d107      	bne.n	8003c22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c12:	4b3f      	ldr	r3, [pc, #252]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d109      	bne.n	8003c32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e06f      	b.n	8003d02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c22:	4b3b      	ldr	r3, [pc, #236]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0302 	and.w	r3, r3, #2
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d101      	bne.n	8003c32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e067      	b.n	8003d02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c32:	4b37      	ldr	r3, [pc, #220]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f023 0203 	bic.w	r2, r3, #3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	4934      	ldr	r1, [pc, #208]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003c40:	4313      	orrs	r3, r2
 8003c42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c44:	f7fd f9fe 	bl	8001044 <HAL_GetTick>
 8003c48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c4a:	e00a      	b.n	8003c62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c4c:	f7fd f9fa 	bl	8001044 <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e04f      	b.n	8003d02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c62:	4b2b      	ldr	r3, [pc, #172]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f003 020c 	and.w	r2, r3, #12
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d1eb      	bne.n	8003c4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c74:	4b25      	ldr	r3, [pc, #148]	@ (8003d0c <HAL_RCC_ClockConfig+0x1b8>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 030f 	and.w	r3, r3, #15
 8003c7c:	683a      	ldr	r2, [r7, #0]
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	d20c      	bcs.n	8003c9c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c82:	4b22      	ldr	r3, [pc, #136]	@ (8003d0c <HAL_RCC_ClockConfig+0x1b8>)
 8003c84:	683a      	ldr	r2, [r7, #0]
 8003c86:	b2d2      	uxtb	r2, r2
 8003c88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c8a:	4b20      	ldr	r3, [pc, #128]	@ (8003d0c <HAL_RCC_ClockConfig+0x1b8>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 030f 	and.w	r3, r3, #15
 8003c92:	683a      	ldr	r2, [r7, #0]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d001      	beq.n	8003c9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e032      	b.n	8003d02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0304 	and.w	r3, r3, #4
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d008      	beq.n	8003cba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ca8:	4b19      	ldr	r3, [pc, #100]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	4916      	ldr	r1, [pc, #88]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0308 	and.w	r3, r3, #8
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d009      	beq.n	8003cda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cc6:	4b12      	ldr	r3, [pc, #72]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	00db      	lsls	r3, r3, #3
 8003cd4:	490e      	ldr	r1, [pc, #56]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003cda:	f001 f9b9 	bl	8005050 <HAL_RCC_GetSysClockFreq>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8003d10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	091b      	lsrs	r3, r3, #4
 8003ce6:	f003 030f 	and.w	r3, r3, #15
 8003cea:	490a      	ldr	r1, [pc, #40]	@ (8003d14 <HAL_RCC_ClockConfig+0x1c0>)
 8003cec:	5ccb      	ldrb	r3, [r1, r3]
 8003cee:	fa22 f303 	lsr.w	r3, r2, r3
 8003cf2:	4a09      	ldr	r2, [pc, #36]	@ (8003d18 <HAL_RCC_ClockConfig+0x1c4>)
 8003cf4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003cf6:	4b09      	ldr	r3, [pc, #36]	@ (8003d1c <HAL_RCC_ClockConfig+0x1c8>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f7fd f95e 	bl	8000fbc <HAL_InitTick>

  return HAL_OK;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3710      	adds	r7, #16
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	40023c00 	.word	0x40023c00
 8003d10:	40023800 	.word	0x40023800
 8003d14:	08017170 	.word	0x08017170
 8003d18:	20000008 	.word	0x20000008
 8003d1c:	2000000c 	.word	0x2000000c

08003d20 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b08c      	sub	sp, #48	@ 0x30
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d129      	bne.n	8003d86 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8003d32:	2300      	movs	r3, #0
 8003d34:	61bb      	str	r3, [r7, #24]
 8003d36:	4b2b      	ldr	r3, [pc, #172]	@ (8003de4 <HAL_RCC_MCOConfig+0xc4>)
 8003d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d3a:	4a2a      	ldr	r2, [pc, #168]	@ (8003de4 <HAL_RCC_MCOConfig+0xc4>)
 8003d3c:	f043 0301 	orr.w	r3, r3, #1
 8003d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d42:	4b28      	ldr	r3, [pc, #160]	@ (8003de4 <HAL_RCC_MCOConfig+0xc4>)
 8003d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d46:	f003 0301 	and.w	r3, r3, #1
 8003d4a:	61bb      	str	r3, [r7, #24]
 8003d4c:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8003d4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d54:	2302      	movs	r3, #2
 8003d56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d58:	2303      	movs	r3, #3
 8003d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003d60:	2300      	movs	r3, #0
 8003d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8003d64:	f107 031c 	add.w	r3, r7, #28
 8003d68:	4619      	mov	r1, r3
 8003d6a:	481f      	ldr	r0, [pc, #124]	@ (8003de8 <HAL_RCC_MCOConfig+0xc8>)
 8003d6c:	f7ff f94a 	bl	8003004 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8003d70:	4b1c      	ldr	r3, [pc, #112]	@ (8003de4 <HAL_RCC_MCOConfig+0xc4>)
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	f023 62ec 	bic.w	r2, r3, #123731968	@ 0x7600000
 8003d78:	68b9      	ldr	r1, [r7, #8]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	430b      	orrs	r3, r1
 8003d7e:	4919      	ldr	r1, [pc, #100]	@ (8003de4 <HAL_RCC_MCOConfig+0xc4>)
 8003d80:	4313      	orrs	r3, r2
 8003d82:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8003d84:	e029      	b.n	8003dda <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8003d86:	2300      	movs	r3, #0
 8003d88:	617b      	str	r3, [r7, #20]
 8003d8a:	4b16      	ldr	r3, [pc, #88]	@ (8003de4 <HAL_RCC_MCOConfig+0xc4>)
 8003d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d8e:	4a15      	ldr	r2, [pc, #84]	@ (8003de4 <HAL_RCC_MCOConfig+0xc4>)
 8003d90:	f043 0304 	orr.w	r3, r3, #4
 8003d94:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d96:	4b13      	ldr	r3, [pc, #76]	@ (8003de4 <HAL_RCC_MCOConfig+0xc4>)
 8003d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d9a:	f003 0304 	and.w	r3, r3, #4
 8003d9e:	617b      	str	r3, [r7, #20]
 8003da0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8003da2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003da6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003da8:	2302      	movs	r3, #2
 8003daa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dac:	2303      	movs	r3, #3
 8003dae:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db0:	2300      	movs	r3, #0
 8003db2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003db4:	2300      	movs	r3, #0
 8003db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8003db8:	f107 031c 	add.w	r3, r7, #28
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	480b      	ldr	r0, [pc, #44]	@ (8003dec <HAL_RCC_MCOConfig+0xcc>)
 8003dc0:	f7ff f920 	bl	8003004 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8003dc4:	4b07      	ldr	r3, [pc, #28]	@ (8003de4 <HAL_RCC_MCOConfig+0xc4>)
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	00d9      	lsls	r1, r3, #3
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	430b      	orrs	r3, r1
 8003dd4:	4903      	ldr	r1, [pc, #12]	@ (8003de4 <HAL_RCC_MCOConfig+0xc4>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	608b      	str	r3, [r1, #8]
}
 8003dda:	bf00      	nop
 8003ddc:	3730      	adds	r7, #48	@ 0x30
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	40023800 	.word	0x40023800
 8003de8:	40020000 	.word	0x40020000
 8003dec:	40020800 	.word	0x40020800

08003df0 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8003df0:	b480      	push	{r7}
 8003df2:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8003df4:	4b03      	ldr	r3, [pc, #12]	@ (8003e04 <HAL_RCC_EnableCSS+0x14>)
 8003df6:	2201      	movs	r2, #1
 8003df8:	601a      	str	r2, [r3, #0]
}
 8003dfa:	bf00      	nop
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr
 8003e04:	4247004c 	.word	0x4247004c

08003e08 <HAL_RCC_DisableCSS>:
/**
  * @brief  Disables the Clock Security System.
  * @retval None
  */
void HAL_RCC_DisableCSS(void)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 8003e0c:	4b03      	ldr	r3, [pc, #12]	@ (8003e1c <HAL_RCC_DisableCSS+0x14>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	601a      	str	r2, [r3, #0]
}
 8003e12:	bf00      	nop
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr
 8003e1c:	4247004c 	.word	0x4247004c
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e24:	b090      	sub	sp, #64	@ 0x40
 8003e26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003e30:	2300      	movs	r3, #0
 8003e32:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003e34:	2300      	movs	r3, #0
 8003e36:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e38:	4b59      	ldr	r3, [pc, #356]	@ (8003fa0 <HAL_RCC_DisableCSS+0x198>)
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	f003 030c 	and.w	r3, r3, #12
 8003e40:	2b08      	cmp	r3, #8
 8003e42:	d00d      	beq.n	8003e60 <HAL_RCC_DisableCSS+0x58>
 8003e44:	2b08      	cmp	r3, #8
 8003e46:	f200 80a1 	bhi.w	8003f8c <HAL_RCC_DisableCSS+0x184>
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d002      	beq.n	8003e54 <HAL_RCC_DisableCSS+0x4c>
 8003e4e:	2b04      	cmp	r3, #4
 8003e50:	d003      	beq.n	8003e5a <HAL_RCC_DisableCSS+0x52>
 8003e52:	e09b      	b.n	8003f8c <HAL_RCC_DisableCSS+0x184>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e54:	4b53      	ldr	r3, [pc, #332]	@ (8003fa4 <HAL_RCC_DisableCSS+0x19c>)
 8003e56:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e58:	e09b      	b.n	8003f92 <HAL_RCC_DisableCSS+0x18a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e5a:	4b53      	ldr	r3, [pc, #332]	@ (8003fa8 <HAL_RCC_DisableCSS+0x1a0>)
 8003e5c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003e5e:	e098      	b.n	8003f92 <HAL_RCC_DisableCSS+0x18a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e60:	4b4f      	ldr	r3, [pc, #316]	@ (8003fa0 <HAL_RCC_DisableCSS+0x198>)
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e68:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e6a:	4b4d      	ldr	r3, [pc, #308]	@ (8003fa0 <HAL_RCC_DisableCSS+0x198>)
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d028      	beq.n	8003ec8 <HAL_RCC_DisableCSS+0xc0>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e76:	4b4a      	ldr	r3, [pc, #296]	@ (8003fa0 <HAL_RCC_DisableCSS+0x198>)
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	099b      	lsrs	r3, r3, #6
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	623b      	str	r3, [r7, #32]
 8003e80:	627a      	str	r2, [r7, #36]	@ 0x24
 8003e82:	6a3b      	ldr	r3, [r7, #32]
 8003e84:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003e88:	2100      	movs	r1, #0
 8003e8a:	4b47      	ldr	r3, [pc, #284]	@ (8003fa8 <HAL_RCC_DisableCSS+0x1a0>)
 8003e8c:	fb03 f201 	mul.w	r2, r3, r1
 8003e90:	2300      	movs	r3, #0
 8003e92:	fb00 f303 	mul.w	r3, r0, r3
 8003e96:	4413      	add	r3, r2
 8003e98:	4a43      	ldr	r2, [pc, #268]	@ (8003fa8 <HAL_RCC_DisableCSS+0x1a0>)
 8003e9a:	fba0 1202 	umull	r1, r2, r0, r2
 8003e9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ea0:	460a      	mov	r2, r1
 8003ea2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003ea4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ea6:	4413      	add	r3, r2
 8003ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eac:	2200      	movs	r2, #0
 8003eae:	61bb      	str	r3, [r7, #24]
 8003eb0:	61fa      	str	r2, [r7, #28]
 8003eb2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003eb6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003eba:	f00d fbdd 	bl	8011678 <__aeabi_uldivmod>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	460b      	mov	r3, r1
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ec6:	e053      	b.n	8003f70 <HAL_RCC_DisableCSS+0x168>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ec8:	4b35      	ldr	r3, [pc, #212]	@ (8003fa0 <HAL_RCC_DisableCSS+0x198>)
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	099b      	lsrs	r3, r3, #6
 8003ece:	2200      	movs	r2, #0
 8003ed0:	613b      	str	r3, [r7, #16]
 8003ed2:	617a      	str	r2, [r7, #20]
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003eda:	f04f 0b00 	mov.w	fp, #0
 8003ede:	4652      	mov	r2, sl
 8003ee0:	465b      	mov	r3, fp
 8003ee2:	f04f 0000 	mov.w	r0, #0
 8003ee6:	f04f 0100 	mov.w	r1, #0
 8003eea:	0159      	lsls	r1, r3, #5
 8003eec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ef0:	0150      	lsls	r0, r2, #5
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	ebb2 080a 	subs.w	r8, r2, sl
 8003efa:	eb63 090b 	sbc.w	r9, r3, fp
 8003efe:	f04f 0200 	mov.w	r2, #0
 8003f02:	f04f 0300 	mov.w	r3, #0
 8003f06:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003f0a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003f0e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003f12:	ebb2 0408 	subs.w	r4, r2, r8
 8003f16:	eb63 0509 	sbc.w	r5, r3, r9
 8003f1a:	f04f 0200 	mov.w	r2, #0
 8003f1e:	f04f 0300 	mov.w	r3, #0
 8003f22:	00eb      	lsls	r3, r5, #3
 8003f24:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f28:	00e2      	lsls	r2, r4, #3
 8003f2a:	4614      	mov	r4, r2
 8003f2c:	461d      	mov	r5, r3
 8003f2e:	eb14 030a 	adds.w	r3, r4, sl
 8003f32:	603b      	str	r3, [r7, #0]
 8003f34:	eb45 030b 	adc.w	r3, r5, fp
 8003f38:	607b      	str	r3, [r7, #4]
 8003f3a:	f04f 0200 	mov.w	r2, #0
 8003f3e:	f04f 0300 	mov.w	r3, #0
 8003f42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f46:	4629      	mov	r1, r5
 8003f48:	028b      	lsls	r3, r1, #10
 8003f4a:	4621      	mov	r1, r4
 8003f4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f50:	4621      	mov	r1, r4
 8003f52:	028a      	lsls	r2, r1, #10
 8003f54:	4610      	mov	r0, r2
 8003f56:	4619      	mov	r1, r3
 8003f58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	60bb      	str	r3, [r7, #8]
 8003f5e:	60fa      	str	r2, [r7, #12]
 8003f60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f64:	f00d fb88 	bl	8011678 <__aeabi_uldivmod>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	460b      	mov	r3, r1
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003f70:	4b0b      	ldr	r3, [pc, #44]	@ (8003fa0 <HAL_RCC_DisableCSS+0x198>)
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	0c1b      	lsrs	r3, r3, #16
 8003f76:	f003 0303 	and.w	r3, r3, #3
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	005b      	lsls	r3, r3, #1
 8003f7e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003f80:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f88:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003f8a:	e002      	b.n	8003f92 <HAL_RCC_DisableCSS+0x18a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f8c:	4b05      	ldr	r3, [pc, #20]	@ (8003fa4 <HAL_RCC_DisableCSS+0x19c>)
 8003f8e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003f90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3740      	adds	r7, #64	@ 0x40
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f9e:	bf00      	nop
 8003fa0:	40023800 	.word	0x40023800
 8003fa4:	00f42400 	.word	0x00f42400
 8003fa8:	01312d00 	.word	0x01312d00

08003fac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fac:	b480      	push	{r7}
 8003fae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fb0:	4b03      	ldr	r3, [pc, #12]	@ (8003fc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop
 8003fc0:	20000008 	.word	0x20000008

08003fc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003fc8:	f7ff fff0 	bl	8003fac <HAL_RCC_GetHCLKFreq>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	4b05      	ldr	r3, [pc, #20]	@ (8003fe4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	0a9b      	lsrs	r3, r3, #10
 8003fd4:	f003 0307 	and.w	r3, r3, #7
 8003fd8:	4903      	ldr	r1, [pc, #12]	@ (8003fe8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fda:	5ccb      	ldrb	r3, [r1, r3]
 8003fdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	40023800 	.word	0x40023800
 8003fe8:	08017180 	.word	0x08017180

08003fec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ff0:	f7ff ffdc 	bl	8003fac <HAL_RCC_GetHCLKFreq>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	4b05      	ldr	r3, [pc, #20]	@ (800400c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	0b5b      	lsrs	r3, r3, #13
 8003ffc:	f003 0307 	and.w	r3, r3, #7
 8004000:	4903      	ldr	r1, [pc, #12]	@ (8004010 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004002:	5ccb      	ldrb	r3, [r1, r3]
 8004004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004008:	4618      	mov	r0, r3
 800400a:	bd80      	pop	{r7, pc}
 800400c:	40023800 	.word	0x40023800
 8004010:	08017180 	.word	0x08017180
  * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
  * will be configured.
  * @retval None
  */
__weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	220f      	movs	r2, #15
 8004020:	601a      	str	r2, [r3, #0]

  /* Get the HSE configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8004022:	4b45      	ldr	r3, [pc, #276]	@ (8004138 <HAL_RCC_GetPCLK2Freq+0x14c>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800402a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800402e:	d104      	bne.n	800403a <HAL_RCC_GetPCLK2Freq+0x4e>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f44f 22a0 	mov.w	r2, #327680	@ 0x50000
 8004036:	605a      	str	r2, [r3, #4]
 8004038:	e00e      	b.n	8004058 <HAL_RCC_GetPCLK2Freq+0x6c>
  }
  else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
 800403a:	4b3f      	ldr	r3, [pc, #252]	@ (8004138 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004042:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004046:	d104      	bne.n	8004052 <HAL_RCC_GetPCLK2Freq+0x66>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800404e:	605a      	str	r2, [r3, #4]
 8004050:	e002      	b.n	8004058 <HAL_RCC_GetPCLK2Freq+0x6c>
  }
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	605a      	str	r2, [r3, #4]
  }

  /* Get the HSI configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 8004058:	4b37      	ldr	r3, [pc, #220]	@ (8004138 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0301 	and.w	r3, r3, #1
 8004060:	2b01      	cmp	r3, #1
 8004062:	d103      	bne.n	800406c <HAL_RCC_GetPCLK2Freq+0x80>
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	60da      	str	r2, [r3, #12]
 800406a:	e002      	b.n	8004072 <HAL_RCC_GetPCLK2Freq+0x86>
  }
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	60da      	str	r2, [r3, #12]
  }

  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 8004072:	4b31      	ldr	r3, [pc, #196]	@ (8004138 <HAL_RCC_GetPCLK2Freq+0x14c>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	08db      	lsrs	r3, r3, #3
 8004078:	f003 021f 	and.w	r2, r3, #31
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	611a      	str	r2, [r3, #16]

  /* Get the LSE configuration -----------------------------------------------*/
  if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8004080:	4b2d      	ldr	r3, [pc, #180]	@ (8004138 <HAL_RCC_GetPCLK2Freq+0x14c>)
 8004082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004084:	f003 0304 	and.w	r3, r3, #4
 8004088:	2b04      	cmp	r3, #4
 800408a:	d103      	bne.n	8004094 <HAL_RCC_GetPCLK2Freq+0xa8>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2205      	movs	r2, #5
 8004090:	609a      	str	r2, [r3, #8]
 8004092:	e00c      	b.n	80040ae <HAL_RCC_GetPCLK2Freq+0xc2>
  }
  else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 8004094:	4b28      	ldr	r3, [pc, #160]	@ (8004138 <HAL_RCC_GetPCLK2Freq+0x14c>)
 8004096:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004098:	f003 0301 	and.w	r3, r3, #1
 800409c:	2b01      	cmp	r3, #1
 800409e:	d103      	bne.n	80040a8 <HAL_RCC_GetPCLK2Freq+0xbc>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	609a      	str	r2, [r3, #8]
 80040a6:	e002      	b.n	80040ae <HAL_RCC_GetPCLK2Freq+0xc2>
  }
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2200      	movs	r2, #0
 80040ac:	609a      	str	r2, [r3, #8]
  }

  /* Get the LSI configuration -----------------------------------------------*/
  if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
 80040ae:	4b22      	ldr	r3, [pc, #136]	@ (8004138 <HAL_RCC_GetPCLK2Freq+0x14c>)
 80040b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040b2:	f003 0301 	and.w	r3, r3, #1
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d103      	bne.n	80040c2 <HAL_RCC_GetPCLK2Freq+0xd6>
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2201      	movs	r2, #1
 80040be:	615a      	str	r2, [r3, #20]
 80040c0:	e002      	b.n	80040c8 <HAL_RCC_GetPCLK2Freq+0xdc>
  }
  else
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	615a      	str	r2, [r3, #20]
  }

  /* Get the PLL configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
 80040c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004138 <HAL_RCC_GetPCLK2Freq+0x14c>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040d4:	d103      	bne.n	80040de <HAL_RCC_GetPCLK2Freq+0xf2>
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2202      	movs	r2, #2
 80040da:	619a      	str	r2, [r3, #24]
 80040dc:	e002      	b.n	80040e4 <HAL_RCC_GetPCLK2Freq+0xf8>
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2201      	movs	r2, #1
 80040e2:	619a      	str	r2, [r3, #24]
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80040e4:	4b14      	ldr	r3, [pc, #80]	@ (8004138 <HAL_RCC_GetPCLK2Freq+0x14c>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 80040f0:	4b11      	ldr	r3, [pc, #68]	@ (8004138 <HAL_RCC_GetPCLK2Freq+0x14c>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80040fc:	4b0e      	ldr	r3, [pc, #56]	@ (8004138 <HAL_RCC_GetPCLK2Freq+0x14c>)
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	099b      	lsrs	r3, r3, #6
 8004102:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0) << 1U) >> RCC_PLLCFGR_PLLP_Pos);
 800410a:	4b0b      	ldr	r3, [pc, #44]	@ (8004138 <HAL_RCC_GetPCLK2Freq+0x14c>)
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004112:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8004116:	005b      	lsls	r3, r3, #1
 8004118:	0c1a      	lsrs	r2, r3, #16
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos);
 800411e:	4b06      	ldr	r3, [pc, #24]	@ (8004138 <HAL_RCC_GetPCLK2Freq+0x14c>)
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	0e1b      	lsrs	r3, r3, #24
 8004124:	f003 020f 	and.w	r2, r3, #15
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800412c:	bf00      	nop
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr
 8004138:	40023800 	.word	0x40023800

0800413c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	220f      	movs	r2, #15
 800414a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800414c:	4b12      	ldr	r3, [pc, #72]	@ (8004198 <HAL_RCC_GetClockConfig+0x5c>)
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	f003 0203 	and.w	r2, r3, #3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004158:	4b0f      	ldr	r3, [pc, #60]	@ (8004198 <HAL_RCC_GetClockConfig+0x5c>)
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004164:	4b0c      	ldr	r3, [pc, #48]	@ (8004198 <HAL_RCC_GetClockConfig+0x5c>)
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004170:	4b09      	ldr	r3, [pc, #36]	@ (8004198 <HAL_RCC_GetClockConfig+0x5c>)
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	08db      	lsrs	r3, r3, #3
 8004176:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800417e:	4b07      	ldr	r3, [pc, #28]	@ (800419c <HAL_RCC_GetClockConfig+0x60>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 020f 	and.w	r2, r3, #15
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	601a      	str	r2, [r3, #0]
}
 800418a:	bf00      	nop
 800418c:	370c      	adds	r7, #12
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop
 8004198:	40023800 	.word	0x40023800
 800419c:	40023c00 	.word	0x40023c00

080041a0 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 80041a4:	4b06      	ldr	r3, [pc, #24]	@ (80041c0 <HAL_RCC_NMI_IRQHandler+0x20>)
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ac:	2b80      	cmp	r3, #128	@ 0x80
 80041ae:	d104      	bne.n	80041ba <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 80041b0:	f000 f80a 	bl	80041c8 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80041b4:	4b03      	ldr	r3, [pc, #12]	@ (80041c4 <HAL_RCC_NMI_IRQHandler+0x24>)
 80041b6:	2280      	movs	r2, #128	@ 0x80
 80041b8:	701a      	strb	r2, [r3, #0]
  }
}
 80041ba:	bf00      	nop
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	40023800 	.word	0x40023800
 80041c4:	4002380e 	.word	0x4002380e

080041c8 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80041c8:	b480      	push	{r7}
 80041ca:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 80041cc:	bf00      	nop
 80041ce:	46bd      	mov	sp, r7
 80041d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d4:	4770      	bx	lr
 80041d6:	bf00      	nop

080041d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b08c      	sub	sp, #48	@ 0x30
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041e0:	2300      	movs	r3, #0
 80041e2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 80041e4:	2300      	movs	r3, #0
 80041e6:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80041e8:	2300      	movs	r3, #0
 80041ea:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80041ec:	2300      	movs	r3, #0
 80041ee:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80041f0:	2300      	movs	r3, #0
 80041f2:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80041f8:	2300      	movs	r3, #0
 80041fa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80041fc:	2300      	movs	r3, #0
 80041fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8004200:	2300      	movs	r3, #0
 8004202:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0301 	and.w	r3, r3, #1
 800420c:	2b00      	cmp	r3, #0
 800420e:	d010      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004210:	4b6f      	ldr	r3, [pc, #444]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004212:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004216:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800421e:	496c      	ldr	r1, [pc, #432]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004220:	4313      	orrs	r3, r2
 8004222:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800422a:	2b00      	cmp	r3, #0
 800422c:	d101      	bne.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800422e:	2301      	movs	r3, #1
 8004230:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b00      	cmp	r3, #0
 800423c:	d010      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800423e:	4b64      	ldr	r3, [pc, #400]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004240:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004244:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800424c:	4960      	ldr	r1, [pc, #384]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800424e:	4313      	orrs	r3, r2
 8004250:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004258:	2b00      	cmp	r3, #0
 800425a:	d101      	bne.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 800425c:	2301      	movs	r3, #1
 800425e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 0304 	and.w	r3, r3, #4
 8004268:	2b00      	cmp	r3, #0
 800426a:	d017      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800426c:	4b58      	ldr	r3, [pc, #352]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800426e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004272:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427a:	4955      	ldr	r1, [pc, #340]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800427c:	4313      	orrs	r3, r2
 800427e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004286:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800428a:	d101      	bne.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 800428c:	2301      	movs	r3, #1
 800428e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004294:	2b00      	cmp	r3, #0
 8004296:	d101      	bne.n	800429c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8004298:	2301      	movs	r3, #1
 800429a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0308 	and.w	r3, r3, #8
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d017      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80042a8:	4b49      	ldr	r3, [pc, #292]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80042aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042b6:	4946      	ldr	r1, [pc, #280]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80042b8:	4313      	orrs	r3, r2
 80042ba:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042c6:	d101      	bne.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80042c8:	2301      	movs	r3, #1
 80042ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d101      	bne.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80042d4:	2301      	movs	r3, #1
 80042d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0320 	and.w	r3, r3, #32
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	f000 808a 	beq.w	80043fa <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80042e6:	2300      	movs	r3, #0
 80042e8:	60bb      	str	r3, [r7, #8]
 80042ea:	4b39      	ldr	r3, [pc, #228]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80042ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ee:	4a38      	ldr	r2, [pc, #224]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80042f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80042f6:	4b36      	ldr	r3, [pc, #216]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80042f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042fe:	60bb      	str	r3, [r7, #8]
 8004300:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004302:	4b34      	ldr	r3, [pc, #208]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a33      	ldr	r2, [pc, #204]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004308:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800430c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800430e:	f7fc fe99 	bl	8001044 <HAL_GetTick>
 8004312:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004314:	e008      	b.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004316:	f7fc fe95 	bl	8001044 <HAL_GetTick>
 800431a:	4602      	mov	r2, r0
 800431c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800431e:	1ad3      	subs	r3, r2, r3
 8004320:	2b02      	cmp	r3, #2
 8004322:	d901      	bls.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8004324:	2303      	movs	r3, #3
 8004326:	e278      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004328:	4b2a      	ldr	r3, [pc, #168]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004330:	2b00      	cmp	r3, #0
 8004332:	d0f0      	beq.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004334:	4b26      	ldr	r3, [pc, #152]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004336:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004338:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800433c:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800433e:	6a3b      	ldr	r3, [r7, #32]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d02f      	beq.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004348:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800434c:	6a3a      	ldr	r2, [r7, #32]
 800434e:	429a      	cmp	r2, r3
 8004350:	d028      	beq.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004352:	4b1f      	ldr	r3, [pc, #124]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004356:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800435a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800435c:	4b1e      	ldr	r3, [pc, #120]	@ (80043d8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800435e:	2201      	movs	r2, #1
 8004360:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004362:	4b1d      	ldr	r3, [pc, #116]	@ (80043d8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004364:	2200      	movs	r2, #0
 8004366:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004368:	4a19      	ldr	r2, [pc, #100]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800436a:	6a3b      	ldr	r3, [r7, #32]
 800436c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800436e:	4b18      	ldr	r3, [pc, #96]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004372:	f003 0301 	and.w	r3, r3, #1
 8004376:	2b01      	cmp	r3, #1
 8004378:	d114      	bne.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800437a:	f7fc fe63 	bl	8001044 <HAL_GetTick>
 800437e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004380:	e00a      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004382:	f7fc fe5f 	bl	8001044 <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004390:	4293      	cmp	r3, r2
 8004392:	d901      	bls.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	e240      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004398:	4b0d      	ldr	r3, [pc, #52]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800439a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800439c:	f003 0302 	and.w	r3, r3, #2
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d0ee      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043b0:	d114      	bne.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x204>
 80043b2:	4b07      	ldr	r3, [pc, #28]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043be:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80043c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043c6:	4902      	ldr	r1, [pc, #8]	@ (80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80043c8:	4313      	orrs	r3, r2
 80043ca:	608b      	str	r3, [r1, #8]
 80043cc:	e00c      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80043ce:	bf00      	nop
 80043d0:	40023800 	.word	0x40023800
 80043d4:	40007000 	.word	0x40007000
 80043d8:	42470e40 	.word	0x42470e40
 80043dc:	4b4a      	ldr	r3, [pc, #296]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	4a49      	ldr	r2, [pc, #292]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80043e2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80043e6:	6093      	str	r3, [r2, #8]
 80043e8:	4b47      	ldr	r3, [pc, #284]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80043ea:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043f4:	4944      	ldr	r1, [pc, #272]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80043f6:	4313      	orrs	r3, r2
 80043f8:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0310 	and.w	r3, r3, #16
 8004402:	2b00      	cmp	r3, #0
 8004404:	d004      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 800440c:	4b3f      	ldr	r3, [pc, #252]	@ (800450c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800440e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004418:	2b00      	cmp	r3, #0
 800441a:	d00a      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800441c:	4b3a      	ldr	r3, [pc, #232]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800441e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004422:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800442a:	4937      	ldr	r1, [pc, #220]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800442c:	4313      	orrs	r3, r2
 800442e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00a      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800443e:	4b32      	ldr	r3, [pc, #200]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004440:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004444:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800444c:	492e      	ldr	r1, [pc, #184]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800444e:	4313      	orrs	r3, r2
 8004450:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800445c:	2b00      	cmp	r3, #0
 800445e:	d011      	beq.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004460:	4b29      	ldr	r3, [pc, #164]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004462:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004466:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800446e:	4926      	ldr	r1, [pc, #152]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004470:	4313      	orrs	r3, r2
 8004472:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800447a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800447e:	d101      	bne.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8004480:	2301      	movs	r3, #1
 8004482:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800448c:	2b00      	cmp	r3, #0
 800448e:	d00a      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8004490:	4b1d      	ldr	r3, [pc, #116]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004492:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004496:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800449e:	491a      	ldr	r1, [pc, #104]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80044a0:	4313      	orrs	r3, r2
 80044a2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d011      	beq.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80044b2:	4b15      	ldr	r3, [pc, #84]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80044b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044b8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044c0:	4911      	ldr	r1, [pc, #68]	@ (8004508 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044d0:	d101      	bne.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80044d2:	2301      	movs	r3, #1
 80044d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80044d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d005      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044e4:	f040 80ff 	bne.w	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80044e8:	4b09      	ldr	r3, [pc, #36]	@ (8004510 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044ea:	2200      	movs	r2, #0
 80044ec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80044ee:	f7fc fda9 	bl	8001044 <HAL_GetTick>
 80044f2:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80044f4:	e00e      	b.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80044f6:	f7fc fda5 	bl	8001044 <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	2b02      	cmp	r3, #2
 8004502:	d907      	bls.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004504:	2303      	movs	r3, #3
 8004506:	e188      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004508:	40023800 	.word	0x40023800
 800450c:	424711e0 	.word	0x424711e0
 8004510:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004514:	4b7e      	ldr	r3, [pc, #504]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800451c:	2b00      	cmp	r3, #0
 800451e:	d1ea      	bne.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0301 	and.w	r3, r3, #1
 8004528:	2b00      	cmp	r3, #0
 800452a:	d003      	beq.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004530:	2b00      	cmp	r3, #0
 8004532:	d009      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800453c:	2b00      	cmp	r3, #0
 800453e:	d028      	beq.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004544:	2b00      	cmp	r3, #0
 8004546:	d124      	bne.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004548:	4b71      	ldr	r3, [pc, #452]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800454a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800454e:	0c1b      	lsrs	r3, r3, #16
 8004550:	f003 0303 	and.w	r3, r3, #3
 8004554:	3301      	adds	r3, #1
 8004556:	005b      	lsls	r3, r3, #1
 8004558:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800455a:	4b6d      	ldr	r3, [pc, #436]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800455c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004560:	0e1b      	lsrs	r3, r3, #24
 8004562:	f003 030f 	and.w	r3, r3, #15
 8004566:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	685a      	ldr	r2, [r3, #4]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	019b      	lsls	r3, r3, #6
 8004572:	431a      	orrs	r2, r3
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	085b      	lsrs	r3, r3, #1
 8004578:	3b01      	subs	r3, #1
 800457a:	041b      	lsls	r3, r3, #16
 800457c:	431a      	orrs	r2, r3
 800457e:	69bb      	ldr	r3, [r7, #24]
 8004580:	061b      	lsls	r3, r3, #24
 8004582:	431a      	orrs	r2, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	695b      	ldr	r3, [r3, #20]
 8004588:	071b      	lsls	r3, r3, #28
 800458a:	4961      	ldr	r1, [pc, #388]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800458c:	4313      	orrs	r3, r2
 800458e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0304 	and.w	r3, r3, #4
 800459a:	2b00      	cmp	r3, #0
 800459c:	d004      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045a6:	d00a      	beq.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d035      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045bc:	d130      	bne.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80045be:	4b54      	ldr	r3, [pc, #336]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80045c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045c4:	0c1b      	lsrs	r3, r3, #16
 80045c6:	f003 0303 	and.w	r3, r3, #3
 80045ca:	3301      	adds	r3, #1
 80045cc:	005b      	lsls	r3, r3, #1
 80045ce:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80045d0:	4b4f      	ldr	r3, [pc, #316]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80045d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045d6:	0f1b      	lsrs	r3, r3, #28
 80045d8:	f003 0307 	and.w	r3, r3, #7
 80045dc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685a      	ldr	r2, [r3, #4]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	019b      	lsls	r3, r3, #6
 80045e8:	431a      	orrs	r2, r3
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	085b      	lsrs	r3, r3, #1
 80045ee:	3b01      	subs	r3, #1
 80045f0:	041b      	lsls	r3, r3, #16
 80045f2:	431a      	orrs	r2, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	691b      	ldr	r3, [r3, #16]
 80045f8:	061b      	lsls	r3, r3, #24
 80045fa:	431a      	orrs	r2, r3
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	071b      	lsls	r3, r3, #28
 8004600:	4943      	ldr	r1, [pc, #268]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004602:	4313      	orrs	r3, r2
 8004604:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004608:	4b41      	ldr	r3, [pc, #260]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800460a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800460e:	f023 021f 	bic.w	r2, r3, #31
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004616:	3b01      	subs	r3, #1
 8004618:	493d      	ldr	r1, [pc, #244]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800461a:	4313      	orrs	r3, r2
 800461c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004628:	2b00      	cmp	r3, #0
 800462a:	d029      	beq.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004630:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004634:	d124      	bne.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004636:	4b36      	ldr	r3, [pc, #216]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004638:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800463c:	0c1b      	lsrs	r3, r3, #16
 800463e:	f003 0303 	and.w	r3, r3, #3
 8004642:	3301      	adds	r3, #1
 8004644:	005b      	lsls	r3, r3, #1
 8004646:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004648:	4b31      	ldr	r3, [pc, #196]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800464a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800464e:	0f1b      	lsrs	r3, r3, #28
 8004650:	f003 0307 	and.w	r3, r3, #7
 8004654:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	019b      	lsls	r3, r3, #6
 8004660:	431a      	orrs	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	68db      	ldr	r3, [r3, #12]
 8004666:	085b      	lsrs	r3, r3, #1
 8004668:	3b01      	subs	r3, #1
 800466a:	041b      	lsls	r3, r3, #16
 800466c:	431a      	orrs	r2, r3
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	061b      	lsls	r3, r3, #24
 8004672:	431a      	orrs	r2, r3
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	071b      	lsls	r3, r3, #28
 8004678:	4925      	ldr	r1, [pc, #148]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800467a:	4313      	orrs	r3, r2
 800467c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004688:	2b00      	cmp	r3, #0
 800468a:	d016      	beq.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685a      	ldr	r2, [r3, #4]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	019b      	lsls	r3, r3, #6
 8004696:	431a      	orrs	r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	085b      	lsrs	r3, r3, #1
 800469e:	3b01      	subs	r3, #1
 80046a0:	041b      	lsls	r3, r3, #16
 80046a2:	431a      	orrs	r2, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	691b      	ldr	r3, [r3, #16]
 80046a8:	061b      	lsls	r3, r3, #24
 80046aa:	431a      	orrs	r2, r3
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	695b      	ldr	r3, [r3, #20]
 80046b0:	071b      	lsls	r3, r3, #28
 80046b2:	4917      	ldr	r1, [pc, #92]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80046ba:	4b16      	ldr	r3, [pc, #88]	@ (8004714 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80046bc:	2201      	movs	r2, #1
 80046be:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80046c0:	f7fc fcc0 	bl	8001044 <HAL_GetTick>
 80046c4:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80046c6:	e008      	b.n	80046da <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80046c8:	f7fc fcbc 	bl	8001044 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d901      	bls.n	80046da <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e09f      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80046da:	4b0d      	ldr	r3, [pc, #52]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d0f0      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 80046e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	f040 8095 	bne.w	8004818 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80046ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80046f4:	f7fc fca6 	bl	8001044 <HAL_GetTick>
 80046f8:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80046fa:	e00f      	b.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80046fc:	f7fc fca2 	bl	8001044 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b02      	cmp	r3, #2
 8004708:	d908      	bls.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e085      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x642>
 800470e:	bf00      	nop
 8004710:	40023800 	.word	0x40023800
 8004714:	42470068 	.word	0x42470068
 8004718:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800471c:	4b41      	ldr	r3, [pc, #260]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004724:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004728:	d0e8      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0304 	and.w	r3, r3, #4
 8004732:	2b00      	cmp	r3, #0
 8004734:	d003      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800473a:	2b00      	cmp	r3, #0
 800473c:	d009      	beq.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004746:	2b00      	cmp	r3, #0
 8004748:	d02b      	beq.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800474e:	2b00      	cmp	r3, #0
 8004750:	d127      	bne.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8004752:	4b34      	ldr	r3, [pc, #208]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004754:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004758:	0c1b      	lsrs	r3, r3, #16
 800475a:	f003 0303 	and.w	r3, r3, #3
 800475e:	3301      	adds	r3, #1
 8004760:	005b      	lsls	r3, r3, #1
 8004762:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	699a      	ldr	r2, [r3, #24]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	69db      	ldr	r3, [r3, #28]
 800476c:	019b      	lsls	r3, r3, #6
 800476e:	431a      	orrs	r2, r3
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	085b      	lsrs	r3, r3, #1
 8004774:	3b01      	subs	r3, #1
 8004776:	041b      	lsls	r3, r3, #16
 8004778:	431a      	orrs	r2, r3
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800477e:	061b      	lsls	r3, r3, #24
 8004780:	4928      	ldr	r1, [pc, #160]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004782:	4313      	orrs	r3, r2
 8004784:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004788:	4b26      	ldr	r3, [pc, #152]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800478a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800478e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004796:	3b01      	subs	r3, #1
 8004798:	021b      	lsls	r3, r3, #8
 800479a:	4922      	ldr	r1, [pc, #136]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800479c:	4313      	orrs	r3, r2
 800479e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d01d      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047b6:	d118      	bne.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80047b8:	4b1a      	ldr	r3, [pc, #104]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80047ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047be:	0e1b      	lsrs	r3, r3, #24
 80047c0:	f003 030f 	and.w	r3, r3, #15
 80047c4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	699a      	ldr	r2, [r3, #24]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	69db      	ldr	r3, [r3, #28]
 80047ce:	019b      	lsls	r3, r3, #6
 80047d0:	431a      	orrs	r2, r3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a1b      	ldr	r3, [r3, #32]
 80047d6:	085b      	lsrs	r3, r3, #1
 80047d8:	3b01      	subs	r3, #1
 80047da:	041b      	lsls	r3, r3, #16
 80047dc:	431a      	orrs	r2, r3
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	061b      	lsls	r3, r3, #24
 80047e2:	4910      	ldr	r1, [pc, #64]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80047e4:	4313      	orrs	r3, r2
 80047e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80047ea:	4b0f      	ldr	r3, [pc, #60]	@ (8004828 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80047ec:	2201      	movs	r2, #1
 80047ee:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80047f0:	f7fc fc28 	bl	8001044 <HAL_GetTick>
 80047f4:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80047f6:	e008      	b.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80047f8:	f7fc fc24 	bl	8001044 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	2b02      	cmp	r3, #2
 8004804:	d901      	bls.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	e007      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800480a:	4b06      	ldr	r3, [pc, #24]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004812:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004816:	d1ef      	bne.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8004818:	2300      	movs	r3, #0
}
 800481a:	4618      	mov	r0, r3
 800481c:	3730      	adds	r7, #48	@ 0x30
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	40023800 	.word	0x40023800
 8004828:	42470070 	.word	0x42470070

0800482c <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800482c:	b480      	push	{r7}
 800482e:	b085      	sub	sp, #20
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1 | RCC_PERIPHCLK_I2S_APB2 | \
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800483a:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_CEC      | RCC_PERIPHCLK_FMPI2C1  | \
                                        RCC_PERIPHCLK_CLK48     | RCC_PERIPHCLK_SDIO     | \
                                        RCC_PERIPHCLK_SPDIFRX;

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM) >> RCC_PLLI2SCFGR_PLLI2SM_Pos);
 800483c:	4b5d      	ldr	r3, [pc, #372]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 800483e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004842:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800484a:	4b5a      	ldr	r3, [pc, #360]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 800484c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004850:	099b      	lsrs	r3, r3, #6
 8004852:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800485a:	4b56      	ldr	r3, [pc, #344]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 800485c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004860:	0c1b      	lsrs	r3, r3, #16
 8004862:	f003 0303 	and.w	r3, r3, #3
 8004866:	3301      	adds	r3, #1
 8004868:	005a      	lsls	r2, r3, #1
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800486e:	4b51      	ldr	r3, [pc, #324]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8004870:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004874:	0e1b      	lsrs	r3, r3, #24
 8004876:	f003 020f 	and.w	r2, r3, #15
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800487e:	4b4d      	ldr	r3, [pc, #308]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8004880:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004884:	0f1b      	lsrs	r3, r3, #28
 8004886:	f003 0207 	and.w	r2, r3, #7
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	615a      	str	r2, [r3, #20]
  /* Get the PLLSAI Clock configuration --------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIM = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM) >> RCC_PLLSAICFGR_PLLSAIM_Pos);
 800488e:	4b49      	ldr	r3, [pc, #292]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8004890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004894:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 800489c:	4b45      	ldr	r3, [pc, #276]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 800489e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048a2:	099b      	lsrs	r3, r3, #6
 80048a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	61da      	str	r2, [r3, #28]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80048ac:	4b41      	ldr	r3, [pc, #260]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80048ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048b2:	0c1b      	lsrs	r3, r3, #16
 80048b4:	f003 0303 	and.w	r3, r3, #3
 80048b8:	3301      	adds	r3, #1
 80048ba:	005a      	lsls	r2, r3, #1
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80048c0:	4b3c      	ldr	r3, [pc, #240]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80048c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048c6:	0e1b      	lsrs	r3, r3, #24
 80048c8:	f003 020f 	and.w	r2, r3, #15
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	625a      	str	r2, [r3, #36]	@ 0x24
  /* Get the PLLSAI/PLLI2S division factors ----------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) >> RCC_DCKCFGR_PLLI2SDIVQ_Pos);
 80048d0:	4b38      	ldr	r3, [pc, #224]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80048d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048d6:	f003 021f 	and.w	r2, r3, #31
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> RCC_DCKCFGR_PLLSAIDIVQ_Pos);
 80048de:	4b35      	ldr	r3, [pc, #212]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80048e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048e4:	0a1b      	lsrs	r3, r3, #8
 80048e6:	f003 021f 	and.w	r2, r3, #31
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 80048ee:	4b31      	ldr	r3, [pc, #196]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80048f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048f4:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the SAI2 clock configuration ----------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 80048fc:	4b2d      	ldr	r3, [pc, #180]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 80048fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004902:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2S APB1 clock configuration ------------------------------------*/
  PeriphClkInit->I2sApb1ClockSelection = __HAL_RCC_GET_I2S_APB1_SOURCE();
 800490a:	4b2a      	ldr	r3, [pc, #168]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 800490c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004910:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Get the I2S APB2 clock configuration ------------------------------------*/
  PeriphClkInit->I2sApb2ClockSelection = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8004918:	4b26      	ldr	r3, [pc, #152]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 800491a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800491e:	f003 52c0 	and.w	r2, r3, #402653184	@ 0x18000000
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8004926:	4b23      	ldr	r3, [pc, #140]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800492e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8004930:	4b20      	ldr	r3, [pc, #128]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8004932:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004934:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	431a      	orrs	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the CEC clock configuration -----------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 8004940:	4b1c      	ldr	r3, [pc, #112]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8004942:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004946:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the FMPI2C1 clock configuration -------------------------------------*/
  PeriphClkInit->Fmpi2c1ClockSelection = __HAL_RCC_GET_FMPI2C1_SOURCE();
 800494e:	4b19      	ldr	r3, [pc, #100]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8004950:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004954:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the CLK48 clock configuration ----------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 800495c:	4b15      	ldr	r3, [pc, #84]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 800495e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004962:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the SDIO clock configuration ----------------------------------------*/
  PeriphClkInit->SdioClockSelection = __HAL_RCC_GET_SDIO_SOURCE();
 800496a:	4b12      	ldr	r3, [pc, #72]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 800496c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004970:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the SPDIFRX clock configuration -------------------------------------*/
  PeriphClkInit->SpdifClockSelection = __HAL_RCC_GET_SPDIFRX_SOURCE();
 8004978:	4b0e      	ldr	r3, [pc, #56]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 800497a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800497e:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
 8004986:	4b0b      	ldr	r3, [pc, #44]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKConfig+0x188>)
 8004988:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800498c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d104      	bne.n	800499e <HAL_RCCEx_GetPeriphCLKConfig+0x172>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 800499c:	e003      	b.n	80049a6 <HAL_RCCEx_GetPeriphCLKConfig+0x17a>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2201      	movs	r2, #1
 80049a2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 80049a6:	bf00      	nop
 80049a8:	3714      	adds	r7, #20
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr
 80049b2:	bf00      	nop
 80049b4:	40023800 	.word	0x40023800

080049b8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b089      	sub	sp, #36	@ 0x24
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 80049c0:	2300      	movs	r3, #0
 80049c2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80049c4:	2300      	movs	r3, #0
 80049c6:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80049c8:	2300      	movs	r3, #0
 80049ca:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 80049cc:	2300      	movs	r3, #0
 80049ce:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80049d0:	2300      	movs	r3, #0
 80049d2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80049d4:	2300      	movs	r3, #0
 80049d6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	3b01      	subs	r3, #1
 80049dc:	2b07      	cmp	r3, #7
 80049de:	f200 8224 	bhi.w	8004e2a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80049e2:	a201      	add	r2, pc, #4	@ (adr r2, 80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80049e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049e8:	08004beb 	.word	0x08004beb
 80049ec:	08004d15 	.word	0x08004d15
 80049f0:	08004e2b 	.word	0x08004e2b
 80049f4:	08004a09 	.word	0x08004a09
 80049f8:	08004e2b 	.word	0x08004e2b
 80049fc:	08004e2b 	.word	0x08004e2b
 8004a00:	08004e2b 	.word	0x08004e2b
 8004a04:	08004a09 	.word	0x08004a09
  {
    case RCC_PERIPHCLK_SAI1:
    case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 8004a08:	4ba8      	ldr	r3, [pc, #672]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004a0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a0e:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
 8004a16:	613b      	str	r3, [r7, #16]
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004a1e:	f000 80d6 	beq.w	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004a28:	f200 80dd 	bhi.w	8004be6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004a32:	f000 809f 	beq.w	8004b74 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004a3c:	f200 80d3 	bhi.w	8004be6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a46:	d05b      	beq.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a4e:	f200 80ca 	bhi.w	8004be6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a58:	f000 80b6 	beq.w	8004bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a62:	f200 80c0 	bhi.w	8004be6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a6c:	f000 8082 	beq.w	8004b74 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a76:	f200 80b6 	bhi.w	8004be6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d004      	beq.n	8004a8a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a86:	d03b      	beq.n	8004b00 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
        default :
        {
          break;
 8004a88:	e0ad      	b.n	8004be6 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004a8a:	4b88      	ldr	r3, [pc, #544]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d109      	bne.n	8004aaa <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 8004a96:	4b85      	ldr	r3, [pc, #532]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004aa0:	4a83      	ldr	r2, [pc, #524]	@ (8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004aa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aa6:	61bb      	str	r3, [r7, #24]
 8004aa8:	e008      	b.n	8004abc <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 8004aaa:	4b80      	ldr	r3, [pc, #512]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ab0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ab4:	4a7f      	ldr	r2, [pc, #508]	@ (8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aba:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 8004abc:	4b7b      	ldr	r3, [pc, #492]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ac2:	0e1b      	lsrs	r3, r3, #24
 8004ac4:	f003 030f 	and.w	r3, r3, #15
 8004ac8:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U)) / (tmpreg1);
 8004aca:	4b78      	ldr	r3, [pc, #480]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ad0:	099b      	lsrs	r3, r3, #6
 8004ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ad6:	69ba      	ldr	r2, [r7, #24]
 8004ad8:	fb03 f202 	mul.w	r2, r3, r2
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ae2:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 8004ae4:	4b71      	ldr	r3, [pc, #452]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004ae6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004aea:	0a1b      	lsrs	r3, r3, #8
 8004aec:	f003 031f 	and.w	r3, r3, #31
 8004af0:	3301      	adds	r3, #1
 8004af2:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 8004af4:	69fa      	ldr	r2, [r7, #28]
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004afc:	61fb      	str	r3, [r7, #28]
          break;
 8004afe:	e073      	b.n	8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004b00:	4b6a      	ldr	r3, [pc, #424]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d109      	bne.n	8004b20 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004b0c:	4b67      	ldr	r3, [pc, #412]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004b0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b12:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b16:	4a66      	ldr	r2, [pc, #408]	@ (8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b1c:	61bb      	str	r3, [r7, #24]
 8004b1e:	e008      	b.n	8004b32 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 8004b20:	4b62      	ldr	r3, [pc, #392]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004b22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b26:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b2a:	4a62      	ldr	r2, [pc, #392]	@ (8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004b2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b30:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 8004b32:	4b5e      	ldr	r3, [pc, #376]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004b34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b38:	0e1b      	lsrs	r3, r3, #24
 8004b3a:	f003 030f 	and.w	r3, r3, #15
 8004b3e:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U)) / (tmpreg1);
 8004b40:	4b5a      	ldr	r3, [pc, #360]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004b42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b46:	099b      	lsrs	r3, r3, #6
 8004b48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b4c:	69ba      	ldr	r2, [r7, #24]
 8004b4e:	fb03 f202 	mul.w	r2, r3, r2
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b58:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 8004b5a:	4b54      	ldr	r3, [pc, #336]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004b5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b60:	f003 031f 	and.w	r3, r3, #31
 8004b64:	3301      	adds	r3, #1
 8004b66:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 8004b68:	69fa      	ldr	r2, [r7, #28]
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b70:	61fb      	str	r3, [r7, #28]
          break;
 8004b72:	e039      	b.n	8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004b74:	4b4d      	ldr	r3, [pc, #308]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d108      	bne.n	8004b92 <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004b80:	4b4a      	ldr	r3, [pc, #296]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b88:	4a49      	ldr	r2, [pc, #292]	@ (8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b8e:	61bb      	str	r3, [r7, #24]
 8004b90:	e007      	b.n	8004ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8004b92:	4b46      	ldr	r3, [pc, #280]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b9a:	4a46      	ldr	r2, [pc, #280]	@ (8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ba0:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 8004ba2:	4b42      	ldr	r3, [pc, #264]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	0f1b      	lsrs	r3, r3, #28
 8004ba8:	f003 0307 	and.w	r3, r3, #7
 8004bac:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U)) / (tmpreg1);
 8004bae:	4b3f      	ldr	r3, [pc, #252]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	099b      	lsrs	r3, r3, #6
 8004bb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bb8:	69ba      	ldr	r2, [r7, #24]
 8004bba:	fb03 f202 	mul.w	r2, r3, r2
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc4:	61fb      	str	r3, [r7, #28]
          break;
 8004bc6:	e00f      	b.n	8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 8004bc8:	4b3b      	ldr	r3, [pc, #236]	@ (8004cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8004bca:	61fb      	str	r3, [r7, #28]
          break;
 8004bcc:	e00c      	b.n	8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004bce:	4b37      	ldr	r3, [pc, #220]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d102      	bne.n	8004be0 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 8004bda:	4b35      	ldr	r3, [pc, #212]	@ (8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004bdc:	61fb      	str	r3, [r7, #28]
          break;
 8004bde:	e003      	b.n	8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 8004be0:	4b34      	ldr	r3, [pc, #208]	@ (8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004be2:	61fb      	str	r3, [r7, #28]
          break;
 8004be4:	e000      	b.n	8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 8004be6:	bf00      	nop
        }
      }
      break;
 8004be8:	e120      	b.n	8004e2c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 8004bea:	4b30      	ldr	r3, [pc, #192]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004bec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bf0:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8004bf4:	60fb      	str	r3, [r7, #12]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8004bfc:	d079      	beq.n	8004cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8004c04:	f200 8082 	bhi.w	8004d0c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c0e:	d03c      	beq.n	8004c8a <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c16:	d879      	bhi.n	8004d0c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d006      	beq.n	8004c2c <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004c24:	d172      	bne.n	8004d0c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004c26:	4b24      	ldr	r3, [pc, #144]	@ (8004cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8004c28:	61fb      	str	r3, [r7, #28]
          break;
 8004c2a:	e072      	b.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004c2c:	4b1f      	ldr	r3, [pc, #124]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c34:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c38:	d109      	bne.n	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004c3a:	4b1c      	ldr	r3, [pc, #112]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004c3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c44:	4a1b      	ldr	r2, [pc, #108]	@ (8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c4a:	61bb      	str	r3, [r7, #24]
 8004c4c:	e008      	b.n	8004c60 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004c4e:	4b17      	ldr	r3, [pc, #92]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004c50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c58:	4a15      	ldr	r2, [pc, #84]	@ (8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c5e:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004c60:	4b12      	ldr	r3, [pc, #72]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004c62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c66:	099b      	lsrs	r3, r3, #6
 8004c68:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	fb02 f303 	mul.w	r3, r2, r3
 8004c72:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004c74:	4b0d      	ldr	r3, [pc, #52]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004c76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c7a:	0f1b      	lsrs	r3, r3, #28
 8004c7c:	f003 0307 	and.w	r3, r3, #7
 8004c80:	68ba      	ldr	r2, [r7, #8]
 8004c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c86:	61fb      	str	r3, [r7, #28]
          break;
 8004c88:	e043      	b.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004c8a:	4b08      	ldr	r3, [pc, #32]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c96:	d111      	bne.n	8004cbc <HAL_RCCEx_GetPeriphCLKFreq+0x304>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004c98:	4b04      	ldr	r3, [pc, #16]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ca0:	4a04      	ldr	r2, [pc, #16]	@ (8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004ca2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ca6:	61bb      	str	r3, [r7, #24]
 8004ca8:	e010      	b.n	8004ccc <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8004caa:	bf00      	nop
 8004cac:	40023800 	.word	0x40023800
 8004cb0:	00f42400 	.word	0x00f42400
 8004cb4:	01312d00 	.word	0x01312d00
 8004cb8:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004cbc:	4b5f      	ldr	r3, [pc, #380]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004cc4:	4a5e      	ldr	r2, [pc, #376]	@ (8004e40 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004cc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cca:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8004ccc:	4b5b      	ldr	r3, [pc, #364]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	099b      	lsrs	r3, r3, #6
 8004cd2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	fb02 f303 	mul.w	r3, r2, r3
 8004cdc:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8004cde:	4b57      	ldr	r3, [pc, #348]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	0f1b      	lsrs	r3, r3, #28
 8004ce4:	f003 0307 	and.w	r3, r3, #7
 8004ce8:	68ba      	ldr	r2, [r7, #8]
 8004cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cee:	61fb      	str	r3, [r7, #28]
          break;
 8004cf0:	e00f      	b.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004cf2:	4b52      	ldr	r3, [pc, #328]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cfa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cfe:	d102      	bne.n	8004d06 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            frequency = HSE_VALUE;
 8004d00:	4b50      	ldr	r3, [pc, #320]	@ (8004e44 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8004d02:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8004d04:	e005      	b.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
            frequency = HSI_VALUE;
 8004d06:	4b4e      	ldr	r3, [pc, #312]	@ (8004e40 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004d08:	61fb      	str	r3, [r7, #28]
          break;
 8004d0a:	e002      	b.n	8004d12 <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	61fb      	str	r3, [r7, #28]
          break;
 8004d10:	bf00      	nop
        }
      }
      break;
 8004d12:	e08b      	b.n	8004e2c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8004d14:	4b49      	ldr	r3, [pc, #292]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004d16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d1a:	f003 53c0 	and.w	r3, r3, #402653184	@ 0x18000000
 8004d1e:	60fb      	str	r3, [r7, #12]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004d26:	d06f      	beq.n	8004e08 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004d2e:	d878      	bhi.n	8004e22 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d36:	d03c      	beq.n	8004db2 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d3e:	d870      	bhi.n	8004e22 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d006      	beq.n	8004d54 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d4c:	d169      	bne.n	8004e22 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004d4e:	4b3e      	ldr	r3, [pc, #248]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x490>)
 8004d50:	61fb      	str	r3, [r7, #28]
          break;
 8004d52:	e069      	b.n	8004e28 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004d54:	4b39      	ldr	r3, [pc, #228]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d5c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d60:	d109      	bne.n	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004d62:	4b36      	ldr	r3, [pc, #216]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004d64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d68:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d6c:	4a35      	ldr	r2, [pc, #212]	@ (8004e44 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8004d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d72:	61bb      	str	r3, [r7, #24]
 8004d74:	e008      	b.n	8004d88 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004d76:	4b31      	ldr	r3, [pc, #196]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004d78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d80:	4a2f      	ldr	r2, [pc, #188]	@ (8004e40 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d86:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004d88:	4b2c      	ldr	r3, [pc, #176]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004d8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d8e:	099b      	lsrs	r3, r3, #6
 8004d90:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d94:	69bb      	ldr	r3, [r7, #24]
 8004d96:	fb02 f303 	mul.w	r3, r2, r3
 8004d9a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004d9c:	4b27      	ldr	r3, [pc, #156]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004d9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004da2:	0f1b      	lsrs	r3, r3, #28
 8004da4:	f003 0307 	and.w	r3, r3, #7
 8004da8:	68ba      	ldr	r2, [r7, #8]
 8004daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dae:	61fb      	str	r3, [r7, #28]
          break;
 8004db0:	e03a      	b.n	8004e28 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004db2:	4b22      	ldr	r3, [pc, #136]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004dbe:	d108      	bne.n	8004dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004dc0:	4b1e      	ldr	r3, [pc, #120]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004dc8:	4a1e      	ldr	r2, [pc, #120]	@ (8004e44 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8004dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dce:	61bb      	str	r3, [r7, #24]
 8004dd0:	e007      	b.n	8004de2 <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004dd2:	4b1a      	ldr	r3, [pc, #104]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004dda:	4a19      	ldr	r2, [pc, #100]	@ (8004e40 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004de0:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8004de2:	4b16      	ldr	r3, [pc, #88]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	099b      	lsrs	r3, r3, #6
 8004de8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	fb02 f303 	mul.w	r3, r2, r3
 8004df2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8004df4:	4b11      	ldr	r3, [pc, #68]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	0f1b      	lsrs	r3, r3, #28
 8004dfa:	f003 0307 	and.w	r3, r3, #7
 8004dfe:	68ba      	ldr	r2, [r7, #8]
 8004e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e04:	61fb      	str	r3, [r7, #28]
          break;
 8004e06:	e00f      	b.n	8004e28 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004e08:	4b0c      	ldr	r3, [pc, #48]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e14:	d102      	bne.n	8004e1c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          {
            frequency = HSE_VALUE;
 8004e16:	4b0b      	ldr	r3, [pc, #44]	@ (8004e44 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8004e18:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8004e1a:	e005      	b.n	8004e28 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HSI_VALUE;
 8004e1c:	4b08      	ldr	r3, [pc, #32]	@ (8004e40 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004e1e:	61fb      	str	r3, [r7, #28]
          break;
 8004e20:	e002      	b.n	8004e28 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004e22:	2300      	movs	r3, #0
 8004e24:	61fb      	str	r3, [r7, #28]
          break;
 8004e26:	bf00      	nop
        }
      }
      break;
 8004e28:	e000      	b.n	8004e2c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    default:
    {
      break;
 8004e2a:	bf00      	nop
    }
  }
  return frequency;
 8004e2c:	69fb      	ldr	r3, [r7, #28]
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3724      	adds	r7, #36	@ 0x24
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	40023800 	.word	0x40023800
 8004e40:	00f42400 	.word	0x00f42400
 8004e44:	01312d00 	.word	0x01312d00
 8004e48:	00bb8000 	.word	0x00bb8000

08004e4c <HAL_RCCEx_SelectLSEMode>:
  *            @arg RCC_LSE_LOWPOWER_MODE:  LSE oscillator in low power mode selection
  *            @arg RCC_LSE_HIGHDRIVE_MODE: LSE oscillator in High Drive mode selection
  * @retval None
  */
void HAL_RCCEx_SelectLSEMode(uint8_t Mode)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	4603      	mov	r3, r0
 8004e54:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE_MODE(Mode));
  if (Mode == RCC_LSE_HIGHDRIVE_MODE)
 8004e56:	79fb      	ldrb	r3, [r7, #7]
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d106      	bne.n	8004e6a <HAL_RCCEx_SelectLSEMode+0x1e>
  {
    SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 8004e5c:	4b09      	ldr	r3, [pc, #36]	@ (8004e84 <HAL_RCCEx_SelectLSEMode+0x38>)
 8004e5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e60:	4a08      	ldr	r2, [pc, #32]	@ (8004e84 <HAL_RCCEx_SelectLSEMode+0x38>)
 8004e62:	f043 0308 	orr.w	r3, r3, #8
 8004e66:	6713      	str	r3, [r2, #112]	@ 0x70
  }
  else
  {
    CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
  }
}
 8004e68:	e005      	b.n	8004e76 <HAL_RCCEx_SelectLSEMode+0x2a>
    CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 8004e6a:	4b06      	ldr	r3, [pc, #24]	@ (8004e84 <HAL_RCCEx_SelectLSEMode+0x38>)
 8004e6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e6e:	4a05      	ldr	r2, [pc, #20]	@ (8004e84 <HAL_RCCEx_SelectLSEMode+0x38>)
 8004e70:	f023 0308 	bic.w	r3, r3, #8
 8004e74:	6713      	str	r3, [r2, #112]	@ 0x70
}
 8004e76:	bf00      	nop
 8004e78:	370c      	adds	r7, #12
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
 8004e82:	bf00      	nop
 8004e84:	40023800 	.word	0x40023800

08004e88 <HAL_RCCEx_EnablePLLI2S>:
  * @param  PLLI2SInit  pointer to an RCC_PLLI2SInitTypeDef structure that
  *         contains the configuration information for the PLLI2S
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
#if defined(RCC_PLLI2SCFGR_PLLI2SQ)
  assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SInit->PLLI2SQ));
#endif /* RCC_PLLI2SCFGR_PLLI2SQ */

  /* Disable the PLLI2S */
  __HAL_RCC_PLLI2S_DISABLE();
 8004e90:	4b23      	ldr	r3, [pc, #140]	@ (8004f20 <HAL_RCCEx_EnablePLLI2S+0x98>)
 8004e92:	2200      	movs	r2, #0
 8004e94:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is disabled */
  tickstart = HAL_GetTick();
 8004e96:	f7fc f8d5 	bl	8001044 <HAL_GetTick>
 8004e9a:	60f8      	str	r0, [r7, #12]
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) != RESET)
 8004e9c:	e008      	b.n	8004eb0 <HAL_RCCEx_EnablePLLI2S+0x28>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e9e:	f7fc f8d1 	bl	8001044 <HAL_GetTick>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	1ad3      	subs	r3, r2, r3
 8004ea8:	2b02      	cmp	r3, #2
 8004eaa:	d901      	bls.n	8004eb0 <HAL_RCCEx_EnablePLLI2S+0x28>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8004eac:	2303      	movs	r3, #3
 8004eae:	e033      	b.n	8004f18 <HAL_RCCEx_EnablePLLI2S+0x90>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) != RESET)
 8004eb0:	4b1c      	ldr	r3, [pc, #112]	@ (8004f24 <HAL_RCCEx_EnablePLLI2S+0x9c>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d1f0      	bne.n	8004e9e <HAL_RCCEx_EnablePLLI2S+0x16>
#if defined(STM32F446xx)
  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
  /* I2SPCLK = PLLI2S_VCO / PLLI2SP */
  /* I2SQCLK = PLLI2S_VCO / PLLI2SQ */
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SM, PLLI2SInit->PLLI2SN, \
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	019b      	lsls	r3, r3, #6
 8004ec6:	431a      	orrs	r2, r3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	085b      	lsrs	r3, r3, #1
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	041b      	lsls	r3, r3, #16
 8004ed2:	431a      	orrs	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	061b      	lsls	r3, r3, #24
 8004eda:	431a      	orrs	r2, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	071b      	lsls	r3, r3, #28
 8004ee2:	4910      	ldr	r1, [pc, #64]	@ (8004f24 <HAL_RCCEx_EnablePLLI2S+0x9c>)
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
#endif /* STM32F446xx */

  /* Enable the PLLI2S */
  __HAL_RCC_PLLI2S_ENABLE();
 8004eea:	4b0d      	ldr	r3, [pc, #52]	@ (8004f20 <HAL_RCCEx_EnablePLLI2S+0x98>)
 8004eec:	2201      	movs	r2, #1
 8004eee:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is ready */
  tickstart = HAL_GetTick();
 8004ef0:	f7fc f8a8 	bl	8001044 <HAL_GetTick>
 8004ef4:	60f8      	str	r0, [r7, #12]
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET)
 8004ef6:	e008      	b.n	8004f0a <HAL_RCCEx_EnablePLLI2S+0x82>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004ef8:	f7fc f8a4 	bl	8001044 <HAL_GetTick>
 8004efc:	4602      	mov	r2, r0
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	2b02      	cmp	r3, #2
 8004f04:	d901      	bls.n	8004f0a <HAL_RCCEx_EnablePLLI2S+0x82>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8004f06:	2303      	movs	r3, #3
 8004f08:	e006      	b.n	8004f18 <HAL_RCCEx_EnablePLLI2S+0x90>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET)
 8004f0a:	4b06      	ldr	r3, [pc, #24]	@ (8004f24 <HAL_RCCEx_EnablePLLI2S+0x9c>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d0f0      	beq.n	8004ef8 <HAL_RCCEx_EnablePLLI2S+0x70>
    }
  }

  return HAL_OK;
 8004f16:	2300      	movs	r3, #0
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3710      	adds	r7, #16
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	42470068 	.word	0x42470068
 8004f24:	40023800 	.word	0x40023800

08004f28 <HAL_RCCEx_DisablePLLI2S>:
/**
  * @brief  Disable PLLI2S.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Disable the PLLI2S */
  __HAL_RCC_PLLI2S_DISABLE();
 8004f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8004f64 <HAL_RCCEx_DisablePLLI2S+0x3c>)
 8004f30:	2200      	movs	r2, #0
 8004f32:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is disabled */
  tickstart = HAL_GetTick();
 8004f34:	f7fc f886 	bl	8001044 <HAL_GetTick>
 8004f38:	6078      	str	r0, [r7, #4]
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8004f3a:	e008      	b.n	8004f4e <HAL_RCCEx_DisablePLLI2S+0x26>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004f3c:	f7fc f882 	bl	8001044 <HAL_GetTick>
 8004f40:	4602      	mov	r2, r0
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	2b02      	cmp	r3, #2
 8004f48:	d901      	bls.n	8004f4e <HAL_RCCEx_DisablePLLI2S+0x26>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e006      	b.n	8004f5c <HAL_RCCEx_DisablePLLI2S+0x34>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8004f4e:	4b06      	ldr	r3, [pc, #24]	@ (8004f68 <HAL_RCCEx_DisablePLLI2S+0x40>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d1f0      	bne.n	8004f3c <HAL_RCCEx_DisablePLLI2S+0x14>
    }
  }

  return HAL_OK;
 8004f5a:	2300      	movs	r3, #0
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3708      	adds	r7, #8
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}
 8004f64:	42470068 	.word	0x42470068
 8004f68:	40023800 	.word	0x40023800

08004f6c <HAL_RCCEx_EnablePLLSAI>:
  * @param  PLLSAIInit  pointer to an RCC_PLLSAIInitTypeDef structure that
  *         contains the configuration information for the PLLSAI
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI(RCC_PLLSAIInitTypeDef  *PLLSAIInit)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
#if defined(RCC_PLLSAICFGR_PLLSAIR)
  assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIInit->PLLSAIR));
#endif /* RCC_PLLSAICFGR_PLLSAIR */

  /* Disable the PLLSAI */
  __HAL_RCC_PLLSAI_DISABLE();
 8004f74:	4b22      	ldr	r3, [pc, #136]	@ (8005000 <HAL_RCCEx_EnablePLLSAI+0x94>)
 8004f76:	2200      	movs	r2, #0
 8004f78:	601a      	str	r2, [r3, #0]

  /* Wait till PLLSAI is disabled */
  tickstart = HAL_GetTick();
 8004f7a:	f7fc f863 	bl	8001044 <HAL_GetTick>
 8004f7e:	60f8      	str	r0, [r7, #12]
  while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004f80:	e008      	b.n	8004f94 <HAL_RCCEx_EnablePLLSAI+0x28>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004f82:	f7fc f85f 	bl	8001044 <HAL_GetTick>
 8004f86:	4602      	mov	r2, r0
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	2b02      	cmp	r3, #2
 8004f8e:	d901      	bls.n	8004f94 <HAL_RCCEx_EnablePLLSAI+0x28>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8004f90:	2303      	movs	r3, #3
 8004f92:	e031      	b.n	8004ff8 <HAL_RCCEx_EnablePLLSAI+0x8c>
  while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004f94:	4b1b      	ldr	r3, [pc, #108]	@ (8005004 <HAL_RCCEx_EnablePLLSAI+0x98>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fa0:	d0ef      	beq.n	8004f82 <HAL_RCCEx_EnablePLLSAI+0x16>
#if defined(STM32F446xx)
  /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLSAIN/PLLSAIM) */
  /* SAIPCLK = PLLSAI_VCO / PLLSAIP */
  /* SAIQCLK = PLLSAI_VCO / PLLSAIQ */
  /* SAIRCLK = PLLSAI_VCO / PLLSAIR */
  __HAL_RCC_PLLSAI_CONFIG(PLLSAIInit->PLLSAIM, PLLSAIInit->PLLSAIN, \
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	019b      	lsls	r3, r3, #6
 8004fac:	431a      	orrs	r2, r3
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	085b      	lsrs	r3, r3, #1
 8004fb4:	3b01      	subs	r3, #1
 8004fb6:	041b      	lsls	r3, r3, #16
 8004fb8:	431a      	orrs	r2, r3
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	061b      	lsls	r3, r3, #24
 8004fc0:	4910      	ldr	r1, [pc, #64]	@ (8005004 <HAL_RCCEx_EnablePLLSAI+0x98>)
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  /* SAIRCLK = PLLSAI_VCO / PLLSAIR */
  __HAL_RCC_PLLSAI_CONFIG(PLLSAIInit->PLLSAIN, PLLSAIInit->PLLSAIQ, PLLSAIInit->PLLSAIR);
#endif /* STM32F446xx */

  /* Enable the PLLSAI */
  __HAL_RCC_PLLSAI_ENABLE();
 8004fc8:	4b0d      	ldr	r3, [pc, #52]	@ (8005000 <HAL_RCCEx_EnablePLLSAI+0x94>)
 8004fca:	2201      	movs	r2, #1
 8004fcc:	601a      	str	r2, [r3, #0]

  /* Wait till PLLSAI is ready */
  tickstart = HAL_GetTick();
 8004fce:	f7fc f839 	bl	8001044 <HAL_GetTick>
 8004fd2:	60f8      	str	r0, [r7, #12]
  while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004fd4:	e008      	b.n	8004fe8 <HAL_RCCEx_EnablePLLSAI+0x7c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004fd6:	f7fc f835 	bl	8001044 <HAL_GetTick>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d901      	bls.n	8004fe8 <HAL_RCCEx_EnablePLLSAI+0x7c>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e007      	b.n	8004ff8 <HAL_RCCEx_EnablePLLSAI+0x8c>
  while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004fe8:	4b06      	ldr	r3, [pc, #24]	@ (8005004 <HAL_RCCEx_EnablePLLSAI+0x98>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ff0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ff4:	d1ef      	bne.n	8004fd6 <HAL_RCCEx_EnablePLLSAI+0x6a>
    }
  }

  return HAL_OK;
 8004ff6:	2300      	movs	r3, #0
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3710      	adds	r7, #16
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}
 8005000:	42470070 	.word	0x42470070
 8005004:	40023800 	.word	0x40023800

08005008 <HAL_RCCEx_DisablePLLSAI>:
/**
  * @brief  Disable PLLSAI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI(void)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b082      	sub	sp, #8
 800500c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Disable the PLLSAI */
  __HAL_RCC_PLLSAI_DISABLE();
 800500e:	4b0e      	ldr	r3, [pc, #56]	@ (8005048 <HAL_RCCEx_DisablePLLSAI+0x40>)
 8005010:	2200      	movs	r2, #0
 8005012:	601a      	str	r2, [r3, #0]

  /* Wait till PLLSAI is disabled */
  tickstart = HAL_GetTick();
 8005014:	f7fc f816 	bl	8001044 <HAL_GetTick>
 8005018:	6078      	str	r0, [r7, #4]
  while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800501a:	e008      	b.n	800502e <HAL_RCCEx_DisablePLLSAI+0x26>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800501c:	f7fc f812 	bl	8001044 <HAL_GetTick>
 8005020:	4602      	mov	r2, r0
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	2b02      	cmp	r3, #2
 8005028:	d901      	bls.n	800502e <HAL_RCCEx_DisablePLLSAI+0x26>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	e007      	b.n	800503e <HAL_RCCEx_DisablePLLSAI+0x36>
  while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800502e:	4b07      	ldr	r3, [pc, #28]	@ (800504c <HAL_RCCEx_DisablePLLSAI+0x44>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005036:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800503a:	d0ef      	beq.n	800501c <HAL_RCCEx_DisablePLLSAI+0x14>
    }
  }

  return HAL_OK;
 800503c:	2300      	movs	r3, #0
}
 800503e:	4618      	mov	r0, r3
 8005040:	3708      	adds	r7, #8
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}
 8005046:	bf00      	nop
 8005048:	42470070 	.word	0x42470070
 800504c:	40023800 	.word	0x40023800

08005050 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005050:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005054:	b0a6      	sub	sp, #152	@ 0x98
 8005056:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005058:	2300      	movs	r3, #0
 800505a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 800505e:	2300      	movs	r3, #0
 8005060:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8005064:	2300      	movs	r3, #0
 8005066:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 800506a:	2300      	movs	r3, #0
 800506c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8005070:	2300      	movs	r3, #0
 8005072:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005076:	4bc8      	ldr	r3, [pc, #800]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x348>)
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	f003 030c 	and.w	r3, r3, #12
 800507e:	2b0c      	cmp	r3, #12
 8005080:	f200 817e 	bhi.w	8005380 <HAL_RCC_GetSysClockFreq+0x330>
 8005084:	a201      	add	r2, pc, #4	@ (adr r2, 800508c <HAL_RCC_GetSysClockFreq+0x3c>)
 8005086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800508a:	bf00      	nop
 800508c:	080050c1 	.word	0x080050c1
 8005090:	08005381 	.word	0x08005381
 8005094:	08005381 	.word	0x08005381
 8005098:	08005381 	.word	0x08005381
 800509c:	080050c9 	.word	0x080050c9
 80050a0:	08005381 	.word	0x08005381
 80050a4:	08005381 	.word	0x08005381
 80050a8:	08005381 	.word	0x08005381
 80050ac:	080050d1 	.word	0x080050d1
 80050b0:	08005381 	.word	0x08005381
 80050b4:	08005381 	.word	0x08005381
 80050b8:	08005381 	.word	0x08005381
 80050bc:	0800523b 	.word	0x0800523b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050c0:	4bb6      	ldr	r3, [pc, #728]	@ (800539c <HAL_RCC_GetSysClockFreq+0x34c>)
 80050c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80050c6:	e15f      	b.n	8005388 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050c8:	4bb5      	ldr	r3, [pc, #724]	@ (80053a0 <HAL_RCC_GetSysClockFreq+0x350>)
 80050ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80050ce:	e15b      	b.n	8005388 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050d0:	4bb1      	ldr	r3, [pc, #708]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x348>)
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80050dc:	4bae      	ldr	r3, [pc, #696]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x348>)
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d031      	beq.n	800514c <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050e8:	4bab      	ldr	r3, [pc, #684]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x348>)
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	099b      	lsrs	r3, r3, #6
 80050ee:	2200      	movs	r2, #0
 80050f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80050f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80050f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80050f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050fa:	663b      	str	r3, [r7, #96]	@ 0x60
 80050fc:	2300      	movs	r3, #0
 80050fe:	667b      	str	r3, [r7, #100]	@ 0x64
 8005100:	4ba7      	ldr	r3, [pc, #668]	@ (80053a0 <HAL_RCC_GetSysClockFreq+0x350>)
 8005102:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8005106:	462a      	mov	r2, r5
 8005108:	fb03 f202 	mul.w	r2, r3, r2
 800510c:	2300      	movs	r3, #0
 800510e:	4621      	mov	r1, r4
 8005110:	fb01 f303 	mul.w	r3, r1, r3
 8005114:	4413      	add	r3, r2
 8005116:	4aa2      	ldr	r2, [pc, #648]	@ (80053a0 <HAL_RCC_GetSysClockFreq+0x350>)
 8005118:	4621      	mov	r1, r4
 800511a:	fba1 1202 	umull	r1, r2, r1, r2
 800511e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005120:	460a      	mov	r2, r1
 8005122:	67ba      	str	r2, [r7, #120]	@ 0x78
 8005124:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005126:	4413      	add	r3, r2
 8005128:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800512a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800512e:	2200      	movs	r2, #0
 8005130:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005132:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005134:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005138:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800513c:	f00c fa9c 	bl	8011678 <__aeabi_uldivmod>
 8005140:	4602      	mov	r2, r0
 8005142:	460b      	mov	r3, r1
 8005144:	4613      	mov	r3, r2
 8005146:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800514a:	e064      	b.n	8005216 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800514c:	4b92      	ldr	r3, [pc, #584]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x348>)
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	099b      	lsrs	r3, r3, #6
 8005152:	2200      	movs	r2, #0
 8005154:	653b      	str	r3, [r7, #80]	@ 0x50
 8005156:	657a      	str	r2, [r7, #84]	@ 0x54
 8005158:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800515a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800515e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005160:	2300      	movs	r3, #0
 8005162:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005164:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8005168:	4622      	mov	r2, r4
 800516a:	462b      	mov	r3, r5
 800516c:	f04f 0000 	mov.w	r0, #0
 8005170:	f04f 0100 	mov.w	r1, #0
 8005174:	0159      	lsls	r1, r3, #5
 8005176:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800517a:	0150      	lsls	r0, r2, #5
 800517c:	4602      	mov	r2, r0
 800517e:	460b      	mov	r3, r1
 8005180:	4621      	mov	r1, r4
 8005182:	1a51      	subs	r1, r2, r1
 8005184:	6139      	str	r1, [r7, #16]
 8005186:	4629      	mov	r1, r5
 8005188:	eb63 0301 	sbc.w	r3, r3, r1
 800518c:	617b      	str	r3, [r7, #20]
 800518e:	f04f 0200 	mov.w	r2, #0
 8005192:	f04f 0300 	mov.w	r3, #0
 8005196:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800519a:	4659      	mov	r1, fp
 800519c:	018b      	lsls	r3, r1, #6
 800519e:	4651      	mov	r1, sl
 80051a0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80051a4:	4651      	mov	r1, sl
 80051a6:	018a      	lsls	r2, r1, #6
 80051a8:	4651      	mov	r1, sl
 80051aa:	ebb2 0801 	subs.w	r8, r2, r1
 80051ae:	4659      	mov	r1, fp
 80051b0:	eb63 0901 	sbc.w	r9, r3, r1
 80051b4:	f04f 0200 	mov.w	r2, #0
 80051b8:	f04f 0300 	mov.w	r3, #0
 80051bc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051c0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051c4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051c8:	4690      	mov	r8, r2
 80051ca:	4699      	mov	r9, r3
 80051cc:	4623      	mov	r3, r4
 80051ce:	eb18 0303 	adds.w	r3, r8, r3
 80051d2:	60bb      	str	r3, [r7, #8]
 80051d4:	462b      	mov	r3, r5
 80051d6:	eb49 0303 	adc.w	r3, r9, r3
 80051da:	60fb      	str	r3, [r7, #12]
 80051dc:	f04f 0200 	mov.w	r2, #0
 80051e0:	f04f 0300 	mov.w	r3, #0
 80051e4:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80051e8:	4629      	mov	r1, r5
 80051ea:	028b      	lsls	r3, r1, #10
 80051ec:	4621      	mov	r1, r4
 80051ee:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80051f2:	4621      	mov	r1, r4
 80051f4:	028a      	lsls	r2, r1, #10
 80051f6:	4610      	mov	r0, r2
 80051f8:	4619      	mov	r1, r3
 80051fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80051fe:	2200      	movs	r2, #0
 8005200:	643b      	str	r3, [r7, #64]	@ 0x40
 8005202:	647a      	str	r2, [r7, #68]	@ 0x44
 8005204:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005208:	f00c fa36 	bl	8011678 <__aeabi_uldivmod>
 800520c:	4602      	mov	r2, r0
 800520e:	460b      	mov	r3, r1
 8005210:	4613      	mov	r3, r2
 8005212:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005216:	4b60      	ldr	r3, [pc, #384]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x348>)
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	0c1b      	lsrs	r3, r3, #16
 800521c:	f003 0303 	and.w	r3, r3, #3
 8005220:	3301      	adds	r3, #1
 8005222:	005b      	lsls	r3, r3, #1
 8005224:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8005228:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800522c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005230:	fbb2 f3f3 	udiv	r3, r2, r3
 8005234:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005238:	e0a6      	b.n	8005388 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800523a:	4b57      	ldr	r3, [pc, #348]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x348>)
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005242:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005246:	4b54      	ldr	r3, [pc, #336]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x348>)
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800524e:	2b00      	cmp	r3, #0
 8005250:	d02a      	beq.n	80052a8 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005252:	4b51      	ldr	r3, [pc, #324]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x348>)
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	099b      	lsrs	r3, r3, #6
 8005258:	2200      	movs	r2, #0
 800525a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800525c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800525e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005260:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005264:	2100      	movs	r1, #0
 8005266:	4b4e      	ldr	r3, [pc, #312]	@ (80053a0 <HAL_RCC_GetSysClockFreq+0x350>)
 8005268:	fb03 f201 	mul.w	r2, r3, r1
 800526c:	2300      	movs	r3, #0
 800526e:	fb00 f303 	mul.w	r3, r0, r3
 8005272:	4413      	add	r3, r2
 8005274:	4a4a      	ldr	r2, [pc, #296]	@ (80053a0 <HAL_RCC_GetSysClockFreq+0x350>)
 8005276:	fba0 1202 	umull	r1, r2, r0, r2
 800527a:	677a      	str	r2, [r7, #116]	@ 0x74
 800527c:	460a      	mov	r2, r1
 800527e:	673a      	str	r2, [r7, #112]	@ 0x70
 8005280:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005282:	4413      	add	r3, r2
 8005284:	677b      	str	r3, [r7, #116]	@ 0x74
 8005286:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800528a:	2200      	movs	r2, #0
 800528c:	633b      	str	r3, [r7, #48]	@ 0x30
 800528e:	637a      	str	r2, [r7, #52]	@ 0x34
 8005290:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8005294:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8005298:	f00c f9ee 	bl	8011678 <__aeabi_uldivmod>
 800529c:	4602      	mov	r2, r0
 800529e:	460b      	mov	r3, r1
 80052a0:	4613      	mov	r3, r2
 80052a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80052a6:	e05b      	b.n	8005360 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052a8:	4b3b      	ldr	r3, [pc, #236]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x348>)
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	099b      	lsrs	r3, r3, #6
 80052ae:	2200      	movs	r2, #0
 80052b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80052b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052ba:	623b      	str	r3, [r7, #32]
 80052bc:	2300      	movs	r3, #0
 80052be:	627b      	str	r3, [r7, #36]	@ 0x24
 80052c0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80052c4:	4642      	mov	r2, r8
 80052c6:	464b      	mov	r3, r9
 80052c8:	f04f 0000 	mov.w	r0, #0
 80052cc:	f04f 0100 	mov.w	r1, #0
 80052d0:	0159      	lsls	r1, r3, #5
 80052d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052d6:	0150      	lsls	r0, r2, #5
 80052d8:	4602      	mov	r2, r0
 80052da:	460b      	mov	r3, r1
 80052dc:	4641      	mov	r1, r8
 80052de:	ebb2 0a01 	subs.w	sl, r2, r1
 80052e2:	4649      	mov	r1, r9
 80052e4:	eb63 0b01 	sbc.w	fp, r3, r1
 80052e8:	f04f 0200 	mov.w	r2, #0
 80052ec:	f04f 0300 	mov.w	r3, #0
 80052f0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80052f4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80052f8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80052fc:	ebb2 040a 	subs.w	r4, r2, sl
 8005300:	eb63 050b 	sbc.w	r5, r3, fp
 8005304:	f04f 0200 	mov.w	r2, #0
 8005308:	f04f 0300 	mov.w	r3, #0
 800530c:	00eb      	lsls	r3, r5, #3
 800530e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005312:	00e2      	lsls	r2, r4, #3
 8005314:	4614      	mov	r4, r2
 8005316:	461d      	mov	r5, r3
 8005318:	4643      	mov	r3, r8
 800531a:	18e3      	adds	r3, r4, r3
 800531c:	603b      	str	r3, [r7, #0]
 800531e:	464b      	mov	r3, r9
 8005320:	eb45 0303 	adc.w	r3, r5, r3
 8005324:	607b      	str	r3, [r7, #4]
 8005326:	f04f 0200 	mov.w	r2, #0
 800532a:	f04f 0300 	mov.w	r3, #0
 800532e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005332:	4629      	mov	r1, r5
 8005334:	028b      	lsls	r3, r1, #10
 8005336:	4621      	mov	r1, r4
 8005338:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800533c:	4621      	mov	r1, r4
 800533e:	028a      	lsls	r2, r1, #10
 8005340:	4610      	mov	r0, r2
 8005342:	4619      	mov	r1, r3
 8005344:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005348:	2200      	movs	r2, #0
 800534a:	61bb      	str	r3, [r7, #24]
 800534c:	61fa      	str	r2, [r7, #28]
 800534e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005352:	f00c f991 	bl	8011678 <__aeabi_uldivmod>
 8005356:	4602      	mov	r2, r0
 8005358:	460b      	mov	r3, r1
 800535a:	4613      	mov	r3, r2
 800535c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005360:	4b0d      	ldr	r3, [pc, #52]	@ (8005398 <HAL_RCC_GetSysClockFreq+0x348>)
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	0f1b      	lsrs	r3, r3, #28
 8005366:	f003 0307 	and.w	r3, r3, #7
 800536a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 800536e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005372:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005376:	fbb2 f3f3 	udiv	r3, r2, r3
 800537a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800537e:	e003      	b.n	8005388 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005380:	4b06      	ldr	r3, [pc, #24]	@ (800539c <HAL_RCC_GetSysClockFreq+0x34c>)
 8005382:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005386:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005388:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 800538c:	4618      	mov	r0, r3
 800538e:	3798      	adds	r7, #152	@ 0x98
 8005390:	46bd      	mov	sp, r7
 8005392:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005396:	bf00      	nop
 8005398:	40023800 	.word	0x40023800
 800539c:	00f42400 	.word	0x00f42400
 80053a0:	01312d00 	.word	0x01312d00

080053a4 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b082      	sub	sp, #8
 80053a8:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80053aa:	f7fb fe4b 	bl	8001044 <HAL_GetTick>
 80053ae:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80053b0:	4b72      	ldr	r3, [pc, #456]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a71      	ldr	r2, [pc, #452]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 80053b6:	f043 0301 	orr.w	r3, r3, #1
 80053ba:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80053bc:	e008      	b.n	80053d0 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053be:	f7fb fe41 	bl	8001044 <HAL_GetTick>
 80053c2:	4602      	mov	r2, r0
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	2b02      	cmp	r3, #2
 80053ca:	d901      	bls.n	80053d0 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e0d0      	b.n	8005572 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80053d0:	4b6a      	ldr	r3, [pc, #424]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f003 0302 	and.w	r3, r3, #2
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d0f0      	beq.n	80053be <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 80053dc:	4b67      	ldr	r3, [pc, #412]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a66      	ldr	r2, [pc, #408]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 80053e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053e6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80053e8:	f7fb fe2c 	bl	8001044 <HAL_GetTick>
 80053ec:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 80053ee:	4b63      	ldr	r3, [pc, #396]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 80053f0:	2200      	movs	r2, #0
 80053f2:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80053f4:	e00a      	b.n	800540c <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053f6:	f7fb fe25 	bl	8001044 <HAL_GetTick>
 80053fa:	4602      	mov	r2, r0
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	1ad3      	subs	r3, r2, r3
 8005400:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005404:	4293      	cmp	r3, r2
 8005406:	d901      	bls.n	800540c <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8005408:	2303      	movs	r3, #3
 800540a:	e0b2      	b.n	8005572 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800540c:	4b5b      	ldr	r3, [pc, #364]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f003 030c 	and.w	r3, r3, #12
 8005414:	2b00      	cmp	r3, #0
 8005416:	d1ee      	bne.n	80053f6 <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8005418:	f7fb fe14 	bl	8001044 <HAL_GetTick>
 800541c:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 800541e:	4b57      	ldr	r3, [pc, #348]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a56      	ldr	r2, [pc, #344]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005424:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 8005428:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800542a:	e008      	b.n	800543e <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800542c:	f7fb fe0a 	bl	8001044 <HAL_GetTick>
 8005430:	4602      	mov	r2, r0
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	1ad3      	subs	r3, r2, r3
 8005436:	2b64      	cmp	r3, #100	@ 0x64
 8005438:	d901      	bls.n	800543e <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 800543a:	2303      	movs	r3, #3
 800543c:	e099      	b.n	8005572 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800543e:	4b4f      	ldr	r3, [pc, #316]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d1f0      	bne.n	800542c <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800544a:	f7fb fdfb 	bl	8001044 <HAL_GetTick>
 800544e:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005450:	4b4a      	ldr	r3, [pc, #296]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a49      	ldr	r2, [pc, #292]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005456:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800545a:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800545c:	e008      	b.n	8005470 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800545e:	f7fb fdf1 	bl	8001044 <HAL_GetTick>
 8005462:	4602      	mov	r2, r0
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	1ad3      	subs	r3, r2, r3
 8005468:	2b02      	cmp	r3, #2
 800546a:	d901      	bls.n	8005470 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 800546c:	2303      	movs	r3, #3
 800546e:	e080      	b.n	8005572 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005470:	4b42      	ldr	r3, [pc, #264]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005478:	2b00      	cmp	r3, #0
 800547a:	d1f0      	bne.n	800545e <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800547c:	f7fb fde2 	bl	8001044 <HAL_GetTick>
 8005480:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8005482:	4b3e      	ldr	r3, [pc, #248]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a3d      	ldr	r2, [pc, #244]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005488:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800548c:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800548e:	e008      	b.n	80054a2 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005490:	f7fb fdd8 	bl	8001044 <HAL_GetTick>
 8005494:	4602      	mov	r2, r0
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	2b02      	cmp	r3, #2
 800549c:	d901      	bls.n	80054a2 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e067      	b.n	8005572 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 80054a2:	4b36      	ldr	r3, [pc, #216]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d1f0      	bne.n	8005490 <HAL_RCC_DeInit+0xec>
  }
#endif /* RCC_PLLI2S_SUPPORT */

#if defined(RCC_PLLSAI_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80054ae:	f7fb fdc9 	bl	8001044 <HAL_GetTick>
 80054b2:	6078      	str	r0, [r7, #4]

  /* Reset PLLSAI bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
 80054b4:	4b31      	ldr	r3, [pc, #196]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a30      	ldr	r2, [pc, #192]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 80054ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054be:	6013      	str	r3, [r2, #0]

  /* Wait till PLLSAI is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 80054c0:	e008      	b.n	80054d4 <HAL_RCC_DeInit+0x130>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80054c2:	f7fb fdbf 	bl	8001044 <HAL_GetTick>
 80054c6:	4602      	mov	r2, r0
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	1ad3      	subs	r3, r2, r3
 80054cc:	2b02      	cmp	r3, #2
 80054ce:	d901      	bls.n	80054d4 <HAL_RCC_DeInit+0x130>
    {
      return HAL_TIMEOUT;
 80054d0:	2303      	movs	r3, #3
 80054d2:	e04e      	b.n	8005572 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 80054d4:	4b29      	ldr	r3, [pc, #164]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1f0      	bne.n	80054c2 <HAL_RCC_DeInit+0x11e>
#endif /* RCC_PLLSAI_SUPPORT */

  /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
 80054e0:	4b26      	ldr	r3, [pc, #152]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 80054e2:	4a27      	ldr	r2, [pc, #156]	@ (8005580 <HAL_RCC_DeInit+0x1dc>)
 80054e4:	605a      	str	r2, [r3, #4]
#endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F446xx || STM32F469xx || STM32F479xx */

  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
 80054e6:	4b25      	ldr	r3, [pc, #148]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 80054e8:	4a25      	ldr	r2, [pc, #148]	@ (8005580 <HAL_RCC_DeInit+0x1dc>)
 80054ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Reset PLLSAICFGR register */
#if defined(STM32F427xx) || defined(STM32F429xx) || defined(STM32F437xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIR_1;
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
 80054ee:	4b23      	ldr	r3, [pc, #140]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 80054f0:	4a24      	ldr	r2, [pc, #144]	@ (8005584 <HAL_RCC_DeInit+0x1e0>)
 80054f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 80054f6:	4b21      	ldr	r3, [pc, #132]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	4a20      	ldr	r2, [pc, #128]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 80054fc:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8005500:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8005502:	4b1e      	ldr	r3, [pc, #120]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	4a1d      	ldr	r2, [pc, #116]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005508:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800550c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYIE */

#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
 800550e:	4b1b      	ldr	r3, [pc, #108]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	4a1a      	ldr	r2, [pc, #104]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005514:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005518:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
 800551a:	4b18      	ldr	r3, [pc, #96]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 800551c:	68db      	ldr	r3, [r3, #12]
 800551e:	4a17      	ldr	r2, [pc, #92]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005520:	f443 031f 	orr.w	r3, r3, #10420224	@ 0x9f0000
 8005524:	60d3      	str	r3, [r2, #12]
          RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8005526:	4b15      	ldr	r3, [pc, #84]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	4a14      	ldr	r2, [pc, #80]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 800552c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005530:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYC */

#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
 8005532:	4b12      	ldr	r3, [pc, #72]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	4a11      	ldr	r2, [pc, #68]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005538:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800553c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800553e:	4b0f      	ldr	r3, [pc, #60]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005540:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005542:	4a0e      	ldr	r2, [pc, #56]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005544:	f023 0301 	bic.w	r3, r3, #1
 8005548:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 800554a:	4b0c      	ldr	r3, [pc, #48]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 800554c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800554e:	4a0b      	ldr	r2, [pc, #44]	@ (800557c <HAL_RCC_DeInit+0x1d8>)
 8005550:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005554:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8005556:	4b0c      	ldr	r3, [pc, #48]	@ (8005588 <HAL_RCC_DeInit+0x1e4>)
 8005558:	4a0c      	ldr	r2, [pc, #48]	@ (800558c <HAL_RCC_DeInit+0x1e8>)
 800555a:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800555c:	4b0c      	ldr	r3, [pc, #48]	@ (8005590 <HAL_RCC_DeInit+0x1ec>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4618      	mov	r0, r3
 8005562:	f7fb fd2b 	bl	8000fbc <HAL_InitTick>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d001      	beq.n	8005570 <HAL_RCC_DeInit+0x1cc>
  {
    return HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	e000      	b.n	8005572 <HAL_RCC_DeInit+0x1ce>
  }
  else
  {
    return HAL_OK;
 8005570:	2300      	movs	r3, #0
  }
}
 8005572:	4618      	mov	r0, r3
 8005574:	3708      	adds	r7, #8
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	40023800 	.word	0x40023800
 8005580:	24003010 	.word	0x24003010
 8005584:	04003010 	.word	0x04003010
 8005588:	20000008 	.word	0x20000008
 800558c:	00f42400 	.word	0x00f42400
 8005590:	2000000c 	.word	0x2000000c

08005594 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b086      	sub	sp, #24
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d101      	bne.n	80055a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e28d      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0301 	and.w	r3, r3, #1
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	f000 8083 	beq.w	80056ba <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80055b4:	4b94      	ldr	r3, [pc, #592]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	f003 030c 	and.w	r3, r3, #12
 80055bc:	2b04      	cmp	r3, #4
 80055be:	d019      	beq.n	80055f4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80055c0:	4b91      	ldr	r3, [pc, #580]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	f003 030c 	and.w	r3, r3, #12
        || \
 80055c8:	2b08      	cmp	r3, #8
 80055ca:	d106      	bne.n	80055da <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80055cc:	4b8e      	ldr	r3, [pc, #568]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055d8:	d00c      	beq.n	80055f4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055da:	4b8b      	ldr	r3, [pc, #556]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80055e2:	2b0c      	cmp	r3, #12
 80055e4:	d112      	bne.n	800560c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055e6:	4b88      	ldr	r3, [pc, #544]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055f2:	d10b      	bne.n	800560c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055f4:	4b84      	ldr	r3, [pc, #528]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d05b      	beq.n	80056b8 <HAL_RCC_OscConfig+0x124>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d157      	bne.n	80056b8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e25a      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005614:	d106      	bne.n	8005624 <HAL_RCC_OscConfig+0x90>
 8005616:	4b7c      	ldr	r3, [pc, #496]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a7b      	ldr	r2, [pc, #492]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 800561c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005620:	6013      	str	r3, [r2, #0]
 8005622:	e01d      	b.n	8005660 <HAL_RCC_OscConfig+0xcc>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800562c:	d10c      	bne.n	8005648 <HAL_RCC_OscConfig+0xb4>
 800562e:	4b76      	ldr	r3, [pc, #472]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a75      	ldr	r2, [pc, #468]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 8005634:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005638:	6013      	str	r3, [r2, #0]
 800563a:	4b73      	ldr	r3, [pc, #460]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a72      	ldr	r2, [pc, #456]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 8005640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005644:	6013      	str	r3, [r2, #0]
 8005646:	e00b      	b.n	8005660 <HAL_RCC_OscConfig+0xcc>
 8005648:	4b6f      	ldr	r3, [pc, #444]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a6e      	ldr	r2, [pc, #440]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 800564e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005652:	6013      	str	r3, [r2, #0]
 8005654:	4b6c      	ldr	r3, [pc, #432]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a6b      	ldr	r2, [pc, #428]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 800565a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800565e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d013      	beq.n	8005690 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005668:	f7fb fcec 	bl	8001044 <HAL_GetTick>
 800566c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800566e:	e008      	b.n	8005682 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005670:	f7fb fce8 	bl	8001044 <HAL_GetTick>
 8005674:	4602      	mov	r2, r0
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	1ad3      	subs	r3, r2, r3
 800567a:	2b64      	cmp	r3, #100	@ 0x64
 800567c:	d901      	bls.n	8005682 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	e21f      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005682:	4b61      	ldr	r3, [pc, #388]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800568a:	2b00      	cmp	r3, #0
 800568c:	d0f0      	beq.n	8005670 <HAL_RCC_OscConfig+0xdc>
 800568e:	e014      	b.n	80056ba <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005690:	f7fb fcd8 	bl	8001044 <HAL_GetTick>
 8005694:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005696:	e008      	b.n	80056aa <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005698:	f7fb fcd4 	bl	8001044 <HAL_GetTick>
 800569c:	4602      	mov	r2, r0
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	1ad3      	subs	r3, r2, r3
 80056a2:	2b64      	cmp	r3, #100	@ 0x64
 80056a4:	d901      	bls.n	80056aa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80056a6:	2303      	movs	r3, #3
 80056a8:	e20b      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056aa:	4b57      	ldr	r3, [pc, #348]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d1f0      	bne.n	8005698 <HAL_RCC_OscConfig+0x104>
 80056b6:	e000      	b.n	80056ba <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 0302 	and.w	r3, r3, #2
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d06f      	beq.n	80057a6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80056c6:	4b50      	ldr	r3, [pc, #320]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f003 030c 	and.w	r3, r3, #12
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d017      	beq.n	8005702 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80056d2:	4b4d      	ldr	r3, [pc, #308]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f003 030c 	and.w	r3, r3, #12
        || \
 80056da:	2b08      	cmp	r3, #8
 80056dc:	d105      	bne.n	80056ea <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80056de:	4b4a      	ldr	r3, [pc, #296]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d00b      	beq.n	8005702 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056ea:	4b47      	ldr	r3, [pc, #284]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80056f2:	2b0c      	cmp	r3, #12
 80056f4:	d11c      	bne.n	8005730 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056f6:	4b44      	ldr	r3, [pc, #272]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d116      	bne.n	8005730 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005702:	4b41      	ldr	r3, [pc, #260]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 0302 	and.w	r3, r3, #2
 800570a:	2b00      	cmp	r3, #0
 800570c:	d005      	beq.n	800571a <HAL_RCC_OscConfig+0x186>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	68db      	ldr	r3, [r3, #12]
 8005712:	2b01      	cmp	r3, #1
 8005714:	d001      	beq.n	800571a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e1d3      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800571a:	4b3b      	ldr	r3, [pc, #236]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	691b      	ldr	r3, [r3, #16]
 8005726:	00db      	lsls	r3, r3, #3
 8005728:	4937      	ldr	r1, [pc, #220]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 800572a:	4313      	orrs	r3, r2
 800572c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800572e:	e03a      	b.n	80057a6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d020      	beq.n	800577a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005738:	4b34      	ldr	r3, [pc, #208]	@ (800580c <HAL_RCC_OscConfig+0x278>)
 800573a:	2201      	movs	r2, #1
 800573c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800573e:	f7fb fc81 	bl	8001044 <HAL_GetTick>
 8005742:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005744:	e008      	b.n	8005758 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005746:	f7fb fc7d 	bl	8001044 <HAL_GetTick>
 800574a:	4602      	mov	r2, r0
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	1ad3      	subs	r3, r2, r3
 8005750:	2b02      	cmp	r3, #2
 8005752:	d901      	bls.n	8005758 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005754:	2303      	movs	r3, #3
 8005756:	e1b4      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005758:	4b2b      	ldr	r3, [pc, #172]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f003 0302 	and.w	r3, r3, #2
 8005760:	2b00      	cmp	r3, #0
 8005762:	d0f0      	beq.n	8005746 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005764:	4b28      	ldr	r3, [pc, #160]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	691b      	ldr	r3, [r3, #16]
 8005770:	00db      	lsls	r3, r3, #3
 8005772:	4925      	ldr	r1, [pc, #148]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 8005774:	4313      	orrs	r3, r2
 8005776:	600b      	str	r3, [r1, #0]
 8005778:	e015      	b.n	80057a6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800577a:	4b24      	ldr	r3, [pc, #144]	@ (800580c <HAL_RCC_OscConfig+0x278>)
 800577c:	2200      	movs	r2, #0
 800577e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005780:	f7fb fc60 	bl	8001044 <HAL_GetTick>
 8005784:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005786:	e008      	b.n	800579a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005788:	f7fb fc5c 	bl	8001044 <HAL_GetTick>
 800578c:	4602      	mov	r2, r0
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	2b02      	cmp	r3, #2
 8005794:	d901      	bls.n	800579a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005796:	2303      	movs	r3, #3
 8005798:	e193      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800579a:	4b1b      	ldr	r3, [pc, #108]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f003 0302 	and.w	r3, r3, #2
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d1f0      	bne.n	8005788 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f003 0308 	and.w	r3, r3, #8
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d036      	beq.n	8005820 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	695b      	ldr	r3, [r3, #20]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d016      	beq.n	80057e8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057ba:	4b15      	ldr	r3, [pc, #84]	@ (8005810 <HAL_RCC_OscConfig+0x27c>)
 80057bc:	2201      	movs	r2, #1
 80057be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057c0:	f7fb fc40 	bl	8001044 <HAL_GetTick>
 80057c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057c6:	e008      	b.n	80057da <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057c8:	f7fb fc3c 	bl	8001044 <HAL_GetTick>
 80057cc:	4602      	mov	r2, r0
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	d901      	bls.n	80057da <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80057d6:	2303      	movs	r3, #3
 80057d8:	e173      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057da:	4b0b      	ldr	r3, [pc, #44]	@ (8005808 <HAL_RCC_OscConfig+0x274>)
 80057dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057de:	f003 0302 	and.w	r3, r3, #2
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d0f0      	beq.n	80057c8 <HAL_RCC_OscConfig+0x234>
 80057e6:	e01b      	b.n	8005820 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057e8:	4b09      	ldr	r3, [pc, #36]	@ (8005810 <HAL_RCC_OscConfig+0x27c>)
 80057ea:	2200      	movs	r2, #0
 80057ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057ee:	f7fb fc29 	bl	8001044 <HAL_GetTick>
 80057f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057f4:	e00e      	b.n	8005814 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057f6:	f7fb fc25 	bl	8001044 <HAL_GetTick>
 80057fa:	4602      	mov	r2, r0
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	1ad3      	subs	r3, r2, r3
 8005800:	2b02      	cmp	r3, #2
 8005802:	d907      	bls.n	8005814 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005804:	2303      	movs	r3, #3
 8005806:	e15c      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
 8005808:	40023800 	.word	0x40023800
 800580c:	42470000 	.word	0x42470000
 8005810:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005814:	4b8a      	ldr	r3, [pc, #552]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 8005816:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005818:	f003 0302 	and.w	r3, r3, #2
 800581c:	2b00      	cmp	r3, #0
 800581e:	d1ea      	bne.n	80057f6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f003 0304 	and.w	r3, r3, #4
 8005828:	2b00      	cmp	r3, #0
 800582a:	f000 8097 	beq.w	800595c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800582e:	2300      	movs	r3, #0
 8005830:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005832:	4b83      	ldr	r3, [pc, #524]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 8005834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800583a:	2b00      	cmp	r3, #0
 800583c:	d10f      	bne.n	800585e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800583e:	2300      	movs	r3, #0
 8005840:	60bb      	str	r3, [r7, #8]
 8005842:	4b7f      	ldr	r3, [pc, #508]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 8005844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005846:	4a7e      	ldr	r2, [pc, #504]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 8005848:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800584c:	6413      	str	r3, [r2, #64]	@ 0x40
 800584e:	4b7c      	ldr	r3, [pc, #496]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 8005850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005852:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005856:	60bb      	str	r3, [r7, #8]
 8005858:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800585a:	2301      	movs	r3, #1
 800585c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800585e:	4b79      	ldr	r3, [pc, #484]	@ (8005a44 <HAL_RCC_OscConfig+0x4b0>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005866:	2b00      	cmp	r3, #0
 8005868:	d118      	bne.n	800589c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800586a:	4b76      	ldr	r3, [pc, #472]	@ (8005a44 <HAL_RCC_OscConfig+0x4b0>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a75      	ldr	r2, [pc, #468]	@ (8005a44 <HAL_RCC_OscConfig+0x4b0>)
 8005870:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005874:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005876:	f7fb fbe5 	bl	8001044 <HAL_GetTick>
 800587a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800587c:	e008      	b.n	8005890 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800587e:	f7fb fbe1 	bl	8001044 <HAL_GetTick>
 8005882:	4602      	mov	r2, r0
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	1ad3      	subs	r3, r2, r3
 8005888:	2b02      	cmp	r3, #2
 800588a:	d901      	bls.n	8005890 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800588c:	2303      	movs	r3, #3
 800588e:	e118      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005890:	4b6c      	ldr	r3, [pc, #432]	@ (8005a44 <HAL_RCC_OscConfig+0x4b0>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005898:	2b00      	cmp	r3, #0
 800589a:	d0f0      	beq.n	800587e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d106      	bne.n	80058b2 <HAL_RCC_OscConfig+0x31e>
 80058a4:	4b66      	ldr	r3, [pc, #408]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 80058a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058a8:	4a65      	ldr	r2, [pc, #404]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 80058aa:	f043 0301 	orr.w	r3, r3, #1
 80058ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80058b0:	e01c      	b.n	80058ec <HAL_RCC_OscConfig+0x358>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	2b05      	cmp	r3, #5
 80058b8:	d10c      	bne.n	80058d4 <HAL_RCC_OscConfig+0x340>
 80058ba:	4b61      	ldr	r3, [pc, #388]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 80058bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058be:	4a60      	ldr	r2, [pc, #384]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 80058c0:	f043 0304 	orr.w	r3, r3, #4
 80058c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80058c6:	4b5e      	ldr	r3, [pc, #376]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 80058c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058ca:	4a5d      	ldr	r2, [pc, #372]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 80058cc:	f043 0301 	orr.w	r3, r3, #1
 80058d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80058d2:	e00b      	b.n	80058ec <HAL_RCC_OscConfig+0x358>
 80058d4:	4b5a      	ldr	r3, [pc, #360]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 80058d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058d8:	4a59      	ldr	r2, [pc, #356]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 80058da:	f023 0301 	bic.w	r3, r3, #1
 80058de:	6713      	str	r3, [r2, #112]	@ 0x70
 80058e0:	4b57      	ldr	r3, [pc, #348]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 80058e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058e4:	4a56      	ldr	r2, [pc, #344]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 80058e6:	f023 0304 	bic.w	r3, r3, #4
 80058ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d015      	beq.n	8005920 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058f4:	f7fb fba6 	bl	8001044 <HAL_GetTick>
 80058f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058fa:	e00a      	b.n	8005912 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058fc:	f7fb fba2 	bl	8001044 <HAL_GetTick>
 8005900:	4602      	mov	r2, r0
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	1ad3      	subs	r3, r2, r3
 8005906:	f241 3288 	movw	r2, #5000	@ 0x1388
 800590a:	4293      	cmp	r3, r2
 800590c:	d901      	bls.n	8005912 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e0d7      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005912:	4b4b      	ldr	r3, [pc, #300]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 8005914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005916:	f003 0302 	and.w	r3, r3, #2
 800591a:	2b00      	cmp	r3, #0
 800591c:	d0ee      	beq.n	80058fc <HAL_RCC_OscConfig+0x368>
 800591e:	e014      	b.n	800594a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005920:	f7fb fb90 	bl	8001044 <HAL_GetTick>
 8005924:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005926:	e00a      	b.n	800593e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005928:	f7fb fb8c 	bl	8001044 <HAL_GetTick>
 800592c:	4602      	mov	r2, r0
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	1ad3      	subs	r3, r2, r3
 8005932:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005936:	4293      	cmp	r3, r2
 8005938:	d901      	bls.n	800593e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	e0c1      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800593e:	4b40      	ldr	r3, [pc, #256]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 8005940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005942:	f003 0302 	and.w	r3, r3, #2
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1ee      	bne.n	8005928 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800594a:	7dfb      	ldrb	r3, [r7, #23]
 800594c:	2b01      	cmp	r3, #1
 800594e:	d105      	bne.n	800595c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005950:	4b3b      	ldr	r3, [pc, #236]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 8005952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005954:	4a3a      	ldr	r2, [pc, #232]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 8005956:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800595a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	699b      	ldr	r3, [r3, #24]
 8005960:	2b00      	cmp	r3, #0
 8005962:	f000 80ad 	beq.w	8005ac0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005966:	4b36      	ldr	r3, [pc, #216]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	f003 030c 	and.w	r3, r3, #12
 800596e:	2b08      	cmp	r3, #8
 8005970:	d060      	beq.n	8005a34 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	699b      	ldr	r3, [r3, #24]
 8005976:	2b02      	cmp	r3, #2
 8005978:	d145      	bne.n	8005a06 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800597a:	4b33      	ldr	r3, [pc, #204]	@ (8005a48 <HAL_RCC_OscConfig+0x4b4>)
 800597c:	2200      	movs	r2, #0
 800597e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005980:	f7fb fb60 	bl	8001044 <HAL_GetTick>
 8005984:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005986:	e008      	b.n	800599a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005988:	f7fb fb5c 	bl	8001044 <HAL_GetTick>
 800598c:	4602      	mov	r2, r0
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	1ad3      	subs	r3, r2, r3
 8005992:	2b02      	cmp	r3, #2
 8005994:	d901      	bls.n	800599a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005996:	2303      	movs	r3, #3
 8005998:	e093      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800599a:	4b29      	ldr	r3, [pc, #164]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d1f0      	bne.n	8005988 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	69da      	ldr	r2, [r3, #28]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6a1b      	ldr	r3, [r3, #32]
 80059ae:	431a      	orrs	r2, r3
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059b4:	019b      	lsls	r3, r3, #6
 80059b6:	431a      	orrs	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059bc:	085b      	lsrs	r3, r3, #1
 80059be:	3b01      	subs	r3, #1
 80059c0:	041b      	lsls	r3, r3, #16
 80059c2:	431a      	orrs	r2, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c8:	061b      	lsls	r3, r3, #24
 80059ca:	431a      	orrs	r2, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059d0:	071b      	lsls	r3, r3, #28
 80059d2:	491b      	ldr	r1, [pc, #108]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 80059d4:	4313      	orrs	r3, r2
 80059d6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059d8:	4b1b      	ldr	r3, [pc, #108]	@ (8005a48 <HAL_RCC_OscConfig+0x4b4>)
 80059da:	2201      	movs	r2, #1
 80059dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059de:	f7fb fb31 	bl	8001044 <HAL_GetTick>
 80059e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059e4:	e008      	b.n	80059f8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059e6:	f7fb fb2d 	bl	8001044 <HAL_GetTick>
 80059ea:	4602      	mov	r2, r0
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	1ad3      	subs	r3, r2, r3
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	d901      	bls.n	80059f8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80059f4:	2303      	movs	r3, #3
 80059f6:	e064      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059f8:	4b11      	ldr	r3, [pc, #68]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d0f0      	beq.n	80059e6 <HAL_RCC_OscConfig+0x452>
 8005a04:	e05c      	b.n	8005ac0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a06:	4b10      	ldr	r3, [pc, #64]	@ (8005a48 <HAL_RCC_OscConfig+0x4b4>)
 8005a08:	2200      	movs	r2, #0
 8005a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a0c:	f7fb fb1a 	bl	8001044 <HAL_GetTick>
 8005a10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a12:	e008      	b.n	8005a26 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a14:	f7fb fb16 	bl	8001044 <HAL_GetTick>
 8005a18:	4602      	mov	r2, r0
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	1ad3      	subs	r3, r2, r3
 8005a1e:	2b02      	cmp	r3, #2
 8005a20:	d901      	bls.n	8005a26 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005a22:	2303      	movs	r3, #3
 8005a24:	e04d      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a26:	4b06      	ldr	r3, [pc, #24]	@ (8005a40 <HAL_RCC_OscConfig+0x4ac>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1f0      	bne.n	8005a14 <HAL_RCC_OscConfig+0x480>
 8005a32:	e045      	b.n	8005ac0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	699b      	ldr	r3, [r3, #24]
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d107      	bne.n	8005a4c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e040      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
 8005a40:	40023800 	.word	0x40023800
 8005a44:	40007000 	.word	0x40007000
 8005a48:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005a4c:	4b1f      	ldr	r3, [pc, #124]	@ (8005acc <HAL_RCC_OscConfig+0x538>)
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	699b      	ldr	r3, [r3, #24]
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d030      	beq.n	8005abc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d129      	bne.n	8005abc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d122      	bne.n	8005abc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a76:	68fa      	ldr	r2, [r7, #12]
 8005a78:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a82:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d119      	bne.n	8005abc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a92:	085b      	lsrs	r3, r3, #1
 8005a94:	3b01      	subs	r3, #1
 8005a96:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d10f      	bne.n	8005abc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d107      	bne.n	8005abc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ab6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d001      	beq.n	8005ac0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	e000      	b.n	8005ac2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3718      	adds	r7, #24
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}
 8005aca:	bf00      	nop
 8005acc:	40023800 	.word	0x40023800

08005ad0 <HAL_RCC_GetOscConfig>:
  * @note   This function is only available in case of STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices.
  * @note   This function add the PLL/PLLR factor management
  * @retval None
  */
void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b083      	sub	sp, #12
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	220f      	movs	r2, #15
 8005adc:	601a      	str	r2, [r3, #0]

  /* Get the HSE configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8005ade:	4b49      	ldr	r3, [pc, #292]	@ (8005c04 <HAL_RCC_GetOscConfig+0x134>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ae6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005aea:	d104      	bne.n	8005af6 <HAL_RCC_GetOscConfig+0x26>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f44f 22a0 	mov.w	r2, #327680	@ 0x50000
 8005af2:	605a      	str	r2, [r3, #4]
 8005af4:	e00e      	b.n	8005b14 <HAL_RCC_GetOscConfig+0x44>
  }
  else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
 8005af6:	4b43      	ldr	r3, [pc, #268]	@ (8005c04 <HAL_RCC_GetOscConfig+0x134>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005afe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b02:	d104      	bne.n	8005b0e <HAL_RCC_GetOscConfig+0x3e>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005b0a:	605a      	str	r2, [r3, #4]
 8005b0c:	e002      	b.n	8005b14 <HAL_RCC_GetOscConfig+0x44>
  }
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	605a      	str	r2, [r3, #4]
  }

  /* Get the HSI configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 8005b14:	4b3b      	ldr	r3, [pc, #236]	@ (8005c04 <HAL_RCC_GetOscConfig+0x134>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f003 0301 	and.w	r3, r3, #1
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d103      	bne.n	8005b28 <HAL_RCC_GetOscConfig+0x58>
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	60da      	str	r2, [r3, #12]
 8005b26:	e002      	b.n	8005b2e <HAL_RCC_GetOscConfig+0x5e>
  }
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	60da      	str	r2, [r3, #12]
  }

  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 8005b2e:	4b35      	ldr	r3, [pc, #212]	@ (8005c04 <HAL_RCC_GetOscConfig+0x134>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	08db      	lsrs	r3, r3, #3
 8005b34:	f003 021f 	and.w	r2, r3, #31
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	611a      	str	r2, [r3, #16]

  /* Get the LSE configuration -----------------------------------------------*/
  if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8005b3c:	4b31      	ldr	r3, [pc, #196]	@ (8005c04 <HAL_RCC_GetOscConfig+0x134>)
 8005b3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b40:	f003 0304 	and.w	r3, r3, #4
 8005b44:	2b04      	cmp	r3, #4
 8005b46:	d103      	bne.n	8005b50 <HAL_RCC_GetOscConfig+0x80>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2205      	movs	r2, #5
 8005b4c:	609a      	str	r2, [r3, #8]
 8005b4e:	e00c      	b.n	8005b6a <HAL_RCC_GetOscConfig+0x9a>
  }
  else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 8005b50:	4b2c      	ldr	r3, [pc, #176]	@ (8005c04 <HAL_RCC_GetOscConfig+0x134>)
 8005b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b54:	f003 0301 	and.w	r3, r3, #1
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d103      	bne.n	8005b64 <HAL_RCC_GetOscConfig+0x94>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	609a      	str	r2, [r3, #8]
 8005b62:	e002      	b.n	8005b6a <HAL_RCC_GetOscConfig+0x9a>
  }
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	609a      	str	r2, [r3, #8]
  }

  /* Get the LSI configuration -----------------------------------------------*/
  if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
 8005b6a:	4b26      	ldr	r3, [pc, #152]	@ (8005c04 <HAL_RCC_GetOscConfig+0x134>)
 8005b6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b6e:	f003 0301 	and.w	r3, r3, #1
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d103      	bne.n	8005b7e <HAL_RCC_GetOscConfig+0xae>
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	615a      	str	r2, [r3, #20]
 8005b7c:	e002      	b.n	8005b84 <HAL_RCC_GetOscConfig+0xb4>
  }
  else
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	615a      	str	r2, [r3, #20]
  }

  /* Get the PLL configuration -----------------------------------------------*/
  if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
 8005b84:	4b1f      	ldr	r3, [pc, #124]	@ (8005c04 <HAL_RCC_GetOscConfig+0x134>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005b8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b90:	d103      	bne.n	8005b9a <HAL_RCC_GetOscConfig+0xca>
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2202      	movs	r2, #2
 8005b96:	619a      	str	r2, [r3, #24]
 8005b98:	e002      	b.n	8005ba0 <HAL_RCC_GetOscConfig+0xd0>
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	619a      	str	r2, [r3, #24]
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005ba0:	4b18      	ldr	r3, [pc, #96]	@ (8005c04 <HAL_RCC_GetOscConfig+0x134>)
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 8005bac:	4b15      	ldr	r3, [pc, #84]	@ (8005c04 <HAL_RCC_GetOscConfig+0x134>)
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005bb8:	4b12      	ldr	r3, [pc, #72]	@ (8005c04 <HAL_RCC_GetOscConfig+0x134>)
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	099b      	lsrs	r3, r3, #6
 8005bbe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0) << 1U) >> RCC_PLLCFGR_PLLP_Pos);
 8005bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8005c04 <HAL_RCC_GetOscConfig+0x134>)
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005bce:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005bd2:	005b      	lsls	r3, r3, #1
 8005bd4:	0c1a      	lsrs	r2, r3, #16
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos);
 8005bda:	4b0a      	ldr	r3, [pc, #40]	@ (8005c04 <HAL_RCC_GetOscConfig+0x134>)
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	0e1b      	lsrs	r3, r3, #24
 8005be0:	f003 020f 	and.w	r2, r3, #15
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct->PLL.PLLR = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005be8:	4b06      	ldr	r3, [pc, #24]	@ (8005c04 <HAL_RCC_GetOscConfig+0x134>)
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	0f1b      	lsrs	r3, r3, #28
 8005bee:	f003 0207 	and.w	r2, r3, #7
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005bf6:	bf00      	nop
 8005bf8:	370c      	adds	r7, #12
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr
 8005c02:	bf00      	nop
 8005c04:	40023800 	.word	0x40023800

08005c08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b082      	sub	sp, #8
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d101      	bne.n	8005c1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e041      	b.n	8005c9e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d106      	bne.n	8005c34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f7fa fe9e 	bl	8000970 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2202      	movs	r2, #2
 8005c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	3304      	adds	r3, #4
 8005c44:	4619      	mov	r1, r3
 8005c46:	4610      	mov	r0, r2
 8005c48:	f005 fa3a 	bl	800b0c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2201      	movs	r2, #1
 8005c80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2201      	movs	r2, #1
 8005c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c9c:	2300      	movs	r3, #0
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3708      	adds	r7, #8
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}

08005ca6 <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 8005ca6:	b580      	push	{r7, lr}
 8005ca8:	b082      	sub	sp, #8
 8005caa:	af00      	add	r7, sp, #0
 8005cac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2202      	movs	r2, #2
 8005cb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	6a1a      	ldr	r2, [r3, #32]
 8005cbc:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10f      	bne.n	8005ce6 <HAL_TIM_Base_DeInit+0x40>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	6a1a      	ldr	r2, [r3, #32]
 8005ccc:	f240 4344 	movw	r3, #1092	@ 0x444
 8005cd0:	4013      	ands	r3, r2
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d107      	bne.n	8005ce6 <HAL_TIM_Base_DeInit+0x40>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f022 0201 	bic.w	r2, r2, #1
 8005ce4:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	f7fa fe6a 	bl	80009c0 <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2200      	movs	r2, #0
 8005d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d44:	2300      	movs	r3, #0
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3708      	adds	r7, #8
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005d4e:	b480      	push	{r7}
 8005d50:	b083      	sub	sp, #12
 8005d52:	af00      	add	r7, sp, #0
 8005d54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005d56:	bf00      	nop
 8005d58:	370c      	adds	r7, #12
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr
  * @brief  DeInitializes TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim)
{
 8005d62:	b480      	push	{r7}
 8005d64:	b083      	sub	sp, #12
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspDeInit could be implemented in the user file
   */
}
 8005d6a:	bf00      	nop
 8005d6c:	370c      	adds	r7, #12
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr

08005d76 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005d76:	b480      	push	{r7}
 8005d78:	b085      	sub	sp, #20
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d001      	beq.n	8005d8e <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e046      	b.n	8005e1c <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2202      	movs	r2, #2
 8005d92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a23      	ldr	r2, [pc, #140]	@ (8005e28 <HAL_TIM_Base_Start+0xb2>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d022      	beq.n	8005de6 <HAL_TIM_Base_Start+0x70>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005da8:	d01d      	beq.n	8005de6 <HAL_TIM_Base_Start+0x70>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a1f      	ldr	r2, [pc, #124]	@ (8005e2c <HAL_TIM_Base_Start+0xb6>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d018      	beq.n	8005de6 <HAL_TIM_Base_Start+0x70>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a1d      	ldr	r2, [pc, #116]	@ (8005e30 <HAL_TIM_Base_Start+0xba>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d013      	beq.n	8005de6 <HAL_TIM_Base_Start+0x70>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a1c      	ldr	r2, [pc, #112]	@ (8005e34 <HAL_TIM_Base_Start+0xbe>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d00e      	beq.n	8005de6 <HAL_TIM_Base_Start+0x70>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a1a      	ldr	r2, [pc, #104]	@ (8005e38 <HAL_TIM_Base_Start+0xc2>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d009      	beq.n	8005de6 <HAL_TIM_Base_Start+0x70>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a19      	ldr	r2, [pc, #100]	@ (8005e3c <HAL_TIM_Base_Start+0xc6>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d004      	beq.n	8005de6 <HAL_TIM_Base_Start+0x70>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a17      	ldr	r2, [pc, #92]	@ (8005e40 <HAL_TIM_Base_Start+0xca>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d111      	bne.n	8005e0a <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	f003 0307 	and.w	r3, r3, #7
 8005df0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2b06      	cmp	r3, #6
 8005df6:	d010      	beq.n	8005e1a <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f042 0201 	orr.w	r2, r2, #1
 8005e06:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e08:	e007      	b.n	8005e1a <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f042 0201 	orr.w	r2, r2, #1
 8005e18:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e1a:	2300      	movs	r3, #0
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3714      	adds	r7, #20
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr
 8005e28:	40010000 	.word	0x40010000
 8005e2c:	40000400 	.word	0x40000400
 8005e30:	40000800 	.word	0x40000800
 8005e34:	40000c00 	.word	0x40000c00
 8005e38:	40010400 	.word	0x40010400
 8005e3c:	40014000 	.word	0x40014000
 8005e40:	40001800 	.word	0x40001800

08005e44 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b083      	sub	sp, #12
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	6a1a      	ldr	r2, [r3, #32]
 8005e52:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005e56:	4013      	ands	r3, r2
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d10f      	bne.n	8005e7c <HAL_TIM_Base_Stop+0x38>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	6a1a      	ldr	r2, [r3, #32]
 8005e62:	f240 4344 	movw	r3, #1092	@ 0x444
 8005e66:	4013      	ands	r3, r2
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d107      	bne.n	8005e7c <HAL_TIM_Base_Stop+0x38>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f022 0201 	bic.w	r2, r2, #1
 8005e7a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2201      	movs	r2, #1
 8005e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	370c      	adds	r7, #12
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr

08005e92 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e92:	b480      	push	{r7}
 8005e94:	b085      	sub	sp, #20
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	2b01      	cmp	r3, #1
 8005ea4:	d001      	beq.n	8005eaa <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e04e      	b.n	8005f48 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2202      	movs	r2, #2
 8005eae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	68da      	ldr	r2, [r3, #12]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f042 0201 	orr.w	r2, r2, #1
 8005ec0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a23      	ldr	r2, [pc, #140]	@ (8005f54 <HAL_TIM_Base_Start_IT+0xc2>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d022      	beq.n	8005f12 <HAL_TIM_Base_Start_IT+0x80>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ed4:	d01d      	beq.n	8005f12 <HAL_TIM_Base_Start_IT+0x80>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a1f      	ldr	r2, [pc, #124]	@ (8005f58 <HAL_TIM_Base_Start_IT+0xc6>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d018      	beq.n	8005f12 <HAL_TIM_Base_Start_IT+0x80>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a1d      	ldr	r2, [pc, #116]	@ (8005f5c <HAL_TIM_Base_Start_IT+0xca>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d013      	beq.n	8005f12 <HAL_TIM_Base_Start_IT+0x80>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a1c      	ldr	r2, [pc, #112]	@ (8005f60 <HAL_TIM_Base_Start_IT+0xce>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d00e      	beq.n	8005f12 <HAL_TIM_Base_Start_IT+0x80>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a1a      	ldr	r2, [pc, #104]	@ (8005f64 <HAL_TIM_Base_Start_IT+0xd2>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d009      	beq.n	8005f12 <HAL_TIM_Base_Start_IT+0x80>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a19      	ldr	r2, [pc, #100]	@ (8005f68 <HAL_TIM_Base_Start_IT+0xd6>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d004      	beq.n	8005f12 <HAL_TIM_Base_Start_IT+0x80>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a17      	ldr	r2, [pc, #92]	@ (8005f6c <HAL_TIM_Base_Start_IT+0xda>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d111      	bne.n	8005f36 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	f003 0307 	and.w	r3, r3, #7
 8005f1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2b06      	cmp	r3, #6
 8005f22:	d010      	beq.n	8005f46 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f042 0201 	orr.w	r2, r2, #1
 8005f32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f34:	e007      	b.n	8005f46 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f042 0201 	orr.w	r2, r2, #1
 8005f44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f46:	2300      	movs	r3, #0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3714      	adds	r7, #20
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr
 8005f54:	40010000 	.word	0x40010000
 8005f58:	40000400 	.word	0x40000400
 8005f5c:	40000800 	.word	0x40000800
 8005f60:	40000c00 	.word	0x40000c00
 8005f64:	40010400 	.word	0x40010400
 8005f68:	40014000 	.word	0x40014000
 8005f6c:	40001800 	.word	0x40001800

08005f70 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b083      	sub	sp, #12
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	68da      	ldr	r2, [r3, #12]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f022 0201 	bic.w	r2, r2, #1
 8005f86:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	6a1a      	ldr	r2, [r3, #32]
 8005f8e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005f92:	4013      	ands	r3, r2
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d10f      	bne.n	8005fb8 <HAL_TIM_Base_Stop_IT+0x48>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	6a1a      	ldr	r2, [r3, #32]
 8005f9e:	f240 4344 	movw	r3, #1092	@ 0x444
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d107      	bne.n	8005fb8 <HAL_TIM_Base_Stop_IT+0x48>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f022 0201 	bic.w	r2, r2, #1
 8005fb6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	370c      	adds	r7, #12
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fcc:	4770      	bx	lr

08005fce <HAL_TIM_Base_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, const uint32_t *pData, uint16_t Length)
{
 8005fce:	b580      	push	{r7, lr}
 8005fd0:	b086      	sub	sp, #24
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	60f8      	str	r0, [r7, #12]
 8005fd6:	60b9      	str	r1, [r7, #8]
 8005fd8:	4613      	mov	r3, r2
 8005fda:	80fb      	strh	r3, [r7, #6]

  /* Check the parameters */
  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));

  /* Set the TIM state */
  if (htim->State == HAL_TIM_STATE_BUSY)
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	2b02      	cmp	r3, #2
 8005fe6:	d101      	bne.n	8005fec <HAL_TIM_Base_Start_DMA+0x1e>
  {
    return HAL_BUSY;
 8005fe8:	2302      	movs	r3, #2
 8005fea:	e07a      	b.n	80060e2 <HAL_TIM_Base_Start_DMA+0x114>
  }
  else if (htim->State == HAL_TIM_STATE_READY)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ff2:	b2db      	uxtb	r3, r3
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d125      	bne.n	8006044 <HAL_TIM_Base_Start_DMA+0x76>
  {
    if ((pData == NULL) || (Length == 0U))
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d002      	beq.n	8006004 <HAL_TIM_Base_Start_DMA+0x36>
 8005ffe:	88fb      	ldrh	r3, [r7, #6]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d101      	bne.n	8006008 <HAL_TIM_Base_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e06c      	b.n	80060e2 <HAL_TIM_Base_Start_DMA+0x114>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2202      	movs	r2, #2
 800600c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  {
    return HAL_ERROR;
  }

  /* Set the DMA Period elapsed callbacks */
  htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	6a1b      	ldr	r3, [r3, #32]
 8006014:	4a35      	ldr	r2, [pc, #212]	@ (80060ec <HAL_TIM_Base_Start_DMA+0x11e>)
 8006016:	63da      	str	r2, [r3, #60]	@ 0x3c
  htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	6a1b      	ldr	r3, [r3, #32]
 800601c:	4a34      	ldr	r2, [pc, #208]	@ (80060f0 <HAL_TIM_Base_Start_DMA+0x122>)
 800601e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6a1b      	ldr	r3, [r3, #32]
 8006024:	4a33      	ldr	r2, [pc, #204]	@ (80060f4 <HAL_TIM_Base_Start_DMA+0x126>)
 8006026:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the DMA stream */
  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR,
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	6a18      	ldr	r0, [r3, #32]
 800602c:	68b9      	ldr	r1, [r7, #8]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	332c      	adds	r3, #44	@ 0x2c
 8006034:	461a      	mov	r2, r3
 8006036:	88fb      	ldrh	r3, [r7, #6]
 8006038:	f7fc fadb 	bl	80025f2 <HAL_DMA_Start_IT>
 800603c:	4603      	mov	r3, r0
 800603e:	2b00      	cmp	r3, #0
 8006040:	d004      	beq.n	800604c <HAL_TIM_Base_Start_DMA+0x7e>
 8006042:	e001      	b.n	8006048 <HAL_TIM_Base_Start_DMA+0x7a>
    return HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	e04c      	b.n	80060e2 <HAL_TIM_Base_Start_DMA+0x114>
                       Length) != HAL_OK)
  {
    /* Return error status */
    return HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	e04a      	b.n	80060e2 <HAL_TIM_Base_Start_DMA+0x114>
  }

  /* Enable the TIM Update DMA request */
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68da      	ldr	r2, [r3, #12]
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800605a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a25      	ldr	r2, [pc, #148]	@ (80060f8 <HAL_TIM_Base_Start_DMA+0x12a>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d022      	beq.n	80060ac <HAL_TIM_Base_Start_DMA+0xde>
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800606e:	d01d      	beq.n	80060ac <HAL_TIM_Base_Start_DMA+0xde>
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a21      	ldr	r2, [pc, #132]	@ (80060fc <HAL_TIM_Base_Start_DMA+0x12e>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d018      	beq.n	80060ac <HAL_TIM_Base_Start_DMA+0xde>
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a20      	ldr	r2, [pc, #128]	@ (8006100 <HAL_TIM_Base_Start_DMA+0x132>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d013      	beq.n	80060ac <HAL_TIM_Base_Start_DMA+0xde>
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a1e      	ldr	r2, [pc, #120]	@ (8006104 <HAL_TIM_Base_Start_DMA+0x136>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d00e      	beq.n	80060ac <HAL_TIM_Base_Start_DMA+0xde>
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a1d      	ldr	r2, [pc, #116]	@ (8006108 <HAL_TIM_Base_Start_DMA+0x13a>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d009      	beq.n	80060ac <HAL_TIM_Base_Start_DMA+0xde>
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a1b      	ldr	r2, [pc, #108]	@ (800610c <HAL_TIM_Base_Start_DMA+0x13e>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d004      	beq.n	80060ac <HAL_TIM_Base_Start_DMA+0xde>
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a1a      	ldr	r2, [pc, #104]	@ (8006110 <HAL_TIM_Base_Start_DMA+0x142>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d111      	bne.n	80060d0 <HAL_TIM_Base_Start_DMA+0x102>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	f003 0307 	and.w	r3, r3, #7
 80060b6:	617b      	str	r3, [r7, #20]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	2b06      	cmp	r3, #6
 80060bc:	d010      	beq.n	80060e0 <HAL_TIM_Base_Start_DMA+0x112>
    {
      __HAL_TIM_ENABLE(htim);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f042 0201 	orr.w	r2, r2, #1
 80060cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060ce:	e007      	b.n	80060e0 <HAL_TIM_Base_Start_DMA+0x112>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f042 0201 	orr.w	r2, r2, #1
 80060de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060e0:	2300      	movs	r3, #0
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3718      	adds	r7, #24
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	0800b02d 	.word	0x0800b02d
 80060f0:	0800b05b 	.word	0x0800b05b
 80060f4:	0800ad5b 	.word	0x0800ad5b
 80060f8:	40010000 	.word	0x40010000
 80060fc:	40000400 	.word	0x40000400
 8006100:	40000800 	.word	0x40000800
 8006104:	40000c00 	.word	0x40000c00
 8006108:	40010400 	.word	0x40010400
 800610c:	40014000 	.word	0x40014000
 8006110:	40001800 	.word	0x40001800

08006114 <HAL_TIM_Base_Stop_DMA>:
  * @brief  Stops the TIM Base generation in DMA mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b082      	sub	sp, #8
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));

  /* Disable the TIM Update DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	68da      	ldr	r2, [r3, #12]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800612a:	60da      	str	r2, [r3, #12]

  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6a1b      	ldr	r3, [r3, #32]
 8006130:	4618      	mov	r0, r3
 8006132:	f7fc fb26 	bl	8002782 <HAL_DMA_Abort_IT>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	6a1a      	ldr	r2, [r3, #32]
 800613c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006140:	4013      	ands	r3, r2
 8006142:	2b00      	cmp	r3, #0
 8006144:	d10f      	bne.n	8006166 <HAL_TIM_Base_Stop_DMA+0x52>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	6a1a      	ldr	r2, [r3, #32]
 800614c:	f240 4344 	movw	r3, #1092	@ 0x444
 8006150:	4013      	ands	r3, r2
 8006152:	2b00      	cmp	r3, #0
 8006154:	d107      	bne.n	8006166 <HAL_TIM_Base_Stop_DMA+0x52>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f022 0201 	bic.w	r2, r2, #1
 8006164:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2201      	movs	r2, #1
 800616a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800616e:	2300      	movs	r3, #0
}
 8006170:	4618      	mov	r0, r3
 8006172:	3708      	adds	r7, #8
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}

08006178 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b082      	sub	sp, #8
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d101      	bne.n	800618a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	e041      	b.n	800620e <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006190:	b2db      	uxtb	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d106      	bne.n	80061a4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 f88d 	bl	80062be <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2202      	movs	r2, #2
 80061a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	3304      	adds	r3, #4
 80061b4:	4619      	mov	r1, r3
 80061b6:	4610      	mov	r0, r2
 80061b8:	f004 ff82 	bl	800b0c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2201      	movs	r2, #1
 80061c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2201      	movs	r2, #1
 80061d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2201      	movs	r2, #1
 80061d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3708      	adds	r7, #8
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}

08006216 <HAL_TIM_OC_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)
{
 8006216:	b580      	push	{r7, lr}
 8006218:	b082      	sub	sp, #8
 800621a:	af00      	add	r7, sp, #0
 800621c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2202      	movs	r2, #2
 8006222:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	6a1a      	ldr	r2, [r3, #32]
 800622c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006230:	4013      	ands	r3, r2
 8006232:	2b00      	cmp	r3, #0
 8006234:	d10f      	bne.n	8006256 <HAL_TIM_OC_DeInit+0x40>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	6a1a      	ldr	r2, [r3, #32]
 800623c:	f240 4344 	movw	r3, #1092	@ 0x444
 8006240:	4013      	ands	r3, r2
 8006242:	2b00      	cmp	r3, #0
 8006244:	d107      	bne.n	8006256 <HAL_TIM_OC_DeInit+0x40>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f022 0201 	bic.w	r2, r2, #1
 8006254:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->OC_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_OC_MspDeInit(htim);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 f83b 	bl	80062d2 <HAL_TIM_OC_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2200      	movs	r2, #0
 8006260:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2200      	movs	r2, #0
 8006290:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2200      	movs	r2, #0
 80062a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2200      	movs	r2, #0
 80062a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062b4:	2300      	movs	r3, #0
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3708      	adds	r7, #8
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}

080062be <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80062be:	b480      	push	{r7}
 80062c0:	b083      	sub	sp, #12
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80062c6:	bf00      	nop
 80062c8:	370c      	adds	r7, #12
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr

080062d2 <HAL_TIM_OC_MspDeInit>:
  * @brief  DeInitializes TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)
{
 80062d2:	b480      	push	{r7}
 80062d4:	b083      	sub	sp, #12
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspDeInit could be implemented in the user file
   */
}
 80062da:	bf00      	nop
 80062dc:	370c      	adds	r7, #12
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr

080062e6 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062e6:	b580      	push	{r7, lr}
 80062e8:	b084      	sub	sp, #16
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
 80062ee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d109      	bne.n	800630a <HAL_TIM_OC_Start+0x24>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	2b01      	cmp	r3, #1
 8006300:	bf14      	ite	ne
 8006302:	2301      	movne	r3, #1
 8006304:	2300      	moveq	r3, #0
 8006306:	b2db      	uxtb	r3, r3
 8006308:	e022      	b.n	8006350 <HAL_TIM_OC_Start+0x6a>
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	2b04      	cmp	r3, #4
 800630e:	d109      	bne.n	8006324 <HAL_TIM_OC_Start+0x3e>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006316:	b2db      	uxtb	r3, r3
 8006318:	2b01      	cmp	r3, #1
 800631a:	bf14      	ite	ne
 800631c:	2301      	movne	r3, #1
 800631e:	2300      	moveq	r3, #0
 8006320:	b2db      	uxtb	r3, r3
 8006322:	e015      	b.n	8006350 <HAL_TIM_OC_Start+0x6a>
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	2b08      	cmp	r3, #8
 8006328:	d109      	bne.n	800633e <HAL_TIM_OC_Start+0x58>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006330:	b2db      	uxtb	r3, r3
 8006332:	2b01      	cmp	r3, #1
 8006334:	bf14      	ite	ne
 8006336:	2301      	movne	r3, #1
 8006338:	2300      	moveq	r3, #0
 800633a:	b2db      	uxtb	r3, r3
 800633c:	e008      	b.n	8006350 <HAL_TIM_OC_Start+0x6a>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006344:	b2db      	uxtb	r3, r3
 8006346:	2b01      	cmp	r3, #1
 8006348:	bf14      	ite	ne
 800634a:	2301      	movne	r3, #1
 800634c:	2300      	moveq	r3, #0
 800634e:	b2db      	uxtb	r3, r3
 8006350:	2b00      	cmp	r3, #0
 8006352:	d001      	beq.n	8006358 <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8006354:	2301      	movs	r3, #1
 8006356:	e07c      	b.n	8006452 <HAL_TIM_OC_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d104      	bne.n	8006368 <HAL_TIM_OC_Start+0x82>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2202      	movs	r2, #2
 8006362:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006366:	e013      	b.n	8006390 <HAL_TIM_OC_Start+0xaa>
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	2b04      	cmp	r3, #4
 800636c:	d104      	bne.n	8006378 <HAL_TIM_OC_Start+0x92>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2202      	movs	r2, #2
 8006372:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006376:	e00b      	b.n	8006390 <HAL_TIM_OC_Start+0xaa>
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	2b08      	cmp	r3, #8
 800637c:	d104      	bne.n	8006388 <HAL_TIM_OC_Start+0xa2>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2202      	movs	r2, #2
 8006382:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006386:	e003      	b.n	8006390 <HAL_TIM_OC_Start+0xaa>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2202      	movs	r2, #2
 800638c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	2201      	movs	r2, #1
 8006396:	6839      	ldr	r1, [r7, #0]
 8006398:	4618      	mov	r0, r3
 800639a:	f005 fb41 	bl	800ba20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a2e      	ldr	r2, [pc, #184]	@ (800645c <HAL_TIM_OC_Start+0x176>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d004      	beq.n	80063b2 <HAL_TIM_OC_Start+0xcc>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a2c      	ldr	r2, [pc, #176]	@ (8006460 <HAL_TIM_OC_Start+0x17a>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d101      	bne.n	80063b6 <HAL_TIM_OC_Start+0xd0>
 80063b2:	2301      	movs	r3, #1
 80063b4:	e000      	b.n	80063b8 <HAL_TIM_OC_Start+0xd2>
 80063b6:	2300      	movs	r3, #0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d007      	beq.n	80063cc <HAL_TIM_OC_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80063ca:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a22      	ldr	r2, [pc, #136]	@ (800645c <HAL_TIM_OC_Start+0x176>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d022      	beq.n	800641c <HAL_TIM_OC_Start+0x136>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063de:	d01d      	beq.n	800641c <HAL_TIM_OC_Start+0x136>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a1f      	ldr	r2, [pc, #124]	@ (8006464 <HAL_TIM_OC_Start+0x17e>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d018      	beq.n	800641c <HAL_TIM_OC_Start+0x136>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a1e      	ldr	r2, [pc, #120]	@ (8006468 <HAL_TIM_OC_Start+0x182>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d013      	beq.n	800641c <HAL_TIM_OC_Start+0x136>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a1c      	ldr	r2, [pc, #112]	@ (800646c <HAL_TIM_OC_Start+0x186>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d00e      	beq.n	800641c <HAL_TIM_OC_Start+0x136>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a17      	ldr	r2, [pc, #92]	@ (8006460 <HAL_TIM_OC_Start+0x17a>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d009      	beq.n	800641c <HAL_TIM_OC_Start+0x136>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a18      	ldr	r2, [pc, #96]	@ (8006470 <HAL_TIM_OC_Start+0x18a>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d004      	beq.n	800641c <HAL_TIM_OC_Start+0x136>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a17      	ldr	r2, [pc, #92]	@ (8006474 <HAL_TIM_OC_Start+0x18e>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d111      	bne.n	8006440 <HAL_TIM_OC_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	f003 0307 	and.w	r3, r3, #7
 8006426:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2b06      	cmp	r3, #6
 800642c:	d010      	beq.n	8006450 <HAL_TIM_OC_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f042 0201 	orr.w	r2, r2, #1
 800643c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800643e:	e007      	b.n	8006450 <HAL_TIM_OC_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f042 0201 	orr.w	r2, r2, #1
 800644e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	3710      	adds	r7, #16
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	40010000 	.word	0x40010000
 8006460:	40010400 	.word	0x40010400
 8006464:	40000400 	.word	0x40000400
 8006468:	40000800 	.word	0x40000800
 800646c:	40000c00 	.word	0x40000c00
 8006470:	40014000 	.word	0x40014000
 8006474:	40001800 	.word	0x40001800

08006478 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b082      	sub	sp, #8
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2200      	movs	r2, #0
 8006488:	6839      	ldr	r1, [r7, #0]
 800648a:	4618      	mov	r0, r3
 800648c:	f005 fac8 	bl	800ba20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a2e      	ldr	r2, [pc, #184]	@ (8006550 <HAL_TIM_OC_Stop+0xd8>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d004      	beq.n	80064a4 <HAL_TIM_OC_Stop+0x2c>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a2d      	ldr	r2, [pc, #180]	@ (8006554 <HAL_TIM_OC_Stop+0xdc>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d101      	bne.n	80064a8 <HAL_TIM_OC_Stop+0x30>
 80064a4:	2301      	movs	r3, #1
 80064a6:	e000      	b.n	80064aa <HAL_TIM_OC_Stop+0x32>
 80064a8:	2300      	movs	r3, #0
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d017      	beq.n	80064de <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	6a1a      	ldr	r2, [r3, #32]
 80064b4:	f241 1311 	movw	r3, #4369	@ 0x1111
 80064b8:	4013      	ands	r3, r2
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d10f      	bne.n	80064de <HAL_TIM_OC_Stop+0x66>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	6a1a      	ldr	r2, [r3, #32]
 80064c4:	f240 4344 	movw	r3, #1092	@ 0x444
 80064c8:	4013      	ands	r3, r2
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d107      	bne.n	80064de <HAL_TIM_OC_Stop+0x66>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80064dc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	6a1a      	ldr	r2, [r3, #32]
 80064e4:	f241 1311 	movw	r3, #4369	@ 0x1111
 80064e8:	4013      	ands	r3, r2
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d10f      	bne.n	800650e <HAL_TIM_OC_Stop+0x96>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	6a1a      	ldr	r2, [r3, #32]
 80064f4:	f240 4344 	movw	r3, #1092	@ 0x444
 80064f8:	4013      	ands	r3, r2
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d107      	bne.n	800650e <HAL_TIM_OC_Stop+0x96>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	681a      	ldr	r2, [r3, #0]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f022 0201 	bic.w	r2, r2, #1
 800650c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d104      	bne.n	800651e <HAL_TIM_OC_Stop+0xa6>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800651c:	e013      	b.n	8006546 <HAL_TIM_OC_Stop+0xce>
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	2b04      	cmp	r3, #4
 8006522:	d104      	bne.n	800652e <HAL_TIM_OC_Stop+0xb6>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800652c:	e00b      	b.n	8006546 <HAL_TIM_OC_Stop+0xce>
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	2b08      	cmp	r3, #8
 8006532:	d104      	bne.n	800653e <HAL_TIM_OC_Stop+0xc6>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800653c:	e003      	b.n	8006546 <HAL_TIM_OC_Stop+0xce>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2201      	movs	r2, #1
 8006542:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8006546:	2300      	movs	r3, #0
}
 8006548:	4618      	mov	r0, r3
 800654a:	3708      	adds	r7, #8
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}
 8006550:	40010000 	.word	0x40010000
 8006554:	40010400 	.word	0x40010400

08006558 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b084      	sub	sp, #16
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006562:	2300      	movs	r3, #0
 8006564:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d109      	bne.n	8006580 <HAL_TIM_OC_Start_IT+0x28>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006572:	b2db      	uxtb	r3, r3
 8006574:	2b01      	cmp	r3, #1
 8006576:	bf14      	ite	ne
 8006578:	2301      	movne	r3, #1
 800657a:	2300      	moveq	r3, #0
 800657c:	b2db      	uxtb	r3, r3
 800657e:	e022      	b.n	80065c6 <HAL_TIM_OC_Start_IT+0x6e>
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	2b04      	cmp	r3, #4
 8006584:	d109      	bne.n	800659a <HAL_TIM_OC_Start_IT+0x42>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800658c:	b2db      	uxtb	r3, r3
 800658e:	2b01      	cmp	r3, #1
 8006590:	bf14      	ite	ne
 8006592:	2301      	movne	r3, #1
 8006594:	2300      	moveq	r3, #0
 8006596:	b2db      	uxtb	r3, r3
 8006598:	e015      	b.n	80065c6 <HAL_TIM_OC_Start_IT+0x6e>
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	2b08      	cmp	r3, #8
 800659e:	d109      	bne.n	80065b4 <HAL_TIM_OC_Start_IT+0x5c>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	bf14      	ite	ne
 80065ac:	2301      	movne	r3, #1
 80065ae:	2300      	moveq	r3, #0
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	e008      	b.n	80065c6 <HAL_TIM_OC_Start_IT+0x6e>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	2b01      	cmp	r3, #1
 80065be:	bf14      	ite	ne
 80065c0:	2301      	movne	r3, #1
 80065c2:	2300      	moveq	r3, #0
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d001      	beq.n	80065ce <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	e0c7      	b.n	800675e <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d104      	bne.n	80065de <HAL_TIM_OC_Start_IT+0x86>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2202      	movs	r2, #2
 80065d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065dc:	e013      	b.n	8006606 <HAL_TIM_OC_Start_IT+0xae>
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	2b04      	cmp	r3, #4
 80065e2:	d104      	bne.n	80065ee <HAL_TIM_OC_Start_IT+0x96>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2202      	movs	r2, #2
 80065e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065ec:	e00b      	b.n	8006606 <HAL_TIM_OC_Start_IT+0xae>
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	2b08      	cmp	r3, #8
 80065f2:	d104      	bne.n	80065fe <HAL_TIM_OC_Start_IT+0xa6>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2202      	movs	r2, #2
 80065f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065fc:	e003      	b.n	8006606 <HAL_TIM_OC_Start_IT+0xae>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2202      	movs	r2, #2
 8006602:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	2b0c      	cmp	r3, #12
 800660a:	d841      	bhi.n	8006690 <HAL_TIM_OC_Start_IT+0x138>
 800660c:	a201      	add	r2, pc, #4	@ (adr r2, 8006614 <HAL_TIM_OC_Start_IT+0xbc>)
 800660e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006612:	bf00      	nop
 8006614:	08006649 	.word	0x08006649
 8006618:	08006691 	.word	0x08006691
 800661c:	08006691 	.word	0x08006691
 8006620:	08006691 	.word	0x08006691
 8006624:	0800665b 	.word	0x0800665b
 8006628:	08006691 	.word	0x08006691
 800662c:	08006691 	.word	0x08006691
 8006630:	08006691 	.word	0x08006691
 8006634:	0800666d 	.word	0x0800666d
 8006638:	08006691 	.word	0x08006691
 800663c:	08006691 	.word	0x08006691
 8006640:	08006691 	.word	0x08006691
 8006644:	0800667f 	.word	0x0800667f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	68da      	ldr	r2, [r3, #12]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f042 0202 	orr.w	r2, r2, #2
 8006656:	60da      	str	r2, [r3, #12]
      break;
 8006658:	e01d      	b.n	8006696 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	68da      	ldr	r2, [r3, #12]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f042 0204 	orr.w	r2, r2, #4
 8006668:	60da      	str	r2, [r3, #12]
      break;
 800666a:	e014      	b.n	8006696 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	68da      	ldr	r2, [r3, #12]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f042 0208 	orr.w	r2, r2, #8
 800667a:	60da      	str	r2, [r3, #12]
      break;
 800667c:	e00b      	b.n	8006696 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	68da      	ldr	r2, [r3, #12]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f042 0210 	orr.w	r2, r2, #16
 800668c:	60da      	str	r2, [r3, #12]
      break;
 800668e:	e002      	b.n	8006696 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8006690:	2301      	movs	r3, #1
 8006692:	73fb      	strb	r3, [r7, #15]
      break;
 8006694:	bf00      	nop
  }

  if (status == HAL_OK)
 8006696:	7bfb      	ldrb	r3, [r7, #15]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d15f      	bne.n	800675c <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	2201      	movs	r2, #1
 80066a2:	6839      	ldr	r1, [r7, #0]
 80066a4:	4618      	mov	r0, r3
 80066a6:	f005 f9bb 	bl	800ba20 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a2e      	ldr	r2, [pc, #184]	@ (8006768 <HAL_TIM_OC_Start_IT+0x210>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d004      	beq.n	80066be <HAL_TIM_OC_Start_IT+0x166>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a2c      	ldr	r2, [pc, #176]	@ (800676c <HAL_TIM_OC_Start_IT+0x214>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d101      	bne.n	80066c2 <HAL_TIM_OC_Start_IT+0x16a>
 80066be:	2301      	movs	r3, #1
 80066c0:	e000      	b.n	80066c4 <HAL_TIM_OC_Start_IT+0x16c>
 80066c2:	2300      	movs	r3, #0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d007      	beq.n	80066d8 <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80066d6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a22      	ldr	r2, [pc, #136]	@ (8006768 <HAL_TIM_OC_Start_IT+0x210>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d022      	beq.n	8006728 <HAL_TIM_OC_Start_IT+0x1d0>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066ea:	d01d      	beq.n	8006728 <HAL_TIM_OC_Start_IT+0x1d0>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a1f      	ldr	r2, [pc, #124]	@ (8006770 <HAL_TIM_OC_Start_IT+0x218>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d018      	beq.n	8006728 <HAL_TIM_OC_Start_IT+0x1d0>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a1e      	ldr	r2, [pc, #120]	@ (8006774 <HAL_TIM_OC_Start_IT+0x21c>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d013      	beq.n	8006728 <HAL_TIM_OC_Start_IT+0x1d0>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a1c      	ldr	r2, [pc, #112]	@ (8006778 <HAL_TIM_OC_Start_IT+0x220>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d00e      	beq.n	8006728 <HAL_TIM_OC_Start_IT+0x1d0>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a17      	ldr	r2, [pc, #92]	@ (800676c <HAL_TIM_OC_Start_IT+0x214>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d009      	beq.n	8006728 <HAL_TIM_OC_Start_IT+0x1d0>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a18      	ldr	r2, [pc, #96]	@ (800677c <HAL_TIM_OC_Start_IT+0x224>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d004      	beq.n	8006728 <HAL_TIM_OC_Start_IT+0x1d0>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a17      	ldr	r2, [pc, #92]	@ (8006780 <HAL_TIM_OC_Start_IT+0x228>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d111      	bne.n	800674c <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	f003 0307 	and.w	r3, r3, #7
 8006732:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	2b06      	cmp	r3, #6
 8006738:	d010      	beq.n	800675c <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f042 0201 	orr.w	r2, r2, #1
 8006748:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800674a:	e007      	b.n	800675c <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f042 0201 	orr.w	r2, r2, #1
 800675a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800675c:	7bfb      	ldrb	r3, [r7, #15]
}
 800675e:	4618      	mov	r0, r3
 8006760:	3710      	adds	r7, #16
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop
 8006768:	40010000 	.word	0x40010000
 800676c:	40010400 	.word	0x40010400
 8006770:	40000400 	.word	0x40000400
 8006774:	40000800 	.word	0x40000800
 8006778:	40000c00 	.word	0x40000c00
 800677c:	40014000 	.word	0x40014000
 8006780:	40001800 	.word	0x40001800

08006784 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800678e:	2300      	movs	r3, #0
 8006790:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	2b0c      	cmp	r3, #12
 8006796:	d841      	bhi.n	800681c <HAL_TIM_OC_Stop_IT+0x98>
 8006798:	a201      	add	r2, pc, #4	@ (adr r2, 80067a0 <HAL_TIM_OC_Stop_IT+0x1c>)
 800679a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800679e:	bf00      	nop
 80067a0:	080067d5 	.word	0x080067d5
 80067a4:	0800681d 	.word	0x0800681d
 80067a8:	0800681d 	.word	0x0800681d
 80067ac:	0800681d 	.word	0x0800681d
 80067b0:	080067e7 	.word	0x080067e7
 80067b4:	0800681d 	.word	0x0800681d
 80067b8:	0800681d 	.word	0x0800681d
 80067bc:	0800681d 	.word	0x0800681d
 80067c0:	080067f9 	.word	0x080067f9
 80067c4:	0800681d 	.word	0x0800681d
 80067c8:	0800681d 	.word	0x0800681d
 80067cc:	0800681d 	.word	0x0800681d
 80067d0:	0800680b 	.word	0x0800680b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68da      	ldr	r2, [r3, #12]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f022 0202 	bic.w	r2, r2, #2
 80067e2:	60da      	str	r2, [r3, #12]
      break;
 80067e4:	e01d      	b.n	8006822 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	68da      	ldr	r2, [r3, #12]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f022 0204 	bic.w	r2, r2, #4
 80067f4:	60da      	str	r2, [r3, #12]
      break;
 80067f6:	e014      	b.n	8006822 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	68da      	ldr	r2, [r3, #12]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f022 0208 	bic.w	r2, r2, #8
 8006806:	60da      	str	r2, [r3, #12]
      break;
 8006808:	e00b      	b.n	8006822 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	68da      	ldr	r2, [r3, #12]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f022 0210 	bic.w	r2, r2, #16
 8006818:	60da      	str	r2, [r3, #12]
      break;
 800681a:	e002      	b.n	8006822 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800681c:	2301      	movs	r3, #1
 800681e:	73fb      	strb	r3, [r7, #15]
      break;
 8006820:	bf00      	nop
  }

  if (status == HAL_OK)
 8006822:	7bfb      	ldrb	r3, [r7, #15]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d161      	bne.n	80068ec <HAL_TIM_OC_Stop_IT+0x168>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	2200      	movs	r2, #0
 800682e:	6839      	ldr	r1, [r7, #0]
 8006830:	4618      	mov	r0, r3
 8006832:	f005 f8f5 	bl	800ba20 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a2f      	ldr	r2, [pc, #188]	@ (80068f8 <HAL_TIM_OC_Stop_IT+0x174>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d004      	beq.n	800684a <HAL_TIM_OC_Stop_IT+0xc6>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a2d      	ldr	r2, [pc, #180]	@ (80068fc <HAL_TIM_OC_Stop_IT+0x178>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d101      	bne.n	800684e <HAL_TIM_OC_Stop_IT+0xca>
 800684a:	2301      	movs	r3, #1
 800684c:	e000      	b.n	8006850 <HAL_TIM_OC_Stop_IT+0xcc>
 800684e:	2300      	movs	r3, #0
 8006850:	2b00      	cmp	r3, #0
 8006852:	d017      	beq.n	8006884 <HAL_TIM_OC_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	6a1a      	ldr	r2, [r3, #32]
 800685a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800685e:	4013      	ands	r3, r2
 8006860:	2b00      	cmp	r3, #0
 8006862:	d10f      	bne.n	8006884 <HAL_TIM_OC_Stop_IT+0x100>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	6a1a      	ldr	r2, [r3, #32]
 800686a:	f240 4344 	movw	r3, #1092	@ 0x444
 800686e:	4013      	ands	r3, r2
 8006870:	2b00      	cmp	r3, #0
 8006872:	d107      	bne.n	8006884 <HAL_TIM_OC_Stop_IT+0x100>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006882:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	6a1a      	ldr	r2, [r3, #32]
 800688a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800688e:	4013      	ands	r3, r2
 8006890:	2b00      	cmp	r3, #0
 8006892:	d10f      	bne.n	80068b4 <HAL_TIM_OC_Stop_IT+0x130>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6a1a      	ldr	r2, [r3, #32]
 800689a:	f240 4344 	movw	r3, #1092	@ 0x444
 800689e:	4013      	ands	r3, r2
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d107      	bne.n	80068b4 <HAL_TIM_OC_Stop_IT+0x130>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f022 0201 	bic.w	r2, r2, #1
 80068b2:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d104      	bne.n	80068c4 <HAL_TIM_OC_Stop_IT+0x140>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2201      	movs	r2, #1
 80068be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80068c2:	e013      	b.n	80068ec <HAL_TIM_OC_Stop_IT+0x168>
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	2b04      	cmp	r3, #4
 80068c8:	d104      	bne.n	80068d4 <HAL_TIM_OC_Stop_IT+0x150>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2201      	movs	r2, #1
 80068ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068d2:	e00b      	b.n	80068ec <HAL_TIM_OC_Stop_IT+0x168>
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	2b08      	cmp	r3, #8
 80068d8:	d104      	bne.n	80068e4 <HAL_TIM_OC_Stop_IT+0x160>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2201      	movs	r2, #1
 80068de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068e2:	e003      	b.n	80068ec <HAL_TIM_OC_Stop_IT+0x168>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2201      	movs	r2, #1
 80068e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80068ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3710      	adds	r7, #16
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
 80068f6:	bf00      	nop
 80068f8:	40010000 	.word	0x40010000
 80068fc:	40010400 	.word	0x40010400

08006900 <HAL_TIM_OC_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                       uint16_t Length)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b086      	sub	sp, #24
 8006904:	af00      	add	r7, sp, #0
 8006906:	60f8      	str	r0, [r7, #12]
 8006908:	60b9      	str	r1, [r7, #8]
 800690a:	607a      	str	r2, [r7, #4]
 800690c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800690e:	2300      	movs	r3, #0
 8006910:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d109      	bne.n	800692c <HAL_TIM_OC_Start_DMA+0x2c>
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800691e:	b2db      	uxtb	r3, r3
 8006920:	2b02      	cmp	r3, #2
 8006922:	bf0c      	ite	eq
 8006924:	2301      	moveq	r3, #1
 8006926:	2300      	movne	r3, #0
 8006928:	b2db      	uxtb	r3, r3
 800692a:	e022      	b.n	8006972 <HAL_TIM_OC_Start_DMA+0x72>
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	2b04      	cmp	r3, #4
 8006930:	d109      	bne.n	8006946 <HAL_TIM_OC_Start_DMA+0x46>
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006938:	b2db      	uxtb	r3, r3
 800693a:	2b02      	cmp	r3, #2
 800693c:	bf0c      	ite	eq
 800693e:	2301      	moveq	r3, #1
 8006940:	2300      	movne	r3, #0
 8006942:	b2db      	uxtb	r3, r3
 8006944:	e015      	b.n	8006972 <HAL_TIM_OC_Start_DMA+0x72>
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	2b08      	cmp	r3, #8
 800694a:	d109      	bne.n	8006960 <HAL_TIM_OC_Start_DMA+0x60>
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006952:	b2db      	uxtb	r3, r3
 8006954:	2b02      	cmp	r3, #2
 8006956:	bf0c      	ite	eq
 8006958:	2301      	moveq	r3, #1
 800695a:	2300      	movne	r3, #0
 800695c:	b2db      	uxtb	r3, r3
 800695e:	e008      	b.n	8006972 <HAL_TIM_OC_Start_DMA+0x72>
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006966:	b2db      	uxtb	r3, r3
 8006968:	2b02      	cmp	r3, #2
 800696a:	bf0c      	ite	eq
 800696c:	2301      	moveq	r3, #1
 800696e:	2300      	movne	r3, #0
 8006970:	b2db      	uxtb	r3, r3
 8006972:	2b00      	cmp	r3, #0
 8006974:	d001      	beq.n	800697a <HAL_TIM_OC_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8006976:	2302      	movs	r3, #2
 8006978:	e171      	b.n	8006c5e <HAL_TIM_OC_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d109      	bne.n	8006994 <HAL_TIM_OC_Start_DMA+0x94>
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006986:	b2db      	uxtb	r3, r3
 8006988:	2b01      	cmp	r3, #1
 800698a:	bf0c      	ite	eq
 800698c:	2301      	moveq	r3, #1
 800698e:	2300      	movne	r3, #0
 8006990:	b2db      	uxtb	r3, r3
 8006992:	e022      	b.n	80069da <HAL_TIM_OC_Start_DMA+0xda>
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	2b04      	cmp	r3, #4
 8006998:	d109      	bne.n	80069ae <HAL_TIM_OC_Start_DMA+0xae>
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	bf0c      	ite	eq
 80069a6:	2301      	moveq	r3, #1
 80069a8:	2300      	movne	r3, #0
 80069aa:	b2db      	uxtb	r3, r3
 80069ac:	e015      	b.n	80069da <HAL_TIM_OC_Start_DMA+0xda>
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	2b08      	cmp	r3, #8
 80069b2:	d109      	bne.n	80069c8 <HAL_TIM_OC_Start_DMA+0xc8>
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80069ba:	b2db      	uxtb	r3, r3
 80069bc:	2b01      	cmp	r3, #1
 80069be:	bf0c      	ite	eq
 80069c0:	2301      	moveq	r3, #1
 80069c2:	2300      	movne	r3, #0
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	e008      	b.n	80069da <HAL_TIM_OC_Start_DMA+0xda>
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	bf0c      	ite	eq
 80069d4:	2301      	moveq	r3, #1
 80069d6:	2300      	movne	r3, #0
 80069d8:	b2db      	uxtb	r3, r3
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d024      	beq.n	8006a28 <HAL_TIM_OC_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d002      	beq.n	80069ea <HAL_TIM_OC_Start_DMA+0xea>
 80069e4:	887b      	ldrh	r3, [r7, #2]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d101      	bne.n	80069ee <HAL_TIM_OC_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80069ea:	2301      	movs	r3, #1
 80069ec:	e137      	b.n	8006c5e <HAL_TIM_OC_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d104      	bne.n	80069fe <HAL_TIM_OC_Start_DMA+0xfe>
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2202      	movs	r2, #2
 80069f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80069fc:	e016      	b.n	8006a2c <HAL_TIM_OC_Start_DMA+0x12c>
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	2b04      	cmp	r3, #4
 8006a02:	d104      	bne.n	8006a0e <HAL_TIM_OC_Start_DMA+0x10e>
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2202      	movs	r2, #2
 8006a08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a0c:	e00e      	b.n	8006a2c <HAL_TIM_OC_Start_DMA+0x12c>
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	2b08      	cmp	r3, #8
 8006a12:	d104      	bne.n	8006a1e <HAL_TIM_OC_Start_DMA+0x11e>
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2202      	movs	r2, #2
 8006a18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a1c:	e006      	b.n	8006a2c <HAL_TIM_OC_Start_DMA+0x12c>
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2202      	movs	r2, #2
 8006a22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006a26:	e001      	b.n	8006a2c <HAL_TIM_OC_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8006a28:	2301      	movs	r3, #1
 8006a2a:	e118      	b.n	8006c5e <HAL_TIM_OC_Start_DMA+0x35e>
  }

  switch (Channel)
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	2b0c      	cmp	r3, #12
 8006a30:	f200 80ae 	bhi.w	8006b90 <HAL_TIM_OC_Start_DMA+0x290>
 8006a34:	a201      	add	r2, pc, #4	@ (adr r2, 8006a3c <HAL_TIM_OC_Start_DMA+0x13c>)
 8006a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a3a:	bf00      	nop
 8006a3c:	08006a71 	.word	0x08006a71
 8006a40:	08006b91 	.word	0x08006b91
 8006a44:	08006b91 	.word	0x08006b91
 8006a48:	08006b91 	.word	0x08006b91
 8006a4c:	08006ab9 	.word	0x08006ab9
 8006a50:	08006b91 	.word	0x08006b91
 8006a54:	08006b91 	.word	0x08006b91
 8006a58:	08006b91 	.word	0x08006b91
 8006a5c:	08006b01 	.word	0x08006b01
 8006a60:	08006b91 	.word	0x08006b91
 8006a64:	08006b91 	.word	0x08006b91
 8006a68:	08006b91 	.word	0x08006b91
 8006a6c:	08006b49 	.word	0x08006b49
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a74:	4a7c      	ldr	r2, [pc, #496]	@ (8006c68 <HAL_TIM_OC_Start_DMA+0x368>)
 8006a76:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a7c:	4a7b      	ldr	r2, [pc, #492]	@ (8006c6c <HAL_TIM_OC_Start_DMA+0x36c>)
 8006a7e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a84:	4a7a      	ldr	r2, [pc, #488]	@ (8006c70 <HAL_TIM_OC_Start_DMA+0x370>)
 8006a86:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8006a8c:	6879      	ldr	r1, [r7, #4]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	3334      	adds	r3, #52	@ 0x34
 8006a94:	461a      	mov	r2, r3
 8006a96:	887b      	ldrh	r3, [r7, #2]
 8006a98:	f7fb fdab 	bl	80025f2 <HAL_DMA_Start_IT>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d001      	beq.n	8006aa6 <HAL_TIM_OC_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e0db      	b.n	8006c5e <HAL_TIM_OC_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	68da      	ldr	r2, [r3, #12]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ab4:	60da      	str	r2, [r3, #12]
      break;
 8006ab6:	e06e      	b.n	8006b96 <HAL_TIM_OC_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006abc:	4a6a      	ldr	r2, [pc, #424]	@ (8006c68 <HAL_TIM_OC_Start_DMA+0x368>)
 8006abe:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ac4:	4a69      	ldr	r2, [pc, #420]	@ (8006c6c <HAL_TIM_OC_Start_DMA+0x36c>)
 8006ac6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006acc:	4a68      	ldr	r2, [pc, #416]	@ (8006c70 <HAL_TIM_OC_Start_DMA+0x370>)
 8006ace:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8006ad4:	6879      	ldr	r1, [r7, #4]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	3338      	adds	r3, #56	@ 0x38
 8006adc:	461a      	mov	r2, r3
 8006ade:	887b      	ldrh	r3, [r7, #2]
 8006ae0:	f7fb fd87 	bl	80025f2 <HAL_DMA_Start_IT>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d001      	beq.n	8006aee <HAL_TIM_OC_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	e0b7      	b.n	8006c5e <HAL_TIM_OC_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	68da      	ldr	r2, [r3, #12]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006afc:	60da      	str	r2, [r3, #12]
      break;
 8006afe:	e04a      	b.n	8006b96 <HAL_TIM_OC_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b04:	4a58      	ldr	r2, [pc, #352]	@ (8006c68 <HAL_TIM_OC_Start_DMA+0x368>)
 8006b06:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b0c:	4a57      	ldr	r2, [pc, #348]	@ (8006c6c <HAL_TIM_OC_Start_DMA+0x36c>)
 8006b0e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b14:	4a56      	ldr	r2, [pc, #344]	@ (8006c70 <HAL_TIM_OC_Start_DMA+0x370>)
 8006b16:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8006b1c:	6879      	ldr	r1, [r7, #4]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	333c      	adds	r3, #60	@ 0x3c
 8006b24:	461a      	mov	r2, r3
 8006b26:	887b      	ldrh	r3, [r7, #2]
 8006b28:	f7fb fd63 	bl	80025f2 <HAL_DMA_Start_IT>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d001      	beq.n	8006b36 <HAL_TIM_OC_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	e093      	b.n	8006c5e <HAL_TIM_OC_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	68da      	ldr	r2, [r3, #12]
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b44:	60da      	str	r2, [r3, #12]
      break;
 8006b46:	e026      	b.n	8006b96 <HAL_TIM_OC_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b4c:	4a46      	ldr	r2, [pc, #280]	@ (8006c68 <HAL_TIM_OC_Start_DMA+0x368>)
 8006b4e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b54:	4a45      	ldr	r2, [pc, #276]	@ (8006c6c <HAL_TIM_OC_Start_DMA+0x36c>)
 8006b56:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b5c:	4a44      	ldr	r2, [pc, #272]	@ (8006c70 <HAL_TIM_OC_Start_DMA+0x370>)
 8006b5e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006b64:	6879      	ldr	r1, [r7, #4]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	3340      	adds	r3, #64	@ 0x40
 8006b6c:	461a      	mov	r2, r3
 8006b6e:	887b      	ldrh	r3, [r7, #2]
 8006b70:	f7fb fd3f 	bl	80025f2 <HAL_DMA_Start_IT>
 8006b74:	4603      	mov	r3, r0
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d001      	beq.n	8006b7e <HAL_TIM_OC_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e06f      	b.n	8006c5e <HAL_TIM_OC_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	68da      	ldr	r2, [r3, #12]
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006b8c:	60da      	str	r2, [r3, #12]
      break;
 8006b8e:	e002      	b.n	8006b96 <HAL_TIM_OC_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	75fb      	strb	r3, [r7, #23]
      break;
 8006b94:	bf00      	nop
  }

  if (status == HAL_OK)
 8006b96:	7dfb      	ldrb	r3, [r7, #23]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d15f      	bne.n	8006c5c <HAL_TIM_OC_Start_DMA+0x35c>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	68b9      	ldr	r1, [r7, #8]
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f004 ff3b 	bl	800ba20 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a31      	ldr	r2, [pc, #196]	@ (8006c74 <HAL_TIM_OC_Start_DMA+0x374>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d004      	beq.n	8006bbe <HAL_TIM_OC_Start_DMA+0x2be>
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a2f      	ldr	r2, [pc, #188]	@ (8006c78 <HAL_TIM_OC_Start_DMA+0x378>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d101      	bne.n	8006bc2 <HAL_TIM_OC_Start_DMA+0x2c2>
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e000      	b.n	8006bc4 <HAL_TIM_OC_Start_DMA+0x2c4>
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d007      	beq.n	8006bd8 <HAL_TIM_OC_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006bd6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a25      	ldr	r2, [pc, #148]	@ (8006c74 <HAL_TIM_OC_Start_DMA+0x374>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d022      	beq.n	8006c28 <HAL_TIM_OC_Start_DMA+0x328>
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bea:	d01d      	beq.n	8006c28 <HAL_TIM_OC_Start_DMA+0x328>
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a22      	ldr	r2, [pc, #136]	@ (8006c7c <HAL_TIM_OC_Start_DMA+0x37c>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d018      	beq.n	8006c28 <HAL_TIM_OC_Start_DMA+0x328>
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a21      	ldr	r2, [pc, #132]	@ (8006c80 <HAL_TIM_OC_Start_DMA+0x380>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d013      	beq.n	8006c28 <HAL_TIM_OC_Start_DMA+0x328>
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4a1f      	ldr	r2, [pc, #124]	@ (8006c84 <HAL_TIM_OC_Start_DMA+0x384>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d00e      	beq.n	8006c28 <HAL_TIM_OC_Start_DMA+0x328>
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a1a      	ldr	r2, [pc, #104]	@ (8006c78 <HAL_TIM_OC_Start_DMA+0x378>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d009      	beq.n	8006c28 <HAL_TIM_OC_Start_DMA+0x328>
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	4a1b      	ldr	r2, [pc, #108]	@ (8006c88 <HAL_TIM_OC_Start_DMA+0x388>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d004      	beq.n	8006c28 <HAL_TIM_OC_Start_DMA+0x328>
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a1a      	ldr	r2, [pc, #104]	@ (8006c8c <HAL_TIM_OC_Start_DMA+0x38c>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d111      	bne.n	8006c4c <HAL_TIM_OC_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	f003 0307 	and.w	r3, r3, #7
 8006c32:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	2b06      	cmp	r3, #6
 8006c38:	d010      	beq.n	8006c5c <HAL_TIM_OC_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	681a      	ldr	r2, [r3, #0]
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f042 0201 	orr.w	r2, r2, #1
 8006c48:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c4a:	e007      	b.n	8006c5c <HAL_TIM_OC_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f042 0201 	orr.w	r2, r2, #1
 8006c5a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006c5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3718      	adds	r7, #24
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}
 8006c66:	bf00      	nop
 8006c68:	0800aded 	.word	0x0800aded
 8006c6c:	0800ae95 	.word	0x0800ae95
 8006c70:	0800ad5b 	.word	0x0800ad5b
 8006c74:	40010000 	.word	0x40010000
 8006c78:	40010400 	.word	0x40010400
 8006c7c:	40000400 	.word	0x40000400
 8006c80:	40000800 	.word	0x40000800
 8006c84:	40000c00 	.word	0x40000c00
 8006c88:	40014000 	.word	0x40014000
 8006c8c:	40001800 	.word	0x40001800

08006c90 <HAL_TIM_OC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b084      	sub	sp, #16
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	2b0c      	cmp	r3, #12
 8006ca2:	d855      	bhi.n	8006d50 <HAL_TIM_OC_Stop_DMA+0xc0>
 8006ca4:	a201      	add	r2, pc, #4	@ (adr r2, 8006cac <HAL_TIM_OC_Stop_DMA+0x1c>)
 8006ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006caa:	bf00      	nop
 8006cac:	08006ce1 	.word	0x08006ce1
 8006cb0:	08006d51 	.word	0x08006d51
 8006cb4:	08006d51 	.word	0x08006d51
 8006cb8:	08006d51 	.word	0x08006d51
 8006cbc:	08006cfd 	.word	0x08006cfd
 8006cc0:	08006d51 	.word	0x08006d51
 8006cc4:	08006d51 	.word	0x08006d51
 8006cc8:	08006d51 	.word	0x08006d51
 8006ccc:	08006d19 	.word	0x08006d19
 8006cd0:	08006d51 	.word	0x08006d51
 8006cd4:	08006d51 	.word	0x08006d51
 8006cd8:	08006d51 	.word	0x08006d51
 8006cdc:	08006d35 	.word	0x08006d35
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	68da      	ldr	r2, [r3, #12]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006cee:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	f7fb fd44 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 8006cfa:	e02c      	b.n	8006d56 <HAL_TIM_OC_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	68da      	ldr	r2, [r3, #12]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d0a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d10:	4618      	mov	r0, r3
 8006d12:	f7fb fd36 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 8006d16:	e01e      	b.n	8006d56 <HAL_TIM_OC_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	68da      	ldr	r2, [r3, #12]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006d26:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f7fb fd28 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 8006d32:	e010      	b.n	8006d56 <HAL_TIM_OC_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	68da      	ldr	r2, [r3, #12]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006d42:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f7fb fd1a 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 8006d4e:	e002      	b.n	8006d56 <HAL_TIM_OC_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	73fb      	strb	r3, [r7, #15]
      break;
 8006d54:	bf00      	nop
  }

  if (status == HAL_OK)
 8006d56:	7bfb      	ldrb	r3, [r7, #15]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d161      	bne.n	8006e20 <HAL_TIM_OC_Stop_DMA+0x190>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2200      	movs	r2, #0
 8006d62:	6839      	ldr	r1, [r7, #0]
 8006d64:	4618      	mov	r0, r3
 8006d66:	f004 fe5b 	bl	800ba20 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a2f      	ldr	r2, [pc, #188]	@ (8006e2c <HAL_TIM_OC_Stop_DMA+0x19c>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d004      	beq.n	8006d7e <HAL_TIM_OC_Stop_DMA+0xee>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a2d      	ldr	r2, [pc, #180]	@ (8006e30 <HAL_TIM_OC_Stop_DMA+0x1a0>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d101      	bne.n	8006d82 <HAL_TIM_OC_Stop_DMA+0xf2>
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e000      	b.n	8006d84 <HAL_TIM_OC_Stop_DMA+0xf4>
 8006d82:	2300      	movs	r3, #0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d017      	beq.n	8006db8 <HAL_TIM_OC_Stop_DMA+0x128>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	6a1a      	ldr	r2, [r3, #32]
 8006d8e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006d92:	4013      	ands	r3, r2
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d10f      	bne.n	8006db8 <HAL_TIM_OC_Stop_DMA+0x128>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	6a1a      	ldr	r2, [r3, #32]
 8006d9e:	f240 4344 	movw	r3, #1092	@ 0x444
 8006da2:	4013      	ands	r3, r2
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d107      	bne.n	8006db8 <HAL_TIM_OC_Stop_DMA+0x128>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006db6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	6a1a      	ldr	r2, [r3, #32]
 8006dbe:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006dc2:	4013      	ands	r3, r2
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d10f      	bne.n	8006de8 <HAL_TIM_OC_Stop_DMA+0x158>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	6a1a      	ldr	r2, [r3, #32]
 8006dce:	f240 4344 	movw	r3, #1092	@ 0x444
 8006dd2:	4013      	ands	r3, r2
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d107      	bne.n	8006de8 <HAL_TIM_OC_Stop_DMA+0x158>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	681a      	ldr	r2, [r3, #0]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f022 0201 	bic.w	r2, r2, #1
 8006de6:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d104      	bne.n	8006df8 <HAL_TIM_OC_Stop_DMA+0x168>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2201      	movs	r2, #1
 8006df2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006df6:	e013      	b.n	8006e20 <HAL_TIM_OC_Stop_DMA+0x190>
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	2b04      	cmp	r3, #4
 8006dfc:	d104      	bne.n	8006e08 <HAL_TIM_OC_Stop_DMA+0x178>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2201      	movs	r2, #1
 8006e02:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e06:	e00b      	b.n	8006e20 <HAL_TIM_OC_Stop_DMA+0x190>
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	2b08      	cmp	r3, #8
 8006e0c:	d104      	bne.n	8006e18 <HAL_TIM_OC_Stop_DMA+0x188>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2201      	movs	r2, #1
 8006e12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e16:	e003      	b.n	8006e20 <HAL_TIM_OC_Stop_DMA+0x190>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8006e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	3710      	adds	r7, #16
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd80      	pop	{r7, pc}
 8006e2a:	bf00      	nop
 8006e2c:	40010000 	.word	0x40010000
 8006e30:	40010400 	.word	0x40010400

08006e34 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b082      	sub	sp, #8
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d101      	bne.n	8006e46 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e041      	b.n	8006eca <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e4c:	b2db      	uxtb	r3, r3
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d106      	bne.n	8006e60 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 f88d 	bl	8006f7a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2202      	movs	r2, #2
 8006e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681a      	ldr	r2, [r3, #0]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	3304      	adds	r3, #4
 8006e70:	4619      	mov	r1, r3
 8006e72:	4610      	mov	r0, r2
 8006e74:	f004 f924 	bl	800b0c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2201      	movs	r2, #1
 8006ebc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ec8:	2300      	movs	r3, #0
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3708      	adds	r7, #8
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}

08006ed2 <HAL_TIM_PWM_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
{
 8006ed2:	b580      	push	{r7, lr}
 8006ed4:	b082      	sub	sp, #8
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2202      	movs	r2, #2
 8006ede:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	6a1a      	ldr	r2, [r3, #32]
 8006ee8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006eec:	4013      	ands	r3, r2
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d10f      	bne.n	8006f12 <HAL_TIM_PWM_DeInit+0x40>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	6a1a      	ldr	r2, [r3, #32]
 8006ef8:	f240 4344 	movw	r3, #1092	@ 0x444
 8006efc:	4013      	ands	r3, r2
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d107      	bne.n	8006f12 <HAL_TIM_PWM_DeInit+0x40>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	681a      	ldr	r2, [r3, #0]
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f022 0201 	bic.w	r2, r2, #1
 8006f10:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->PWM_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_PWM_MspDeInit(htim);
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 f83b 	bl	8006f8e <HAL_TIM_PWM_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2200      	movs	r2, #0
 8006f24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2200      	movs	r2, #0
 8006f34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2200      	movs	r2, #0
 8006f44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2200      	movs	r2, #0
 8006f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f70:	2300      	movs	r3, #0
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3708      	adds	r7, #8
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}

08006f7a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006f7a:	b480      	push	{r7}
 8006f7c:	b083      	sub	sp, #12
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006f82:	bf00      	nop
 8006f84:	370c      	adds	r7, #12
 8006f86:	46bd      	mov	sp, r7
 8006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8c:	4770      	bx	lr

08006f8e <HAL_TIM_PWM_MspDeInit>:
  * @brief  DeInitializes TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
{
 8006f8e:	b480      	push	{r7}
 8006f90:	b083      	sub	sp, #12
 8006f92:	af00      	add	r7, sp, #0
 8006f94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspDeInit could be implemented in the user file
   */
}
 8006f96:	bf00      	nop
 8006f98:	370c      	adds	r7, #12
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr

08006fa2 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fa2:	b580      	push	{r7, lr}
 8006fa4:	b084      	sub	sp, #16
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	6078      	str	r0, [r7, #4]
 8006faa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d109      	bne.n	8006fc6 <HAL_TIM_PWM_Start+0x24>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	bf14      	ite	ne
 8006fbe:	2301      	movne	r3, #1
 8006fc0:	2300      	moveq	r3, #0
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	e022      	b.n	800700c <HAL_TIM_PWM_Start+0x6a>
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	2b04      	cmp	r3, #4
 8006fca:	d109      	bne.n	8006fe0 <HAL_TIM_PWM_Start+0x3e>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	2b01      	cmp	r3, #1
 8006fd6:	bf14      	ite	ne
 8006fd8:	2301      	movne	r3, #1
 8006fda:	2300      	moveq	r3, #0
 8006fdc:	b2db      	uxtb	r3, r3
 8006fde:	e015      	b.n	800700c <HAL_TIM_PWM_Start+0x6a>
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	2b08      	cmp	r3, #8
 8006fe4:	d109      	bne.n	8006ffa <HAL_TIM_PWM_Start+0x58>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006fec:	b2db      	uxtb	r3, r3
 8006fee:	2b01      	cmp	r3, #1
 8006ff0:	bf14      	ite	ne
 8006ff2:	2301      	movne	r3, #1
 8006ff4:	2300      	moveq	r3, #0
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	e008      	b.n	800700c <HAL_TIM_PWM_Start+0x6a>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007000:	b2db      	uxtb	r3, r3
 8007002:	2b01      	cmp	r3, #1
 8007004:	bf14      	ite	ne
 8007006:	2301      	movne	r3, #1
 8007008:	2300      	moveq	r3, #0
 800700a:	b2db      	uxtb	r3, r3
 800700c:	2b00      	cmp	r3, #0
 800700e:	d001      	beq.n	8007014 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007010:	2301      	movs	r3, #1
 8007012:	e07c      	b.n	800710e <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d104      	bne.n	8007024 <HAL_TIM_PWM_Start+0x82>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2202      	movs	r2, #2
 800701e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007022:	e013      	b.n	800704c <HAL_TIM_PWM_Start+0xaa>
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	2b04      	cmp	r3, #4
 8007028:	d104      	bne.n	8007034 <HAL_TIM_PWM_Start+0x92>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2202      	movs	r2, #2
 800702e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007032:	e00b      	b.n	800704c <HAL_TIM_PWM_Start+0xaa>
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	2b08      	cmp	r3, #8
 8007038:	d104      	bne.n	8007044 <HAL_TIM_PWM_Start+0xa2>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2202      	movs	r2, #2
 800703e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007042:	e003      	b.n	800704c <HAL_TIM_PWM_Start+0xaa>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2202      	movs	r2, #2
 8007048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	2201      	movs	r2, #1
 8007052:	6839      	ldr	r1, [r7, #0]
 8007054:	4618      	mov	r0, r3
 8007056:	f004 fce3 	bl	800ba20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a2e      	ldr	r2, [pc, #184]	@ (8007118 <HAL_TIM_PWM_Start+0x176>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d004      	beq.n	800706e <HAL_TIM_PWM_Start+0xcc>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a2c      	ldr	r2, [pc, #176]	@ (800711c <HAL_TIM_PWM_Start+0x17a>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d101      	bne.n	8007072 <HAL_TIM_PWM_Start+0xd0>
 800706e:	2301      	movs	r3, #1
 8007070:	e000      	b.n	8007074 <HAL_TIM_PWM_Start+0xd2>
 8007072:	2300      	movs	r3, #0
 8007074:	2b00      	cmp	r3, #0
 8007076:	d007      	beq.n	8007088 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007086:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a22      	ldr	r2, [pc, #136]	@ (8007118 <HAL_TIM_PWM_Start+0x176>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d022      	beq.n	80070d8 <HAL_TIM_PWM_Start+0x136>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800709a:	d01d      	beq.n	80070d8 <HAL_TIM_PWM_Start+0x136>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a1f      	ldr	r2, [pc, #124]	@ (8007120 <HAL_TIM_PWM_Start+0x17e>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d018      	beq.n	80070d8 <HAL_TIM_PWM_Start+0x136>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a1e      	ldr	r2, [pc, #120]	@ (8007124 <HAL_TIM_PWM_Start+0x182>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d013      	beq.n	80070d8 <HAL_TIM_PWM_Start+0x136>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a1c      	ldr	r2, [pc, #112]	@ (8007128 <HAL_TIM_PWM_Start+0x186>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d00e      	beq.n	80070d8 <HAL_TIM_PWM_Start+0x136>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a17      	ldr	r2, [pc, #92]	@ (800711c <HAL_TIM_PWM_Start+0x17a>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d009      	beq.n	80070d8 <HAL_TIM_PWM_Start+0x136>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a18      	ldr	r2, [pc, #96]	@ (800712c <HAL_TIM_PWM_Start+0x18a>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d004      	beq.n	80070d8 <HAL_TIM_PWM_Start+0x136>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a17      	ldr	r2, [pc, #92]	@ (8007130 <HAL_TIM_PWM_Start+0x18e>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d111      	bne.n	80070fc <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	f003 0307 	and.w	r3, r3, #7
 80070e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	2b06      	cmp	r3, #6
 80070e8:	d010      	beq.n	800710c <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f042 0201 	orr.w	r2, r2, #1
 80070f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070fa:	e007      	b.n	800710c <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	681a      	ldr	r2, [r3, #0]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f042 0201 	orr.w	r2, r2, #1
 800710a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800710c:	2300      	movs	r3, #0
}
 800710e:	4618      	mov	r0, r3
 8007110:	3710      	adds	r7, #16
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}
 8007116:	bf00      	nop
 8007118:	40010000 	.word	0x40010000
 800711c:	40010400 	.word	0x40010400
 8007120:	40000400 	.word	0x40000400
 8007124:	40000800 	.word	0x40000800
 8007128:	40000c00 	.word	0x40000c00
 800712c:	40014000 	.word	0x40014000
 8007130:	40001800 	.word	0x40001800

08007134 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b082      	sub	sp, #8
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	2200      	movs	r2, #0
 8007144:	6839      	ldr	r1, [r7, #0]
 8007146:	4618      	mov	r0, r3
 8007148:	f004 fc6a 	bl	800ba20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a2e      	ldr	r2, [pc, #184]	@ (800720c <HAL_TIM_PWM_Stop+0xd8>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d004      	beq.n	8007160 <HAL_TIM_PWM_Stop+0x2c>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a2d      	ldr	r2, [pc, #180]	@ (8007210 <HAL_TIM_PWM_Stop+0xdc>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d101      	bne.n	8007164 <HAL_TIM_PWM_Stop+0x30>
 8007160:	2301      	movs	r3, #1
 8007162:	e000      	b.n	8007166 <HAL_TIM_PWM_Stop+0x32>
 8007164:	2300      	movs	r3, #0
 8007166:	2b00      	cmp	r3, #0
 8007168:	d017      	beq.n	800719a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	6a1a      	ldr	r2, [r3, #32]
 8007170:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007174:	4013      	ands	r3, r2
 8007176:	2b00      	cmp	r3, #0
 8007178:	d10f      	bne.n	800719a <HAL_TIM_PWM_Stop+0x66>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	6a1a      	ldr	r2, [r3, #32]
 8007180:	f240 4344 	movw	r3, #1092	@ 0x444
 8007184:	4013      	ands	r3, r2
 8007186:	2b00      	cmp	r3, #0
 8007188:	d107      	bne.n	800719a <HAL_TIM_PWM_Stop+0x66>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007198:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	6a1a      	ldr	r2, [r3, #32]
 80071a0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80071a4:	4013      	ands	r3, r2
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d10f      	bne.n	80071ca <HAL_TIM_PWM_Stop+0x96>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	6a1a      	ldr	r2, [r3, #32]
 80071b0:	f240 4344 	movw	r3, #1092	@ 0x444
 80071b4:	4013      	ands	r3, r2
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d107      	bne.n	80071ca <HAL_TIM_PWM_Stop+0x96>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	681a      	ldr	r2, [r3, #0]
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f022 0201 	bic.w	r2, r2, #1
 80071c8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d104      	bne.n	80071da <HAL_TIM_PWM_Stop+0xa6>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2201      	movs	r2, #1
 80071d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80071d8:	e013      	b.n	8007202 <HAL_TIM_PWM_Stop+0xce>
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	2b04      	cmp	r3, #4
 80071de:	d104      	bne.n	80071ea <HAL_TIM_PWM_Stop+0xb6>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2201      	movs	r2, #1
 80071e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80071e8:	e00b      	b.n	8007202 <HAL_TIM_PWM_Stop+0xce>
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	2b08      	cmp	r3, #8
 80071ee:	d104      	bne.n	80071fa <HAL_TIM_PWM_Stop+0xc6>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2201      	movs	r2, #1
 80071f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80071f8:	e003      	b.n	8007202 <HAL_TIM_PWM_Stop+0xce>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2201      	movs	r2, #1
 80071fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8007202:	2300      	movs	r3, #0
}
 8007204:	4618      	mov	r0, r3
 8007206:	3708      	adds	r7, #8
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}
 800720c:	40010000 	.word	0x40010000
 8007210:	40010400 	.word	0x40010400

08007214 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b084      	sub	sp, #16
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800721e:	2300      	movs	r3, #0
 8007220:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d109      	bne.n	800723c <HAL_TIM_PWM_Start_IT+0x28>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800722e:	b2db      	uxtb	r3, r3
 8007230:	2b01      	cmp	r3, #1
 8007232:	bf14      	ite	ne
 8007234:	2301      	movne	r3, #1
 8007236:	2300      	moveq	r3, #0
 8007238:	b2db      	uxtb	r3, r3
 800723a:	e022      	b.n	8007282 <HAL_TIM_PWM_Start_IT+0x6e>
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	2b04      	cmp	r3, #4
 8007240:	d109      	bne.n	8007256 <HAL_TIM_PWM_Start_IT+0x42>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007248:	b2db      	uxtb	r3, r3
 800724a:	2b01      	cmp	r3, #1
 800724c:	bf14      	ite	ne
 800724e:	2301      	movne	r3, #1
 8007250:	2300      	moveq	r3, #0
 8007252:	b2db      	uxtb	r3, r3
 8007254:	e015      	b.n	8007282 <HAL_TIM_PWM_Start_IT+0x6e>
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	2b08      	cmp	r3, #8
 800725a:	d109      	bne.n	8007270 <HAL_TIM_PWM_Start_IT+0x5c>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007262:	b2db      	uxtb	r3, r3
 8007264:	2b01      	cmp	r3, #1
 8007266:	bf14      	ite	ne
 8007268:	2301      	movne	r3, #1
 800726a:	2300      	moveq	r3, #0
 800726c:	b2db      	uxtb	r3, r3
 800726e:	e008      	b.n	8007282 <HAL_TIM_PWM_Start_IT+0x6e>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007276:	b2db      	uxtb	r3, r3
 8007278:	2b01      	cmp	r3, #1
 800727a:	bf14      	ite	ne
 800727c:	2301      	movne	r3, #1
 800727e:	2300      	moveq	r3, #0
 8007280:	b2db      	uxtb	r3, r3
 8007282:	2b00      	cmp	r3, #0
 8007284:	d001      	beq.n	800728a <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	e0c7      	b.n	800741a <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d104      	bne.n	800729a <HAL_TIM_PWM_Start_IT+0x86>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2202      	movs	r2, #2
 8007294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007298:	e013      	b.n	80072c2 <HAL_TIM_PWM_Start_IT+0xae>
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	2b04      	cmp	r3, #4
 800729e:	d104      	bne.n	80072aa <HAL_TIM_PWM_Start_IT+0x96>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2202      	movs	r2, #2
 80072a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80072a8:	e00b      	b.n	80072c2 <HAL_TIM_PWM_Start_IT+0xae>
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	2b08      	cmp	r3, #8
 80072ae:	d104      	bne.n	80072ba <HAL_TIM_PWM_Start_IT+0xa6>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2202      	movs	r2, #2
 80072b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80072b8:	e003      	b.n	80072c2 <HAL_TIM_PWM_Start_IT+0xae>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2202      	movs	r2, #2
 80072be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	2b0c      	cmp	r3, #12
 80072c6:	d841      	bhi.n	800734c <HAL_TIM_PWM_Start_IT+0x138>
 80072c8:	a201      	add	r2, pc, #4	@ (adr r2, 80072d0 <HAL_TIM_PWM_Start_IT+0xbc>)
 80072ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072ce:	bf00      	nop
 80072d0:	08007305 	.word	0x08007305
 80072d4:	0800734d 	.word	0x0800734d
 80072d8:	0800734d 	.word	0x0800734d
 80072dc:	0800734d 	.word	0x0800734d
 80072e0:	08007317 	.word	0x08007317
 80072e4:	0800734d 	.word	0x0800734d
 80072e8:	0800734d 	.word	0x0800734d
 80072ec:	0800734d 	.word	0x0800734d
 80072f0:	08007329 	.word	0x08007329
 80072f4:	0800734d 	.word	0x0800734d
 80072f8:	0800734d 	.word	0x0800734d
 80072fc:	0800734d 	.word	0x0800734d
 8007300:	0800733b 	.word	0x0800733b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	68da      	ldr	r2, [r3, #12]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f042 0202 	orr.w	r2, r2, #2
 8007312:	60da      	str	r2, [r3, #12]
      break;
 8007314:	e01d      	b.n	8007352 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	68da      	ldr	r2, [r3, #12]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f042 0204 	orr.w	r2, r2, #4
 8007324:	60da      	str	r2, [r3, #12]
      break;
 8007326:	e014      	b.n	8007352 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	68da      	ldr	r2, [r3, #12]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f042 0208 	orr.w	r2, r2, #8
 8007336:	60da      	str	r2, [r3, #12]
      break;
 8007338:	e00b      	b.n	8007352 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	68da      	ldr	r2, [r3, #12]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f042 0210 	orr.w	r2, r2, #16
 8007348:	60da      	str	r2, [r3, #12]
      break;
 800734a:	e002      	b.n	8007352 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800734c:	2301      	movs	r3, #1
 800734e:	73fb      	strb	r3, [r7, #15]
      break;
 8007350:	bf00      	nop
  }

  if (status == HAL_OK)
 8007352:	7bfb      	ldrb	r3, [r7, #15]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d15f      	bne.n	8007418 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	2201      	movs	r2, #1
 800735e:	6839      	ldr	r1, [r7, #0]
 8007360:	4618      	mov	r0, r3
 8007362:	f004 fb5d 	bl	800ba20 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a2e      	ldr	r2, [pc, #184]	@ (8007424 <HAL_TIM_PWM_Start_IT+0x210>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d004      	beq.n	800737a <HAL_TIM_PWM_Start_IT+0x166>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a2c      	ldr	r2, [pc, #176]	@ (8007428 <HAL_TIM_PWM_Start_IT+0x214>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d101      	bne.n	800737e <HAL_TIM_PWM_Start_IT+0x16a>
 800737a:	2301      	movs	r3, #1
 800737c:	e000      	b.n	8007380 <HAL_TIM_PWM_Start_IT+0x16c>
 800737e:	2300      	movs	r3, #0
 8007380:	2b00      	cmp	r3, #0
 8007382:	d007      	beq.n	8007394 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007392:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a22      	ldr	r2, [pc, #136]	@ (8007424 <HAL_TIM_PWM_Start_IT+0x210>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d022      	beq.n	80073e4 <HAL_TIM_PWM_Start_IT+0x1d0>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073a6:	d01d      	beq.n	80073e4 <HAL_TIM_PWM_Start_IT+0x1d0>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a1f      	ldr	r2, [pc, #124]	@ (800742c <HAL_TIM_PWM_Start_IT+0x218>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d018      	beq.n	80073e4 <HAL_TIM_PWM_Start_IT+0x1d0>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	4a1e      	ldr	r2, [pc, #120]	@ (8007430 <HAL_TIM_PWM_Start_IT+0x21c>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d013      	beq.n	80073e4 <HAL_TIM_PWM_Start_IT+0x1d0>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a1c      	ldr	r2, [pc, #112]	@ (8007434 <HAL_TIM_PWM_Start_IT+0x220>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d00e      	beq.n	80073e4 <HAL_TIM_PWM_Start_IT+0x1d0>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a17      	ldr	r2, [pc, #92]	@ (8007428 <HAL_TIM_PWM_Start_IT+0x214>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d009      	beq.n	80073e4 <HAL_TIM_PWM_Start_IT+0x1d0>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4a18      	ldr	r2, [pc, #96]	@ (8007438 <HAL_TIM_PWM_Start_IT+0x224>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d004      	beq.n	80073e4 <HAL_TIM_PWM_Start_IT+0x1d0>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a17      	ldr	r2, [pc, #92]	@ (800743c <HAL_TIM_PWM_Start_IT+0x228>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d111      	bne.n	8007408 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	689b      	ldr	r3, [r3, #8]
 80073ea:	f003 0307 	and.w	r3, r3, #7
 80073ee:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	2b06      	cmp	r3, #6
 80073f4:	d010      	beq.n	8007418 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681a      	ldr	r2, [r3, #0]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f042 0201 	orr.w	r2, r2, #1
 8007404:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007406:	e007      	b.n	8007418 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f042 0201 	orr.w	r2, r2, #1
 8007416:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007418:	7bfb      	ldrb	r3, [r7, #15]
}
 800741a:	4618      	mov	r0, r3
 800741c:	3710      	adds	r7, #16
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop
 8007424:	40010000 	.word	0x40010000
 8007428:	40010400 	.word	0x40010400
 800742c:	40000400 	.word	0x40000400
 8007430:	40000800 	.word	0x40000800
 8007434:	40000c00 	.word	0x40000c00
 8007438:	40014000 	.word	0x40014000
 800743c:	40001800 	.word	0x40001800

08007440 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b084      	sub	sp, #16
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
 8007448:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800744a:	2300      	movs	r3, #0
 800744c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	2b0c      	cmp	r3, #12
 8007452:	d841      	bhi.n	80074d8 <HAL_TIM_PWM_Stop_IT+0x98>
 8007454:	a201      	add	r2, pc, #4	@ (adr r2, 800745c <HAL_TIM_PWM_Stop_IT+0x1c>)
 8007456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800745a:	bf00      	nop
 800745c:	08007491 	.word	0x08007491
 8007460:	080074d9 	.word	0x080074d9
 8007464:	080074d9 	.word	0x080074d9
 8007468:	080074d9 	.word	0x080074d9
 800746c:	080074a3 	.word	0x080074a3
 8007470:	080074d9 	.word	0x080074d9
 8007474:	080074d9 	.word	0x080074d9
 8007478:	080074d9 	.word	0x080074d9
 800747c:	080074b5 	.word	0x080074b5
 8007480:	080074d9 	.word	0x080074d9
 8007484:	080074d9 	.word	0x080074d9
 8007488:	080074d9 	.word	0x080074d9
 800748c:	080074c7 	.word	0x080074c7
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	68da      	ldr	r2, [r3, #12]
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f022 0202 	bic.w	r2, r2, #2
 800749e:	60da      	str	r2, [r3, #12]
      break;
 80074a0:	e01d      	b.n	80074de <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	68da      	ldr	r2, [r3, #12]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f022 0204 	bic.w	r2, r2, #4
 80074b0:	60da      	str	r2, [r3, #12]
      break;
 80074b2:	e014      	b.n	80074de <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	68da      	ldr	r2, [r3, #12]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f022 0208 	bic.w	r2, r2, #8
 80074c2:	60da      	str	r2, [r3, #12]
      break;
 80074c4:	e00b      	b.n	80074de <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	68da      	ldr	r2, [r3, #12]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f022 0210 	bic.w	r2, r2, #16
 80074d4:	60da      	str	r2, [r3, #12]
      break;
 80074d6:	e002      	b.n	80074de <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	73fb      	strb	r3, [r7, #15]
      break;
 80074dc:	bf00      	nop
  }

  if (status == HAL_OK)
 80074de:	7bfb      	ldrb	r3, [r7, #15]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d161      	bne.n	80075a8 <HAL_TIM_PWM_Stop_IT+0x168>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	2200      	movs	r2, #0
 80074ea:	6839      	ldr	r1, [r7, #0]
 80074ec:	4618      	mov	r0, r3
 80074ee:	f004 fa97 	bl	800ba20 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a2f      	ldr	r2, [pc, #188]	@ (80075b4 <HAL_TIM_PWM_Stop_IT+0x174>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d004      	beq.n	8007506 <HAL_TIM_PWM_Stop_IT+0xc6>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a2d      	ldr	r2, [pc, #180]	@ (80075b8 <HAL_TIM_PWM_Stop_IT+0x178>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d101      	bne.n	800750a <HAL_TIM_PWM_Stop_IT+0xca>
 8007506:	2301      	movs	r3, #1
 8007508:	e000      	b.n	800750c <HAL_TIM_PWM_Stop_IT+0xcc>
 800750a:	2300      	movs	r3, #0
 800750c:	2b00      	cmp	r3, #0
 800750e:	d017      	beq.n	8007540 <HAL_TIM_PWM_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	6a1a      	ldr	r2, [r3, #32]
 8007516:	f241 1311 	movw	r3, #4369	@ 0x1111
 800751a:	4013      	ands	r3, r2
 800751c:	2b00      	cmp	r3, #0
 800751e:	d10f      	bne.n	8007540 <HAL_TIM_PWM_Stop_IT+0x100>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	6a1a      	ldr	r2, [r3, #32]
 8007526:	f240 4344 	movw	r3, #1092	@ 0x444
 800752a:	4013      	ands	r3, r2
 800752c:	2b00      	cmp	r3, #0
 800752e:	d107      	bne.n	8007540 <HAL_TIM_PWM_Stop_IT+0x100>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800753e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	6a1a      	ldr	r2, [r3, #32]
 8007546:	f241 1311 	movw	r3, #4369	@ 0x1111
 800754a:	4013      	ands	r3, r2
 800754c:	2b00      	cmp	r3, #0
 800754e:	d10f      	bne.n	8007570 <HAL_TIM_PWM_Stop_IT+0x130>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	6a1a      	ldr	r2, [r3, #32]
 8007556:	f240 4344 	movw	r3, #1092	@ 0x444
 800755a:	4013      	ands	r3, r2
 800755c:	2b00      	cmp	r3, #0
 800755e:	d107      	bne.n	8007570 <HAL_TIM_PWM_Stop_IT+0x130>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	681a      	ldr	r2, [r3, #0]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f022 0201 	bic.w	r2, r2, #1
 800756e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d104      	bne.n	8007580 <HAL_TIM_PWM_Stop_IT+0x140>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2201      	movs	r2, #1
 800757a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800757e:	e013      	b.n	80075a8 <HAL_TIM_PWM_Stop_IT+0x168>
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	2b04      	cmp	r3, #4
 8007584:	d104      	bne.n	8007590 <HAL_TIM_PWM_Stop_IT+0x150>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2201      	movs	r2, #1
 800758a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800758e:	e00b      	b.n	80075a8 <HAL_TIM_PWM_Stop_IT+0x168>
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	2b08      	cmp	r3, #8
 8007594:	d104      	bne.n	80075a0 <HAL_TIM_PWM_Stop_IT+0x160>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2201      	movs	r2, #1
 800759a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800759e:	e003      	b.n	80075a8 <HAL_TIM_PWM_Stop_IT+0x168>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80075a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	3710      	adds	r7, #16
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}
 80075b2:	bf00      	nop
 80075b4:	40010000 	.word	0x40010000
 80075b8:	40010400 	.word	0x40010400

080075bc <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b086      	sub	sp, #24
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	60f8      	str	r0, [r7, #12]
 80075c4:	60b9      	str	r1, [r7, #8]
 80075c6:	607a      	str	r2, [r7, #4]
 80075c8:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80075ca:	2300      	movs	r3, #0
 80075cc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d109      	bne.n	80075e8 <HAL_TIM_PWM_Start_DMA+0x2c>
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80075da:	b2db      	uxtb	r3, r3
 80075dc:	2b02      	cmp	r3, #2
 80075de:	bf0c      	ite	eq
 80075e0:	2301      	moveq	r3, #1
 80075e2:	2300      	movne	r3, #0
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	e022      	b.n	800762e <HAL_TIM_PWM_Start_DMA+0x72>
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	2b04      	cmp	r3, #4
 80075ec:	d109      	bne.n	8007602 <HAL_TIM_PWM_Start_DMA+0x46>
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	2b02      	cmp	r3, #2
 80075f8:	bf0c      	ite	eq
 80075fa:	2301      	moveq	r3, #1
 80075fc:	2300      	movne	r3, #0
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	e015      	b.n	800762e <HAL_TIM_PWM_Start_DMA+0x72>
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	2b08      	cmp	r3, #8
 8007606:	d109      	bne.n	800761c <HAL_TIM_PWM_Start_DMA+0x60>
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800760e:	b2db      	uxtb	r3, r3
 8007610:	2b02      	cmp	r3, #2
 8007612:	bf0c      	ite	eq
 8007614:	2301      	moveq	r3, #1
 8007616:	2300      	movne	r3, #0
 8007618:	b2db      	uxtb	r3, r3
 800761a:	e008      	b.n	800762e <HAL_TIM_PWM_Start_DMA+0x72>
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007622:	b2db      	uxtb	r3, r3
 8007624:	2b02      	cmp	r3, #2
 8007626:	bf0c      	ite	eq
 8007628:	2301      	moveq	r3, #1
 800762a:	2300      	movne	r3, #0
 800762c:	b2db      	uxtb	r3, r3
 800762e:	2b00      	cmp	r3, #0
 8007630:	d001      	beq.n	8007636 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8007632:	2302      	movs	r3, #2
 8007634:	e171      	b.n	800791a <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d109      	bne.n	8007650 <HAL_TIM_PWM_Start_DMA+0x94>
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007642:	b2db      	uxtb	r3, r3
 8007644:	2b01      	cmp	r3, #1
 8007646:	bf0c      	ite	eq
 8007648:	2301      	moveq	r3, #1
 800764a:	2300      	movne	r3, #0
 800764c:	b2db      	uxtb	r3, r3
 800764e:	e022      	b.n	8007696 <HAL_TIM_PWM_Start_DMA+0xda>
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	2b04      	cmp	r3, #4
 8007654:	d109      	bne.n	800766a <HAL_TIM_PWM_Start_DMA+0xae>
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800765c:	b2db      	uxtb	r3, r3
 800765e:	2b01      	cmp	r3, #1
 8007660:	bf0c      	ite	eq
 8007662:	2301      	moveq	r3, #1
 8007664:	2300      	movne	r3, #0
 8007666:	b2db      	uxtb	r3, r3
 8007668:	e015      	b.n	8007696 <HAL_TIM_PWM_Start_DMA+0xda>
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	2b08      	cmp	r3, #8
 800766e:	d109      	bne.n	8007684 <HAL_TIM_PWM_Start_DMA+0xc8>
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007676:	b2db      	uxtb	r3, r3
 8007678:	2b01      	cmp	r3, #1
 800767a:	bf0c      	ite	eq
 800767c:	2301      	moveq	r3, #1
 800767e:	2300      	movne	r3, #0
 8007680:	b2db      	uxtb	r3, r3
 8007682:	e008      	b.n	8007696 <HAL_TIM_PWM_Start_DMA+0xda>
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800768a:	b2db      	uxtb	r3, r3
 800768c:	2b01      	cmp	r3, #1
 800768e:	bf0c      	ite	eq
 8007690:	2301      	moveq	r3, #1
 8007692:	2300      	movne	r3, #0
 8007694:	b2db      	uxtb	r3, r3
 8007696:	2b00      	cmp	r3, #0
 8007698:	d024      	beq.n	80076e4 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d002      	beq.n	80076a6 <HAL_TIM_PWM_Start_DMA+0xea>
 80076a0:	887b      	ldrh	r3, [r7, #2]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d101      	bne.n	80076aa <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80076a6:	2301      	movs	r3, #1
 80076a8:	e137      	b.n	800791a <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d104      	bne.n	80076ba <HAL_TIM_PWM_Start_DMA+0xfe>
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	2202      	movs	r2, #2
 80076b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076b8:	e016      	b.n	80076e8 <HAL_TIM_PWM_Start_DMA+0x12c>
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	2b04      	cmp	r3, #4
 80076be:	d104      	bne.n	80076ca <HAL_TIM_PWM_Start_DMA+0x10e>
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2202      	movs	r2, #2
 80076c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076c8:	e00e      	b.n	80076e8 <HAL_TIM_PWM_Start_DMA+0x12c>
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	2b08      	cmp	r3, #8
 80076ce:	d104      	bne.n	80076da <HAL_TIM_PWM_Start_DMA+0x11e>
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2202      	movs	r2, #2
 80076d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076d8:	e006      	b.n	80076e8 <HAL_TIM_PWM_Start_DMA+0x12c>
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	2202      	movs	r2, #2
 80076de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80076e2:	e001      	b.n	80076e8 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e118      	b.n	800791a <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	2b0c      	cmp	r3, #12
 80076ec:	f200 80ae 	bhi.w	800784c <HAL_TIM_PWM_Start_DMA+0x290>
 80076f0:	a201      	add	r2, pc, #4	@ (adr r2, 80076f8 <HAL_TIM_PWM_Start_DMA+0x13c>)
 80076f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076f6:	bf00      	nop
 80076f8:	0800772d 	.word	0x0800772d
 80076fc:	0800784d 	.word	0x0800784d
 8007700:	0800784d 	.word	0x0800784d
 8007704:	0800784d 	.word	0x0800784d
 8007708:	08007775 	.word	0x08007775
 800770c:	0800784d 	.word	0x0800784d
 8007710:	0800784d 	.word	0x0800784d
 8007714:	0800784d 	.word	0x0800784d
 8007718:	080077bd 	.word	0x080077bd
 800771c:	0800784d 	.word	0x0800784d
 8007720:	0800784d 	.word	0x0800784d
 8007724:	0800784d 	.word	0x0800784d
 8007728:	08007805 	.word	0x08007805
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007730:	4a7c      	ldr	r2, [pc, #496]	@ (8007924 <HAL_TIM_PWM_Start_DMA+0x368>)
 8007732:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007738:	4a7b      	ldr	r2, [pc, #492]	@ (8007928 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800773a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007740:	4a7a      	ldr	r2, [pc, #488]	@ (800792c <HAL_TIM_PWM_Start_DMA+0x370>)
 8007742:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8007748:	6879      	ldr	r1, [r7, #4]
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	3334      	adds	r3, #52	@ 0x34
 8007750:	461a      	mov	r2, r3
 8007752:	887b      	ldrh	r3, [r7, #2]
 8007754:	f7fa ff4d 	bl	80025f2 <HAL_DMA_Start_IT>
 8007758:	4603      	mov	r3, r0
 800775a:	2b00      	cmp	r3, #0
 800775c:	d001      	beq.n	8007762 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800775e:	2301      	movs	r3, #1
 8007760:	e0db      	b.n	800791a <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	68da      	ldr	r2, [r3, #12]
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007770:	60da      	str	r2, [r3, #12]
      break;
 8007772:	e06e      	b.n	8007852 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007778:	4a6a      	ldr	r2, [pc, #424]	@ (8007924 <HAL_TIM_PWM_Start_DMA+0x368>)
 800777a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007780:	4a69      	ldr	r2, [pc, #420]	@ (8007928 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8007782:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007788:	4a68      	ldr	r2, [pc, #416]	@ (800792c <HAL_TIM_PWM_Start_DMA+0x370>)
 800778a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8007790:	6879      	ldr	r1, [r7, #4]
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	3338      	adds	r3, #56	@ 0x38
 8007798:	461a      	mov	r2, r3
 800779a:	887b      	ldrh	r3, [r7, #2]
 800779c:	f7fa ff29 	bl	80025f2 <HAL_DMA_Start_IT>
 80077a0:	4603      	mov	r3, r0
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d001      	beq.n	80077aa <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80077a6:	2301      	movs	r3, #1
 80077a8:	e0b7      	b.n	800791a <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	68da      	ldr	r2, [r3, #12]
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80077b8:	60da      	str	r2, [r3, #12]
      break;
 80077ba:	e04a      	b.n	8007852 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077c0:	4a58      	ldr	r2, [pc, #352]	@ (8007924 <HAL_TIM_PWM_Start_DMA+0x368>)
 80077c2:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077c8:	4a57      	ldr	r2, [pc, #348]	@ (8007928 <HAL_TIM_PWM_Start_DMA+0x36c>)
 80077ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077d0:	4a56      	ldr	r2, [pc, #344]	@ (800792c <HAL_TIM_PWM_Start_DMA+0x370>)
 80077d2:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80077d8:	6879      	ldr	r1, [r7, #4]
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	333c      	adds	r3, #60	@ 0x3c
 80077e0:	461a      	mov	r2, r3
 80077e2:	887b      	ldrh	r3, [r7, #2]
 80077e4:	f7fa ff05 	bl	80025f2 <HAL_DMA_Start_IT>
 80077e8:	4603      	mov	r3, r0
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d001      	beq.n	80077f2 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80077ee:	2301      	movs	r3, #1
 80077f0:	e093      	b.n	800791a <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	68da      	ldr	r2, [r3, #12]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007800:	60da      	str	r2, [r3, #12]
      break;
 8007802:	e026      	b.n	8007852 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007808:	4a46      	ldr	r2, [pc, #280]	@ (8007924 <HAL_TIM_PWM_Start_DMA+0x368>)
 800780a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007810:	4a45      	ldr	r2, [pc, #276]	@ (8007928 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8007812:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007818:	4a44      	ldr	r2, [pc, #272]	@ (800792c <HAL_TIM_PWM_Start_DMA+0x370>)
 800781a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007820:	6879      	ldr	r1, [r7, #4]
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	3340      	adds	r3, #64	@ 0x40
 8007828:	461a      	mov	r2, r3
 800782a:	887b      	ldrh	r3, [r7, #2]
 800782c:	f7fa fee1 	bl	80025f2 <HAL_DMA_Start_IT>
 8007830:	4603      	mov	r3, r0
 8007832:	2b00      	cmp	r3, #0
 8007834:	d001      	beq.n	800783a <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007836:	2301      	movs	r3, #1
 8007838:	e06f      	b.n	800791a <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	68da      	ldr	r2, [r3, #12]
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007848:	60da      	str	r2, [r3, #12]
      break;
 800784a:	e002      	b.n	8007852 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	75fb      	strb	r3, [r7, #23]
      break;
 8007850:	bf00      	nop
  }

  if (status == HAL_OK)
 8007852:	7dfb      	ldrb	r3, [r7, #23]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d15f      	bne.n	8007918 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	2201      	movs	r2, #1
 800785e:	68b9      	ldr	r1, [r7, #8]
 8007860:	4618      	mov	r0, r3
 8007862:	f004 f8dd 	bl	800ba20 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a31      	ldr	r2, [pc, #196]	@ (8007930 <HAL_TIM_PWM_Start_DMA+0x374>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d004      	beq.n	800787a <HAL_TIM_PWM_Start_DMA+0x2be>
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a2f      	ldr	r2, [pc, #188]	@ (8007934 <HAL_TIM_PWM_Start_DMA+0x378>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d101      	bne.n	800787e <HAL_TIM_PWM_Start_DMA+0x2c2>
 800787a:	2301      	movs	r3, #1
 800787c:	e000      	b.n	8007880 <HAL_TIM_PWM_Start_DMA+0x2c4>
 800787e:	2300      	movs	r3, #0
 8007880:	2b00      	cmp	r3, #0
 8007882:	d007      	beq.n	8007894 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007892:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a25      	ldr	r2, [pc, #148]	@ (8007930 <HAL_TIM_PWM_Start_DMA+0x374>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d022      	beq.n	80078e4 <HAL_TIM_PWM_Start_DMA+0x328>
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078a6:	d01d      	beq.n	80078e4 <HAL_TIM_PWM_Start_DMA+0x328>
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4a22      	ldr	r2, [pc, #136]	@ (8007938 <HAL_TIM_PWM_Start_DMA+0x37c>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d018      	beq.n	80078e4 <HAL_TIM_PWM_Start_DMA+0x328>
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a21      	ldr	r2, [pc, #132]	@ (800793c <HAL_TIM_PWM_Start_DMA+0x380>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d013      	beq.n	80078e4 <HAL_TIM_PWM_Start_DMA+0x328>
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a1f      	ldr	r2, [pc, #124]	@ (8007940 <HAL_TIM_PWM_Start_DMA+0x384>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d00e      	beq.n	80078e4 <HAL_TIM_PWM_Start_DMA+0x328>
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a1a      	ldr	r2, [pc, #104]	@ (8007934 <HAL_TIM_PWM_Start_DMA+0x378>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d009      	beq.n	80078e4 <HAL_TIM_PWM_Start_DMA+0x328>
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a1b      	ldr	r2, [pc, #108]	@ (8007944 <HAL_TIM_PWM_Start_DMA+0x388>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d004      	beq.n	80078e4 <HAL_TIM_PWM_Start_DMA+0x328>
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a1a      	ldr	r2, [pc, #104]	@ (8007948 <HAL_TIM_PWM_Start_DMA+0x38c>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d111      	bne.n	8007908 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	689b      	ldr	r3, [r3, #8]
 80078ea:	f003 0307 	and.w	r3, r3, #7
 80078ee:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	2b06      	cmp	r3, #6
 80078f4:	d010      	beq.n	8007918 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f042 0201 	orr.w	r2, r2, #1
 8007904:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007906:	e007      	b.n	8007918 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f042 0201 	orr.w	r2, r2, #1
 8007916:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007918:	7dfb      	ldrb	r3, [r7, #23]
}
 800791a:	4618      	mov	r0, r3
 800791c:	3718      	adds	r7, #24
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}
 8007922:	bf00      	nop
 8007924:	0800aded 	.word	0x0800aded
 8007928:	0800ae95 	.word	0x0800ae95
 800792c:	0800ad5b 	.word	0x0800ad5b
 8007930:	40010000 	.word	0x40010000
 8007934:	40010400 	.word	0x40010400
 8007938:	40000400 	.word	0x40000400
 800793c:	40000800 	.word	0x40000800
 8007940:	40000c00 	.word	0x40000c00
 8007944:	40014000 	.word	0x40014000
 8007948:	40001800 	.word	0x40001800

0800794c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b084      	sub	sp, #16
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007956:	2300      	movs	r3, #0
 8007958:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	2b0c      	cmp	r3, #12
 800795e:	d855      	bhi.n	8007a0c <HAL_TIM_PWM_Stop_DMA+0xc0>
 8007960:	a201      	add	r2, pc, #4	@ (adr r2, 8007968 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8007962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007966:	bf00      	nop
 8007968:	0800799d 	.word	0x0800799d
 800796c:	08007a0d 	.word	0x08007a0d
 8007970:	08007a0d 	.word	0x08007a0d
 8007974:	08007a0d 	.word	0x08007a0d
 8007978:	080079b9 	.word	0x080079b9
 800797c:	08007a0d 	.word	0x08007a0d
 8007980:	08007a0d 	.word	0x08007a0d
 8007984:	08007a0d 	.word	0x08007a0d
 8007988:	080079d5 	.word	0x080079d5
 800798c:	08007a0d 	.word	0x08007a0d
 8007990:	08007a0d 	.word	0x08007a0d
 8007994:	08007a0d 	.word	0x08007a0d
 8007998:	080079f1 	.word	0x080079f1
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	68da      	ldr	r2, [r3, #12]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80079aa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079b0:	4618      	mov	r0, r3
 80079b2:	f7fa fee6 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 80079b6:	e02c      	b.n	8007a12 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	68da      	ldr	r2, [r3, #12]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80079c6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079cc:	4618      	mov	r0, r3
 80079ce:	f7fa fed8 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 80079d2:	e01e      	b.n	8007a12 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	68da      	ldr	r2, [r3, #12]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80079e2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079e8:	4618      	mov	r0, r3
 80079ea:	f7fa feca 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 80079ee:	e010      	b.n	8007a12 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	68da      	ldr	r2, [r3, #12]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80079fe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a04:	4618      	mov	r0, r3
 8007a06:	f7fa febc 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 8007a0a:	e002      	b.n	8007a12 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	73fb      	strb	r3, [r7, #15]
      break;
 8007a10:	bf00      	nop
  }

  if (status == HAL_OK)
 8007a12:	7bfb      	ldrb	r3, [r7, #15]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d161      	bne.n	8007adc <HAL_TIM_PWM_Stop_DMA+0x190>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	6839      	ldr	r1, [r7, #0]
 8007a20:	4618      	mov	r0, r3
 8007a22:	f003 fffd 	bl	800ba20 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	4a2f      	ldr	r2, [pc, #188]	@ (8007ae8 <HAL_TIM_PWM_Stop_DMA+0x19c>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d004      	beq.n	8007a3a <HAL_TIM_PWM_Stop_DMA+0xee>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a2d      	ldr	r2, [pc, #180]	@ (8007aec <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d101      	bne.n	8007a3e <HAL_TIM_PWM_Stop_DMA+0xf2>
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e000      	b.n	8007a40 <HAL_TIM_PWM_Stop_DMA+0xf4>
 8007a3e:	2300      	movs	r3, #0
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d017      	beq.n	8007a74 <HAL_TIM_PWM_Stop_DMA+0x128>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	6a1a      	ldr	r2, [r3, #32]
 8007a4a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007a4e:	4013      	ands	r3, r2
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d10f      	bne.n	8007a74 <HAL_TIM_PWM_Stop_DMA+0x128>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	6a1a      	ldr	r2, [r3, #32]
 8007a5a:	f240 4344 	movw	r3, #1092	@ 0x444
 8007a5e:	4013      	ands	r3, r2
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d107      	bne.n	8007a74 <HAL_TIM_PWM_Stop_DMA+0x128>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007a72:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	6a1a      	ldr	r2, [r3, #32]
 8007a7a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007a7e:	4013      	ands	r3, r2
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d10f      	bne.n	8007aa4 <HAL_TIM_PWM_Stop_DMA+0x158>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	6a1a      	ldr	r2, [r3, #32]
 8007a8a:	f240 4344 	movw	r3, #1092	@ 0x444
 8007a8e:	4013      	ands	r3, r2
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d107      	bne.n	8007aa4 <HAL_TIM_PWM_Stop_DMA+0x158>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f022 0201 	bic.w	r2, r2, #1
 8007aa2:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d104      	bne.n	8007ab4 <HAL_TIM_PWM_Stop_DMA+0x168>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2201      	movs	r2, #1
 8007aae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007ab2:	e013      	b.n	8007adc <HAL_TIM_PWM_Stop_DMA+0x190>
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	2b04      	cmp	r3, #4
 8007ab8:	d104      	bne.n	8007ac4 <HAL_TIM_PWM_Stop_DMA+0x178>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2201      	movs	r2, #1
 8007abe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ac2:	e00b      	b.n	8007adc <HAL_TIM_PWM_Stop_DMA+0x190>
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	2b08      	cmp	r3, #8
 8007ac8:	d104      	bne.n	8007ad4 <HAL_TIM_PWM_Stop_DMA+0x188>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2201      	movs	r2, #1
 8007ace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ad2:	e003      	b.n	8007adc <HAL_TIM_PWM_Stop_DMA+0x190>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8007adc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	3710      	adds	r7, #16
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bd80      	pop	{r7, pc}
 8007ae6:	bf00      	nop
 8007ae8:	40010000 	.word	0x40010000
 8007aec:	40010400 	.word	0x40010400

08007af0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b082      	sub	sp, #8
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d101      	bne.n	8007b02 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	e041      	b.n	8007b86 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007b08:	b2db      	uxtb	r3, r3
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d106      	bne.n	8007b1c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2200      	movs	r2, #0
 8007b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 f88d 	bl	8007c36 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2202      	movs	r2, #2
 8007b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681a      	ldr	r2, [r3, #0]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	3304      	adds	r3, #4
 8007b2c:	4619      	mov	r1, r3
 8007b2e:	4610      	mov	r0, r2
 8007b30:	f003 fac6 	bl	800b0c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2201      	movs	r2, #1
 8007b38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2201      	movs	r2, #1
 8007b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2201      	movs	r2, #1
 8007b48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2201      	movs	r2, #1
 8007b50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2201      	movs	r2, #1
 8007b60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2201      	movs	r2, #1
 8007b68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2201      	movs	r2, #1
 8007b70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2201      	movs	r2, #1
 8007b78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2201      	movs	r2, #1
 8007b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007b84:	2300      	movs	r3, #0
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3708      	adds	r7, #8
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}

08007b8e <HAL_TIM_IC_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)
{
 8007b8e:	b580      	push	{r7, lr}
 8007b90:	b082      	sub	sp, #8
 8007b92:	af00      	add	r7, sp, #0
 8007b94:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2202      	movs	r2, #2
 8007b9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	6a1a      	ldr	r2, [r3, #32]
 8007ba4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007ba8:	4013      	ands	r3, r2
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d10f      	bne.n	8007bce <HAL_TIM_IC_DeInit+0x40>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	6a1a      	ldr	r2, [r3, #32]
 8007bb4:	f240 4344 	movw	r3, #1092	@ 0x444
 8007bb8:	4013      	ands	r3, r2
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d107      	bne.n	8007bce <HAL_TIM_IC_DeInit+0x40>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	681a      	ldr	r2, [r3, #0]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f022 0201 	bic.w	r2, r2, #1
 8007bcc:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->IC_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_IC_MspDeInit(htim);
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f000 f83b 	bl	8007c4a <HAL_TIM_IC_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2200      	movs	r2, #0
 8007be0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2200      	movs	r2, #0
 8007be8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2200      	movs	r2, #0
 8007c08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2200      	movs	r2, #0
 8007c18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2200      	movs	r2, #0
 8007c28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007c2c:	2300      	movs	r3, #0
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3708      	adds	r7, #8
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}

08007c36 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007c36:	b480      	push	{r7}
 8007c38:	b083      	sub	sp, #12
 8007c3a:	af00      	add	r7, sp, #0
 8007c3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007c3e:	bf00      	nop
 8007c40:	370c      	adds	r7, #12
 8007c42:	46bd      	mov	sp, r7
 8007c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c48:	4770      	bx	lr

08007c4a <HAL_TIM_IC_MspDeInit>:
  * @brief  DeInitializes TIM Input Capture MSP.
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)
{
 8007c4a:	b480      	push	{r7}
 8007c4c:	b083      	sub	sp, #12
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspDeInit could be implemented in the user file
   */
}
 8007c52:	bf00      	nop
 8007c54:	370c      	adds	r7, #12
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr

08007c5e <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c5e:	b580      	push	{r7, lr}
 8007c60:	b084      	sub	sp, #16
 8007c62:	af00      	add	r7, sp, #0
 8007c64:	6078      	str	r0, [r7, #4]
 8007c66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d104      	bne.n	8007c78 <HAL_TIM_IC_Start+0x1a>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007c74:	b2db      	uxtb	r3, r3
 8007c76:	e013      	b.n	8007ca0 <HAL_TIM_IC_Start+0x42>
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	2b04      	cmp	r3, #4
 8007c7c:	d104      	bne.n	8007c88 <HAL_TIM_IC_Start+0x2a>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007c84:	b2db      	uxtb	r3, r3
 8007c86:	e00b      	b.n	8007ca0 <HAL_TIM_IC_Start+0x42>
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	2b08      	cmp	r3, #8
 8007c8c:	d104      	bne.n	8007c98 <HAL_TIM_IC_Start+0x3a>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c94:	b2db      	uxtb	r3, r3
 8007c96:	e003      	b.n	8007ca0 <HAL_TIM_IC_Start+0x42>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c9e:	b2db      	uxtb	r3, r3
 8007ca0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d104      	bne.n	8007cb2 <HAL_TIM_IC_Start+0x54>
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	e013      	b.n	8007cda <HAL_TIM_IC_Start+0x7c>
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	2b04      	cmp	r3, #4
 8007cb6:	d104      	bne.n	8007cc2 <HAL_TIM_IC_Start+0x64>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	e00b      	b.n	8007cda <HAL_TIM_IC_Start+0x7c>
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	2b08      	cmp	r3, #8
 8007cc6:	d104      	bne.n	8007cd2 <HAL_TIM_IC_Start+0x74>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007cce:	b2db      	uxtb	r3, r3
 8007cd0:	e003      	b.n	8007cda <HAL_TIM_IC_Start+0x7c>
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007cd8:	b2db      	uxtb	r3, r3
 8007cda:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007cdc:	7bfb      	ldrb	r3, [r7, #15]
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d102      	bne.n	8007ce8 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007ce2:	7bbb      	ldrb	r3, [r7, #14]
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d001      	beq.n	8007cec <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	e081      	b.n	8007df0 <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d104      	bne.n	8007cfc <HAL_TIM_IC_Start+0x9e>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2202      	movs	r2, #2
 8007cf6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007cfa:	e013      	b.n	8007d24 <HAL_TIM_IC_Start+0xc6>
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	2b04      	cmp	r3, #4
 8007d00:	d104      	bne.n	8007d0c <HAL_TIM_IC_Start+0xae>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2202      	movs	r2, #2
 8007d06:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d0a:	e00b      	b.n	8007d24 <HAL_TIM_IC_Start+0xc6>
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	2b08      	cmp	r3, #8
 8007d10:	d104      	bne.n	8007d1c <HAL_TIM_IC_Start+0xbe>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2202      	movs	r2, #2
 8007d16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d1a:	e003      	b.n	8007d24 <HAL_TIM_IC_Start+0xc6>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2202      	movs	r2, #2
 8007d20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d104      	bne.n	8007d34 <HAL_TIM_IC_Start+0xd6>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2202      	movs	r2, #2
 8007d2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d32:	e013      	b.n	8007d5c <HAL_TIM_IC_Start+0xfe>
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	2b04      	cmp	r3, #4
 8007d38:	d104      	bne.n	8007d44 <HAL_TIM_IC_Start+0xe6>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2202      	movs	r2, #2
 8007d3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007d42:	e00b      	b.n	8007d5c <HAL_TIM_IC_Start+0xfe>
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	2b08      	cmp	r3, #8
 8007d48:	d104      	bne.n	8007d54 <HAL_TIM_IC_Start+0xf6>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2202      	movs	r2, #2
 8007d4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d52:	e003      	b.n	8007d5c <HAL_TIM_IC_Start+0xfe>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2202      	movs	r2, #2
 8007d58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	2201      	movs	r2, #1
 8007d62:	6839      	ldr	r1, [r7, #0]
 8007d64:	4618      	mov	r0, r3
 8007d66:	f003 fe5b 	bl	800ba20 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a22      	ldr	r2, [pc, #136]	@ (8007df8 <HAL_TIM_IC_Start+0x19a>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d022      	beq.n	8007dba <HAL_TIM_IC_Start+0x15c>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d7c:	d01d      	beq.n	8007dba <HAL_TIM_IC_Start+0x15c>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a1e      	ldr	r2, [pc, #120]	@ (8007dfc <HAL_TIM_IC_Start+0x19e>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d018      	beq.n	8007dba <HAL_TIM_IC_Start+0x15c>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a1c      	ldr	r2, [pc, #112]	@ (8007e00 <HAL_TIM_IC_Start+0x1a2>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d013      	beq.n	8007dba <HAL_TIM_IC_Start+0x15c>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a1b      	ldr	r2, [pc, #108]	@ (8007e04 <HAL_TIM_IC_Start+0x1a6>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d00e      	beq.n	8007dba <HAL_TIM_IC_Start+0x15c>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a19      	ldr	r2, [pc, #100]	@ (8007e08 <HAL_TIM_IC_Start+0x1aa>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d009      	beq.n	8007dba <HAL_TIM_IC_Start+0x15c>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4a18      	ldr	r2, [pc, #96]	@ (8007e0c <HAL_TIM_IC_Start+0x1ae>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d004      	beq.n	8007dba <HAL_TIM_IC_Start+0x15c>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a16      	ldr	r2, [pc, #88]	@ (8007e10 <HAL_TIM_IC_Start+0x1b2>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d111      	bne.n	8007dde <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	f003 0307 	and.w	r3, r3, #7
 8007dc4:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dc6:	68bb      	ldr	r3, [r7, #8]
 8007dc8:	2b06      	cmp	r3, #6
 8007dca:	d010      	beq.n	8007dee <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	681a      	ldr	r2, [r3, #0]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f042 0201 	orr.w	r2, r2, #1
 8007dda:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ddc:	e007      	b.n	8007dee <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f042 0201 	orr.w	r2, r2, #1
 8007dec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007dee:	2300      	movs	r3, #0
}
 8007df0:	4618      	mov	r0, r3
 8007df2:	3710      	adds	r7, #16
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bd80      	pop	{r7, pc}
 8007df8:	40010000 	.word	0x40010000
 8007dfc:	40000400 	.word	0x40000400
 8007e00:	40000800 	.word	0x40000800
 8007e04:	40000c00 	.word	0x40000c00
 8007e08:	40010400 	.word	0x40010400
 8007e0c:	40014000 	.word	0x40014000
 8007e10:	40001800 	.word	0x40001800

08007e14 <HAL_TIM_IC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b082      	sub	sp, #8
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	2200      	movs	r2, #0
 8007e24:	6839      	ldr	r1, [r7, #0]
 8007e26:	4618      	mov	r0, r3
 8007e28:	f003 fdfa 	bl	800ba20 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	6a1a      	ldr	r2, [r3, #32]
 8007e32:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007e36:	4013      	ands	r3, r2
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d10f      	bne.n	8007e5c <HAL_TIM_IC_Stop+0x48>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	6a1a      	ldr	r2, [r3, #32]
 8007e42:	f240 4344 	movw	r3, #1092	@ 0x444
 8007e46:	4013      	ands	r3, r2
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d107      	bne.n	8007e5c <HAL_TIM_IC_Stop+0x48>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f022 0201 	bic.w	r2, r2, #1
 8007e5a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d104      	bne.n	8007e6c <HAL_TIM_IC_Stop+0x58>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2201      	movs	r2, #1
 8007e66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e6a:	e013      	b.n	8007e94 <HAL_TIM_IC_Stop+0x80>
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	2b04      	cmp	r3, #4
 8007e70:	d104      	bne.n	8007e7c <HAL_TIM_IC_Stop+0x68>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2201      	movs	r2, #1
 8007e76:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007e7a:	e00b      	b.n	8007e94 <HAL_TIM_IC_Stop+0x80>
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	2b08      	cmp	r3, #8
 8007e80:	d104      	bne.n	8007e8c <HAL_TIM_IC_Stop+0x78>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2201      	movs	r2, #1
 8007e86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007e8a:	e003      	b.n	8007e94 <HAL_TIM_IC_Stop+0x80>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2201      	movs	r2, #1
 8007e90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d104      	bne.n	8007ea4 <HAL_TIM_IC_Stop+0x90>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ea2:	e013      	b.n	8007ecc <HAL_TIM_IC_Stop+0xb8>
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	2b04      	cmp	r3, #4
 8007ea8:	d104      	bne.n	8007eb4 <HAL_TIM_IC_Stop+0xa0>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2201      	movs	r2, #1
 8007eae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007eb2:	e00b      	b.n	8007ecc <HAL_TIM_IC_Stop+0xb8>
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	2b08      	cmp	r3, #8
 8007eb8:	d104      	bne.n	8007ec4 <HAL_TIM_IC_Stop+0xb0>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ec2:	e003      	b.n	8007ecc <HAL_TIM_IC_Stop+0xb8>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Return function status */
  return HAL_OK;
 8007ecc:	2300      	movs	r3, #0
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3708      	adds	r7, #8
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bd80      	pop	{r7, pc}

08007ed6 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ed6:	b580      	push	{r7, lr}
 8007ed8:	b084      	sub	sp, #16
 8007eda:	af00      	add	r7, sp, #0
 8007edc:	6078      	str	r0, [r7, #4]
 8007ede:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d104      	bne.n	8007ef4 <HAL_TIM_IC_Start_IT+0x1e>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007ef0:	b2db      	uxtb	r3, r3
 8007ef2:	e013      	b.n	8007f1c <HAL_TIM_IC_Start_IT+0x46>
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	2b04      	cmp	r3, #4
 8007ef8:	d104      	bne.n	8007f04 <HAL_TIM_IC_Start_IT+0x2e>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007f00:	b2db      	uxtb	r3, r3
 8007f02:	e00b      	b.n	8007f1c <HAL_TIM_IC_Start_IT+0x46>
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	2b08      	cmp	r3, #8
 8007f08:	d104      	bne.n	8007f14 <HAL_TIM_IC_Start_IT+0x3e>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f10:	b2db      	uxtb	r3, r3
 8007f12:	e003      	b.n	8007f1c <HAL_TIM_IC_Start_IT+0x46>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f1a:	b2db      	uxtb	r3, r3
 8007f1c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d104      	bne.n	8007f2e <HAL_TIM_IC_Start_IT+0x58>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	e013      	b.n	8007f56 <HAL_TIM_IC_Start_IT+0x80>
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	2b04      	cmp	r3, #4
 8007f32:	d104      	bne.n	8007f3e <HAL_TIM_IC_Start_IT+0x68>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	e00b      	b.n	8007f56 <HAL_TIM_IC_Start_IT+0x80>
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	2b08      	cmp	r3, #8
 8007f42:	d104      	bne.n	8007f4e <HAL_TIM_IC_Start_IT+0x78>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f4a:	b2db      	uxtb	r3, r3
 8007f4c:	e003      	b.n	8007f56 <HAL_TIM_IC_Start_IT+0x80>
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f54:	b2db      	uxtb	r3, r3
 8007f56:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f58:	7bbb      	ldrb	r3, [r7, #14]
 8007f5a:	2b01      	cmp	r3, #1
 8007f5c:	d102      	bne.n	8007f64 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f5e:	7b7b      	ldrb	r3, [r7, #13]
 8007f60:	2b01      	cmp	r3, #1
 8007f62:	d001      	beq.n	8007f68 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007f64:	2301      	movs	r3, #1
 8007f66:	e0cb      	b.n	8008100 <HAL_TIM_IC_Start_IT+0x22a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d104      	bne.n	8007f78 <HAL_TIM_IC_Start_IT+0xa2>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2202      	movs	r2, #2
 8007f72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007f76:	e013      	b.n	8007fa0 <HAL_TIM_IC_Start_IT+0xca>
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	2b04      	cmp	r3, #4
 8007f7c:	d104      	bne.n	8007f88 <HAL_TIM_IC_Start_IT+0xb2>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2202      	movs	r2, #2
 8007f82:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007f86:	e00b      	b.n	8007fa0 <HAL_TIM_IC_Start_IT+0xca>
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	2b08      	cmp	r3, #8
 8007f8c:	d104      	bne.n	8007f98 <HAL_TIM_IC_Start_IT+0xc2>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2202      	movs	r2, #2
 8007f92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007f96:	e003      	b.n	8007fa0 <HAL_TIM_IC_Start_IT+0xca>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2202      	movs	r2, #2
 8007f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d104      	bne.n	8007fb0 <HAL_TIM_IC_Start_IT+0xda>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2202      	movs	r2, #2
 8007faa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007fae:	e013      	b.n	8007fd8 <HAL_TIM_IC_Start_IT+0x102>
 8007fb0:	683b      	ldr	r3, [r7, #0]
 8007fb2:	2b04      	cmp	r3, #4
 8007fb4:	d104      	bne.n	8007fc0 <HAL_TIM_IC_Start_IT+0xea>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2202      	movs	r2, #2
 8007fba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007fbe:	e00b      	b.n	8007fd8 <HAL_TIM_IC_Start_IT+0x102>
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	2b08      	cmp	r3, #8
 8007fc4:	d104      	bne.n	8007fd0 <HAL_TIM_IC_Start_IT+0xfa>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2202      	movs	r2, #2
 8007fca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007fce:	e003      	b.n	8007fd8 <HAL_TIM_IC_Start_IT+0x102>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2202      	movs	r2, #2
 8007fd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	2b0c      	cmp	r3, #12
 8007fdc:	d840      	bhi.n	8008060 <HAL_TIM_IC_Start_IT+0x18a>
 8007fde:	a201      	add	r2, pc, #4	@ (adr r2, 8007fe4 <HAL_TIM_IC_Start_IT+0x10e>)
 8007fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fe4:	08008019 	.word	0x08008019
 8007fe8:	08008061 	.word	0x08008061
 8007fec:	08008061 	.word	0x08008061
 8007ff0:	08008061 	.word	0x08008061
 8007ff4:	0800802b 	.word	0x0800802b
 8007ff8:	08008061 	.word	0x08008061
 8007ffc:	08008061 	.word	0x08008061
 8008000:	08008061 	.word	0x08008061
 8008004:	0800803d 	.word	0x0800803d
 8008008:	08008061 	.word	0x08008061
 800800c:	08008061 	.word	0x08008061
 8008010:	08008061 	.word	0x08008061
 8008014:	0800804f 	.word	0x0800804f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	68da      	ldr	r2, [r3, #12]
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f042 0202 	orr.w	r2, r2, #2
 8008026:	60da      	str	r2, [r3, #12]
      break;
 8008028:	e01d      	b.n	8008066 <HAL_TIM_IC_Start_IT+0x190>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	68da      	ldr	r2, [r3, #12]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f042 0204 	orr.w	r2, r2, #4
 8008038:	60da      	str	r2, [r3, #12]
      break;
 800803a:	e014      	b.n	8008066 <HAL_TIM_IC_Start_IT+0x190>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	68da      	ldr	r2, [r3, #12]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f042 0208 	orr.w	r2, r2, #8
 800804a:	60da      	str	r2, [r3, #12]
      break;
 800804c:	e00b      	b.n	8008066 <HAL_TIM_IC_Start_IT+0x190>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	68da      	ldr	r2, [r3, #12]
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f042 0210 	orr.w	r2, r2, #16
 800805c:	60da      	str	r2, [r3, #12]
      break;
 800805e:	e002      	b.n	8008066 <HAL_TIM_IC_Start_IT+0x190>
    }

    default:
      status = HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	73fb      	strb	r3, [r7, #15]
      break;
 8008064:	bf00      	nop
  }

  if (status == HAL_OK)
 8008066:	7bfb      	ldrb	r3, [r7, #15]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d148      	bne.n	80080fe <HAL_TIM_IC_Start_IT+0x228>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	2201      	movs	r2, #1
 8008072:	6839      	ldr	r1, [r7, #0]
 8008074:	4618      	mov	r0, r3
 8008076:	f003 fcd3 	bl	800ba20 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a22      	ldr	r2, [pc, #136]	@ (8008108 <HAL_TIM_IC_Start_IT+0x232>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d022      	beq.n	80080ca <HAL_TIM_IC_Start_IT+0x1f4>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800808c:	d01d      	beq.n	80080ca <HAL_TIM_IC_Start_IT+0x1f4>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a1e      	ldr	r2, [pc, #120]	@ (800810c <HAL_TIM_IC_Start_IT+0x236>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d018      	beq.n	80080ca <HAL_TIM_IC_Start_IT+0x1f4>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a1c      	ldr	r2, [pc, #112]	@ (8008110 <HAL_TIM_IC_Start_IT+0x23a>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d013      	beq.n	80080ca <HAL_TIM_IC_Start_IT+0x1f4>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a1b      	ldr	r2, [pc, #108]	@ (8008114 <HAL_TIM_IC_Start_IT+0x23e>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d00e      	beq.n	80080ca <HAL_TIM_IC_Start_IT+0x1f4>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a19      	ldr	r2, [pc, #100]	@ (8008118 <HAL_TIM_IC_Start_IT+0x242>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d009      	beq.n	80080ca <HAL_TIM_IC_Start_IT+0x1f4>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a18      	ldr	r2, [pc, #96]	@ (800811c <HAL_TIM_IC_Start_IT+0x246>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d004      	beq.n	80080ca <HAL_TIM_IC_Start_IT+0x1f4>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	4a16      	ldr	r2, [pc, #88]	@ (8008120 <HAL_TIM_IC_Start_IT+0x24a>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d111      	bne.n	80080ee <HAL_TIM_IC_Start_IT+0x218>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	689b      	ldr	r3, [r3, #8]
 80080d0:	f003 0307 	and.w	r3, r3, #7
 80080d4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	2b06      	cmp	r3, #6
 80080da:	d010      	beq.n	80080fe <HAL_TIM_IC_Start_IT+0x228>
      {
        __HAL_TIM_ENABLE(htim);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	681a      	ldr	r2, [r3, #0]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f042 0201 	orr.w	r2, r2, #1
 80080ea:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080ec:	e007      	b.n	80080fe <HAL_TIM_IC_Start_IT+0x228>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f042 0201 	orr.w	r2, r2, #1
 80080fc:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80080fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008100:	4618      	mov	r0, r3
 8008102:	3710      	adds	r7, #16
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}
 8008108:	40010000 	.word	0x40010000
 800810c:	40000400 	.word	0x40000400
 8008110:	40000800 	.word	0x40000800
 8008114:	40000c00 	.word	0x40000c00
 8008118:	40010400 	.word	0x40010400
 800811c:	40014000 	.word	0x40014000
 8008120:	40001800 	.word	0x40001800

08008124 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b084      	sub	sp, #16
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
 800812c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800812e:	2300      	movs	r3, #0
 8008130:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	2b0c      	cmp	r3, #12
 8008136:	d841      	bhi.n	80081bc <HAL_TIM_IC_Stop_IT+0x98>
 8008138:	a201      	add	r2, pc, #4	@ (adr r2, 8008140 <HAL_TIM_IC_Stop_IT+0x1c>)
 800813a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800813e:	bf00      	nop
 8008140:	08008175 	.word	0x08008175
 8008144:	080081bd 	.word	0x080081bd
 8008148:	080081bd 	.word	0x080081bd
 800814c:	080081bd 	.word	0x080081bd
 8008150:	08008187 	.word	0x08008187
 8008154:	080081bd 	.word	0x080081bd
 8008158:	080081bd 	.word	0x080081bd
 800815c:	080081bd 	.word	0x080081bd
 8008160:	08008199 	.word	0x08008199
 8008164:	080081bd 	.word	0x080081bd
 8008168:	080081bd 	.word	0x080081bd
 800816c:	080081bd 	.word	0x080081bd
 8008170:	080081ab 	.word	0x080081ab
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	68da      	ldr	r2, [r3, #12]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f022 0202 	bic.w	r2, r2, #2
 8008182:	60da      	str	r2, [r3, #12]
      break;
 8008184:	e01d      	b.n	80081c2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	68da      	ldr	r2, [r3, #12]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f022 0204 	bic.w	r2, r2, #4
 8008194:	60da      	str	r2, [r3, #12]
      break;
 8008196:	e014      	b.n	80081c2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	68da      	ldr	r2, [r3, #12]
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f022 0208 	bic.w	r2, r2, #8
 80081a6:	60da      	str	r2, [r3, #12]
      break;
 80081a8:	e00b      	b.n	80081c2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	68da      	ldr	r2, [r3, #12]
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f022 0210 	bic.w	r2, r2, #16
 80081b8:	60da      	str	r2, [r3, #12]
      break;
 80081ba:	e002      	b.n	80081c2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80081bc:	2301      	movs	r3, #1
 80081be:	73fb      	strb	r3, [r7, #15]
      break;
 80081c0:	bf00      	nop
  }

  if (status == HAL_OK)
 80081c2:	7bfb      	ldrb	r3, [r7, #15]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d156      	bne.n	8008276 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	2200      	movs	r2, #0
 80081ce:	6839      	ldr	r1, [r7, #0]
 80081d0:	4618      	mov	r0, r3
 80081d2:	f003 fc25 	bl	800ba20 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	6a1a      	ldr	r2, [r3, #32]
 80081dc:	f241 1311 	movw	r3, #4369	@ 0x1111
 80081e0:	4013      	ands	r3, r2
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d10f      	bne.n	8008206 <HAL_TIM_IC_Stop_IT+0xe2>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	6a1a      	ldr	r2, [r3, #32]
 80081ec:	f240 4344 	movw	r3, #1092	@ 0x444
 80081f0:	4013      	ands	r3, r2
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d107      	bne.n	8008206 <HAL_TIM_IC_Stop_IT+0xe2>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	681a      	ldr	r2, [r3, #0]
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f022 0201 	bic.w	r2, r2, #1
 8008204:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d104      	bne.n	8008216 <HAL_TIM_IC_Stop_IT+0xf2>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2201      	movs	r2, #1
 8008210:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008214:	e013      	b.n	800823e <HAL_TIM_IC_Stop_IT+0x11a>
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	2b04      	cmp	r3, #4
 800821a:	d104      	bne.n	8008226 <HAL_TIM_IC_Stop_IT+0x102>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2201      	movs	r2, #1
 8008220:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008224:	e00b      	b.n	800823e <HAL_TIM_IC_Stop_IT+0x11a>
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	2b08      	cmp	r3, #8
 800822a:	d104      	bne.n	8008236 <HAL_TIM_IC_Stop_IT+0x112>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2201      	movs	r2, #1
 8008230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008234:	e003      	b.n	800823e <HAL_TIM_IC_Stop_IT+0x11a>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2201      	movs	r2, #1
 800823a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d104      	bne.n	800824e <HAL_TIM_IC_Stop_IT+0x12a>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2201      	movs	r2, #1
 8008248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800824c:	e013      	b.n	8008276 <HAL_TIM_IC_Stop_IT+0x152>
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	2b04      	cmp	r3, #4
 8008252:	d104      	bne.n	800825e <HAL_TIM_IC_Stop_IT+0x13a>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2201      	movs	r2, #1
 8008258:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800825c:	e00b      	b.n	8008276 <HAL_TIM_IC_Stop_IT+0x152>
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	2b08      	cmp	r3, #8
 8008262:	d104      	bne.n	800826e <HAL_TIM_IC_Stop_IT+0x14a>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2201      	movs	r2, #1
 8008268:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800826c:	e003      	b.n	8008276 <HAL_TIM_IC_Stop_IT+0x152>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2201      	movs	r2, #1
 8008272:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8008276:	7bfb      	ldrb	r3, [r7, #15]
}
 8008278:	4618      	mov	r0, r3
 800827a:	3710      	adds	r7, #16
 800827c:	46bd      	mov	sp, r7
 800827e:	bd80      	pop	{r7, pc}

08008280 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b086      	sub	sp, #24
 8008284:	af00      	add	r7, sp, #0
 8008286:	60f8      	str	r0, [r7, #12]
 8008288:	60b9      	str	r1, [r7, #8]
 800828a:	607a      	str	r2, [r7, #4]
 800828c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800828e:	2300      	movs	r3, #0
 8008290:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d104      	bne.n	80082a2 <HAL_TIM_IC_Start_DMA+0x22>
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800829e:	b2db      	uxtb	r3, r3
 80082a0:	e013      	b.n	80082ca <HAL_TIM_IC_Start_DMA+0x4a>
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	2b04      	cmp	r3, #4
 80082a6:	d104      	bne.n	80082b2 <HAL_TIM_IC_Start_DMA+0x32>
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80082ae:	b2db      	uxtb	r3, r3
 80082b0:	e00b      	b.n	80082ca <HAL_TIM_IC_Start_DMA+0x4a>
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	2b08      	cmp	r3, #8
 80082b6:	d104      	bne.n	80082c2 <HAL_TIM_IC_Start_DMA+0x42>
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80082be:	b2db      	uxtb	r3, r3
 80082c0:	e003      	b.n	80082ca <HAL_TIM_IC_Start_DMA+0x4a>
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082c8:	b2db      	uxtb	r3, r3
 80082ca:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d104      	bne.n	80082dc <HAL_TIM_IC_Start_DMA+0x5c>
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80082d8:	b2db      	uxtb	r3, r3
 80082da:	e013      	b.n	8008304 <HAL_TIM_IC_Start_DMA+0x84>
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	2b04      	cmp	r3, #4
 80082e0:	d104      	bne.n	80082ec <HAL_TIM_IC_Start_DMA+0x6c>
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80082e8:	b2db      	uxtb	r3, r3
 80082ea:	e00b      	b.n	8008304 <HAL_TIM_IC_Start_DMA+0x84>
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	2b08      	cmp	r3, #8
 80082f0:	d104      	bne.n	80082fc <HAL_TIM_IC_Start_DMA+0x7c>
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	e003      	b.n	8008304 <HAL_TIM_IC_Start_DMA+0x84>
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008302:	b2db      	uxtb	r3, r3
 8008304:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8008306:	7dbb      	ldrb	r3, [r7, #22]
 8008308:	2b02      	cmp	r3, #2
 800830a:	d002      	beq.n	8008312 <HAL_TIM_IC_Start_DMA+0x92>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800830c:	7d7b      	ldrb	r3, [r7, #21]
 800830e:	2b02      	cmp	r3, #2
 8008310:	d101      	bne.n	8008316 <HAL_TIM_IC_Start_DMA+0x96>
  {
    return HAL_BUSY;
 8008312:	2302      	movs	r3, #2
 8008314:	e146      	b.n	80085a4 <HAL_TIM_IC_Start_DMA+0x324>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 8008316:	7dbb      	ldrb	r3, [r7, #22]
 8008318:	2b01      	cmp	r3, #1
 800831a:	d143      	bne.n	80083a4 <HAL_TIM_IC_Start_DMA+0x124>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 800831c:	7d7b      	ldrb	r3, [r7, #21]
 800831e:	2b01      	cmp	r3, #1
 8008320:	d140      	bne.n	80083a4 <HAL_TIM_IC_Start_DMA+0x124>
  {
    if ((pData == NULL) || (Length == 0U))
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d002      	beq.n	800832e <HAL_TIM_IC_Start_DMA+0xae>
 8008328:	887b      	ldrh	r3, [r7, #2]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d101      	bne.n	8008332 <HAL_TIM_IC_Start_DMA+0xb2>
    {
      return HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	e138      	b.n	80085a4 <HAL_TIM_IC_Start_DMA+0x324>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d104      	bne.n	8008342 <HAL_TIM_IC_Start_DMA+0xc2>
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	2202      	movs	r2, #2
 800833c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008340:	e013      	b.n	800836a <HAL_TIM_IC_Start_DMA+0xea>
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	2b04      	cmp	r3, #4
 8008346:	d104      	bne.n	8008352 <HAL_TIM_IC_Start_DMA+0xd2>
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2202      	movs	r2, #2
 800834c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008350:	e00b      	b.n	800836a <HAL_TIM_IC_Start_DMA+0xea>
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	2b08      	cmp	r3, #8
 8008356:	d104      	bne.n	8008362 <HAL_TIM_IC_Start_DMA+0xe2>
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	2202      	movs	r2, #2
 800835c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008360:	e003      	b.n	800836a <HAL_TIM_IC_Start_DMA+0xea>
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	2202      	movs	r2, #2
 8008366:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d104      	bne.n	800837a <HAL_TIM_IC_Start_DMA+0xfa>
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2202      	movs	r2, #2
 8008374:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    if ((pData == NULL) || (Length == 0U))
 8008378:	e016      	b.n	80083a8 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	2b04      	cmp	r3, #4
 800837e:	d104      	bne.n	800838a <HAL_TIM_IC_Start_DMA+0x10a>
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2202      	movs	r2, #2
 8008384:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    if ((pData == NULL) || (Length == 0U))
 8008388:	e00e      	b.n	80083a8 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	2b08      	cmp	r3, #8
 800838e:	d104      	bne.n	800839a <HAL_TIM_IC_Start_DMA+0x11a>
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2202      	movs	r2, #2
 8008394:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    if ((pData == NULL) || (Length == 0U))
 8008398:	e006      	b.n	80083a8 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2202      	movs	r2, #2
 800839e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    if ((pData == NULL) || (Length == 0U))
 80083a2:	e001      	b.n	80083a8 <HAL_TIM_IC_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 80083a4:	2301      	movs	r3, #1
 80083a6:	e0fd      	b.n	80085a4 <HAL_TIM_IC_Start_DMA+0x324>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	2201      	movs	r2, #1
 80083ae:	68b9      	ldr	r1, [r7, #8]
 80083b0:	4618      	mov	r0, r3
 80083b2:	f003 fb35 	bl	800ba20 <TIM_CCxChannelCmd>

  switch (Channel)
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	2b0c      	cmp	r3, #12
 80083ba:	f200 80ad 	bhi.w	8008518 <HAL_TIM_IC_Start_DMA+0x298>
 80083be:	a201      	add	r2, pc, #4	@ (adr r2, 80083c4 <HAL_TIM_IC_Start_DMA+0x144>)
 80083c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083c4:	080083f9 	.word	0x080083f9
 80083c8:	08008519 	.word	0x08008519
 80083cc:	08008519 	.word	0x08008519
 80083d0:	08008519 	.word	0x08008519
 80083d4:	08008441 	.word	0x08008441
 80083d8:	08008519 	.word	0x08008519
 80083dc:	08008519 	.word	0x08008519
 80083e0:	08008519 	.word	0x08008519
 80083e4:	08008489 	.word	0x08008489
 80083e8:	08008519 	.word	0x08008519
 80083ec:	08008519 	.word	0x08008519
 80083f0:	08008519 	.word	0x08008519
 80083f4:	080084d1 	.word	0x080084d1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083fc:	4a6b      	ldr	r2, [pc, #428]	@ (80085ac <HAL_TIM_IC_Start_DMA+0x32c>)
 80083fe:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008404:	4a6a      	ldr	r2, [pc, #424]	@ (80085b0 <HAL_TIM_IC_Start_DMA+0x330>)
 8008406:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800840c:	4a69      	ldr	r2, [pc, #420]	@ (80085b4 <HAL_TIM_IC_Start_DMA+0x334>)
 800840e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	3334      	adds	r3, #52	@ 0x34
 800841a:	4619      	mov	r1, r3
 800841c:	687a      	ldr	r2, [r7, #4]
 800841e:	887b      	ldrh	r3, [r7, #2]
 8008420:	f7fa f8e7 	bl	80025f2 <HAL_DMA_Start_IT>
 8008424:	4603      	mov	r3, r0
 8008426:	2b00      	cmp	r3, #0
 8008428:	d001      	beq.n	800842e <HAL_TIM_IC_Start_DMA+0x1ae>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800842a:	2301      	movs	r3, #1
 800842c:	e0ba      	b.n	80085a4 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	68da      	ldr	r2, [r3, #12]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800843c:	60da      	str	r2, [r3, #12]
      break;
 800843e:	e06e      	b.n	800851e <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008444:	4a59      	ldr	r2, [pc, #356]	@ (80085ac <HAL_TIM_IC_Start_DMA+0x32c>)
 8008446:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800844c:	4a58      	ldr	r2, [pc, #352]	@ (80085b0 <HAL_TIM_IC_Start_DMA+0x330>)
 800844e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008454:	4a57      	ldr	r2, [pc, #348]	@ (80085b4 <HAL_TIM_IC_Start_DMA+0x334>)
 8008456:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	3338      	adds	r3, #56	@ 0x38
 8008462:	4619      	mov	r1, r3
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	887b      	ldrh	r3, [r7, #2]
 8008468:	f7fa f8c3 	bl	80025f2 <HAL_DMA_Start_IT>
 800846c:	4603      	mov	r3, r0
 800846e:	2b00      	cmp	r3, #0
 8008470:	d001      	beq.n	8008476 <HAL_TIM_IC_Start_DMA+0x1f6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008472:	2301      	movs	r3, #1
 8008474:	e096      	b.n	80085a4 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	68da      	ldr	r2, [r3, #12]
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008484:	60da      	str	r2, [r3, #12]
      break;
 8008486:	e04a      	b.n	800851e <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800848c:	4a47      	ldr	r2, [pc, #284]	@ (80085ac <HAL_TIM_IC_Start_DMA+0x32c>)
 800848e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008494:	4a46      	ldr	r2, [pc, #280]	@ (80085b0 <HAL_TIM_IC_Start_DMA+0x330>)
 8008496:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800849c:	4a45      	ldr	r2, [pc, #276]	@ (80085b4 <HAL_TIM_IC_Start_DMA+0x334>)
 800849e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	333c      	adds	r3, #60	@ 0x3c
 80084aa:	4619      	mov	r1, r3
 80084ac:	687a      	ldr	r2, [r7, #4]
 80084ae:	887b      	ldrh	r3, [r7, #2]
 80084b0:	f7fa f89f 	bl	80025f2 <HAL_DMA_Start_IT>
 80084b4:	4603      	mov	r3, r0
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d001      	beq.n	80084be <HAL_TIM_IC_Start_DMA+0x23e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80084ba:	2301      	movs	r3, #1
 80084bc:	e072      	b.n	80085a4 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	68da      	ldr	r2, [r3, #12]
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80084cc:	60da      	str	r2, [r3, #12]
      break;
 80084ce:	e026      	b.n	800851e <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084d4:	4a35      	ldr	r2, [pc, #212]	@ (80085ac <HAL_TIM_IC_Start_DMA+0x32c>)
 80084d6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084dc:	4a34      	ldr	r2, [pc, #208]	@ (80085b0 <HAL_TIM_IC_Start_DMA+0x330>)
 80084de:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084e4:	4a33      	ldr	r2, [pc, #204]	@ (80085b4 <HAL_TIM_IC_Start_DMA+0x334>)
 80084e6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	3340      	adds	r3, #64	@ 0x40
 80084f2:	4619      	mov	r1, r3
 80084f4:	687a      	ldr	r2, [r7, #4]
 80084f6:	887b      	ldrh	r3, [r7, #2]
 80084f8:	f7fa f87b 	bl	80025f2 <HAL_DMA_Start_IT>
 80084fc:	4603      	mov	r3, r0
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d001      	beq.n	8008506 <HAL_TIM_IC_Start_DMA+0x286>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008502:	2301      	movs	r3, #1
 8008504:	e04e      	b.n	80085a4 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	68da      	ldr	r2, [r3, #12]
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008514:	60da      	str	r2, [r3, #12]
      break;
 8008516:	e002      	b.n	800851e <HAL_TIM_IC_Start_DMA+0x29e>
    }

    default:
      status = HAL_ERROR;
 8008518:	2301      	movs	r3, #1
 800851a:	75fb      	strb	r3, [r7, #23]
      break;
 800851c:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a25      	ldr	r2, [pc, #148]	@ (80085b8 <HAL_TIM_IC_Start_DMA+0x338>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d022      	beq.n	800856e <HAL_TIM_IC_Start_DMA+0x2ee>
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008530:	d01d      	beq.n	800856e <HAL_TIM_IC_Start_DMA+0x2ee>
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4a21      	ldr	r2, [pc, #132]	@ (80085bc <HAL_TIM_IC_Start_DMA+0x33c>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d018      	beq.n	800856e <HAL_TIM_IC_Start_DMA+0x2ee>
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a1f      	ldr	r2, [pc, #124]	@ (80085c0 <HAL_TIM_IC_Start_DMA+0x340>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d013      	beq.n	800856e <HAL_TIM_IC_Start_DMA+0x2ee>
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4a1e      	ldr	r2, [pc, #120]	@ (80085c4 <HAL_TIM_IC_Start_DMA+0x344>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d00e      	beq.n	800856e <HAL_TIM_IC_Start_DMA+0x2ee>
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4a1c      	ldr	r2, [pc, #112]	@ (80085c8 <HAL_TIM_IC_Start_DMA+0x348>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d009      	beq.n	800856e <HAL_TIM_IC_Start_DMA+0x2ee>
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4a1b      	ldr	r2, [pc, #108]	@ (80085cc <HAL_TIM_IC_Start_DMA+0x34c>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d004      	beq.n	800856e <HAL_TIM_IC_Start_DMA+0x2ee>
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4a19      	ldr	r2, [pc, #100]	@ (80085d0 <HAL_TIM_IC_Start_DMA+0x350>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d111      	bne.n	8008592 <HAL_TIM_IC_Start_DMA+0x312>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	689b      	ldr	r3, [r3, #8]
 8008574:	f003 0307 	and.w	r3, r3, #7
 8008578:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	2b06      	cmp	r3, #6
 800857e:	d010      	beq.n	80085a2 <HAL_TIM_IC_Start_DMA+0x322>
    {
      __HAL_TIM_ENABLE(htim);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	681a      	ldr	r2, [r3, #0]
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f042 0201 	orr.w	r2, r2, #1
 800858e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008590:	e007      	b.n	80085a2 <HAL_TIM_IC_Start_DMA+0x322>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	681a      	ldr	r2, [r3, #0]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f042 0201 	orr.w	r2, r2, #1
 80085a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80085a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3718      	adds	r7, #24
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}
 80085ac:	0800aefd 	.word	0x0800aefd
 80085b0:	0800afc5 	.word	0x0800afc5
 80085b4:	0800ad5b 	.word	0x0800ad5b
 80085b8:	40010000 	.word	0x40010000
 80085bc:	40000400 	.word	0x40000400
 80085c0:	40000800 	.word	0x40000800
 80085c4:	40000c00 	.word	0x40000c00
 80085c8:	40010400 	.word	0x40010400
 80085cc:	40014000 	.word	0x40014000
 80085d0:	40001800 	.word	0x40001800

080085d4 <HAL_TIM_IC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b084      	sub	sp, #16
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
 80085dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80085de:	2300      	movs	r3, #0
 80085e0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	2200      	movs	r2, #0
 80085e8:	6839      	ldr	r1, [r7, #0]
 80085ea:	4618      	mov	r0, r3
 80085ec:	f003 fa18 	bl	800ba20 <TIM_CCxChannelCmd>

  switch (Channel)
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	2b0c      	cmp	r3, #12
 80085f4:	d854      	bhi.n	80086a0 <HAL_TIM_IC_Stop_DMA+0xcc>
 80085f6:	a201      	add	r2, pc, #4	@ (adr r2, 80085fc <HAL_TIM_IC_Stop_DMA+0x28>)
 80085f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085fc:	08008631 	.word	0x08008631
 8008600:	080086a1 	.word	0x080086a1
 8008604:	080086a1 	.word	0x080086a1
 8008608:	080086a1 	.word	0x080086a1
 800860c:	0800864d 	.word	0x0800864d
 8008610:	080086a1 	.word	0x080086a1
 8008614:	080086a1 	.word	0x080086a1
 8008618:	080086a1 	.word	0x080086a1
 800861c:	08008669 	.word	0x08008669
 8008620:	080086a1 	.word	0x080086a1
 8008624:	080086a1 	.word	0x080086a1
 8008628:	080086a1 	.word	0x080086a1
 800862c:	08008685 	.word	0x08008685
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	68da      	ldr	r2, [r3, #12]
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800863e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008644:	4618      	mov	r0, r3
 8008646:	f7fa f89c 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800864a:	e02c      	b.n	80086a6 <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	68da      	ldr	r2, [r3, #12]
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800865a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008660:	4618      	mov	r0, r3
 8008662:	f7fa f88e 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 8008666:	e01e      	b.n	80086a6 <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	68da      	ldr	r2, [r3, #12]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008676:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800867c:	4618      	mov	r0, r3
 800867e:	f7fa f880 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 8008682:	e010      	b.n	80086a6 <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	68da      	ldr	r2, [r3, #12]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008692:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008698:	4618      	mov	r0, r3
 800869a:	f7fa f872 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800869e:	e002      	b.n	80086a6 <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    default:
      status = HAL_ERROR;
 80086a0:	2301      	movs	r3, #1
 80086a2:	73fb      	strb	r3, [r7, #15]
      break;
 80086a4:	bf00      	nop
  }

  if (status == HAL_OK)
 80086a6:	7bfb      	ldrb	r3, [r7, #15]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d14f      	bne.n	800874c <HAL_TIM_IC_Stop_DMA+0x178>
  {
    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	6a1a      	ldr	r2, [r3, #32]
 80086b2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80086b6:	4013      	ands	r3, r2
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d10f      	bne.n	80086dc <HAL_TIM_IC_Stop_DMA+0x108>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	6a1a      	ldr	r2, [r3, #32]
 80086c2:	f240 4344 	movw	r3, #1092	@ 0x444
 80086c6:	4013      	ands	r3, r2
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d107      	bne.n	80086dc <HAL_TIM_IC_Stop_DMA+0x108>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	681a      	ldr	r2, [r3, #0]
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f022 0201 	bic.w	r2, r2, #1
 80086da:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d104      	bne.n	80086ec <HAL_TIM_IC_Stop_DMA+0x118>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2201      	movs	r2, #1
 80086e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80086ea:	e013      	b.n	8008714 <HAL_TIM_IC_Stop_DMA+0x140>
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	2b04      	cmp	r3, #4
 80086f0:	d104      	bne.n	80086fc <HAL_TIM_IC_Stop_DMA+0x128>
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2201      	movs	r2, #1
 80086f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80086fa:	e00b      	b.n	8008714 <HAL_TIM_IC_Stop_DMA+0x140>
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	2b08      	cmp	r3, #8
 8008700:	d104      	bne.n	800870c <HAL_TIM_IC_Stop_DMA+0x138>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2201      	movs	r2, #1
 8008706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800870a:	e003      	b.n	8008714 <HAL_TIM_IC_Stop_DMA+0x140>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2201      	movs	r2, #1
 8008710:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d104      	bne.n	8008724 <HAL_TIM_IC_Stop_DMA+0x150>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2201      	movs	r2, #1
 800871e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008722:	e013      	b.n	800874c <HAL_TIM_IC_Stop_DMA+0x178>
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	2b04      	cmp	r3, #4
 8008728:	d104      	bne.n	8008734 <HAL_TIM_IC_Stop_DMA+0x160>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2201      	movs	r2, #1
 800872e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008732:	e00b      	b.n	800874c <HAL_TIM_IC_Stop_DMA+0x178>
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	2b08      	cmp	r3, #8
 8008738:	d104      	bne.n	8008744 <HAL_TIM_IC_Stop_DMA+0x170>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2201      	movs	r2, #1
 800873e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008742:	e003      	b.n	800874c <HAL_TIM_IC_Stop_DMA+0x178>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2201      	movs	r2, #1
 8008748:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 800874c:	7bfb      	ldrb	r3, [r7, #15]
}
 800874e:	4618      	mov	r0, r3
 8008750:	3710      	adds	r7, #16
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}

08008756 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8008756:	b580      	push	{r7, lr}
 8008758:	b082      	sub	sp, #8
 800875a:	af00      	add	r7, sp, #0
 800875c:	6078      	str	r0, [r7, #4]
 800875e:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d101      	bne.n	800876a <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8008766:	2301      	movs	r3, #1
 8008768:	e041      	b.n	80087ee <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008770:	b2db      	uxtb	r3, r3
 8008772:	2b00      	cmp	r3, #0
 8008774:	d106      	bne.n	8008784 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2200      	movs	r2, #0
 800877a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f000 f87d 	bl	800887e <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2202      	movs	r2, #2
 8008788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681a      	ldr	r2, [r3, #0]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	3304      	adds	r3, #4
 8008794:	4619      	mov	r1, r3
 8008796:	4610      	mov	r0, r2
 8008798:	f002 fc92 	bl	800b0c0 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	681a      	ldr	r2, [r3, #0]
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f022 0208 	bic.w	r2, r2, #8
 80087aa:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	6819      	ldr	r1, [r3, #0]
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	683a      	ldr	r2, [r7, #0]
 80087b8:	430a      	orrs	r2, r1
 80087ba:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2201      	movs	r2, #1
 80087c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2201      	movs	r2, #1
 80087c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2201      	movs	r2, #1
 80087d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2201      	movs	r2, #1
 80087e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2201      	movs	r2, #1
 80087e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80087ec:	2300      	movs	r3, #0
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3708      	adds	r7, #8
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}

080087f6 <HAL_TIM_OnePulse_DeInit>:
  * @brief  DeInitializes the TIM One Pulse
  * @param  htim TIM One Pulse handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim)
{
 80087f6:	b580      	push	{r7, lr}
 80087f8:	b082      	sub	sp, #8
 80087fa:	af00      	add	r7, sp, #0
 80087fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2202      	movs	r2, #2
 8008802:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	6a1a      	ldr	r2, [r3, #32]
 800880c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008810:	4013      	ands	r3, r2
 8008812:	2b00      	cmp	r3, #0
 8008814:	d10f      	bne.n	8008836 <HAL_TIM_OnePulse_DeInit+0x40>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	6a1a      	ldr	r2, [r3, #32]
 800881c:	f240 4344 	movw	r3, #1092	@ 0x444
 8008820:	4013      	ands	r3, r2
 8008822:	2b00      	cmp	r3, #0
 8008824:	d107      	bne.n	8008836 <HAL_TIM_OnePulse_DeInit+0x40>
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	681a      	ldr	r2, [r3, #0]
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f022 0201 	bic.w	r2, r2, #1
 8008834:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->OnePulse_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_OnePulse_MspDeInit(htim);
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 f82b 	bl	8008892 <HAL_TIM_OnePulse_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2200      	movs	r2, #0
 8008840:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2200      	movs	r2, #0
 8008848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2200      	movs	r2, #0
 8008850:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2200      	movs	r2, #0
 8008860:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2200      	movs	r2, #0
 8008868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2200      	movs	r2, #0
 8008870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008874:	2300      	movs	r3, #0
}
 8008876:	4618      	mov	r0, r3
 8008878:	3708      	adds	r7, #8
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}

0800887e <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800887e:	b480      	push	{r7}
 8008880:	b083      	sub	sp, #12
 8008882:	af00      	add	r7, sp, #0
 8008884:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8008886:	bf00      	nop
 8008888:	370c      	adds	r7, #12
 800888a:	46bd      	mov	sp, r7
 800888c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008890:	4770      	bx	lr

08008892 <HAL_TIM_OnePulse_MspDeInit>:
  * @brief  DeInitializes TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)
{
 8008892:	b480      	push	{r7}
 8008894:	b083      	sub	sp, #12
 8008896:	af00      	add	r7, sp, #0
 8008898:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file
   */
}
 800889a:	bf00      	nop
 800889c:	370c      	adds	r7, #12
 800889e:	46bd      	mov	sp, r7
 80088a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a4:	4770      	bx	lr

080088a6 <HAL_TIM_OnePulse_Start>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 80088a6:	b580      	push	{r7, lr}
 80088a8:	b084      	sub	sp, #16
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	6078      	str	r0, [r7, #4]
 80088ae:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80088b6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80088be:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80088c6:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80088ce:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80088d0:	7bfb      	ldrb	r3, [r7, #15]
 80088d2:	2b01      	cmp	r3, #1
 80088d4:	d108      	bne.n	80088e8 <HAL_TIM_OnePulse_Start+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80088d6:	7bbb      	ldrb	r3, [r7, #14]
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d105      	bne.n	80088e8 <HAL_TIM_OnePulse_Start+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80088dc:	7b7b      	ldrb	r3, [r7, #13]
 80088de:	2b01      	cmp	r3, #1
 80088e0:	d102      	bne.n	80088e8 <HAL_TIM_OnePulse_Start+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80088e2:	7b3b      	ldrb	r3, [r7, #12]
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d001      	beq.n	80088ec <HAL_TIM_OnePulse_Start+0x46>
  {
    return HAL_ERROR;
 80088e8:	2301      	movs	r3, #1
 80088ea:	e035      	b.n	8008958 <HAL_TIM_OnePulse_Start+0xb2>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2202      	movs	r2, #2
 80088f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2202      	movs	r2, #2
 80088f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2202      	movs	r2, #2
 8008900:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2202      	movs	r2, #2
 8008908:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	2201      	movs	r2, #1
 8008912:	2100      	movs	r1, #0
 8008914:	4618      	mov	r0, r3
 8008916:	f003 f883 	bl	800ba20 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	2201      	movs	r2, #1
 8008920:	2104      	movs	r1, #4
 8008922:	4618      	mov	r0, r3
 8008924:	f003 f87c 	bl	800ba20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a0c      	ldr	r2, [pc, #48]	@ (8008960 <HAL_TIM_OnePulse_Start+0xba>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d004      	beq.n	800893c <HAL_TIM_OnePulse_Start+0x96>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a0b      	ldr	r2, [pc, #44]	@ (8008964 <HAL_TIM_OnePulse_Start+0xbe>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d101      	bne.n	8008940 <HAL_TIM_OnePulse_Start+0x9a>
 800893c:	2301      	movs	r3, #1
 800893e:	e000      	b.n	8008942 <HAL_TIM_OnePulse_Start+0x9c>
 8008940:	2300      	movs	r3, #0
 8008942:	2b00      	cmp	r3, #0
 8008944:	d007      	beq.n	8008956 <HAL_TIM_OnePulse_Start+0xb0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008954:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8008956:	2300      	movs	r3, #0
}
 8008958:	4618      	mov	r0, r3
 800895a:	3710      	adds	r7, #16
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}
 8008960:	40010000 	.word	0x40010000
 8008964:	40010400 	.word	0x40010400

08008968 <HAL_TIM_OnePulse_Stop>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b082      	sub	sp, #8
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
 8008970:	6039      	str	r1, [r7, #0]
  (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
  if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
  if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
  whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	2200      	movs	r2, #0
 8008978:	2100      	movs	r1, #0
 800897a:	4618      	mov	r0, r3
 800897c:	f003 f850 	bl	800ba20 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	2200      	movs	r2, #0
 8008986:	2104      	movs	r1, #4
 8008988:	4618      	mov	r0, r3
 800898a:	f003 f849 	bl	800ba20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	4a29      	ldr	r2, [pc, #164]	@ (8008a38 <HAL_TIM_OnePulse_Stop+0xd0>)
 8008994:	4293      	cmp	r3, r2
 8008996:	d004      	beq.n	80089a2 <HAL_TIM_OnePulse_Stop+0x3a>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	4a27      	ldr	r2, [pc, #156]	@ (8008a3c <HAL_TIM_OnePulse_Stop+0xd4>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	d101      	bne.n	80089a6 <HAL_TIM_OnePulse_Stop+0x3e>
 80089a2:	2301      	movs	r3, #1
 80089a4:	e000      	b.n	80089a8 <HAL_TIM_OnePulse_Stop+0x40>
 80089a6:	2300      	movs	r3, #0
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d017      	beq.n	80089dc <HAL_TIM_OnePulse_Stop+0x74>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	6a1a      	ldr	r2, [r3, #32]
 80089b2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80089b6:	4013      	ands	r3, r2
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d10f      	bne.n	80089dc <HAL_TIM_OnePulse_Stop+0x74>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	6a1a      	ldr	r2, [r3, #32]
 80089c2:	f240 4344 	movw	r3, #1092	@ 0x444
 80089c6:	4013      	ands	r3, r2
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d107      	bne.n	80089dc <HAL_TIM_OnePulse_Stop+0x74>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80089da:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	6a1a      	ldr	r2, [r3, #32]
 80089e2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80089e6:	4013      	ands	r3, r2
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d10f      	bne.n	8008a0c <HAL_TIM_OnePulse_Stop+0xa4>
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	6a1a      	ldr	r2, [r3, #32]
 80089f2:	f240 4344 	movw	r3, #1092	@ 0x444
 80089f6:	4013      	ands	r3, r2
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d107      	bne.n	8008a0c <HAL_TIM_OnePulse_Stop+0xa4>
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f022 0201 	bic.w	r2, r2, #1
 8008a0a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2201      	movs	r2, #1
 8008a10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2201      	movs	r2, #1
 8008a18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2201      	movs	r2, #1
 8008a20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2201      	movs	r2, #1
 8008a28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8008a2c:	2300      	movs	r3, #0
}
 8008a2e:	4618      	mov	r0, r3
 8008a30:	3708      	adds	r7, #8
 8008a32:	46bd      	mov	sp, r7
 8008a34:	bd80      	pop	{r7, pc}
 8008a36:	bf00      	nop
 8008a38:	40010000 	.word	0x40010000
 8008a3c:	40010400 	.word	0x40010400

08008a40 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b084      	sub	sp, #16
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
 8008a48:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008a50:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008a58:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008a60:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008a68:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a6a:	7bfb      	ldrb	r3, [r7, #15]
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d108      	bne.n	8008a82 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a70:	7bbb      	ldrb	r3, [r7, #14]
 8008a72:	2b01      	cmp	r3, #1
 8008a74:	d105      	bne.n	8008a82 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008a76:	7b7b      	ldrb	r3, [r7, #13]
 8008a78:	2b01      	cmp	r3, #1
 8008a7a:	d102      	bne.n	8008a82 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008a7c:	7b3b      	ldrb	r3, [r7, #12]
 8008a7e:	2b01      	cmp	r3, #1
 8008a80:	d001      	beq.n	8008a86 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8008a82:	2301      	movs	r3, #1
 8008a84:	e045      	b.n	8008b12 <HAL_TIM_OnePulse_Start_IT+0xd2>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2202      	movs	r2, #2
 8008a8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2202      	movs	r2, #2
 8008a92:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2202      	movs	r2, #2
 8008a9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2202      	movs	r2, #2
 8008aa2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	68da      	ldr	r2, [r3, #12]
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f042 0202 	orr.w	r2, r2, #2
 8008ab4:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	68da      	ldr	r2, [r3, #12]
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f042 0204 	orr.w	r2, r2, #4
 8008ac4:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	2201      	movs	r2, #1
 8008acc:	2100      	movs	r1, #0
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f002 ffa6 	bl	800ba20 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	2201      	movs	r2, #1
 8008ada:	2104      	movs	r1, #4
 8008adc:	4618      	mov	r0, r3
 8008ade:	f002 ff9f 	bl	800ba20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4a0d      	ldr	r2, [pc, #52]	@ (8008b1c <HAL_TIM_OnePulse_Start_IT+0xdc>)
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	d004      	beq.n	8008af6 <HAL_TIM_OnePulse_Start_IT+0xb6>
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a0b      	ldr	r2, [pc, #44]	@ (8008b20 <HAL_TIM_OnePulse_Start_IT+0xe0>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d101      	bne.n	8008afa <HAL_TIM_OnePulse_Start_IT+0xba>
 8008af6:	2301      	movs	r3, #1
 8008af8:	e000      	b.n	8008afc <HAL_TIM_OnePulse_Start_IT+0xbc>
 8008afa:	2300      	movs	r3, #0
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d007      	beq.n	8008b10 <HAL_TIM_OnePulse_Start_IT+0xd0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008b0e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8008b10:	2300      	movs	r3, #0
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	3710      	adds	r7, #16
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}
 8008b1a:	bf00      	nop
 8008b1c:	40010000 	.word	0x40010000
 8008b20:	40010400 	.word	0x40010400

08008b24 <HAL_TIM_OnePulse_Stop_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b082      	sub	sp, #8
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
 8008b2c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Disable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	68da      	ldr	r2, [r3, #12]
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f022 0202 	bic.w	r2, r2, #2
 8008b3c:	60da      	str	r2, [r3, #12]

  /* Disable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	68da      	ldr	r2, [r3, #12]
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f022 0204 	bic.w	r2, r2, #4
 8008b4c:	60da      	str	r2, [r3, #12]
  /* Disable the Capture compare and the Input Capture channels
  (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
  if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
  if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
  whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	2200      	movs	r2, #0
 8008b54:	2100      	movs	r1, #0
 8008b56:	4618      	mov	r0, r3
 8008b58:	f002 ff62 	bl	800ba20 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	2200      	movs	r2, #0
 8008b62:	2104      	movs	r1, #4
 8008b64:	4618      	mov	r0, r3
 8008b66:	f002 ff5b 	bl	800ba20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4a29      	ldr	r2, [pc, #164]	@ (8008c14 <HAL_TIM_OnePulse_Stop_IT+0xf0>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d004      	beq.n	8008b7e <HAL_TIM_OnePulse_Stop_IT+0x5a>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a27      	ldr	r2, [pc, #156]	@ (8008c18 <HAL_TIM_OnePulse_Stop_IT+0xf4>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d101      	bne.n	8008b82 <HAL_TIM_OnePulse_Stop_IT+0x5e>
 8008b7e:	2301      	movs	r3, #1
 8008b80:	e000      	b.n	8008b84 <HAL_TIM_OnePulse_Stop_IT+0x60>
 8008b82:	2300      	movs	r3, #0
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d017      	beq.n	8008bb8 <HAL_TIM_OnePulse_Stop_IT+0x94>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	6a1a      	ldr	r2, [r3, #32]
 8008b8e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008b92:	4013      	ands	r3, r2
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d10f      	bne.n	8008bb8 <HAL_TIM_OnePulse_Stop_IT+0x94>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	6a1a      	ldr	r2, [r3, #32]
 8008b9e:	f240 4344 	movw	r3, #1092	@ 0x444
 8008ba2:	4013      	ands	r3, r2
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d107      	bne.n	8008bb8 <HAL_TIM_OnePulse_Stop_IT+0x94>
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008bb6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	6a1a      	ldr	r2, [r3, #32]
 8008bbe:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008bc2:	4013      	ands	r3, r2
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d10f      	bne.n	8008be8 <HAL_TIM_OnePulse_Stop_IT+0xc4>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	6a1a      	ldr	r2, [r3, #32]
 8008bce:	f240 4344 	movw	r3, #1092	@ 0x444
 8008bd2:	4013      	ands	r3, r2
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d107      	bne.n	8008be8 <HAL_TIM_OnePulse_Stop_IT+0xc4>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	681a      	ldr	r2, [r3, #0]
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f022 0201 	bic.w	r2, r2, #1
 8008be6:	601a      	str	r2, [r3, #0]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2201      	movs	r2, #1
 8008bec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2201      	movs	r2, #1
 8008bfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2201      	movs	r2, #1
 8008c04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8008c08:	2300      	movs	r3, #0
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3708      	adds	r7, #8
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}
 8008c12:	bf00      	nop
 8008c14:	40010000 	.word	0x40010000
 8008c18:	40010400 	.word	0x40010400

08008c1c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b086      	sub	sp, #24
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
 8008c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d101      	bne.n	8008c30 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	e097      	b.n	8008d60 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c36:	b2db      	uxtb	r3, r3
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d106      	bne.n	8008c4a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f000 f8d3 	bl	8008df0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2202      	movs	r2, #2
 8008c4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	689b      	ldr	r3, [r3, #8]
 8008c58:	687a      	ldr	r2, [r7, #4]
 8008c5a:	6812      	ldr	r2, [r2, #0]
 8008c5c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c60:	f023 0307 	bic.w	r3, r3, #7
 8008c64:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681a      	ldr	r2, [r3, #0]
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	3304      	adds	r3, #4
 8008c6e:	4619      	mov	r1, r3
 8008c70:	4610      	mov	r0, r2
 8008c72:	f002 fa25 	bl	800b0c0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	689b      	ldr	r3, [r3, #8]
 8008c7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	699b      	ldr	r3, [r3, #24]
 8008c84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	6a1b      	ldr	r3, [r3, #32]
 8008c8c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	697a      	ldr	r2, [r7, #20]
 8008c94:	4313      	orrs	r3, r2
 8008c96:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008c98:	693b      	ldr	r3, [r7, #16]
 8008c9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c9e:	f023 0303 	bic.w	r3, r3, #3
 8008ca2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	689a      	ldr	r2, [r3, #8]
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	699b      	ldr	r3, [r3, #24]
 8008cac:	021b      	lsls	r3, r3, #8
 8008cae:	4313      	orrs	r3, r2
 8008cb0:	693a      	ldr	r2, [r7, #16]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008cb6:	693b      	ldr	r3, [r7, #16]
 8008cb8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008cbc:	f023 030c 	bic.w	r3, r3, #12
 8008cc0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008cc8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008ccc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	68da      	ldr	r2, [r3, #12]
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	69db      	ldr	r3, [r3, #28]
 8008cd6:	021b      	lsls	r3, r3, #8
 8008cd8:	4313      	orrs	r3, r2
 8008cda:	693a      	ldr	r2, [r7, #16]
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	691b      	ldr	r3, [r3, #16]
 8008ce4:	011a      	lsls	r2, r3, #4
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	6a1b      	ldr	r3, [r3, #32]
 8008cea:	031b      	lsls	r3, r3, #12
 8008cec:	4313      	orrs	r3, r2
 8008cee:	693a      	ldr	r2, [r7, #16]
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8008cfa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8008d02:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	685a      	ldr	r2, [r3, #4]
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	695b      	ldr	r3, [r3, #20]
 8008d0c:	011b      	lsls	r3, r3, #4
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	68fa      	ldr	r2, [r7, #12]
 8008d12:	4313      	orrs	r3, r2
 8008d14:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	697a      	ldr	r2, [r7, #20]
 8008d1c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	693a      	ldr	r2, [r7, #16]
 8008d24:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	68fa      	ldr	r2, [r7, #12]
 8008d2c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2201      	movs	r2, #1
 8008d32:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2201      	movs	r2, #1
 8008d3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2201      	movs	r2, #1
 8008d42:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2201      	movs	r2, #1
 8008d4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2201      	movs	r2, #1
 8008d52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2201      	movs	r2, #1
 8008d5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008d5e:	2300      	movs	r3, #0
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3718      	adds	r7, #24
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}

08008d68 <HAL_TIM_Encoder_DeInit>:
  * @brief  DeInitializes the TIM Encoder interface
  * @param  htim TIM Encoder Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b082      	sub	sp, #8
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2202      	movs	r2, #2
 8008d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	6a1a      	ldr	r2, [r3, #32]
 8008d7e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008d82:	4013      	ands	r3, r2
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d10f      	bne.n	8008da8 <HAL_TIM_Encoder_DeInit+0x40>
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	6a1a      	ldr	r2, [r3, #32]
 8008d8e:	f240 4344 	movw	r3, #1092	@ 0x444
 8008d92:	4013      	ands	r3, r2
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d107      	bne.n	8008da8 <HAL_TIM_Encoder_DeInit+0x40>
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	681a      	ldr	r2, [r3, #0]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f022 0201 	bic.w	r2, r2, #1
 8008da6:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Encoder_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Encoder_MspDeInit(htim);
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	f000 f82b 	bl	8008e04 <HAL_TIM_Encoder_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2200      	movs	r2, #0
 8008db2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2200      	movs	r2, #0
 8008dba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2200      	movs	r2, #0
 8008de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008de6:	2300      	movs	r3, #0
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	3708      	adds	r7, #8
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd80      	pop	{r7, pc}

08008df0 <HAL_TIM_Encoder_MspInit>:
  * @brief  Initializes the TIM Encoder Interface MSP.
  * @param  htim TIM Encoder Interface handle
  * @retval None
  */
__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
{
 8008df0:	b480      	push	{r7}
 8008df2:	b083      	sub	sp, #12
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Encoder_MspInit could be implemented in the user file
   */
}
 8008df8:	bf00      	nop
 8008dfa:	370c      	adds	r7, #12
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e02:	4770      	bx	lr

08008e04 <HAL_TIM_Encoder_MspDeInit>:
  * @brief  DeInitializes TIM Encoder Interface MSP.
  * @param  htim TIM Encoder Interface handle
  * @retval None
  */
__weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim)
{
 8008e04:	b480      	push	{r7}
 8008e06:	b083      	sub	sp, #12
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Encoder_MspDeInit could be implemented in the user file
   */
}
 8008e0c:	bf00      	nop
 8008e0e:	370c      	adds	r7, #12
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr

08008e18 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b084      	sub	sp, #16
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
 8008e20:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008e28:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008e30:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008e38:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008e40:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d110      	bne.n	8008e6a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e48:	7bfb      	ldrb	r3, [r7, #15]
 8008e4a:	2b01      	cmp	r3, #1
 8008e4c:	d102      	bne.n	8008e54 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008e4e:	7b7b      	ldrb	r3, [r7, #13]
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d001      	beq.n	8008e58 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008e54:	2301      	movs	r3, #1
 8008e56:	e069      	b.n	8008f2c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2202      	movs	r2, #2
 8008e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2202      	movs	r2, #2
 8008e64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008e68:	e031      	b.n	8008ece <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	2b04      	cmp	r3, #4
 8008e6e:	d110      	bne.n	8008e92 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e70:	7bbb      	ldrb	r3, [r7, #14]
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	d102      	bne.n	8008e7c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008e76:	7b3b      	ldrb	r3, [r7, #12]
 8008e78:	2b01      	cmp	r3, #1
 8008e7a:	d001      	beq.n	8008e80 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	e055      	b.n	8008f2c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2202      	movs	r2, #2
 8008e84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2202      	movs	r2, #2
 8008e8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008e90:	e01d      	b.n	8008ece <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e92:	7bfb      	ldrb	r3, [r7, #15]
 8008e94:	2b01      	cmp	r3, #1
 8008e96:	d108      	bne.n	8008eaa <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e98:	7bbb      	ldrb	r3, [r7, #14]
 8008e9a:	2b01      	cmp	r3, #1
 8008e9c:	d105      	bne.n	8008eaa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e9e:	7b7b      	ldrb	r3, [r7, #13]
 8008ea0:	2b01      	cmp	r3, #1
 8008ea2:	d102      	bne.n	8008eaa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008ea4:	7b3b      	ldrb	r3, [r7, #12]
 8008ea6:	2b01      	cmp	r3, #1
 8008ea8:	d001      	beq.n	8008eae <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008eaa:	2301      	movs	r3, #1
 8008eac:	e03e      	b.n	8008f2c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2202      	movs	r2, #2
 8008eb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2202      	movs	r2, #2
 8008eba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2202      	movs	r2, #2
 8008ec2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2202      	movs	r2, #2
 8008eca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d003      	beq.n	8008edc <HAL_TIM_Encoder_Start+0xc4>
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	2b04      	cmp	r3, #4
 8008ed8:	d008      	beq.n	8008eec <HAL_TIM_Encoder_Start+0xd4>
 8008eda:	e00f      	b.n	8008efc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	2201      	movs	r2, #1
 8008ee2:	2100      	movs	r1, #0
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	f002 fd9b 	bl	800ba20 <TIM_CCxChannelCmd>
      break;
 8008eea:	e016      	b.n	8008f1a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	2201      	movs	r2, #1
 8008ef2:	2104      	movs	r1, #4
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f002 fd93 	bl	800ba20 <TIM_CCxChannelCmd>
      break;
 8008efa:	e00e      	b.n	8008f1a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	2201      	movs	r2, #1
 8008f02:	2100      	movs	r1, #0
 8008f04:	4618      	mov	r0, r3
 8008f06:	f002 fd8b 	bl	800ba20 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	2201      	movs	r2, #1
 8008f10:	2104      	movs	r1, #4
 8008f12:	4618      	mov	r0, r3
 8008f14:	f002 fd84 	bl	800ba20 <TIM_CCxChannelCmd>
      break;
 8008f18:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	681a      	ldr	r2, [r3, #0]
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f042 0201 	orr.w	r2, r2, #1
 8008f28:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008f2a:	2300      	movs	r3, #0
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	3710      	adds	r7, #16
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b082      	sub	sp, #8
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d003      	beq.n	8008f4c <HAL_TIM_Encoder_Stop+0x18>
 8008f44:	683b      	ldr	r3, [r7, #0]
 8008f46:	2b04      	cmp	r3, #4
 8008f48:	d008      	beq.n	8008f5c <HAL_TIM_Encoder_Stop+0x28>
 8008f4a:	e00f      	b.n	8008f6c <HAL_TIM_Encoder_Stop+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	2200      	movs	r2, #0
 8008f52:	2100      	movs	r1, #0
 8008f54:	4618      	mov	r0, r3
 8008f56:	f002 fd63 	bl	800ba20 <TIM_CCxChannelCmd>
      break;
 8008f5a:	e016      	b.n	8008f8a <HAL_TIM_Encoder_Stop+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	2200      	movs	r2, #0
 8008f62:	2104      	movs	r1, #4
 8008f64:	4618      	mov	r0, r3
 8008f66:	f002 fd5b 	bl	800ba20 <TIM_CCxChannelCmd>
      break;
 8008f6a:	e00e      	b.n	8008f8a <HAL_TIM_Encoder_Stop+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	2200      	movs	r2, #0
 8008f72:	2100      	movs	r1, #0
 8008f74:	4618      	mov	r0, r3
 8008f76:	f002 fd53 	bl	800ba20 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	2104      	movs	r1, #4
 8008f82:	4618      	mov	r0, r3
 8008f84:	f002 fd4c 	bl	800ba20 <TIM_CCxChannelCmd>
      break;
 8008f88:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	6a1a      	ldr	r2, [r3, #32]
 8008f90:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008f94:	4013      	ands	r3, r2
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d10f      	bne.n	8008fba <HAL_TIM_Encoder_Stop+0x86>
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	6a1a      	ldr	r2, [r3, #32]
 8008fa0:	f240 4344 	movw	r3, #1092	@ 0x444
 8008fa4:	4013      	ands	r3, r2
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d107      	bne.n	8008fba <HAL_TIM_Encoder_Stop+0x86>
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	681a      	ldr	r2, [r3, #0]
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f022 0201 	bic.w	r2, r2, #1
 8008fb8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d002      	beq.n	8008fc6 <HAL_TIM_Encoder_Stop+0x92>
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	2b04      	cmp	r3, #4
 8008fc4:	d138      	bne.n	8009038 <HAL_TIM_Encoder_Stop+0x104>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d104      	bne.n	8008fd6 <HAL_TIM_Encoder_Stop+0xa2>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2201      	movs	r2, #1
 8008fd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008fd4:	e013      	b.n	8008ffe <HAL_TIM_Encoder_Stop+0xca>
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	2b04      	cmp	r3, #4
 8008fda:	d104      	bne.n	8008fe6 <HAL_TIM_Encoder_Stop+0xb2>
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2201      	movs	r2, #1
 8008fe0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008fe4:	e00b      	b.n	8008ffe <HAL_TIM_Encoder_Stop+0xca>
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	2b08      	cmp	r3, #8
 8008fea:	d104      	bne.n	8008ff6 <HAL_TIM_Encoder_Stop+0xc2>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2201      	movs	r2, #1
 8008ff0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008ff4:	e003      	b.n	8008ffe <HAL_TIM_Encoder_Stop+0xca>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d104      	bne.n	800900e <HAL_TIM_Encoder_Stop+0xda>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2201      	movs	r2, #1
 8009008:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800900c:	e024      	b.n	8009058 <HAL_TIM_Encoder_Stop+0x124>
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	2b04      	cmp	r3, #4
 8009012:	d104      	bne.n	800901e <HAL_TIM_Encoder_Stop+0xea>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2201      	movs	r2, #1
 8009018:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800901c:	e01c      	b.n	8009058 <HAL_TIM_Encoder_Stop+0x124>
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	2b08      	cmp	r3, #8
 8009022:	d104      	bne.n	800902e <HAL_TIM_Encoder_Stop+0xfa>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2201      	movs	r2, #1
 8009028:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800902c:	e014      	b.n	8009058 <HAL_TIM_Encoder_Stop+0x124>
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2201      	movs	r2, #1
 8009032:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009036:	e00f      	b.n	8009058 <HAL_TIM_Encoder_Stop+0x124>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2201      	movs	r2, #1
 800903c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2201      	movs	r2, #1
 8009044:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2201      	movs	r2, #1
 800904c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2201      	movs	r2, #1
 8009054:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return HAL_OK;
 8009058:	2300      	movs	r3, #0
}
 800905a:	4618      	mov	r0, r3
 800905c:	3708      	adds	r7, #8
 800905e:	46bd      	mov	sp, r7
 8009060:	bd80      	pop	{r7, pc}

08009062 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009062:	b580      	push	{r7, lr}
 8009064:	b084      	sub	sp, #16
 8009066:	af00      	add	r7, sp, #0
 8009068:	6078      	str	r0, [r7, #4]
 800906a:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009072:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800907a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009082:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800908a:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d110      	bne.n	80090b4 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009092:	7bfb      	ldrb	r3, [r7, #15]
 8009094:	2b01      	cmp	r3, #1
 8009096:	d102      	bne.n	800909e <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009098:	7b7b      	ldrb	r3, [r7, #13]
 800909a:	2b01      	cmp	r3, #1
 800909c:	d001      	beq.n	80090a2 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800909e:	2301      	movs	r3, #1
 80090a0:	e089      	b.n	80091b6 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2202      	movs	r2, #2
 80090a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2202      	movs	r2, #2
 80090ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80090b2:	e031      	b.n	8009118 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	2b04      	cmp	r3, #4
 80090b8:	d110      	bne.n	80090dc <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80090ba:	7bbb      	ldrb	r3, [r7, #14]
 80090bc:	2b01      	cmp	r3, #1
 80090be:	d102      	bne.n	80090c6 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80090c0:	7b3b      	ldrb	r3, [r7, #12]
 80090c2:	2b01      	cmp	r3, #1
 80090c4:	d001      	beq.n	80090ca <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80090c6:	2301      	movs	r3, #1
 80090c8:	e075      	b.n	80091b6 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2202      	movs	r2, #2
 80090ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2202      	movs	r2, #2
 80090d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80090da:	e01d      	b.n	8009118 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80090dc:	7bfb      	ldrb	r3, [r7, #15]
 80090de:	2b01      	cmp	r3, #1
 80090e0:	d108      	bne.n	80090f4 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80090e2:	7bbb      	ldrb	r3, [r7, #14]
 80090e4:	2b01      	cmp	r3, #1
 80090e6:	d105      	bne.n	80090f4 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80090e8:	7b7b      	ldrb	r3, [r7, #13]
 80090ea:	2b01      	cmp	r3, #1
 80090ec:	d102      	bne.n	80090f4 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80090ee:	7b3b      	ldrb	r3, [r7, #12]
 80090f0:	2b01      	cmp	r3, #1
 80090f2:	d001      	beq.n	80090f8 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80090f4:	2301      	movs	r3, #1
 80090f6:	e05e      	b.n	80091b6 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2202      	movs	r2, #2
 80090fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2202      	movs	r2, #2
 8009104:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	2202      	movs	r2, #2
 800910c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2202      	movs	r2, #2
 8009114:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d003      	beq.n	8009126 <HAL_TIM_Encoder_Start_IT+0xc4>
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	2b04      	cmp	r3, #4
 8009122:	d010      	beq.n	8009146 <HAL_TIM_Encoder_Start_IT+0xe4>
 8009124:	e01f      	b.n	8009166 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	2201      	movs	r2, #1
 800912c:	2100      	movs	r1, #0
 800912e:	4618      	mov	r0, r3
 8009130:	f002 fc76 	bl	800ba20 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	68da      	ldr	r2, [r3, #12]
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f042 0202 	orr.w	r2, r2, #2
 8009142:	60da      	str	r2, [r3, #12]
      break;
 8009144:	e02e      	b.n	80091a4 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	2201      	movs	r2, #1
 800914c:	2104      	movs	r1, #4
 800914e:	4618      	mov	r0, r3
 8009150:	f002 fc66 	bl	800ba20 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	68da      	ldr	r2, [r3, #12]
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f042 0204 	orr.w	r2, r2, #4
 8009162:	60da      	str	r2, [r3, #12]
      break;
 8009164:	e01e      	b.n	80091a4 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	2201      	movs	r2, #1
 800916c:	2100      	movs	r1, #0
 800916e:	4618      	mov	r0, r3
 8009170:	f002 fc56 	bl	800ba20 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	2201      	movs	r2, #1
 800917a:	2104      	movs	r1, #4
 800917c:	4618      	mov	r0, r3
 800917e:	f002 fc4f 	bl	800ba20 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	68da      	ldr	r2, [r3, #12]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f042 0202 	orr.w	r2, r2, #2
 8009190:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	68da      	ldr	r2, [r3, #12]
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f042 0204 	orr.w	r2, r2, #4
 80091a0:	60da      	str	r2, [r3, #12]
      break;
 80091a2:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	681a      	ldr	r2, [r3, #0]
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f042 0201 	orr.w	r2, r2, #1
 80091b2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80091b4:	2300      	movs	r3, #0
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3710      	adds	r7, #16
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bd80      	pop	{r7, pc}

080091be <HAL_TIM_Encoder_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80091be:	b580      	push	{r7, lr}
 80091c0:	b082      	sub	sp, #8
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
 80091c6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  if (Channel == TIM_CHANNEL_1)
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d10f      	bne.n	80091ee <HAL_TIM_Encoder_Stop_IT+0x30>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	2200      	movs	r2, #0
 80091d4:	2100      	movs	r1, #0
 80091d6:	4618      	mov	r0, r3
 80091d8:	f002 fc22 	bl	800ba20 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 1 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	68da      	ldr	r2, [r3, #12]
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f022 0202 	bic.w	r2, r2, #2
 80091ea:	60da      	str	r2, [r3, #12]
 80091ec:	e030      	b.n	8009250 <HAL_TIM_Encoder_Stop_IT+0x92>
  }
  else if (Channel == TIM_CHANNEL_2)
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	2b04      	cmp	r3, #4
 80091f2:	d10f      	bne.n	8009214 <HAL_TIM_Encoder_Stop_IT+0x56>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	2200      	movs	r2, #0
 80091fa:	2104      	movs	r1, #4
 80091fc:	4618      	mov	r0, r3
 80091fe:	f002 fc0f 	bl	800ba20 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 2 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	68da      	ldr	r2, [r3, #12]
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f022 0204 	bic.w	r2, r2, #4
 8009210:	60da      	str	r2, [r3, #12]
 8009212:	e01d      	b.n	8009250 <HAL_TIM_Encoder_Stop_IT+0x92>
  }
  else
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	2200      	movs	r2, #0
 800921a:	2100      	movs	r1, #0
 800921c:	4618      	mov	r0, r3
 800921e:	f002 fbff 	bl	800ba20 <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	2200      	movs	r2, #0
 8009228:	2104      	movs	r1, #4
 800922a:	4618      	mov	r0, r3
 800922c:	f002 fbf8 	bl	800ba20 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 1 and 2 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	68da      	ldr	r2, [r3, #12]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f022 0202 	bic.w	r2, r2, #2
 800923e:	60da      	str	r2, [r3, #12]
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	68da      	ldr	r2, [r3, #12]
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f022 0204 	bic.w	r2, r2, #4
 800924e:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	6a1a      	ldr	r2, [r3, #32]
 8009256:	f241 1311 	movw	r3, #4369	@ 0x1111
 800925a:	4013      	ands	r3, r2
 800925c:	2b00      	cmp	r3, #0
 800925e:	d10f      	bne.n	8009280 <HAL_TIM_Encoder_Stop_IT+0xc2>
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	6a1a      	ldr	r2, [r3, #32]
 8009266:	f240 4344 	movw	r3, #1092	@ 0x444
 800926a:	4013      	ands	r3, r2
 800926c:	2b00      	cmp	r3, #0
 800926e:	d107      	bne.n	8009280 <HAL_TIM_Encoder_Stop_IT+0xc2>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	681a      	ldr	r2, [r3, #0]
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f022 0201 	bic.w	r2, r2, #1
 800927e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d002      	beq.n	800928c <HAL_TIM_Encoder_Stop_IT+0xce>
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	2b04      	cmp	r3, #4
 800928a:	d138      	bne.n	80092fe <HAL_TIM_Encoder_Stop_IT+0x140>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d104      	bne.n	800929c <HAL_TIM_Encoder_Stop_IT+0xde>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2201      	movs	r2, #1
 8009296:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800929a:	e013      	b.n	80092c4 <HAL_TIM_Encoder_Stop_IT+0x106>
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	2b04      	cmp	r3, #4
 80092a0:	d104      	bne.n	80092ac <HAL_TIM_Encoder_Stop_IT+0xee>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2201      	movs	r2, #1
 80092a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80092aa:	e00b      	b.n	80092c4 <HAL_TIM_Encoder_Stop_IT+0x106>
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	2b08      	cmp	r3, #8
 80092b0:	d104      	bne.n	80092bc <HAL_TIM_Encoder_Stop_IT+0xfe>
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2201      	movs	r2, #1
 80092b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80092ba:	e003      	b.n	80092c4 <HAL_TIM_Encoder_Stop_IT+0x106>
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2201      	movs	r2, #1
 80092c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d104      	bne.n	80092d4 <HAL_TIM_Encoder_Stop_IT+0x116>
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2201      	movs	r2, #1
 80092ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80092d2:	e024      	b.n	800931e <HAL_TIM_Encoder_Stop_IT+0x160>
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	2b04      	cmp	r3, #4
 80092d8:	d104      	bne.n	80092e4 <HAL_TIM_Encoder_Stop_IT+0x126>
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2201      	movs	r2, #1
 80092de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80092e2:	e01c      	b.n	800931e <HAL_TIM_Encoder_Stop_IT+0x160>
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	2b08      	cmp	r3, #8
 80092e8:	d104      	bne.n	80092f4 <HAL_TIM_Encoder_Stop_IT+0x136>
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	2201      	movs	r2, #1
 80092ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80092f2:	e014      	b.n	800931e <HAL_TIM_Encoder_Stop_IT+0x160>
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2201      	movs	r2, #1
 80092f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80092fc:	e00f      	b.n	800931e <HAL_TIM_Encoder_Stop_IT+0x160>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2201      	movs	r2, #1
 8009302:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2201      	movs	r2, #1
 800930a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2201      	movs	r2, #1
 8009312:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2201      	movs	r2, #1
 800931a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return HAL_OK;
 800931e:	2300      	movs	r3, #0
}
 8009320:	4618      	mov	r0, r3
 8009322:	3708      	adds	r7, #8
 8009324:	46bd      	mov	sp, r7
 8009326:	bd80      	pop	{r7, pc}

08009328 <HAL_TIM_Encoder_Start_DMA>:
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1,
                                            uint32_t *pData2, uint16_t Length)
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b086      	sub	sp, #24
 800932c:	af00      	add	r7, sp, #0
 800932e:	60f8      	str	r0, [r7, #12]
 8009330:	60b9      	str	r1, [r7, #8]
 8009332:	607a      	str	r2, [r7, #4]
 8009334:	603b      	str	r3, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800933c:	75fb      	strb	r3, [r7, #23]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009344:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800934c:	757b      	strb	r3, [r7, #21]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009354:	753b      	strb	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d120      	bne.n	800939e <HAL_TIM_Encoder_Start_DMA+0x76>
  {
    if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800935c:	7dfb      	ldrb	r3, [r7, #23]
 800935e:	2b02      	cmp	r3, #2
 8009360:	d002      	beq.n	8009368 <HAL_TIM_Encoder_Start_DMA+0x40>
        || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8009362:	7d7b      	ldrb	r3, [r7, #21]
 8009364:	2b02      	cmp	r3, #2
 8009366:	d101      	bne.n	800936c <HAL_TIM_Encoder_Start_DMA+0x44>
    {
      return HAL_BUSY;
 8009368:	2302      	movs	r3, #2
 800936a:	e13f      	b.n	80095ec <HAL_TIM_Encoder_Start_DMA+0x2c4>
    }
    else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 800936c:	7dfb      	ldrb	r3, [r7, #23]
 800936e:	2b01      	cmp	r3, #1
 8009370:	d113      	bne.n	800939a <HAL_TIM_Encoder_Start_DMA+0x72>
             && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
 8009372:	7d7b      	ldrb	r3, [r7, #21]
 8009374:	2b01      	cmp	r3, #1
 8009376:	d110      	bne.n	800939a <HAL_TIM_Encoder_Start_DMA+0x72>
    {
      if ((pData1 == NULL) || (Length == 0U))
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d002      	beq.n	8009384 <HAL_TIM_Encoder_Start_DMA+0x5c>
 800937e:	8c3b      	ldrh	r3, [r7, #32]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d101      	bne.n	8009388 <HAL_TIM_Encoder_Start_DMA+0x60>
      {
        return HAL_ERROR;
 8009384:	2301      	movs	r3, #1
 8009386:	e131      	b.n	80095ec <HAL_TIM_Encoder_Start_DMA+0x2c4>
      }
      else
      {
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	2202      	movs	r2, #2
 800938c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	2202      	movs	r2, #2
 8009394:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      if ((pData1 == NULL) || (Length == 0U))
 8009398:	e05d      	b.n	8009456 <HAL_TIM_Encoder_Start_DMA+0x12e>
      }
    }
    else
    {
      return HAL_ERROR;
 800939a:	2301      	movs	r3, #1
 800939c:	e126      	b.n	80095ec <HAL_TIM_Encoder_Start_DMA+0x2c4>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	2b04      	cmp	r3, #4
 80093a2:	d120      	bne.n	80093e6 <HAL_TIM_Encoder_Start_DMA+0xbe>
  {
    if ((channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
 80093a4:	7dbb      	ldrb	r3, [r7, #22]
 80093a6:	2b02      	cmp	r3, #2
 80093a8:	d002      	beq.n	80093b0 <HAL_TIM_Encoder_Start_DMA+0x88>
        || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
 80093aa:	7d3b      	ldrb	r3, [r7, #20]
 80093ac:	2b02      	cmp	r3, #2
 80093ae:	d101      	bne.n	80093b4 <HAL_TIM_Encoder_Start_DMA+0x8c>
    {
      return HAL_BUSY;
 80093b0:	2302      	movs	r3, #2
 80093b2:	e11b      	b.n	80095ec <HAL_TIM_Encoder_Start_DMA+0x2c4>
    }
    else if ((channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
 80093b4:	7dbb      	ldrb	r3, [r7, #22]
 80093b6:	2b01      	cmp	r3, #1
 80093b8:	d113      	bne.n	80093e2 <HAL_TIM_Encoder_Start_DMA+0xba>
             && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
 80093ba:	7d3b      	ldrb	r3, [r7, #20]
 80093bc:	2b01      	cmp	r3, #1
 80093be:	d110      	bne.n	80093e2 <HAL_TIM_Encoder_Start_DMA+0xba>
    {
      if ((pData2 == NULL) || (Length == 0U))
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d002      	beq.n	80093cc <HAL_TIM_Encoder_Start_DMA+0xa4>
 80093c6:	8c3b      	ldrh	r3, [r7, #32]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d101      	bne.n	80093d0 <HAL_TIM_Encoder_Start_DMA+0xa8>
      {
        return HAL_ERROR;
 80093cc:	2301      	movs	r3, #1
 80093ce:	e10d      	b.n	80095ec <HAL_TIM_Encoder_Start_DMA+0x2c4>
      }
      else
      {
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	2202      	movs	r2, #2
 80093d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2202      	movs	r2, #2
 80093dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      if ((pData2 == NULL) || (Length == 0U))
 80093e0:	e039      	b.n	8009456 <HAL_TIM_Encoder_Start_DMA+0x12e>
      }
    }
    else
    {
      return HAL_ERROR;
 80093e2:	2301      	movs	r3, #1
 80093e4:	e102      	b.n	80095ec <HAL_TIM_Encoder_Start_DMA+0x2c4>
    }
  }
  else
  {
    if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 80093e6:	7dfb      	ldrb	r3, [r7, #23]
 80093e8:	2b02      	cmp	r3, #2
 80093ea:	d008      	beq.n	80093fe <HAL_TIM_Encoder_Start_DMA+0xd6>
        || (channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
 80093ec:	7dbb      	ldrb	r3, [r7, #22]
 80093ee:	2b02      	cmp	r3, #2
 80093f0:	d005      	beq.n	80093fe <HAL_TIM_Encoder_Start_DMA+0xd6>
        || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 80093f2:	7d7b      	ldrb	r3, [r7, #21]
 80093f4:	2b02      	cmp	r3, #2
 80093f6:	d002      	beq.n	80093fe <HAL_TIM_Encoder_Start_DMA+0xd6>
        || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
 80093f8:	7d3b      	ldrb	r3, [r7, #20]
 80093fa:	2b02      	cmp	r3, #2
 80093fc:	d101      	bne.n	8009402 <HAL_TIM_Encoder_Start_DMA+0xda>
    {
      return HAL_BUSY;
 80093fe:	2302      	movs	r3, #2
 8009400:	e0f4      	b.n	80095ec <HAL_TIM_Encoder_Start_DMA+0x2c4>
    }
    else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 8009402:	7dfb      	ldrb	r3, [r7, #23]
 8009404:	2b01      	cmp	r3, #1
 8009406:	d124      	bne.n	8009452 <HAL_TIM_Encoder_Start_DMA+0x12a>
             && (channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
 8009408:	7dbb      	ldrb	r3, [r7, #22]
 800940a:	2b01      	cmp	r3, #1
 800940c:	d121      	bne.n	8009452 <HAL_TIM_Encoder_Start_DMA+0x12a>
             && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 800940e:	7d7b      	ldrb	r3, [r7, #21]
 8009410:	2b01      	cmp	r3, #1
 8009412:	d11e      	bne.n	8009452 <HAL_TIM_Encoder_Start_DMA+0x12a>
             && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
 8009414:	7d3b      	ldrb	r3, [r7, #20]
 8009416:	2b01      	cmp	r3, #1
 8009418:	d11b      	bne.n	8009452 <HAL_TIM_Encoder_Start_DMA+0x12a>
    {
      if ((((pData1 == NULL) || (pData2 == NULL))) || (Length == 0U))
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d005      	beq.n	800942c <HAL_TIM_Encoder_Start_DMA+0x104>
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d002      	beq.n	800942c <HAL_TIM_Encoder_Start_DMA+0x104>
 8009426:	8c3b      	ldrh	r3, [r7, #32]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d101      	bne.n	8009430 <HAL_TIM_Encoder_Start_DMA+0x108>
      {
        return HAL_ERROR;
 800942c:	2301      	movs	r3, #1
 800942e:	e0dd      	b.n	80095ec <HAL_TIM_Encoder_Start_DMA+0x2c4>
      }
      else
      {
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	2202      	movs	r2, #2
 8009434:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2202      	movs	r2, #2
 800943c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	2202      	movs	r2, #2
 8009444:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	2202      	movs	r2, #2
 800944c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      if ((((pData1 == NULL) || (pData2 == NULL))) || (Length == 0U))
 8009450:	e001      	b.n	8009456 <HAL_TIM_Encoder_Start_DMA+0x12e>
      }
    }
    else
    {
      return HAL_ERROR;
 8009452:	2301      	movs	r3, #1
 8009454:	e0ca      	b.n	80095ec <HAL_TIM_Encoder_Start_DMA+0x2c4>
    }
  }

  switch (Channel)
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d003      	beq.n	8009464 <HAL_TIM_Encoder_Start_DMA+0x13c>
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	2b04      	cmp	r3, #4
 8009460:	d033      	beq.n	80094ca <HAL_TIM_Encoder_Start_DMA+0x1a2>
 8009462:	e065      	b.n	8009530 <HAL_TIM_Encoder_Start_DMA+0x208>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009468:	4a62      	ldr	r2, [pc, #392]	@ (80095f4 <HAL_TIM_Encoder_Start_DMA+0x2cc>)
 800946a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009470:	4a61      	ldr	r2, [pc, #388]	@ (80095f8 <HAL_TIM_Encoder_Start_DMA+0x2d0>)
 8009472:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009478:	4a60      	ldr	r2, [pc, #384]	@ (80095fc <HAL_TIM_Encoder_Start_DMA+0x2d4>)
 800947a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	3334      	adds	r3, #52	@ 0x34
 8009486:	4619      	mov	r1, r3
 8009488:	687a      	ldr	r2, [r7, #4]
 800948a:	8c3b      	ldrh	r3, [r7, #32]
 800948c:	f7f9 f8b1 	bl	80025f2 <HAL_DMA_Start_IT>
 8009490:	4603      	mov	r3, r0
 8009492:	2b00      	cmp	r3, #0
 8009494:	d001      	beq.n	800949a <HAL_TIM_Encoder_Start_DMA+0x172>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8009496:	2301      	movs	r3, #1
 8009498:	e0a8      	b.n	80095ec <HAL_TIM_Encoder_Start_DMA+0x2c4>
      }
      /* Enable the TIM Input Capture DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	68da      	ldr	r2, [r3, #12]
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80094a8:	60da      	str	r2, [r3, #12]

      /* Enable the Capture compare channel */
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	2201      	movs	r2, #1
 80094b0:	2100      	movs	r1, #0
 80094b2:	4618      	mov	r0, r3
 80094b4:	f002 fab4 	bl	800ba20 <TIM_CCxChannelCmd>

      /* Enable the Peripheral */
      __HAL_TIM_ENABLE(htim);
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	681a      	ldr	r2, [r3, #0]
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f042 0201 	orr.w	r2, r2, #1
 80094c6:	601a      	str	r2, [r3, #0]

      break;
 80094c8:	e08f      	b.n	80095ea <HAL_TIM_Encoder_Start_DMA+0x2c2>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094ce:	4a49      	ldr	r2, [pc, #292]	@ (80095f4 <HAL_TIM_Encoder_Start_DMA+0x2cc>)
 80094d0:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094d6:	4a48      	ldr	r2, [pc, #288]	@ (80095f8 <HAL_TIM_Encoder_Start_DMA+0x2d0>)
 80094d8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094de:	4a47      	ldr	r2, [pc, #284]	@ (80095fc <HAL_TIM_Encoder_Start_DMA+0x2d4>)
 80094e0:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	3338      	adds	r3, #56	@ 0x38
 80094ec:	4619      	mov	r1, r3
 80094ee:	683a      	ldr	r2, [r7, #0]
 80094f0:	8c3b      	ldrh	r3, [r7, #32]
 80094f2:	f7f9 f87e 	bl	80025f2 <HAL_DMA_Start_IT>
 80094f6:	4603      	mov	r3, r0
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d001      	beq.n	8009500 <HAL_TIM_Encoder_Start_DMA+0x1d8>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80094fc:	2301      	movs	r3, #1
 80094fe:	e075      	b.n	80095ec <HAL_TIM_Encoder_Start_DMA+0x2c4>
      }
      /* Enable the TIM Input Capture  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	68da      	ldr	r2, [r3, #12]
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800950e:	60da      	str	r2, [r3, #12]

      /* Enable the Capture compare channel */
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	2201      	movs	r2, #1
 8009516:	2104      	movs	r1, #4
 8009518:	4618      	mov	r0, r3
 800951a:	f002 fa81 	bl	800ba20 <TIM_CCxChannelCmd>

      /* Enable the Peripheral */
      __HAL_TIM_ENABLE(htim);
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	681a      	ldr	r2, [r3, #0]
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	f042 0201 	orr.w	r2, r2, #1
 800952c:	601a      	str	r2, [r3, #0]

      break;
 800952e:	e05c      	b.n	80095ea <HAL_TIM_Encoder_Start_DMA+0x2c2>
    }

    default:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009534:	4a2f      	ldr	r2, [pc, #188]	@ (80095f4 <HAL_TIM_Encoder_Start_DMA+0x2cc>)
 8009536:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800953c:	4a2e      	ldr	r2, [pc, #184]	@ (80095f8 <HAL_TIM_Encoder_Start_DMA+0x2d0>)
 800953e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009544:	4a2d      	ldr	r2, [pc, #180]	@ (80095fc <HAL_TIM_Encoder_Start_DMA+0x2d4>)
 8009546:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	3334      	adds	r3, #52	@ 0x34
 8009552:	4619      	mov	r1, r3
 8009554:	687a      	ldr	r2, [r7, #4]
 8009556:	8c3b      	ldrh	r3, [r7, #32]
 8009558:	f7f9 f84b 	bl	80025f2 <HAL_DMA_Start_IT>
 800955c:	4603      	mov	r3, r0
 800955e:	2b00      	cmp	r3, #0
 8009560:	d001      	beq.n	8009566 <HAL_TIM_Encoder_Start_DMA+0x23e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8009562:	2301      	movs	r3, #1
 8009564:	e042      	b.n	80095ec <HAL_TIM_Encoder_Start_DMA+0x2c4>
      }

      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800956a:	4a22      	ldr	r2, [pc, #136]	@ (80095f4 <HAL_TIM_Encoder_Start_DMA+0x2cc>)
 800956c:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009572:	4a21      	ldr	r2, [pc, #132]	@ (80095f8 <HAL_TIM_Encoder_Start_DMA+0x2d0>)
 8009574:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800957a:	4a20      	ldr	r2, [pc, #128]	@ (80095fc <HAL_TIM_Encoder_Start_DMA+0x2d4>)
 800957c:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	3338      	adds	r3, #56	@ 0x38
 8009588:	4619      	mov	r1, r3
 800958a:	683a      	ldr	r2, [r7, #0]
 800958c:	8c3b      	ldrh	r3, [r7, #32]
 800958e:	f7f9 f830 	bl	80025f2 <HAL_DMA_Start_IT>
 8009592:	4603      	mov	r3, r0
 8009594:	2b00      	cmp	r3, #0
 8009596:	d001      	beq.n	800959c <HAL_TIM_Encoder_Start_DMA+0x274>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8009598:	2301      	movs	r3, #1
 800959a:	e027      	b.n	80095ec <HAL_TIM_Encoder_Start_DMA+0x2c4>
      }

      /* Enable the TIM Input Capture  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	68da      	ldr	r2, [r3, #12]
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80095aa:	60da      	str	r2, [r3, #12]
      /* Enable the TIM Input Capture  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	68da      	ldr	r2, [r3, #12]
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80095ba:	60da      	str	r2, [r3, #12]

      /* Enable the Capture compare channel */
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	2201      	movs	r2, #1
 80095c2:	2100      	movs	r1, #0
 80095c4:	4618      	mov	r0, r3
 80095c6:	f002 fa2b 	bl	800ba20 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	2201      	movs	r2, #1
 80095d0:	2104      	movs	r1, #4
 80095d2:	4618      	mov	r0, r3
 80095d4:	f002 fa24 	bl	800ba20 <TIM_CCxChannelCmd>

      /* Enable the Peripheral */
      __HAL_TIM_ENABLE(htim);
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	681a      	ldr	r2, [r3, #0]
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f042 0201 	orr.w	r2, r2, #1
 80095e6:	601a      	str	r2, [r3, #0]

      break;
 80095e8:	bf00      	nop
    }
  }

  /* Return function status */
  return HAL_OK;
 80095ea:	2300      	movs	r3, #0
}
 80095ec:	4618      	mov	r0, r3
 80095ee:	3718      	adds	r7, #24
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bd80      	pop	{r7, pc}
 80095f4:	0800aefd 	.word	0x0800aefd
 80095f8:	0800afc5 	.word	0x0800afc5
 80095fc:	0800ad5b 	.word	0x0800ad5b

08009600 <HAL_TIM_Encoder_Stop_DMA>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b082      	sub	sp, #8
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
 8009608:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  if (Channel == TIM_CHANNEL_1)
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d114      	bne.n	800963a <HAL_TIM_Encoder_Stop_DMA+0x3a>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	2200      	movs	r2, #0
 8009616:	2100      	movs	r1, #0
 8009618:	4618      	mov	r0, r3
 800961a:	f002 fa01 	bl	800ba20 <TIM_CCxChannelCmd>

    /* Disable the capture compare DMA Request 1 */
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	68da      	ldr	r2, [r3, #12]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800962c:	60da      	str	r2, [r3, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009632:	4618      	mov	r0, r3
 8009634:	f7f9 f8a5 	bl	8002782 <HAL_DMA_Abort_IT>
 8009638:	e03f      	b.n	80096ba <HAL_TIM_Encoder_Stop_DMA+0xba>
  }
  else if (Channel == TIM_CHANNEL_2)
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	2b04      	cmp	r3, #4
 800963e:	d114      	bne.n	800966a <HAL_TIM_Encoder_Stop_DMA+0x6a>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	2200      	movs	r2, #0
 8009646:	2104      	movs	r1, #4
 8009648:	4618      	mov	r0, r3
 800964a:	f002 f9e9 	bl	800ba20 <TIM_CCxChannelCmd>

    /* Disable the capture compare DMA Request 2 */
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	68da      	ldr	r2, [r3, #12]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800965c:	60da      	str	r2, [r3, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009662:	4618      	mov	r0, r3
 8009664:	f7f9 f88d 	bl	8002782 <HAL_DMA_Abort_IT>
 8009668:	e027      	b.n	80096ba <HAL_TIM_Encoder_Stop_DMA+0xba>
  }
  else
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	2200      	movs	r2, #0
 8009670:	2100      	movs	r1, #0
 8009672:	4618      	mov	r0, r3
 8009674:	f002 f9d4 	bl	800ba20 <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	2200      	movs	r2, #0
 800967e:	2104      	movs	r1, #4
 8009680:	4618      	mov	r0, r3
 8009682:	f002 f9cd 	bl	800ba20 <TIM_CCxChannelCmd>

    /* Disable the capture compare DMA Request 1 and 2 */
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	68da      	ldr	r2, [r3, #12]
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8009694:	60da      	str	r2, [r3, #12]
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	68da      	ldr	r2, [r3, #12]
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80096a4:	60da      	str	r2, [r3, #12]
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096aa:	4618      	mov	r0, r3
 80096ac:	f7f9 f869 	bl	8002782 <HAL_DMA_Abort_IT>
    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096b4:	4618      	mov	r0, r3
 80096b6:	f7f9 f864 	bl	8002782 <HAL_DMA_Abort_IT>
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	6a1a      	ldr	r2, [r3, #32]
 80096c0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80096c4:	4013      	ands	r3, r2
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d10f      	bne.n	80096ea <HAL_TIM_Encoder_Stop_DMA+0xea>
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	6a1a      	ldr	r2, [r3, #32]
 80096d0:	f240 4344 	movw	r3, #1092	@ 0x444
 80096d4:	4013      	ands	r3, r2
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d107      	bne.n	80096ea <HAL_TIM_Encoder_Stop_DMA+0xea>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	681a      	ldr	r2, [r3, #0]
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f022 0201 	bic.w	r2, r2, #1
 80096e8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d002      	beq.n	80096f6 <HAL_TIM_Encoder_Stop_DMA+0xf6>
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	2b04      	cmp	r3, #4
 80096f4:	d138      	bne.n	8009768 <HAL_TIM_Encoder_Stop_DMA+0x168>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d104      	bne.n	8009706 <HAL_TIM_Encoder_Stop_DMA+0x106>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2201      	movs	r2, #1
 8009700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009704:	e013      	b.n	800972e <HAL_TIM_Encoder_Stop_DMA+0x12e>
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	2b04      	cmp	r3, #4
 800970a:	d104      	bne.n	8009716 <HAL_TIM_Encoder_Stop_DMA+0x116>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2201      	movs	r2, #1
 8009710:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009714:	e00b      	b.n	800972e <HAL_TIM_Encoder_Stop_DMA+0x12e>
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	2b08      	cmp	r3, #8
 800971a:	d104      	bne.n	8009726 <HAL_TIM_Encoder_Stop_DMA+0x126>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2201      	movs	r2, #1
 8009720:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009724:	e003      	b.n	800972e <HAL_TIM_Encoder_Stop_DMA+0x12e>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2201      	movs	r2, #1
 800972a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d104      	bne.n	800973e <HAL_TIM_Encoder_Stop_DMA+0x13e>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2201      	movs	r2, #1
 8009738:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800973c:	e024      	b.n	8009788 <HAL_TIM_Encoder_Stop_DMA+0x188>
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	2b04      	cmp	r3, #4
 8009742:	d104      	bne.n	800974e <HAL_TIM_Encoder_Stop_DMA+0x14e>
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2201      	movs	r2, #1
 8009748:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800974c:	e01c      	b.n	8009788 <HAL_TIM_Encoder_Stop_DMA+0x188>
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	2b08      	cmp	r3, #8
 8009752:	d104      	bne.n	800975e <HAL_TIM_Encoder_Stop_DMA+0x15e>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2201      	movs	r2, #1
 8009758:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800975c:	e014      	b.n	8009788 <HAL_TIM_Encoder_Stop_DMA+0x188>
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2201      	movs	r2, #1
 8009762:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009766:	e00f      	b.n	8009788 <HAL_TIM_Encoder_Stop_DMA+0x188>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2201      	movs	r2, #1
 800976c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2201      	movs	r2, #1
 8009774:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2201      	movs	r2, #1
 800977c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2201      	movs	r2, #1
 8009784:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return HAL_OK;
 8009788:	2300      	movs	r3, #0
}
 800978a:	4618      	mov	r0, r3
 800978c:	3708      	adds	r7, #8
 800978e:	46bd      	mov	sp, r7
 8009790:	bd80      	pop	{r7, pc}

08009792 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009792:	b580      	push	{r7, lr}
 8009794:	b084      	sub	sp, #16
 8009796:	af00      	add	r7, sp, #0
 8009798:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	68db      	ldr	r3, [r3, #12]
 80097a0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	691b      	ldr	r3, [r3, #16]
 80097a8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	f003 0302 	and.w	r3, r3, #2
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d020      	beq.n	80097f6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	f003 0302 	and.w	r3, r3, #2
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d01b      	beq.n	80097f6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	f06f 0202 	mvn.w	r2, #2
 80097c6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2201      	movs	r2, #1
 80097cc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	699b      	ldr	r3, [r3, #24]
 80097d4:	f003 0303 	and.w	r3, r3, #3
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d003      	beq.n	80097e4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80097dc:	6878      	ldr	r0, [r7, #4]
 80097de:	f001 f9df 	bl	800aba0 <HAL_TIM_IC_CaptureCallback>
 80097e2:	e005      	b.n	80097f0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f001 f9d1 	bl	800ab8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097ea:	6878      	ldr	r0, [r7, #4]
 80097ec:	f001 f9ec 	bl	800abc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	f003 0304 	and.w	r3, r3, #4
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d020      	beq.n	8009842 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	f003 0304 	and.w	r3, r3, #4
 8009806:	2b00      	cmp	r3, #0
 8009808:	d01b      	beq.n	8009842 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f06f 0204 	mvn.w	r2, #4
 8009812:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2202      	movs	r2, #2
 8009818:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	699b      	ldr	r3, [r3, #24]
 8009820:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009824:	2b00      	cmp	r3, #0
 8009826:	d003      	beq.n	8009830 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009828:	6878      	ldr	r0, [r7, #4]
 800982a:	f001 f9b9 	bl	800aba0 <HAL_TIM_IC_CaptureCallback>
 800982e:	e005      	b.n	800983c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009830:	6878      	ldr	r0, [r7, #4]
 8009832:	f001 f9ab 	bl	800ab8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009836:	6878      	ldr	r0, [r7, #4]
 8009838:	f001 f9c6 	bl	800abc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2200      	movs	r2, #0
 8009840:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009842:	68bb      	ldr	r3, [r7, #8]
 8009844:	f003 0308 	and.w	r3, r3, #8
 8009848:	2b00      	cmp	r3, #0
 800984a:	d020      	beq.n	800988e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	f003 0308 	and.w	r3, r3, #8
 8009852:	2b00      	cmp	r3, #0
 8009854:	d01b      	beq.n	800988e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f06f 0208 	mvn.w	r2, #8
 800985e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2204      	movs	r2, #4
 8009864:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	69db      	ldr	r3, [r3, #28]
 800986c:	f003 0303 	and.w	r3, r3, #3
 8009870:	2b00      	cmp	r3, #0
 8009872:	d003      	beq.n	800987c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009874:	6878      	ldr	r0, [r7, #4]
 8009876:	f001 f993 	bl	800aba0 <HAL_TIM_IC_CaptureCallback>
 800987a:	e005      	b.n	8009888 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	f001 f985 	bl	800ab8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009882:	6878      	ldr	r0, [r7, #4]
 8009884:	f001 f9a0 	bl	800abc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2200      	movs	r2, #0
 800988c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	f003 0310 	and.w	r3, r3, #16
 8009894:	2b00      	cmp	r3, #0
 8009896:	d020      	beq.n	80098da <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	f003 0310 	and.w	r3, r3, #16
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d01b      	beq.n	80098da <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f06f 0210 	mvn.w	r2, #16
 80098aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2208      	movs	r2, #8
 80098b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	69db      	ldr	r3, [r3, #28]
 80098b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d003      	beq.n	80098c8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f001 f96d 	bl	800aba0 <HAL_TIM_IC_CaptureCallback>
 80098c6:	e005      	b.n	80098d4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f001 f95f 	bl	800ab8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f001 f97a 	bl	800abc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2200      	movs	r2, #0
 80098d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	f003 0301 	and.w	r3, r3, #1
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d00c      	beq.n	80098fe <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f003 0301 	and.w	r3, r3, #1
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d007      	beq.n	80098fe <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	f06f 0201 	mvn.w	r2, #1
 80098f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80098f8:	6878      	ldr	r0, [r7, #4]
 80098fa:	f7f6 ff97 	bl	800082c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80098fe:	68bb      	ldr	r3, [r7, #8]
 8009900:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009904:	2b00      	cmp	r3, #0
 8009906:	d00c      	beq.n	8009922 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800990e:	2b00      	cmp	r3, #0
 8009910:	d007      	beq.n	8009922 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800991a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f004 f974 	bl	800dc0a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009922:	68bb      	ldr	r3, [r7, #8]
 8009924:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009928:	2b00      	cmp	r3, #0
 800992a:	d00c      	beq.n	8009946 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009932:	2b00      	cmp	r3, #0
 8009934:	d007      	beq.n	8009946 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800993e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	f001 f955 	bl	800abf0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009946:	68bb      	ldr	r3, [r7, #8]
 8009948:	f003 0320 	and.w	r3, r3, #32
 800994c:	2b00      	cmp	r3, #0
 800994e:	d00c      	beq.n	800996a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	f003 0320 	and.w	r3, r3, #32
 8009956:	2b00      	cmp	r3, #0
 8009958:	d007      	beq.n	800996a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	f06f 0220 	mvn.w	r2, #32
 8009962:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f004 f93c 	bl	800dbe2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800996a:	bf00      	nop
 800996c:	3710      	adds	r7, #16
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}

08009972 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8009972:	b580      	push	{r7, lr}
 8009974:	b086      	sub	sp, #24
 8009976:	af00      	add	r7, sp, #0
 8009978:	60f8      	str	r0, [r7, #12]
 800997a:	60b9      	str	r1, [r7, #8]
 800997c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800997e:	2300      	movs	r3, #0
 8009980:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009988:	2b01      	cmp	r3, #1
 800998a:	d101      	bne.n	8009990 <HAL_TIM_OC_ConfigChannel+0x1e>
 800998c:	2302      	movs	r3, #2
 800998e:	e047      	b.n	8009a20 <HAL_TIM_OC_ConfigChannel+0xae>
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	2201      	movs	r2, #1
 8009994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2b0c      	cmp	r3, #12
 800999c:	d838      	bhi.n	8009a10 <HAL_TIM_OC_ConfigChannel+0x9e>
 800999e:	a201      	add	r2, pc, #4	@ (adr r2, 80099a4 <HAL_TIM_OC_ConfigChannel+0x32>)
 80099a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099a4:	080099d9 	.word	0x080099d9
 80099a8:	08009a11 	.word	0x08009a11
 80099ac:	08009a11 	.word	0x08009a11
 80099b0:	08009a11 	.word	0x08009a11
 80099b4:	080099e7 	.word	0x080099e7
 80099b8:	08009a11 	.word	0x08009a11
 80099bc:	08009a11 	.word	0x08009a11
 80099c0:	08009a11 	.word	0x08009a11
 80099c4:	080099f5 	.word	0x080099f5
 80099c8:	08009a11 	.word	0x08009a11
 80099cc:	08009a11 	.word	0x08009a11
 80099d0:	08009a11 	.word	0x08009a11
 80099d4:	08009a03 	.word	0x08009a03
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	68b9      	ldr	r1, [r7, #8]
 80099de:	4618      	mov	r0, r3
 80099e0:	f001 fc1a 	bl	800b218 <TIM_OC1_SetConfig>
      break;
 80099e4:	e017      	b.n	8009a16 <HAL_TIM_OC_ConfigChannel+0xa4>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	68b9      	ldr	r1, [r7, #8]
 80099ec:	4618      	mov	r0, r3
 80099ee:	f001 fc83 	bl	800b2f8 <TIM_OC2_SetConfig>
      break;
 80099f2:	e010      	b.n	8009a16 <HAL_TIM_OC_ConfigChannel+0xa4>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	68b9      	ldr	r1, [r7, #8]
 80099fa:	4618      	mov	r0, r3
 80099fc:	f001 fcf2 	bl	800b3e4 <TIM_OC3_SetConfig>
      break;
 8009a00:	e009      	b.n	8009a16 <HAL_TIM_OC_ConfigChannel+0xa4>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	68b9      	ldr	r1, [r7, #8]
 8009a08:	4618      	mov	r0, r3
 8009a0a:	f001 fd5f 	bl	800b4cc <TIM_OC4_SetConfig>
      break;
 8009a0e:	e002      	b.n	8009a16 <HAL_TIM_OC_ConfigChannel+0xa4>
    }

    default:
      status = HAL_ERROR;
 8009a10:	2301      	movs	r3, #1
 8009a12:	75fb      	strb	r3, [r7, #23]
      break;
 8009a14:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	2200      	movs	r2, #0
 8009a1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009a1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	3718      	adds	r7, #24
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bd80      	pop	{r7, pc}

08009a28 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b086      	sub	sp, #24
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	60f8      	str	r0, [r7, #12]
 8009a30:	60b9      	str	r1, [r7, #8]
 8009a32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009a34:	2300      	movs	r3, #0
 8009a36:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a3e:	2b01      	cmp	r3, #1
 8009a40:	d101      	bne.n	8009a46 <HAL_TIM_IC_ConfigChannel+0x1e>
 8009a42:	2302      	movs	r3, #2
 8009a44:	e088      	b.n	8009b58 <HAL_TIM_IC_ConfigChannel+0x130>
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	2201      	movs	r2, #1
 8009a4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d11b      	bne.n	8009a8c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009a58:	68bb      	ldr	r3, [r7, #8]
 8009a5a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8009a64:	f001 fe19 	bl	800b69a <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	699a      	ldr	r2, [r3, #24]
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f022 020c 	bic.w	r2, r2, #12
 8009a76:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	6999      	ldr	r1, [r3, #24]
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	689a      	ldr	r2, [r3, #8]
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	430a      	orrs	r2, r1
 8009a88:	619a      	str	r2, [r3, #24]
 8009a8a:	e060      	b.n	8009b4e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2b04      	cmp	r3, #4
 8009a90:	d11c      	bne.n	8009acc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009a9e:	68bb      	ldr	r3, [r7, #8]
 8009aa0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8009aa2:	f001 fe9c 	bl	800b7de <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	699a      	ldr	r2, [r3, #24]
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8009ab4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	6999      	ldr	r1, [r3, #24]
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	689b      	ldr	r3, [r3, #8]
 8009ac0:	021a      	lsls	r2, r3, #8
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	430a      	orrs	r2, r1
 8009ac8:	619a      	str	r2, [r3, #24]
 8009aca:	e040      	b.n	8009b4e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2b08      	cmp	r3, #8
 8009ad0:	d11b      	bne.n	8009b0a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009ade:	68bb      	ldr	r3, [r7, #8]
 8009ae0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8009ae2:	f001 fee9 	bl	800b8b8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	69da      	ldr	r2, [r3, #28]
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	f022 020c 	bic.w	r2, r2, #12
 8009af4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	69d9      	ldr	r1, [r3, #28]
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	689a      	ldr	r2, [r3, #8]
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	430a      	orrs	r2, r1
 8009b06:	61da      	str	r2, [r3, #28]
 8009b08:	e021      	b.n	8009b4e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2b0c      	cmp	r3, #12
 8009b0e:	d11c      	bne.n	8009b4a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8009b18:	68bb      	ldr	r3, [r7, #8]
 8009b1a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8009b20:	f001 ff06 	bl	800b930 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	69da      	ldr	r2, [r3, #28]
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8009b32:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	69d9      	ldr	r1, [r3, #28]
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	689b      	ldr	r3, [r3, #8]
 8009b3e:	021a      	lsls	r2, r3, #8
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	430a      	orrs	r2, r1
 8009b46:	61da      	str	r2, [r3, #28]
 8009b48:	e001      	b.n	8009b4e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8009b4a:	2301      	movs	r3, #1
 8009b4c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	2200      	movs	r2, #0
 8009b52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009b56:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b58:	4618      	mov	r0, r3
 8009b5a:	3718      	adds	r7, #24
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bd80      	pop	{r7, pc}

08009b60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b086      	sub	sp, #24
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	60f8      	str	r0, [r7, #12]
 8009b68:	60b9      	str	r1, [r7, #8]
 8009b6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009b76:	2b01      	cmp	r3, #1
 8009b78:	d101      	bne.n	8009b7e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009b7a:	2302      	movs	r3, #2
 8009b7c:	e0ae      	b.n	8009cdc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	2201      	movs	r2, #1
 8009b82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2b0c      	cmp	r3, #12
 8009b8a:	f200 809f 	bhi.w	8009ccc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009b8e:	a201      	add	r2, pc, #4	@ (adr r2, 8009b94 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b94:	08009bc9 	.word	0x08009bc9
 8009b98:	08009ccd 	.word	0x08009ccd
 8009b9c:	08009ccd 	.word	0x08009ccd
 8009ba0:	08009ccd 	.word	0x08009ccd
 8009ba4:	08009c09 	.word	0x08009c09
 8009ba8:	08009ccd 	.word	0x08009ccd
 8009bac:	08009ccd 	.word	0x08009ccd
 8009bb0:	08009ccd 	.word	0x08009ccd
 8009bb4:	08009c4b 	.word	0x08009c4b
 8009bb8:	08009ccd 	.word	0x08009ccd
 8009bbc:	08009ccd 	.word	0x08009ccd
 8009bc0:	08009ccd 	.word	0x08009ccd
 8009bc4:	08009c8b 	.word	0x08009c8b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	68b9      	ldr	r1, [r7, #8]
 8009bce:	4618      	mov	r0, r3
 8009bd0:	f001 fb22 	bl	800b218 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	699a      	ldr	r2, [r3, #24]
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f042 0208 	orr.w	r2, r2, #8
 8009be2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	699a      	ldr	r2, [r3, #24]
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	f022 0204 	bic.w	r2, r2, #4
 8009bf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	6999      	ldr	r1, [r3, #24]
 8009bfa:	68bb      	ldr	r3, [r7, #8]
 8009bfc:	691a      	ldr	r2, [r3, #16]
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	430a      	orrs	r2, r1
 8009c04:	619a      	str	r2, [r3, #24]
      break;
 8009c06:	e064      	b.n	8009cd2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	68b9      	ldr	r1, [r7, #8]
 8009c0e:	4618      	mov	r0, r3
 8009c10:	f001 fb72 	bl	800b2f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	699a      	ldr	r2, [r3, #24]
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009c22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	699a      	ldr	r2, [r3, #24]
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009c32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	6999      	ldr	r1, [r3, #24]
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	691b      	ldr	r3, [r3, #16]
 8009c3e:	021a      	lsls	r2, r3, #8
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	430a      	orrs	r2, r1
 8009c46:	619a      	str	r2, [r3, #24]
      break;
 8009c48:	e043      	b.n	8009cd2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	68b9      	ldr	r1, [r7, #8]
 8009c50:	4618      	mov	r0, r3
 8009c52:	f001 fbc7 	bl	800b3e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	69da      	ldr	r2, [r3, #28]
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f042 0208 	orr.w	r2, r2, #8
 8009c64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	69da      	ldr	r2, [r3, #28]
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	f022 0204 	bic.w	r2, r2, #4
 8009c74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	69d9      	ldr	r1, [r3, #28]
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	691a      	ldr	r2, [r3, #16]
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	430a      	orrs	r2, r1
 8009c86:	61da      	str	r2, [r3, #28]
      break;
 8009c88:	e023      	b.n	8009cd2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	68b9      	ldr	r1, [r7, #8]
 8009c90:	4618      	mov	r0, r3
 8009c92:	f001 fc1b 	bl	800b4cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	69da      	ldr	r2, [r3, #28]
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009ca4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	69da      	ldr	r2, [r3, #28]
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009cb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	69d9      	ldr	r1, [r3, #28]
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	691b      	ldr	r3, [r3, #16]
 8009cc0:	021a      	lsls	r2, r3, #8
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	430a      	orrs	r2, r1
 8009cc8:	61da      	str	r2, [r3, #28]
      break;
 8009cca:	e002      	b.n	8009cd2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009ccc:	2301      	movs	r3, #1
 8009cce:	75fb      	strb	r3, [r7, #23]
      break;
 8009cd0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009cda:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3718      	adds	r7, #24
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}

08009ce4 <HAL_TIM_OnePulse_ConfigChannel>:
  *        without taking in account the comparison.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim,  TIM_OnePulse_InitTypeDef *sConfig,
                                                 uint32_t OutputChannel,  uint32_t InputChannel)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b08c      	sub	sp, #48	@ 0x30
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	60f8      	str	r0, [r7, #12]
 8009cec:	60b9      	str	r1, [r7, #8]
 8009cee:	607a      	str	r2, [r7, #4]
 8009cf0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check the parameters */
  assert_param(IS_TIM_OPM_CHANNELS(OutputChannel));
  assert_param(IS_TIM_OPM_CHANNELS(InputChannel));

  if (OutputChannel != InputChannel)
 8009cf8:	687a      	ldr	r2, [r7, #4]
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	429a      	cmp	r2, r3
 8009cfe:	f000 80be 	beq.w	8009e7e <HAL_TIM_OnePulse_ConfigChannel+0x19a>
  {
    /* Process Locked */
    __HAL_LOCK(htim);
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009d08:	2b01      	cmp	r3, #1
 8009d0a:	d101      	bne.n	8009d10 <HAL_TIM_OnePulse_ConfigChannel+0x2c>
 8009d0c:	2302      	movs	r3, #2
 8009d0e:	e0b7      	b.n	8009e80 <HAL_TIM_OnePulse_ConfigChannel+0x19c>
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2201      	movs	r2, #1
 8009d14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    htim->State = HAL_TIM_STATE_BUSY;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	2202      	movs	r2, #2
 8009d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Extract the Output compare configuration from sConfig structure */
    temp1.OCMode = sConfig->OCMode;
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	613b      	str	r3, [r7, #16]
    temp1.Pulse = sConfig->Pulse;
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	685b      	ldr	r3, [r3, #4]
 8009d2a:	617b      	str	r3, [r7, #20]
    temp1.OCPolarity = sConfig->OCPolarity;
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	689b      	ldr	r3, [r3, #8]
 8009d30:	61bb      	str	r3, [r7, #24]
    temp1.OCNPolarity = sConfig->OCNPolarity;
 8009d32:	68bb      	ldr	r3, [r7, #8]
 8009d34:	68db      	ldr	r3, [r3, #12]
 8009d36:	61fb      	str	r3, [r7, #28]
    temp1.OCIdleState = sConfig->OCIdleState;
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	691b      	ldr	r3, [r3, #16]
 8009d3c:	627b      	str	r3, [r7, #36]	@ 0x24
    temp1.OCNIdleState = sConfig->OCNIdleState;
 8009d3e:	68bb      	ldr	r3, [r7, #8]
 8009d40:	695b      	ldr	r3, [r3, #20]
 8009d42:	62bb      	str	r3, [r7, #40]	@ 0x28

    switch (OutputChannel)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d003      	beq.n	8009d52 <HAL_TIM_OnePulse_ConfigChannel+0x6e>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2b04      	cmp	r3, #4
 8009d4e:	d009      	beq.n	8009d64 <HAL_TIM_OnePulse_ConfigChannel+0x80>
 8009d50:	e011      	b.n	8009d76 <HAL_TIM_OnePulse_ConfigChannel+0x92>
    {
      case TIM_CHANNEL_1:
      {
        assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

        TIM_OC1_SetConfig(htim->Instance, &temp1);
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f107 0210 	add.w	r2, r7, #16
 8009d5a:	4611      	mov	r1, r2
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f001 fa5b 	bl	800b218 <TIM_OC1_SetConfig>
        break;
 8009d62:	e00c      	b.n	8009d7e <HAL_TIM_OnePulse_ConfigChannel+0x9a>

      case TIM_CHANNEL_2:
      {
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

        TIM_OC2_SetConfig(htim->Instance, &temp1);
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f107 0210 	add.w	r2, r7, #16
 8009d6c:	4611      	mov	r1, r2
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f001 fac2 	bl	800b2f8 <TIM_OC2_SetConfig>
        break;
 8009d74:	e003      	b.n	8009d7e <HAL_TIM_OnePulse_ConfigChannel+0x9a>
      }

      default:
        status = HAL_ERROR;
 8009d76:	2301      	movs	r3, #1
 8009d78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        break;
 8009d7c:	bf00      	nop
    }

    if (status == HAL_OK)
 8009d7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d170      	bne.n	8009e68 <HAL_TIM_OnePulse_ConfigChannel+0x184>
    {
      switch (InputChannel)
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d003      	beq.n	8009d94 <HAL_TIM_OnePulse_ConfigChannel+0xb0>
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	2b04      	cmp	r3, #4
 8009d90:	d033      	beq.n	8009dfa <HAL_TIM_OnePulse_ConfigChannel+0x116>
 8009d92:	e065      	b.n	8009e60 <HAL_TIM_OnePulse_ConfigChannel+0x17c>
      {
        case TIM_CHANNEL_1:
        {
          assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

          TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	6818      	ldr	r0, [r3, #0]
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	6999      	ldr	r1, [r3, #24]
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	69da      	ldr	r2, [r3, #28]
 8009da0:	68bb      	ldr	r3, [r7, #8]
 8009da2:	6a1b      	ldr	r3, [r3, #32]
 8009da4:	f001 fc79 	bl	800b69a <TIM_TI1_SetConfig>
                            sConfig->ICSelection, sConfig->ICFilter);

          /* Reset the IC1PSC Bits */
          htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	699a      	ldr	r2, [r3, #24]
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f022 020c 	bic.w	r2, r2, #12
 8009db6:	619a      	str	r2, [r3, #24]

          /* Select the Trigger source */
          htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	689a      	ldr	r2, [r3, #8]
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009dc6:	609a      	str	r2, [r3, #8]
          htim->Instance->SMCR |= TIM_TS_TI1FP1;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	689a      	ldr	r2, [r3, #8]
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8009dd6:	609a      	str	r2, [r3, #8]

          /* Select the Slave Mode */
          htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	689a      	ldr	r2, [r3, #8]
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	f022 0207 	bic.w	r2, r2, #7
 8009de6:	609a      	str	r2, [r3, #8]
          htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	689a      	ldr	r2, [r3, #8]
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	f042 0206 	orr.w	r2, r2, #6
 8009df6:	609a      	str	r2, [r3, #8]
          break;
 8009df8:	e036      	b.n	8009e68 <HAL_TIM_OnePulse_ConfigChannel+0x184>

        case TIM_CHANNEL_2:
        {
          assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

          TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	6818      	ldr	r0, [r3, #0]
 8009dfe:	68bb      	ldr	r3, [r7, #8]
 8009e00:	6999      	ldr	r1, [r3, #24]
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	69da      	ldr	r2, [r3, #28]
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	6a1b      	ldr	r3, [r3, #32]
 8009e0a:	f001 fce8 	bl	800b7de <TIM_TI2_SetConfig>
                            sConfig->ICSelection, sConfig->ICFilter);

          /* Reset the IC2PSC Bits */
          htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	699a      	ldr	r2, [r3, #24]
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8009e1c:	619a      	str	r2, [r3, #24]

          /* Select the Trigger source */
          htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	689a      	ldr	r2, [r3, #8]
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8009e2c:	609a      	str	r2, [r3, #8]
          htim->Instance->SMCR |= TIM_TS_TI2FP2;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	689a      	ldr	r2, [r3, #8]
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8009e3c:	609a      	str	r2, [r3, #8]

          /* Select the Slave Mode */
          htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	689a      	ldr	r2, [r3, #8]
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f022 0207 	bic.w	r2, r2, #7
 8009e4c:	609a      	str	r2, [r3, #8]
          htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	689a      	ldr	r2, [r3, #8]
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	f042 0206 	orr.w	r2, r2, #6
 8009e5c:	609a      	str	r2, [r3, #8]
          break;
 8009e5e:	e003      	b.n	8009e68 <HAL_TIM_OnePulse_ConfigChannel+0x184>
        }

        default:
          status = HAL_ERROR;
 8009e60:	2301      	movs	r3, #1
 8009e62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          break;
 8009e66:	bf00      	nop
      }
    }

    htim->State = HAL_TIM_STATE_READY;
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	2201      	movs	r2, #1
 8009e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    __HAL_UNLOCK(htim);
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	2200      	movs	r2, #0
 8009e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return status;
 8009e78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009e7c:	e000      	b.n	8009e80 <HAL_TIM_OnePulse_ConfigChannel+0x19c>
  }
  else
  {
    return HAL_ERROR;
 8009e7e:	2301      	movs	r3, #1
  }
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	3730      	adds	r7, #48	@ 0x30
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bd80      	pop	{r7, pc}

08009e88 <HAL_TIM_DMABurst_WriteStart>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
                                              uint32_t BurstRequestSrc, const uint32_t *BurstBuffer,
                                              uint32_t  BurstLength)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b088      	sub	sp, #32
 8009e8c:	af02      	add	r7, sp, #8
 8009e8e:	60f8      	str	r0, [r7, #12]
 8009e90:	60b9      	str	r1, [r7, #8]
 8009e92:	607a      	str	r2, [r7, #4]
 8009e94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;

  status = HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
                                            ((BurstLength) >> 8U) + 1U);
 8009e96:	6a3b      	ldr	r3, [r7, #32]
 8009e98:	0a1b      	lsrs	r3, r3, #8
  status = HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
 8009e9a:	3301      	adds	r3, #1
 8009e9c:	9301      	str	r3, [sp, #4]
 8009e9e:	6a3b      	ldr	r3, [r7, #32]
 8009ea0:	9300      	str	r3, [sp, #0]
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	687a      	ldr	r2, [r7, #4]
 8009ea6:	68b9      	ldr	r1, [r7, #8]
 8009ea8:	68f8      	ldr	r0, [r7, #12]
 8009eaa:	f000 f807 	bl	8009ebc <HAL_TIM_DMABurst_MultiWriteStart>
 8009eae:	4603      	mov	r3, r0
 8009eb0:	75fb      	strb	r3, [r7, #23]



  return status;
 8009eb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	3718      	adds	r7, #24
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bd80      	pop	{r7, pc}

08009ebc <HAL_TIM_DMABurst_MultiWriteStart>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
                                                   uint32_t BurstRequestSrc, const uint32_t *BurstBuffer,
                                                   uint32_t  BurstLength,  uint32_t  DataLength)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b086      	sub	sp, #24
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	60f8      	str	r0, [r7, #12]
 8009ec4:	60b9      	str	r1, [r7, #8]
 8009ec6:	607a      	str	r2, [r7, #4]
 8009ec8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
  assert_param(IS_TIM_DMA_LENGTH(BurstLength));
  assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));

  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009ed4:	b2db      	uxtb	r3, r3
 8009ed6:	2b02      	cmp	r3, #2
 8009ed8:	d101      	bne.n	8009ede <HAL_TIM_DMABurst_MultiWriteStart+0x22>
  {
    return HAL_BUSY;
 8009eda:	2302      	movs	r3, #2
 8009edc:	e12b      	b.n	800a136 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
  }
  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009ee4:	b2db      	uxtb	r3, r3
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d10b      	bne.n	8009f02 <HAL_TIM_DMABurst_MultiWriteStart+0x46>
  {
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d104      	bne.n	8009efa <HAL_TIM_DMABurst_MultiWriteStart+0x3e>
 8009ef0:	6a3b      	ldr	r3, [r7, #32]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d001      	beq.n	8009efa <HAL_TIM_DMABurst_MultiWriteStart+0x3e>
    {
      return HAL_ERROR;
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	e11d      	b.n	800a136 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
    }
    else
    {
      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	2202      	movs	r2, #2
 8009efe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
  else
  {
    /* nothing to do */
  }

  switch (BurstRequestSrc)
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009f08:	f000 80d8 	beq.w	800a0bc <HAL_TIM_DMABurst_MultiWriteStart+0x200>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009f12:	f200 80ee 	bhi.w	800a0f2 <HAL_TIM_DMABurst_MultiWriteStart+0x236>
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f1c:	f000 80b3 	beq.w	800a086 <HAL_TIM_DMABurst_MultiWriteStart+0x1ca>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f26:	f200 80e4 	bhi.w	800a0f2 <HAL_TIM_DMABurst_MultiWriteStart+0x236>
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f30:	f000 808e 	beq.w	800a050 <HAL_TIM_DMABurst_MultiWriteStart+0x194>
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009f3a:	f200 80da 	bhi.w	800a0f2 <HAL_TIM_DMABurst_MultiWriteStart+0x236>
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f44:	d069      	beq.n	800a01a <HAL_TIM_DMABurst_MultiWriteStart+0x15e>
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f4c:	f200 80d1 	bhi.w	800a0f2 <HAL_TIM_DMABurst_MultiWriteStart+0x236>
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f56:	d045      	beq.n	8009fe4 <HAL_TIM_DMABurst_MultiWriteStart+0x128>
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f5e:	f200 80c8 	bhi.w	800a0f2 <HAL_TIM_DMABurst_MultiWriteStart+0x236>
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009f68:	d004      	beq.n	8009f74 <HAL_TIM_DMABurst_MultiWriteStart+0xb8>
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f70:	d01c      	beq.n	8009fac <HAL_TIM_DMABurst_MultiWriteStart+0xf0>
 8009f72:	e0be      	b.n	800a0f2 <HAL_TIM_DMABurst_MultiWriteStart+0x236>
  {
    case TIM_DMA_UPDATE:
    {
      /* Set the DMA Period elapsed callbacks */
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	6a1b      	ldr	r3, [r3, #32]
 8009f78:	4a71      	ldr	r2, [pc, #452]	@ (800a140 <HAL_TIM_DMABurst_MultiWriteStart+0x284>)
 8009f7a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	6a1b      	ldr	r3, [r3, #32]
 8009f80:	4a70      	ldr	r2, [pc, #448]	@ (800a144 <HAL_TIM_DMABurst_MultiWriteStart+0x288>)
 8009f82:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	6a1b      	ldr	r3, [r3, #32]
 8009f88:	4a6f      	ldr	r2, [pc, #444]	@ (800a148 <HAL_TIM_DMABurst_MultiWriteStart+0x28c>)
 8009f8a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer,
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	6a18      	ldr	r0, [r3, #32]
 8009f90:	6839      	ldr	r1, [r7, #0]
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	334c      	adds	r3, #76	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer,
 8009f98:	461a      	mov	r2, r3
 8009f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f9c:	f7f8 fb29 	bl	80025f2 <HAL_DMA_Start_IT>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	f000 80a8 	beq.w	800a0f8 <HAL_TIM_DMABurst_MultiWriteStart+0x23c>
      {
        /* Return error status */
        return HAL_ERROR;
 8009fa8:	2301      	movs	r3, #1
 8009faa:	e0c4      	b.n	800a136 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
      break;
    }
    case TIM_DMA_CC1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fb0:	4a66      	ldr	r2, [pc, #408]	@ (800a14c <HAL_TIM_DMABurst_MultiWriteStart+0x290>)
 8009fb2:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fb8:	4a65      	ldr	r2, [pc, #404]	@ (800a150 <HAL_TIM_DMABurst_MultiWriteStart+0x294>)
 8009fba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fc0:	4a61      	ldr	r2, [pc, #388]	@ (800a148 <HAL_TIM_DMABurst_MultiWriteStart+0x28c>)
 8009fc2:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer,
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8009fc8:	6839      	ldr	r1, [r7, #0]
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	334c      	adds	r3, #76	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer,
 8009fd0:	461a      	mov	r2, r3
 8009fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd4:	f7f8 fb0d 	bl	80025f2 <HAL_DMA_Start_IT>
 8009fd8:	4603      	mov	r3, r0
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	f000 808e 	beq.w	800a0fc <HAL_TIM_DMABurst_MultiWriteStart+0x240>
      {
        /* Return error status */
        return HAL_ERROR;
 8009fe0:	2301      	movs	r3, #1
 8009fe2:	e0a8      	b.n	800a136 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
      break;
    }
    case TIM_DMA_CC2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fe8:	4a58      	ldr	r2, [pc, #352]	@ (800a14c <HAL_TIM_DMABurst_MultiWriteStart+0x290>)
 8009fea:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ff0:	4a57      	ldr	r2, [pc, #348]	@ (800a150 <HAL_TIM_DMABurst_MultiWriteStart+0x294>)
 8009ff2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ff8:	4a53      	ldr	r2, [pc, #332]	@ (800a148 <HAL_TIM_DMABurst_MultiWriteStart+0x28c>)
 8009ffa:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer,
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800a000:	6839      	ldr	r1, [r7, #0]
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	334c      	adds	r3, #76	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer,
 800a008:	461a      	mov	r2, r3
 800a00a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a00c:	f7f8 faf1 	bl	80025f2 <HAL_DMA_Start_IT>
 800a010:	4603      	mov	r3, r0
 800a012:	2b00      	cmp	r3, #0
 800a014:	d074      	beq.n	800a100 <HAL_TIM_DMABurst_MultiWriteStart+0x244>
      {
        /* Return error status */
        return HAL_ERROR;
 800a016:	2301      	movs	r3, #1
 800a018:	e08d      	b.n	800a136 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
      break;
    }
    case TIM_DMA_CC3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a01e:	4a4b      	ldr	r2, [pc, #300]	@ (800a14c <HAL_TIM_DMABurst_MultiWriteStart+0x290>)
 800a020:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a026:	4a4a      	ldr	r2, [pc, #296]	@ (800a150 <HAL_TIM_DMABurst_MultiWriteStart+0x294>)
 800a028:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a02e:	4a46      	ldr	r2, [pc, #280]	@ (800a148 <HAL_TIM_DMABurst_MultiWriteStart+0x28c>)
 800a030:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer,
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800a036:	6839      	ldr	r1, [r7, #0]
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	334c      	adds	r3, #76	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer,
 800a03e:	461a      	mov	r2, r3
 800a040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a042:	f7f8 fad6 	bl	80025f2 <HAL_DMA_Start_IT>
 800a046:	4603      	mov	r3, r0
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d05b      	beq.n	800a104 <HAL_TIM_DMABurst_MultiWriteStart+0x248>
      {
        /* Return error status */
        return HAL_ERROR;
 800a04c:	2301      	movs	r3, #1
 800a04e:	e072      	b.n	800a136 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
      break;
    }
    case TIM_DMA_CC4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a054:	4a3d      	ldr	r2, [pc, #244]	@ (800a14c <HAL_TIM_DMABurst_MultiWriteStart+0x290>)
 800a056:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a05c:	4a3c      	ldr	r2, [pc, #240]	@ (800a150 <HAL_TIM_DMABurst_MultiWriteStart+0x294>)
 800a05e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a064:	4a38      	ldr	r2, [pc, #224]	@ (800a148 <HAL_TIM_DMABurst_MultiWriteStart+0x28c>)
 800a066:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer,
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a06c:	6839      	ldr	r1, [r7, #0]
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	334c      	adds	r3, #76	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer,
 800a074:	461a      	mov	r2, r3
 800a076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a078:	f7f8 fabb 	bl	80025f2 <HAL_DMA_Start_IT>
 800a07c:	4603      	mov	r3, r0
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d042      	beq.n	800a108 <HAL_TIM_DMABurst_MultiWriteStart+0x24c>
      {
        /* Return error status */
        return HAL_ERROR;
 800a082:	2301      	movs	r3, #1
 800a084:	e057      	b.n	800a136 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
      break;
    }
    case TIM_DMA_COM:
    {
      /* Set the DMA commutation callbacks */
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a08a:	4a32      	ldr	r2, [pc, #200]	@ (800a154 <HAL_TIM_DMABurst_MultiWriteStart+0x298>)
 800a08c:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a092:	4a31      	ldr	r2, [pc, #196]	@ (800a158 <HAL_TIM_DMABurst_MultiWriteStart+0x29c>)
 800a094:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a09a:	4a2b      	ldr	r2, [pc, #172]	@ (800a148 <HAL_TIM_DMABurst_MultiWriteStart+0x28c>)
 800a09c:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer,
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800a0a2:	6839      	ldr	r1, [r7, #0]
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	334c      	adds	r3, #76	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer,
 800a0aa:	461a      	mov	r2, r3
 800a0ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0ae:	f7f8 faa0 	bl	80025f2 <HAL_DMA_Start_IT>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d029      	beq.n	800a10c <HAL_TIM_DMABurst_MultiWriteStart+0x250>
      {
        /* Return error status */
        return HAL_ERROR;
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	e03c      	b.n	800a136 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
      break;
    }
    case TIM_DMA_TRIGGER:
    {
      /* Set the DMA trigger callbacks */
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0c0:	4a26      	ldr	r2, [pc, #152]	@ (800a15c <HAL_TIM_DMABurst_MultiWriteStart+0x2a0>)
 800a0c2:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0c8:	4a25      	ldr	r2, [pc, #148]	@ (800a160 <HAL_TIM_DMABurst_MultiWriteStart+0x2a4>)
 800a0ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0d0:	4a1d      	ldr	r2, [pc, #116]	@ (800a148 <HAL_TIM_DMABurst_MultiWriteStart+0x28c>)
 800a0d2:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer,
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800a0d8:	6839      	ldr	r1, [r7, #0]
                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	334c      	adds	r3, #76	@ 0x4c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer,
 800a0e0:	461a      	mov	r2, r3
 800a0e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0e4:	f7f8 fa85 	bl	80025f2 <HAL_DMA_Start_IT>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d010      	beq.n	800a110 <HAL_TIM_DMABurst_MultiWriteStart+0x254>
      {
        /* Return error status */
        return HAL_ERROR;
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	e021      	b.n	800a136 <HAL_TIM_DMABurst_MultiWriteStart+0x27a>
      }
      break;
    }
    default:
      status = HAL_ERROR;
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	75fb      	strb	r3, [r7, #23]
      break;
 800a0f6:	e00c      	b.n	800a112 <HAL_TIM_DMABurst_MultiWriteStart+0x256>
      break;
 800a0f8:	bf00      	nop
 800a0fa:	e00a      	b.n	800a112 <HAL_TIM_DMABurst_MultiWriteStart+0x256>
      break;
 800a0fc:	bf00      	nop
 800a0fe:	e008      	b.n	800a112 <HAL_TIM_DMABurst_MultiWriteStart+0x256>
      break;
 800a100:	bf00      	nop
 800a102:	e006      	b.n	800a112 <HAL_TIM_DMABurst_MultiWriteStart+0x256>
      break;
 800a104:	bf00      	nop
 800a106:	e004      	b.n	800a112 <HAL_TIM_DMABurst_MultiWriteStart+0x256>
      break;
 800a108:	bf00      	nop
 800a10a:	e002      	b.n	800a112 <HAL_TIM_DMABurst_MultiWriteStart+0x256>
      break;
 800a10c:	bf00      	nop
 800a10e:	e000      	b.n	800a112 <HAL_TIM_DMABurst_MultiWriteStart+0x256>
      break;
 800a110:	bf00      	nop
  }

  if (status == HAL_OK)
 800a112:	7dfb      	ldrb	r3, [r7, #23]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d10d      	bne.n	800a134 <HAL_TIM_DMABurst_MultiWriteStart+0x278>
  {
    /* Configure the DMA Burst Mode */
    htim->Instance->DCR = (BurstBaseAddress | BurstLength);
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	68b9      	ldr	r1, [r7, #8]
 800a11e:	6a3a      	ldr	r2, [r7, #32]
 800a120:	430a      	orrs	r2, r1
 800a122:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable the TIM DMA Request */
    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	68d9      	ldr	r1, [r3, #12]
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	687a      	ldr	r2, [r7, #4]
 800a130:	430a      	orrs	r2, r1
 800a132:	60da      	str	r2, [r3, #12]
  }

  /* Return function status */
  return status;
 800a134:	7dfb      	ldrb	r3, [r7, #23]
}
 800a136:	4618      	mov	r0, r3
 800a138:	3718      	adds	r7, #24
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bd80      	pop	{r7, pc}
 800a13e:	bf00      	nop
 800a140:	0800b02d 	.word	0x0800b02d
 800a144:	0800b05b 	.word	0x0800b05b
 800a148:	0800ad5b 	.word	0x0800ad5b
 800a14c:	0800aded 	.word	0x0800aded
 800a150:	0800ae95 	.word	0x0800ae95
 800a154:	0800dc8d 	.word	0x0800dc8d
 800a158:	0800dcb1 	.word	0x0800dcb1
 800a15c:	0800b077 	.word	0x0800b077
 800a160:	0800b0a5 	.word	0x0800b0a5

0800a164 <HAL_TIM_DMABurst_WriteStop>:
  * @param  htim TIM handle
  * @param  BurstRequestSrc TIM DMA Request sources to disable
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b084      	sub	sp, #16
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
 800a16c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a16e:	2300      	movs	r3, #0
 800a170:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));

  /* Abort the DMA transfer (at least disable the DMA stream) */
  switch (BurstRequestSrc)
 800a172:	683b      	ldr	r3, [r7, #0]
 800a174:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a178:	d050      	beq.n	800a21c <HAL_TIM_DMABurst_WriteStop+0xb8>
 800a17a:	683b      	ldr	r3, [r7, #0]
 800a17c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a180:	d852      	bhi.n	800a228 <HAL_TIM_DMABurst_WriteStop+0xc4>
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a188:	d042      	beq.n	800a210 <HAL_TIM_DMABurst_WriteStop+0xac>
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a190:	d84a      	bhi.n	800a228 <HAL_TIM_DMABurst_WriteStop+0xc4>
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a198:	d034      	beq.n	800a204 <HAL_TIM_DMABurst_WriteStop+0xa0>
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1a0:	d842      	bhi.n	800a228 <HAL_TIM_DMABurst_WriteStop+0xc4>
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a1a8:	d026      	beq.n	800a1f8 <HAL_TIM_DMABurst_WriteStop+0x94>
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a1b0:	d83a      	bhi.n	800a228 <HAL_TIM_DMABurst_WriteStop+0xc4>
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a1b8:	d018      	beq.n	800a1ec <HAL_TIM_DMABurst_WriteStop+0x88>
 800a1ba:	683b      	ldr	r3, [r7, #0]
 800a1bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a1c0:	d832      	bhi.n	800a228 <HAL_TIM_DMABurst_WriteStop+0xc4>
 800a1c2:	683b      	ldr	r3, [r7, #0]
 800a1c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a1c8:	d004      	beq.n	800a1d4 <HAL_TIM_DMABurst_WriteStop+0x70>
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a1d0:	d006      	beq.n	800a1e0 <HAL_TIM_DMABurst_WriteStop+0x7c>
 800a1d2:	e029      	b.n	800a228 <HAL_TIM_DMABurst_WriteStop+0xc4>
  {
    case TIM_DMA_UPDATE:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6a1b      	ldr	r3, [r3, #32]
 800a1d8:	4618      	mov	r0, r3
 800a1da:	f7f8 fad2 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800a1de:	e026      	b.n	800a22e <HAL_TIM_DMABurst_WriteStop+0xca>
    }
    case TIM_DMA_CC1:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	f7f8 facc 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800a1ea:	e020      	b.n	800a22e <HAL_TIM_DMABurst_WriteStop+0xca>
    }
    case TIM_DMA_CC2:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	f7f8 fac6 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800a1f6:	e01a      	b.n	800a22e <HAL_TIM_DMABurst_WriteStop+0xca>
    }
    case TIM_DMA_CC3:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	f7f8 fac0 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800a202:	e014      	b.n	800a22e <HAL_TIM_DMABurst_WriteStop+0xca>
    }
    case TIM_DMA_CC4:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a208:	4618      	mov	r0, r3
 800a20a:	f7f8 faba 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800a20e:	e00e      	b.n	800a22e <HAL_TIM_DMABurst_WriteStop+0xca>
    }
    case TIM_DMA_COM:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a214:	4618      	mov	r0, r3
 800a216:	f7f8 fab4 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800a21a:	e008      	b.n	800a22e <HAL_TIM_DMABurst_WriteStop+0xca>
    }
    case TIM_DMA_TRIGGER:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a220:	4618      	mov	r0, r3
 800a222:	f7f8 faae 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800a226:	e002      	b.n	800a22e <HAL_TIM_DMABurst_WriteStop+0xca>
    }
    default:
      status = HAL_ERROR;
 800a228:	2301      	movs	r3, #1
 800a22a:	73fb      	strb	r3, [r7, #15]
      break;
 800a22c:	bf00      	nop
  }

  if (status == HAL_OK)
 800a22e:	7bfb      	ldrb	r3, [r7, #15]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d10c      	bne.n	800a24e <HAL_TIM_DMABurst_WriteStop+0xea>
  {
    /* Disable the TIM Update DMA request */
    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	68d9      	ldr	r1, [r3, #12]
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	43da      	mvns	r2, r3
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	400a      	ands	r2, r1
 800a244:	60da      	str	r2, [r3, #12]

    /* Change the DMA burst operation state */
    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	2201      	movs	r2, #1
 800a24a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
  }

  /* Return function status */
  return status;
 800a24e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a250:	4618      	mov	r0, r3
 800a252:	3710      	adds	r7, #16
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <HAL_TIM_DMABurst_ReadStart>:
  * @note   This function should be used only when BurstLength is equal to DMA data transfer length.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
                                             uint32_t BurstRequestSrc, uint32_t  *BurstBuffer, uint32_t  BurstLength)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b088      	sub	sp, #32
 800a25c:	af02      	add	r7, sp, #8
 800a25e:	60f8      	str	r0, [r7, #12]
 800a260:	60b9      	str	r1, [r7, #8]
 800a262:	607a      	str	r2, [r7, #4]
 800a264:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;

  status = HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
                                           ((BurstLength) >> 8U) + 1U);
 800a266:	6a3b      	ldr	r3, [r7, #32]
 800a268:	0a1b      	lsrs	r3, r3, #8
  status = HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
 800a26a:	3301      	adds	r3, #1
 800a26c:	9301      	str	r3, [sp, #4]
 800a26e:	6a3b      	ldr	r3, [r7, #32]
 800a270:	9300      	str	r3, [sp, #0]
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	687a      	ldr	r2, [r7, #4]
 800a276:	68b9      	ldr	r1, [r7, #8]
 800a278:	68f8      	ldr	r0, [r7, #12]
 800a27a:	f000 f807 	bl	800a28c <HAL_TIM_DMABurst_MultiReadStart>
 800a27e:	4603      	mov	r3, r0
 800a280:	75fb      	strb	r3, [r7, #23]


  return status;
 800a282:	7dfb      	ldrb	r3, [r7, #23]
}
 800a284:	4618      	mov	r0, r3
 800a286:	3718      	adds	r7, #24
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}

0800a28c <HAL_TIM_DMABurst_MultiReadStart>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
                                                  uint32_t BurstRequestSrc, uint32_t  *BurstBuffer,
                                                  uint32_t  BurstLength, uint32_t  DataLength)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b086      	sub	sp, #24
 800a290:	af00      	add	r7, sp, #0
 800a292:	60f8      	str	r0, [r7, #12]
 800a294:	60b9      	str	r1, [r7, #8]
 800a296:	607a      	str	r2, [r7, #4]
 800a298:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a29a:	2300      	movs	r3, #0
 800a29c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
  assert_param(IS_TIM_DMA_LENGTH(BurstLength));
  assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));

  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800a2a4:	b2db      	uxtb	r3, r3
 800a2a6:	2b02      	cmp	r3, #2
 800a2a8:	d101      	bne.n	800a2ae <HAL_TIM_DMABurst_MultiReadStart+0x22>
  {
    return HAL_BUSY;
 800a2aa:	2302      	movs	r3, #2
 800a2ac:	e12b      	b.n	800a506 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
  }
  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800a2b4:	b2db      	uxtb	r3, r3
 800a2b6:	2b01      	cmp	r3, #1
 800a2b8:	d10b      	bne.n	800a2d2 <HAL_TIM_DMABurst_MultiReadStart+0x46>
  {
    if ((BurstBuffer == NULL) && (BurstLength > 0U))
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d104      	bne.n	800a2ca <HAL_TIM_DMABurst_MultiReadStart+0x3e>
 800a2c0:	6a3b      	ldr	r3, [r7, #32]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d001      	beq.n	800a2ca <HAL_TIM_DMABurst_MultiReadStart+0x3e>
    {
      return HAL_ERROR;
 800a2c6:	2301      	movs	r3, #1
 800a2c8:	e11d      	b.n	800a506 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
    }
    else
    {
      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	2202      	movs	r2, #2
 800a2ce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
  }
  else
  {
    /* nothing to do */
  }
  switch (BurstRequestSrc)
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a2d8:	f000 80d8 	beq.w	800a48c <HAL_TIM_DMABurst_MultiReadStart+0x200>
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a2e2:	f200 80ee 	bhi.w	800a4c2 <HAL_TIM_DMABurst_MultiReadStart+0x236>
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2ec:	f000 80b3 	beq.w	800a456 <HAL_TIM_DMABurst_MultiReadStart+0x1ca>
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a2f6:	f200 80e4 	bhi.w	800a4c2 <HAL_TIM_DMABurst_MultiReadStart+0x236>
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a300:	f000 808e 	beq.w	800a420 <HAL_TIM_DMABurst_MultiReadStart+0x194>
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a30a:	f200 80da 	bhi.w	800a4c2 <HAL_TIM_DMABurst_MultiReadStart+0x236>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a314:	d069      	beq.n	800a3ea <HAL_TIM_DMABurst_MultiReadStart+0x15e>
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a31c:	f200 80d1 	bhi.w	800a4c2 <HAL_TIM_DMABurst_MultiReadStart+0x236>
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a326:	d045      	beq.n	800a3b4 <HAL_TIM_DMABurst_MultiReadStart+0x128>
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a32e:	f200 80c8 	bhi.w	800a4c2 <HAL_TIM_DMABurst_MultiReadStart+0x236>
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a338:	d004      	beq.n	800a344 <HAL_TIM_DMABurst_MultiReadStart+0xb8>
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a340:	d01c      	beq.n	800a37c <HAL_TIM_DMABurst_MultiReadStart+0xf0>
 800a342:	e0be      	b.n	800a4c2 <HAL_TIM_DMABurst_MultiReadStart+0x236>
  {
    case TIM_DMA_UPDATE:
    {
      /* Set the DMA Period elapsed callbacks */
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	6a1b      	ldr	r3, [r3, #32]
 800a348:	4a71      	ldr	r2, [pc, #452]	@ (800a510 <HAL_TIM_DMABurst_MultiReadStart+0x284>)
 800a34a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	6a1b      	ldr	r3, [r3, #32]
 800a350:	4a70      	ldr	r2, [pc, #448]	@ (800a514 <HAL_TIM_DMABurst_MultiReadStart+0x288>)
 800a352:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	6a1b      	ldr	r3, [r3, #32]
 800a358:	4a6f      	ldr	r2, [pc, #444]	@ (800a518 <HAL_TIM_DMABurst_MultiReadStart+0x28c>)
 800a35a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	6a18      	ldr	r0, [r3, #32]
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	334c      	adds	r3, #76	@ 0x4c
 800a366:	4619      	mov	r1, r3
 800a368:	683a      	ldr	r2, [r7, #0]
 800a36a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a36c:	f7f8 f941 	bl	80025f2 <HAL_DMA_Start_IT>
 800a370:	4603      	mov	r3, r0
 800a372:	2b00      	cmp	r3, #0
 800a374:	f000 80a8 	beq.w	800a4c8 <HAL_TIM_DMABurst_MultiReadStart+0x23c>
                           DataLength) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a378:	2301      	movs	r3, #1
 800a37a:	e0c4      	b.n	800a506 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
      break;
    }
    case TIM_DMA_CC1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a380:	4a66      	ldr	r2, [pc, #408]	@ (800a51c <HAL_TIM_DMABurst_MultiReadStart+0x290>)
 800a382:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a388:	4a65      	ldr	r2, [pc, #404]	@ (800a520 <HAL_TIM_DMABurst_MultiReadStart+0x294>)
 800a38a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a390:	4a61      	ldr	r2, [pc, #388]	@ (800a518 <HAL_TIM_DMABurst_MultiReadStart+0x28c>)
 800a392:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	334c      	adds	r3, #76	@ 0x4c
 800a39e:	4619      	mov	r1, r3
 800a3a0:	683a      	ldr	r2, [r7, #0]
 800a3a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3a4:	f7f8 f925 	bl	80025f2 <HAL_DMA_Start_IT>
 800a3a8:	4603      	mov	r3, r0
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	f000 808e 	beq.w	800a4cc <HAL_TIM_DMABurst_MultiReadStart+0x240>
                           DataLength) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a3b0:	2301      	movs	r3, #1
 800a3b2:	e0a8      	b.n	800a506 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
      break;
    }
    case TIM_DMA_CC2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3b8:	4a58      	ldr	r2, [pc, #352]	@ (800a51c <HAL_TIM_DMABurst_MultiReadStart+0x290>)
 800a3ba:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3c0:	4a57      	ldr	r2, [pc, #348]	@ (800a520 <HAL_TIM_DMABurst_MultiReadStart+0x294>)
 800a3c2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3c8:	4a53      	ldr	r2, [pc, #332]	@ (800a518 <HAL_TIM_DMABurst_MultiReadStart+0x28c>)
 800a3ca:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	334c      	adds	r3, #76	@ 0x4c
 800a3d6:	4619      	mov	r1, r3
 800a3d8:	683a      	ldr	r2, [r7, #0]
 800a3da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3dc:	f7f8 f909 	bl	80025f2 <HAL_DMA_Start_IT>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d074      	beq.n	800a4d0 <HAL_TIM_DMABurst_MultiReadStart+0x244>
                           DataLength) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	e08d      	b.n	800a506 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
      break;
    }
    case TIM_DMA_CC3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3ee:	4a4b      	ldr	r2, [pc, #300]	@ (800a51c <HAL_TIM_DMABurst_MultiReadStart+0x290>)
 800a3f0:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3f6:	4a4a      	ldr	r2, [pc, #296]	@ (800a520 <HAL_TIM_DMABurst_MultiReadStart+0x294>)
 800a3f8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3fe:	4a46      	ldr	r2, [pc, #280]	@ (800a518 <HAL_TIM_DMABurst_MultiReadStart+0x28c>)
 800a400:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	334c      	adds	r3, #76	@ 0x4c
 800a40c:	4619      	mov	r1, r3
 800a40e:	683a      	ldr	r2, [r7, #0]
 800a410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a412:	f7f8 f8ee 	bl	80025f2 <HAL_DMA_Start_IT>
 800a416:	4603      	mov	r3, r0
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d05b      	beq.n	800a4d4 <HAL_TIM_DMABurst_MultiReadStart+0x248>
                           DataLength) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a41c:	2301      	movs	r3, #1
 800a41e:	e072      	b.n	800a506 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
      break;
    }
    case TIM_DMA_CC4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a424:	4a3d      	ldr	r2, [pc, #244]	@ (800a51c <HAL_TIM_DMABurst_MultiReadStart+0x290>)
 800a426:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a42c:	4a3c      	ldr	r2, [pc, #240]	@ (800a520 <HAL_TIM_DMABurst_MultiReadStart+0x294>)
 800a42e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a434:	4a38      	ldr	r2, [pc, #224]	@ (800a518 <HAL_TIM_DMABurst_MultiReadStart+0x28c>)
 800a436:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	334c      	adds	r3, #76	@ 0x4c
 800a442:	4619      	mov	r1, r3
 800a444:	683a      	ldr	r2, [r7, #0]
 800a446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a448:	f7f8 f8d3 	bl	80025f2 <HAL_DMA_Start_IT>
 800a44c:	4603      	mov	r3, r0
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d042      	beq.n	800a4d8 <HAL_TIM_DMABurst_MultiReadStart+0x24c>
                           DataLength) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a452:	2301      	movs	r3, #1
 800a454:	e057      	b.n	800a506 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
      break;
    }
    case TIM_DMA_COM:
    {
      /* Set the DMA commutation callbacks */
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a45a:	4a32      	ldr	r2, [pc, #200]	@ (800a524 <HAL_TIM_DMABurst_MultiReadStart+0x298>)
 800a45c:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a462:	4a31      	ldr	r2, [pc, #196]	@ (800a528 <HAL_TIM_DMABurst_MultiReadStart+0x29c>)
 800a464:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a46a:	4a2b      	ldr	r2, [pc, #172]	@ (800a518 <HAL_TIM_DMABurst_MultiReadStart+0x28c>)
 800a46c:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	334c      	adds	r3, #76	@ 0x4c
 800a478:	4619      	mov	r1, r3
 800a47a:	683a      	ldr	r2, [r7, #0]
 800a47c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a47e:	f7f8 f8b8 	bl	80025f2 <HAL_DMA_Start_IT>
 800a482:	4603      	mov	r3, r0
 800a484:	2b00      	cmp	r3, #0
 800a486:	d029      	beq.n	800a4dc <HAL_TIM_DMABurst_MultiReadStart+0x250>
                           DataLength) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a488:	2301      	movs	r3, #1
 800a48a:	e03c      	b.n	800a506 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
      break;
    }
    case TIM_DMA_TRIGGER:
    {
      /* Set the DMA trigger callbacks */
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a490:	4a26      	ldr	r2, [pc, #152]	@ (800a52c <HAL_TIM_DMABurst_MultiReadStart+0x2a0>)
 800a492:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a498:	4a25      	ldr	r2, [pc, #148]	@ (800a530 <HAL_TIM_DMABurst_MultiReadStart+0x2a4>)
 800a49a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4a0:	4a1d      	ldr	r2, [pc, #116]	@ (800a518 <HAL_TIM_DMABurst_MultiReadStart+0x28c>)
 800a4a2:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	334c      	adds	r3, #76	@ 0x4c
 800a4ae:	4619      	mov	r1, r3
 800a4b0:	683a      	ldr	r2, [r7, #0]
 800a4b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4b4:	f7f8 f89d 	bl	80025f2 <HAL_DMA_Start_IT>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d010      	beq.n	800a4e0 <HAL_TIM_DMABurst_MultiReadStart+0x254>
                           DataLength) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800a4be:	2301      	movs	r3, #1
 800a4c0:	e021      	b.n	800a506 <HAL_TIM_DMABurst_MultiReadStart+0x27a>
      }
      break;
    }
    default:
      status = HAL_ERROR;
 800a4c2:	2301      	movs	r3, #1
 800a4c4:	75fb      	strb	r3, [r7, #23]
      break;
 800a4c6:	e00c      	b.n	800a4e2 <HAL_TIM_DMABurst_MultiReadStart+0x256>
      break;
 800a4c8:	bf00      	nop
 800a4ca:	e00a      	b.n	800a4e2 <HAL_TIM_DMABurst_MultiReadStart+0x256>
      break;
 800a4cc:	bf00      	nop
 800a4ce:	e008      	b.n	800a4e2 <HAL_TIM_DMABurst_MultiReadStart+0x256>
      break;
 800a4d0:	bf00      	nop
 800a4d2:	e006      	b.n	800a4e2 <HAL_TIM_DMABurst_MultiReadStart+0x256>
      break;
 800a4d4:	bf00      	nop
 800a4d6:	e004      	b.n	800a4e2 <HAL_TIM_DMABurst_MultiReadStart+0x256>
      break;
 800a4d8:	bf00      	nop
 800a4da:	e002      	b.n	800a4e2 <HAL_TIM_DMABurst_MultiReadStart+0x256>
      break;
 800a4dc:	bf00      	nop
 800a4de:	e000      	b.n	800a4e2 <HAL_TIM_DMABurst_MultiReadStart+0x256>
      break;
 800a4e0:	bf00      	nop
  }

  if (status == HAL_OK)
 800a4e2:	7dfb      	ldrb	r3, [r7, #23]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d10d      	bne.n	800a504 <HAL_TIM_DMABurst_MultiReadStart+0x278>
  {
    /* Configure the DMA Burst Mode */
    htim->Instance->DCR = (BurstBaseAddress | BurstLength);
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	68b9      	ldr	r1, [r7, #8]
 800a4ee:	6a3a      	ldr	r2, [r7, #32]
 800a4f0:	430a      	orrs	r2, r1
 800a4f2:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Enable the TIM DMA Request */
    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	68d9      	ldr	r1, [r3, #12]
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	687a      	ldr	r2, [r7, #4]
 800a500:	430a      	orrs	r2, r1
 800a502:	60da      	str	r2, [r3, #12]
  }

  /* Return function status */
  return status;
 800a504:	7dfb      	ldrb	r3, [r7, #23]
}
 800a506:	4618      	mov	r0, r3
 800a508:	3718      	adds	r7, #24
 800a50a:	46bd      	mov	sp, r7
 800a50c:	bd80      	pop	{r7, pc}
 800a50e:	bf00      	nop
 800a510:	0800b02d 	.word	0x0800b02d
 800a514:	0800b05b 	.word	0x0800b05b
 800a518:	0800ad5b 	.word	0x0800ad5b
 800a51c:	0800aefd 	.word	0x0800aefd
 800a520:	0800afc5 	.word	0x0800afc5
 800a524:	0800dc8d 	.word	0x0800dc8d
 800a528:	0800dcb1 	.word	0x0800dcb1
 800a52c:	0800b077 	.word	0x0800b077
 800a530:	0800b0a5 	.word	0x0800b0a5

0800a534 <HAL_TIM_DMABurst_ReadStop>:
  * @param  htim TIM handle
  * @param  BurstRequestSrc TIM DMA Request sources to disable.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b084      	sub	sp, #16
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
 800a53c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a53e:	2300      	movs	r3, #0
 800a540:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));

  /* Abort the DMA transfer (at least disable the DMA stream) */
  switch (BurstRequestSrc)
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a548:	d050      	beq.n	800a5ec <HAL_TIM_DMABurst_ReadStop+0xb8>
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a550:	d852      	bhi.n	800a5f8 <HAL_TIM_DMABurst_ReadStop+0xc4>
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a558:	d042      	beq.n	800a5e0 <HAL_TIM_DMABurst_ReadStop+0xac>
 800a55a:	683b      	ldr	r3, [r7, #0]
 800a55c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a560:	d84a      	bhi.n	800a5f8 <HAL_TIM_DMABurst_ReadStop+0xc4>
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a568:	d034      	beq.n	800a5d4 <HAL_TIM_DMABurst_ReadStop+0xa0>
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a570:	d842      	bhi.n	800a5f8 <HAL_TIM_DMABurst_ReadStop+0xc4>
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a578:	d026      	beq.n	800a5c8 <HAL_TIM_DMABurst_ReadStop+0x94>
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a580:	d83a      	bhi.n	800a5f8 <HAL_TIM_DMABurst_ReadStop+0xc4>
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a588:	d018      	beq.n	800a5bc <HAL_TIM_DMABurst_ReadStop+0x88>
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a590:	d832      	bhi.n	800a5f8 <HAL_TIM_DMABurst_ReadStop+0xc4>
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a598:	d004      	beq.n	800a5a4 <HAL_TIM_DMABurst_ReadStop+0x70>
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5a0:	d006      	beq.n	800a5b0 <HAL_TIM_DMABurst_ReadStop+0x7c>
 800a5a2:	e029      	b.n	800a5f8 <HAL_TIM_DMABurst_ReadStop+0xc4>
  {
    case TIM_DMA_UPDATE:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	6a1b      	ldr	r3, [r3, #32]
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	f7f8 f8ea 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800a5ae:	e026      	b.n	800a5fe <HAL_TIM_DMABurst_ReadStop+0xca>
    }
    case TIM_DMA_CC1:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	f7f8 f8e4 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800a5ba:	e020      	b.n	800a5fe <HAL_TIM_DMABurst_ReadStop+0xca>
    }
    case TIM_DMA_CC2:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	f7f8 f8de 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800a5c6:	e01a      	b.n	800a5fe <HAL_TIM_DMABurst_ReadStop+0xca>
    }
    case TIM_DMA_CC3:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	f7f8 f8d8 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800a5d2:	e014      	b.n	800a5fe <HAL_TIM_DMABurst_ReadStop+0xca>
    }
    case TIM_DMA_CC4:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5d8:	4618      	mov	r0, r3
 800a5da:	f7f8 f8d2 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800a5de:	e00e      	b.n	800a5fe <HAL_TIM_DMABurst_ReadStop+0xca>
    }
    case TIM_DMA_COM:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	f7f8 f8cc 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800a5ea:	e008      	b.n	800a5fe <HAL_TIM_DMABurst_ReadStop+0xca>
    }
    case TIM_DMA_TRIGGER:
    {
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	f7f8 f8c6 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800a5f6:	e002      	b.n	800a5fe <HAL_TIM_DMABurst_ReadStop+0xca>
    }
    default:
      status = HAL_ERROR;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	73fb      	strb	r3, [r7, #15]
      break;
 800a5fc:	bf00      	nop
  }

  if (status == HAL_OK)
 800a5fe:	7bfb      	ldrb	r3, [r7, #15]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d10c      	bne.n	800a61e <HAL_TIM_DMABurst_ReadStop+0xea>
  {
    /* Disable the TIM Update DMA request */
    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	68d9      	ldr	r1, [r3, #12]
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	43da      	mvns	r2, r3
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	400a      	ands	r2, r1
 800a614:	60da      	str	r2, [r3, #12]

    /* Change the DMA burst operation state */
    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2201      	movs	r2, #1
 800a61a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
  }

  /* Return function status */
  return status;
 800a61e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a620:	4618      	mov	r0, r3
 800a622:	3710      	adds	r7, #16
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}

0800a628 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800a628:	b480      	push	{r7}
 800a62a:	b083      	sub	sp, #12
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
 800a630:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a638:	2b01      	cmp	r3, #1
 800a63a:	d101      	bne.n	800a640 <HAL_TIM_GenerateEvent+0x18>
 800a63c:	2302      	movs	r3, #2
 800a63e:	e014      	b.n	800a66a <HAL_TIM_GenerateEvent+0x42>
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2201      	movs	r2, #1
 800a644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2202      	movs	r2, #2
 800a64c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	683a      	ldr	r2, [r7, #0]
 800a656:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2201      	movs	r2, #1
 800a65c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2200      	movs	r2, #0
 800a664:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800a668:	2300      	movs	r3, #0
}
 800a66a:	4618      	mov	r0, r3
 800a66c:	370c      	adds	r7, #12
 800a66e:	46bd      	mov	sp, r7
 800a670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a674:	4770      	bx	lr

0800a676 <HAL_TIM_ConfigOCrefClear>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim,
                                           const TIM_ClearInputConfigTypeDef *sClearInputConfig,
                                           uint32_t Channel)
{
 800a676:	b580      	push	{r7, lr}
 800a678:	b086      	sub	sp, #24
 800a67a:	af00      	add	r7, sp, #0
 800a67c:	60f8      	str	r0, [r7, #12]
 800a67e:	60b9      	str	r1, [r7, #8]
 800a680:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a682:	2300      	movs	r3, #0
 800a684:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_TIM_OCXREF_CLEAR_INSTANCE(htim->Instance));
  assert_param(IS_TIM_CLEARINPUT_SOURCE(sClearInputConfig->ClearInputSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a68c:	2b01      	cmp	r3, #1
 800a68e:	d101      	bne.n	800a694 <HAL_TIM_ConfigOCrefClear+0x1e>
 800a690:	2302      	movs	r3, #2
 800a692:	e0b9      	b.n	800a808 <HAL_TIM_ConfigOCrefClear+0x192>
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	2201      	movs	r2, #1
 800a698:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	2202      	movs	r2, #2
 800a6a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  switch (sClearInputConfig->ClearInputSource)
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	685b      	ldr	r3, [r3, #4]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d002      	beq.n	800a6b2 <HAL_TIM_ConfigOCrefClear+0x3c>
 800a6ac:	2b01      	cmp	r3, #1
 800a6ae:	d009      	beq.n	800a6c4 <HAL_TIM_ConfigOCrefClear+0x4e>
 800a6b0:	e021      	b.n	800a6f6 <HAL_TIM_ConfigOCrefClear+0x80>
  {
    case TIM_CLEARINPUTSOURCE_NONE:
    {
      /* Clear the OCREF clear selection bit and the the ETR Bits */
      CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	689a      	ldr	r2, [r3, #8]
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 800a6c0:	609a      	str	r2, [r3, #8]
      break;
 800a6c2:	e01b      	b.n	800a6fc <HAL_TIM_ConfigOCrefClear+0x86>
      assert_param(IS_TIM_CLEARINPUT_POLARITY(sClearInputConfig->ClearInputPolarity));
      assert_param(IS_TIM_CLEARINPUT_PRESCALER(sClearInputConfig->ClearInputPrescaler));
      assert_param(IS_TIM_CLEARINPUT_FILTER(sClearInputConfig->ClearInputFilter));

      /* When OCRef clear feature is used with ETR source, ETR prescaler must be off */
      if (sClearInputConfig->ClearInputPrescaler != TIM_CLEARINPUTPRESCALER_DIV1)
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	68db      	ldr	r3, [r3, #12]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d009      	beq.n	800a6e0 <HAL_TIM_ConfigOCrefClear+0x6a>
      {
        htim->State = HAL_TIM_STATE_READY;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	2201      	movs	r2, #1
 800a6d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        __HAL_UNLOCK(htim);
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 800a6dc:	2301      	movs	r3, #1
 800a6de:	e093      	b.n	800a808 <HAL_TIM_ConfigOCrefClear+0x192>
      }

      TIM_ETR_SetConfig(htim->Instance,
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	6818      	ldr	r0, [r3, #0]
                        sClearInputConfig->ClearInputPrescaler,
 800a6e4:	68bb      	ldr	r3, [r7, #8]
 800a6e6:	68d9      	ldr	r1, [r3, #12]
                        sClearInputConfig->ClearInputPolarity,
 800a6e8:	68bb      	ldr	r3, [r7, #8]
 800a6ea:	689a      	ldr	r2, [r3, #8]
                        sClearInputConfig->ClearInputFilter);
 800a6ec:	68bb      	ldr	r3, [r7, #8]
 800a6ee:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800a6f0:	f001 f976 	bl	800b9e0 <TIM_ETR_SetConfig>
      break;
 800a6f4:	e002      	b.n	800a6fc <HAL_TIM_ConfigOCrefClear+0x86>
    }

    default:
      status = HAL_ERROR;
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	75fb      	strb	r3, [r7, #23]
      break;
 800a6fa:	bf00      	nop
  }

  if (status == HAL_OK)
 800a6fc:	7dfb      	ldrb	r3, [r7, #23]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d179      	bne.n	800a7f6 <HAL_TIM_ConfigOCrefClear+0x180>
  {
    switch (Channel)
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2b0c      	cmp	r3, #12
 800a706:	d875      	bhi.n	800a7f4 <HAL_TIM_ConfigOCrefClear+0x17e>
 800a708:	a201      	add	r2, pc, #4	@ (adr r2, 800a710 <HAL_TIM_ConfigOCrefClear+0x9a>)
 800a70a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a70e:	bf00      	nop
 800a710:	0800a745 	.word	0x0800a745
 800a714:	0800a7f5 	.word	0x0800a7f5
 800a718:	0800a7f5 	.word	0x0800a7f5
 800a71c:	0800a7f5 	.word	0x0800a7f5
 800a720:	0800a771 	.word	0x0800a771
 800a724:	0800a7f5 	.word	0x0800a7f5
 800a728:	0800a7f5 	.word	0x0800a7f5
 800a72c:	0800a7f5 	.word	0x0800a7f5
 800a730:	0800a79d 	.word	0x0800a79d
 800a734:	0800a7f5 	.word	0x0800a7f5
 800a738:	0800a7f5 	.word	0x0800a7f5
 800a73c:	0800a7f5 	.word	0x0800a7f5
 800a740:	0800a7c9 	.word	0x0800a7c9
    {
      case TIM_CHANNEL_1:
      {
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 800a744:	68bb      	ldr	r3, [r7, #8]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d008      	beq.n	800a75e <HAL_TIM_ConfigOCrefClear+0xe8>
        {
          /* Enable the OCREF clear feature for Channel 1 */
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	699a      	ldr	r2, [r3, #24]
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a75a:	619a      	str	r2, [r3, #24]
        else
        {
          /* Disable the OCREF clear feature for Channel 1 */
          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
        }
        break;
 800a75c:	e04b      	b.n	800a7f6 <HAL_TIM_ConfigOCrefClear+0x180>
          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	699a      	ldr	r2, [r3, #24]
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a76c:	619a      	str	r2, [r3, #24]
        break;
 800a76e:	e042      	b.n	800a7f6 <HAL_TIM_ConfigOCrefClear+0x180>
      }
      case TIM_CHANNEL_2:
      {
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d008      	beq.n	800a78a <HAL_TIM_ConfigOCrefClear+0x114>
        {
          /* Enable the OCREF clear feature for Channel 2 */
          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	699a      	ldr	r2, [r3, #24]
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a786:	619a      	str	r2, [r3, #24]
        else
        {
          /* Disable the OCREF clear feature for Channel 2 */
          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
        }
        break;
 800a788:	e035      	b.n	800a7f6 <HAL_TIM_ConfigOCrefClear+0x180>
          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	699a      	ldr	r2, [r3, #24]
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a798:	619a      	str	r2, [r3, #24]
        break;
 800a79a:	e02c      	b.n	800a7f6 <HAL_TIM_ConfigOCrefClear+0x180>
      }
      case TIM_CHANNEL_3:
      {
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d008      	beq.n	800a7b6 <HAL_TIM_ConfigOCrefClear+0x140>
        {
          /* Enable the OCREF clear feature for Channel 3 */
          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	69da      	ldr	r2, [r3, #28]
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a7b2:	61da      	str	r2, [r3, #28]
        else
        {
          /* Disable the OCREF clear feature for Channel 3 */
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
        }
        break;
 800a7b4:	e01f      	b.n	800a7f6 <HAL_TIM_ConfigOCrefClear+0x180>
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	69da      	ldr	r2, [r3, #28]
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a7c4:	61da      	str	r2, [r3, #28]
        break;
 800a7c6:	e016      	b.n	800a7f6 <HAL_TIM_ConfigOCrefClear+0x180>
      }
      case TIM_CHANNEL_4:
      {
        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
 800a7c8:	68bb      	ldr	r3, [r7, #8]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d008      	beq.n	800a7e2 <HAL_TIM_ConfigOCrefClear+0x16c>
        {
          /* Enable the OCREF clear feature for Channel 4 */
          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	69da      	ldr	r2, [r3, #28]
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a7de:	61da      	str	r2, [r3, #28]
        else
        {
          /* Disable the OCREF clear feature for Channel 4 */
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
        }
        break;
 800a7e0:	e009      	b.n	800a7f6 <HAL_TIM_ConfigOCrefClear+0x180>
          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	69da      	ldr	r2, [r3, #28]
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a7f0:	61da      	str	r2, [r3, #28]
        break;
 800a7f2:	e000      	b.n	800a7f6 <HAL_TIM_ConfigOCrefClear+0x180>
      }
      default:
        break;
 800a7f4:	bf00      	nop
    }
  }

  htim->State = HAL_TIM_STATE_READY;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	2201      	movs	r2, #1
 800a7fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	2200      	movs	r2, #0
 800a802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a806:	7dfb      	ldrb	r3, [r7, #23]
}
 800a808:	4618      	mov	r0, r3
 800a80a:	3718      	adds	r7, #24
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bd80      	pop	{r7, pc}

0800a810 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b084      	sub	sp, #16
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
 800a818:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a81a:	2300      	movs	r3, #0
 800a81c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a824:	2b01      	cmp	r3, #1
 800a826:	d101      	bne.n	800a82c <HAL_TIM_ConfigClockSource+0x1c>
 800a828:	2302      	movs	r3, #2
 800a82a:	e0b4      	b.n	800a996 <HAL_TIM_ConfigClockSource+0x186>
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2201      	movs	r2, #1
 800a830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2202      	movs	r2, #2
 800a838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	689b      	ldr	r3, [r3, #8]
 800a842:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a84a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a84c:	68bb      	ldr	r3, [r7, #8]
 800a84e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a852:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	68ba      	ldr	r2, [r7, #8]
 800a85a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a864:	d03e      	beq.n	800a8e4 <HAL_TIM_ConfigClockSource+0xd4>
 800a866:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a86a:	f200 8087 	bhi.w	800a97c <HAL_TIM_ConfigClockSource+0x16c>
 800a86e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a872:	f000 8086 	beq.w	800a982 <HAL_TIM_ConfigClockSource+0x172>
 800a876:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a87a:	d87f      	bhi.n	800a97c <HAL_TIM_ConfigClockSource+0x16c>
 800a87c:	2b70      	cmp	r3, #112	@ 0x70
 800a87e:	d01a      	beq.n	800a8b6 <HAL_TIM_ConfigClockSource+0xa6>
 800a880:	2b70      	cmp	r3, #112	@ 0x70
 800a882:	d87b      	bhi.n	800a97c <HAL_TIM_ConfigClockSource+0x16c>
 800a884:	2b60      	cmp	r3, #96	@ 0x60
 800a886:	d050      	beq.n	800a92a <HAL_TIM_ConfigClockSource+0x11a>
 800a888:	2b60      	cmp	r3, #96	@ 0x60
 800a88a:	d877      	bhi.n	800a97c <HAL_TIM_ConfigClockSource+0x16c>
 800a88c:	2b50      	cmp	r3, #80	@ 0x50
 800a88e:	d03c      	beq.n	800a90a <HAL_TIM_ConfigClockSource+0xfa>
 800a890:	2b50      	cmp	r3, #80	@ 0x50
 800a892:	d873      	bhi.n	800a97c <HAL_TIM_ConfigClockSource+0x16c>
 800a894:	2b40      	cmp	r3, #64	@ 0x40
 800a896:	d058      	beq.n	800a94a <HAL_TIM_ConfigClockSource+0x13a>
 800a898:	2b40      	cmp	r3, #64	@ 0x40
 800a89a:	d86f      	bhi.n	800a97c <HAL_TIM_ConfigClockSource+0x16c>
 800a89c:	2b30      	cmp	r3, #48	@ 0x30
 800a89e:	d064      	beq.n	800a96a <HAL_TIM_ConfigClockSource+0x15a>
 800a8a0:	2b30      	cmp	r3, #48	@ 0x30
 800a8a2:	d86b      	bhi.n	800a97c <HAL_TIM_ConfigClockSource+0x16c>
 800a8a4:	2b20      	cmp	r3, #32
 800a8a6:	d060      	beq.n	800a96a <HAL_TIM_ConfigClockSource+0x15a>
 800a8a8:	2b20      	cmp	r3, #32
 800a8aa:	d867      	bhi.n	800a97c <HAL_TIM_ConfigClockSource+0x16c>
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d05c      	beq.n	800a96a <HAL_TIM_ConfigClockSource+0x15a>
 800a8b0:	2b10      	cmp	r3, #16
 800a8b2:	d05a      	beq.n	800a96a <HAL_TIM_ConfigClockSource+0x15a>
 800a8b4:	e062      	b.n	800a97c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a8be:	683b      	ldr	r3, [r7, #0]
 800a8c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a8c6:	f001 f88b 	bl	800b9e0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	689b      	ldr	r3, [r3, #8]
 800a8d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a8d2:	68bb      	ldr	r3, [r7, #8]
 800a8d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a8d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	68ba      	ldr	r2, [r7, #8]
 800a8e0:	609a      	str	r2, [r3, #8]
      break;
 800a8e2:	e04f      	b.n	800a984 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a8f4:	f001 f874 	bl	800b9e0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	689a      	ldr	r2, [r3, #8]
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a906:	609a      	str	r2, [r3, #8]
      break;
 800a908:	e03c      	b.n	800a984 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a916:	461a      	mov	r2, r3
 800a918:	f000 ff32 	bl	800b780 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	2150      	movs	r1, #80	@ 0x50
 800a922:	4618      	mov	r0, r3
 800a924:	f001 f841 	bl	800b9aa <TIM_ITRx_SetConfig>
      break;
 800a928:	e02c      	b.n	800a984 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a936:	461a      	mov	r2, r3
 800a938:	f000 ff8e 	bl	800b858 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	2160      	movs	r1, #96	@ 0x60
 800a942:	4618      	mov	r0, r3
 800a944:	f001 f831 	bl	800b9aa <TIM_ITRx_SetConfig>
      break;
 800a948:	e01c      	b.n	800a984 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a956:	461a      	mov	r2, r3
 800a958:	f000 ff12 	bl	800b780 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	2140      	movs	r1, #64	@ 0x40
 800a962:	4618      	mov	r0, r3
 800a964:	f001 f821 	bl	800b9aa <TIM_ITRx_SetConfig>
      break;
 800a968:	e00c      	b.n	800a984 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681a      	ldr	r2, [r3, #0]
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	4619      	mov	r1, r3
 800a974:	4610      	mov	r0, r2
 800a976:	f001 f818 	bl	800b9aa <TIM_ITRx_SetConfig>
      break;
 800a97a:	e003      	b.n	800a984 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a97c:	2301      	movs	r3, #1
 800a97e:	73fb      	strb	r3, [r7, #15]
      break;
 800a980:	e000      	b.n	800a984 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a982:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2201      	movs	r2, #1
 800a988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2200      	movs	r2, #0
 800a990:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a994:	7bfb      	ldrb	r3, [r7, #15]
}
 800a996:	4618      	mov	r0, r3
 800a998:	3710      	adds	r7, #16
 800a99a:	46bd      	mov	sp, r7
 800a99c:	bd80      	pop	{r7, pc}

0800a99e <HAL_TIM_ConfigTI1Input>:
  *            @arg TIM_TI1SELECTION_XORCOMBINATION: The TIMx_CH1, CH2 and CH3
  *            pins are connected to the TI1 input (XOR combination)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)
{
 800a99e:	b480      	push	{r7}
 800a9a0:	b085      	sub	sp, #20
 800a9a2:	af00      	add	r7, sp, #0
 800a9a4:	6078      	str	r0, [r7, #4]
 800a9a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TI1SELECTION(TI1_Selection));

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	685b      	ldr	r3, [r3, #4]
 800a9ae:	60fb      	str	r3, [r7, #12]

  /* Reset the TI1 selection */
  tmpcr2 &= ~TIM_CR2_TI1S;
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a9b6:	60fb      	str	r3, [r7, #12]

  /* Set the TI1 selection */
  tmpcr2 |= TI1_Selection;
 800a9b8:	68fa      	ldr	r2, [r7, #12]
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	4313      	orrs	r3, r2
 800a9be:	60fb      	str	r3, [r7, #12]

  /* Write to TIMxCR2 */
  htim->Instance->CR2 = tmpcr2;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	68fa      	ldr	r2, [r7, #12]
 800a9c6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a9c8:	2300      	movs	r3, #0
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	3714      	adds	r7, #20
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d4:	4770      	bx	lr

0800a9d6 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a9d6:	b580      	push	{r7, lr}
 800a9d8:	b082      	sub	sp, #8
 800a9da:	af00      	add	r7, sp, #0
 800a9dc:	6078      	str	r0, [r7, #4]
 800a9de:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a9e6:	2b01      	cmp	r3, #1
 800a9e8:	d101      	bne.n	800a9ee <HAL_TIM_SlaveConfigSynchro+0x18>
 800a9ea:	2302      	movs	r3, #2
 800a9ec:	e031      	b.n	800aa52 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	2201      	movs	r2, #1
 800a9f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	2202      	movs	r2, #2
 800a9fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800a9fe:	6839      	ldr	r1, [r7, #0]
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f000 fdb9 	bl	800b578 <TIM_SlaveTimer_SetConfig>
 800aa06:	4603      	mov	r3, r0
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d009      	beq.n	800aa20 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2201      	movs	r2, #1
 800aa10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2200      	movs	r2, #0
 800aa18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800aa1c:	2301      	movs	r3, #1
 800aa1e:	e018      	b.n	800aa52 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	68da      	ldr	r2, [r3, #12]
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aa2e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	68da      	ldr	r2, [r3, #12]
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800aa3e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2201      	movs	r2, #1
 800aa44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800aa50:	2300      	movs	r3, #0
}
 800aa52:	4618      	mov	r0, r3
 800aa54:	3708      	adds	r7, #8
 800aa56:	46bd      	mov	sp, r7
 800aa58:	bd80      	pop	{r7, pc}

0800aa5a <HAL_TIM_SlaveConfigSynchro_IT>:
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim,
                                                const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800aa5a:	b580      	push	{r7, lr}
 800aa5c:	b082      	sub	sp, #8
 800aa5e:	af00      	add	r7, sp, #0
 800aa60:	6078      	str	r0, [r7, #4]
 800aa62:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aa6a:	2b01      	cmp	r3, #1
 800aa6c:	d101      	bne.n	800aa72 <HAL_TIM_SlaveConfigSynchro_IT+0x18>
 800aa6e:	2302      	movs	r3, #2
 800aa70:	e031      	b.n	800aad6 <HAL_TIM_SlaveConfigSynchro_IT+0x7c>
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	2201      	movs	r2, #1
 800aa76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2202      	movs	r2, #2
 800aa7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800aa82:	6839      	ldr	r1, [r7, #0]
 800aa84:	6878      	ldr	r0, [r7, #4]
 800aa86:	f000 fd77 	bl	800b578 <TIM_SlaveTimer_SetConfig>
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d009      	beq.n	800aaa4 <HAL_TIM_SlaveConfigSynchro_IT+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2201      	movs	r2, #1
 800aa94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	e018      	b.n	800aad6 <HAL_TIM_SlaveConfigSynchro_IT+0x7c>
  }

  /* Enable Trigger Interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	68da      	ldr	r2, [r3, #12]
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aab2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	68da      	ldr	r2, [r3, #12]
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800aac2:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2201      	movs	r2, #1
 800aac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2200      	movs	r2, #0
 800aad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800aad4:	2300      	movs	r3, #0
}
 800aad6:	4618      	mov	r0, r3
 800aad8:	3708      	adds	r7, #8
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}

0800aade <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aade:	b480      	push	{r7}
 800aae0:	b085      	sub	sp, #20
 800aae2:	af00      	add	r7, sp, #0
 800aae4:	6078      	str	r0, [r7, #4]
 800aae6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800aae8:	2300      	movs	r3, #0
 800aaea:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	2b0c      	cmp	r3, #12
 800aaf0:	d830      	bhi.n	800ab54 <HAL_TIM_ReadCapturedValue+0x76>
 800aaf2:	a201      	add	r2, pc, #4	@ (adr r2, 800aaf8 <HAL_TIM_ReadCapturedValue+0x1a>)
 800aaf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaf8:	0800ab2d 	.word	0x0800ab2d
 800aafc:	0800ab55 	.word	0x0800ab55
 800ab00:	0800ab55 	.word	0x0800ab55
 800ab04:	0800ab55 	.word	0x0800ab55
 800ab08:	0800ab37 	.word	0x0800ab37
 800ab0c:	0800ab55 	.word	0x0800ab55
 800ab10:	0800ab55 	.word	0x0800ab55
 800ab14:	0800ab55 	.word	0x0800ab55
 800ab18:	0800ab41 	.word	0x0800ab41
 800ab1c:	0800ab55 	.word	0x0800ab55
 800ab20:	0800ab55 	.word	0x0800ab55
 800ab24:	0800ab55 	.word	0x0800ab55
 800ab28:	0800ab4b 	.word	0x0800ab4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab32:	60fb      	str	r3, [r7, #12]

      break;
 800ab34:	e00f      	b.n	800ab56 <HAL_TIM_ReadCapturedValue+0x78>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab3c:	60fb      	str	r3, [r7, #12]

      break;
 800ab3e:	e00a      	b.n	800ab56 <HAL_TIM_ReadCapturedValue+0x78>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab46:	60fb      	str	r3, [r7, #12]

      break;
 800ab48:	e005      	b.n	800ab56 <HAL_TIM_ReadCapturedValue+0x78>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab50:	60fb      	str	r3, [r7, #12]

      break;
 800ab52:	e000      	b.n	800ab56 <HAL_TIM_ReadCapturedValue+0x78>
    }

    default:
      break;
 800ab54:	bf00      	nop
  }

  return tmpreg;
 800ab56:	68fb      	ldr	r3, [r7, #12]
}
 800ab58:	4618      	mov	r0, r3
 800ab5a:	3714      	adds	r7, #20
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab62:	4770      	bx	lr
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab64:	b480      	push	{r7}
 800ab66:	b083      	sub	sp, #12
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ab6c:	bf00      	nop
 800ab6e:	370c      	adds	r7, #12
 800ab70:	46bd      	mov	sp, r7
 800ab72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab76:	4770      	bx	lr

0800ab78 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800ab78:	b480      	push	{r7}
 800ab7a:	b083      	sub	sp, #12
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800ab80:	bf00      	nop
 800ab82:	370c      	adds	r7, #12
 800ab84:	46bd      	mov	sp, r7
 800ab86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8a:	4770      	bx	lr

0800ab8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab8c:	b480      	push	{r7}
 800ab8e:	b083      	sub	sp, #12
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ab94:	bf00      	nop
 800ab96:	370c      	adds	r7, #12
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9e:	4770      	bx	lr

0800aba0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800aba0:	b480      	push	{r7}
 800aba2:	b083      	sub	sp, #12
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800aba8:	bf00      	nop
 800abaa:	370c      	adds	r7, #12
 800abac:	46bd      	mov	sp, r7
 800abae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb2:	4770      	bx	lr

0800abb4 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800abb4:	b480      	push	{r7}
 800abb6:	b083      	sub	sp, #12
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800abbc:	bf00      	nop
 800abbe:	370c      	adds	r7, #12
 800abc0:	46bd      	mov	sp, r7
 800abc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc6:	4770      	bx	lr

0800abc8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800abc8:	b480      	push	{r7}
 800abca:	b083      	sub	sp, #12
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800abd0:	bf00      	nop
 800abd2:	370c      	adds	r7, #12
 800abd4:	46bd      	mov	sp, r7
 800abd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abda:	4770      	bx	lr

0800abdc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800abdc:	b480      	push	{r7}
 800abde:	b083      	sub	sp, #12
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800abe4:	bf00      	nop
 800abe6:	370c      	adds	r7, #12
 800abe8:	46bd      	mov	sp, r7
 800abea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abee:	4770      	bx	lr

0800abf0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800abf0:	b480      	push	{r7}
 800abf2:	b083      	sub	sp, #12
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800abf8:	bf00      	nop
 800abfa:	370c      	adds	r7, #12
 800abfc:	46bd      	mov	sp, r7
 800abfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac02:	4770      	bx	lr

0800ac04 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800ac04:	b480      	push	{r7}
 800ac06:	b083      	sub	sp, #12
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800ac0c:	bf00      	nop
 800ac0e:	370c      	adds	r7, #12
 800ac10:	46bd      	mov	sp, r7
 800ac12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac16:	4770      	bx	lr

0800ac18 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800ac18:	b480      	push	{r7}
 800ac1a:	b083      	sub	sp, #12
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800ac20:	bf00      	nop
 800ac22:	370c      	adds	r7, #12
 800ac24:	46bd      	mov	sp, r7
 800ac26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2a:	4770      	bx	lr

0800ac2c <HAL_TIM_Base_GetState>:
  * @brief  Return the TIM Base handle state.
  * @param  htim TIM Base handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(const TIM_HandleTypeDef *htim)
{
 800ac2c:	b480      	push	{r7}
 800ac2e:	b083      	sub	sp, #12
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
  return htim->State;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ac3a:	b2db      	uxtb	r3, r3
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	370c      	adds	r7, #12
 800ac40:	46bd      	mov	sp, r7
 800ac42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac46:	4770      	bx	lr

0800ac48 <HAL_TIM_OC_GetState>:
  * @brief  Return the TIM OC handle state.
  * @param  htim TIM Output Compare handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(const TIM_HandleTypeDef *htim)
{
 800ac48:	b480      	push	{r7}
 800ac4a:	b083      	sub	sp, #12
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
  return htim->State;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ac56:	b2db      	uxtb	r3, r3
}
 800ac58:	4618      	mov	r0, r3
 800ac5a:	370c      	adds	r7, #12
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac62:	4770      	bx	lr

0800ac64 <HAL_TIM_PWM_GetState>:
  * @brief  Return the TIM PWM handle state.
  * @param  htim TIM handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(const TIM_HandleTypeDef *htim)
{
 800ac64:	b480      	push	{r7}
 800ac66:	b083      	sub	sp, #12
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
  return htim->State;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ac72:	b2db      	uxtb	r3, r3
}
 800ac74:	4618      	mov	r0, r3
 800ac76:	370c      	adds	r7, #12
 800ac78:	46bd      	mov	sp, r7
 800ac7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7e:	4770      	bx	lr

0800ac80 <HAL_TIM_IC_GetState>:
  * @brief  Return the TIM Input Capture handle state.
  * @param  htim TIM IC handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(const TIM_HandleTypeDef *htim)
{
 800ac80:	b480      	push	{r7}
 800ac82:	b083      	sub	sp, #12
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
  return htim->State;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ac8e:	b2db      	uxtb	r3, r3
}
 800ac90:	4618      	mov	r0, r3
 800ac92:	370c      	adds	r7, #12
 800ac94:	46bd      	mov	sp, r7
 800ac96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9a:	4770      	bx	lr

0800ac9c <HAL_TIM_OnePulse_GetState>:
  * @brief  Return the TIM One Pulse Mode handle state.
  * @param  htim TIM OPM handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(const TIM_HandleTypeDef *htim)
{
 800ac9c:	b480      	push	{r7}
 800ac9e:	b083      	sub	sp, #12
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	6078      	str	r0, [r7, #4]
  return htim->State;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800acaa:	b2db      	uxtb	r3, r3
}
 800acac:	4618      	mov	r0, r3
 800acae:	370c      	adds	r7, #12
 800acb0:	46bd      	mov	sp, r7
 800acb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb6:	4770      	bx	lr

0800acb8 <HAL_TIM_Encoder_GetState>:
  * @brief  Return the TIM Encoder Mode handle state.
  * @param  htim TIM Encoder Interface handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(const TIM_HandleTypeDef *htim)
{
 800acb8:	b480      	push	{r7}
 800acba:	b083      	sub	sp, #12
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
  return htim->State;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800acc6:	b2db      	uxtb	r3, r3
}
 800acc8:	4618      	mov	r0, r3
 800acca:	370c      	adds	r7, #12
 800accc:	46bd      	mov	sp, r7
 800acce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd2:	4770      	bx	lr

0800acd4 <HAL_TIM_GetActiveChannel>:
  * @brief  Return the TIM Encoder Mode handle state.
  * @param  htim TIM handle
  * @retval Active channel
  */
HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(const TIM_HandleTypeDef *htim)
{
 800acd4:	b480      	push	{r7}
 800acd6:	b083      	sub	sp, #12
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
  return htim->Channel;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	7f1b      	ldrb	r3, [r3, #28]
}
 800ace0:	4618      	mov	r0, r3
 800ace2:	370c      	adds	r7, #12
 800ace4:	46bd      	mov	sp, r7
 800ace6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acea:	4770      	bx	lr

0800acec <HAL_TIM_GetChannelState>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5
  *            @arg TIM_CHANNEL_6: TIM Channel 6
  * @retval TIM Channel state
  */
HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(const TIM_HandleTypeDef *htim,  uint32_t Channel)
{
 800acec:	b480      	push	{r7}
 800acee:	b085      	sub	sp, #20
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
 800acf4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_state;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d104      	bne.n	800ad06 <HAL_TIM_GetChannelState+0x1a>
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ad02:	b2db      	uxtb	r3, r3
 800ad04:	e013      	b.n	800ad2e <HAL_TIM_GetChannelState+0x42>
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	2b04      	cmp	r3, #4
 800ad0a:	d104      	bne.n	800ad16 <HAL_TIM_GetChannelState+0x2a>
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ad12:	b2db      	uxtb	r3, r3
 800ad14:	e00b      	b.n	800ad2e <HAL_TIM_GetChannelState+0x42>
 800ad16:	683b      	ldr	r3, [r7, #0]
 800ad18:	2b08      	cmp	r3, #8
 800ad1a:	d104      	bne.n	800ad26 <HAL_TIM_GetChannelState+0x3a>
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ad22:	b2db      	uxtb	r3, r3
 800ad24:	e003      	b.n	800ad2e <HAL_TIM_GetChannelState+0x42>
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ad2c:	b2db      	uxtb	r3, r3
 800ad2e:	73fb      	strb	r3, [r7, #15]

  return channel_state;
 800ad30:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad32:	4618      	mov	r0, r3
 800ad34:	3714      	adds	r7, #20
 800ad36:	46bd      	mov	sp, r7
 800ad38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3c:	4770      	bx	lr

0800ad3e <HAL_TIM_DMABurstState>:
  * @brief  Return actual state of a DMA burst operation.
  * @param  htim TIM handle
  * @retval DMA burst state
  */
HAL_TIM_DMABurstStateTypeDef HAL_TIM_DMABurstState(const TIM_HandleTypeDef *htim)
{
 800ad3e:	b480      	push	{r7}
 800ad40:	b083      	sub	sp, #12
 800ad42:	af00      	add	r7, sp, #0
 800ad44:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));

  return htim->DMABurstState;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800ad4c:	b2db      	uxtb	r3, r3
}
 800ad4e:	4618      	mov	r0, r3
 800ad50:	370c      	adds	r7, #12
 800ad52:	46bd      	mov	sp, r7
 800ad54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad58:	4770      	bx	lr

0800ad5a <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800ad5a:	b580      	push	{r7, lr}
 800ad5c:	b084      	sub	sp, #16
 800ad5e:	af00      	add	r7, sp, #0
 800ad60:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad66:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad6c:	687a      	ldr	r2, [r7, #4]
 800ad6e:	429a      	cmp	r2, r3
 800ad70:	d107      	bne.n	800ad82 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	2201      	movs	r2, #1
 800ad76:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	2201      	movs	r2, #1
 800ad7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ad80:	e02a      	b.n	800add8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad86:	687a      	ldr	r2, [r7, #4]
 800ad88:	429a      	cmp	r2, r3
 800ad8a:	d107      	bne.n	800ad9c <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	2202      	movs	r2, #2
 800ad90:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	2201      	movs	r2, #1
 800ad96:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ad9a:	e01d      	b.n	800add8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ada0:	687a      	ldr	r2, [r7, #4]
 800ada2:	429a      	cmp	r2, r3
 800ada4:	d107      	bne.n	800adb6 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	2204      	movs	r2, #4
 800adaa:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	2201      	movs	r2, #1
 800adb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800adb4:	e010      	b.n	800add8 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adba:	687a      	ldr	r2, [r7, #4]
 800adbc:	429a      	cmp	r2, r3
 800adbe:	d107      	bne.n	800add0 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	2208      	movs	r2, #8
 800adc4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	2201      	movs	r2, #1
 800adca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800adce:	e003      	b.n	800add8 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	2201      	movs	r2, #1
 800add4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800add8:	68f8      	ldr	r0, [r7, #12]
 800adda:	f7ff ff1d 	bl	800ac18 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	2200      	movs	r2, #0
 800ade2:	771a      	strb	r2, [r3, #28]
}
 800ade4:	bf00      	nop
 800ade6:	3710      	adds	r7, #16
 800ade8:	46bd      	mov	sp, r7
 800adea:	bd80      	pop	{r7, pc}

0800adec <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b084      	sub	sp, #16
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adf8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adfe:	687a      	ldr	r2, [r7, #4]
 800ae00:	429a      	cmp	r2, r3
 800ae02:	d10b      	bne.n	800ae1c <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	2201      	movs	r2, #1
 800ae08:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	69db      	ldr	r3, [r3, #28]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d136      	bne.n	800ae80 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	2201      	movs	r2, #1
 800ae16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ae1a:	e031      	b.n	800ae80 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae20:	687a      	ldr	r2, [r7, #4]
 800ae22:	429a      	cmp	r2, r3
 800ae24:	d10b      	bne.n	800ae3e <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	2202      	movs	r2, #2
 800ae2a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	69db      	ldr	r3, [r3, #28]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d125      	bne.n	800ae80 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	2201      	movs	r2, #1
 800ae38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ae3c:	e020      	b.n	800ae80 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae42:	687a      	ldr	r2, [r7, #4]
 800ae44:	429a      	cmp	r2, r3
 800ae46:	d10b      	bne.n	800ae60 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	2204      	movs	r2, #4
 800ae4c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	69db      	ldr	r3, [r3, #28]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d114      	bne.n	800ae80 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	2201      	movs	r2, #1
 800ae5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ae5e:	e00f      	b.n	800ae80 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae64:	687a      	ldr	r2, [r7, #4]
 800ae66:	429a      	cmp	r2, r3
 800ae68:	d10a      	bne.n	800ae80 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	2208      	movs	r2, #8
 800ae6e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	69db      	ldr	r3, [r3, #28]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d103      	bne.n	800ae80 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae80:	68f8      	ldr	r0, [r7, #12]
 800ae82:	f7ff fea1 	bl	800abc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	2200      	movs	r2, #0
 800ae8a:	771a      	strb	r2, [r3, #28]
}
 800ae8c:	bf00      	nop
 800ae8e:	3710      	adds	r7, #16
 800ae90:	46bd      	mov	sp, r7
 800ae92:	bd80      	pop	{r7, pc}

0800ae94 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b084      	sub	sp, #16
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aea0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aea6:	687a      	ldr	r2, [r7, #4]
 800aea8:	429a      	cmp	r2, r3
 800aeaa:	d103      	bne.n	800aeb4 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	2201      	movs	r2, #1
 800aeb0:	771a      	strb	r2, [r3, #28]
 800aeb2:	e019      	b.n	800aee8 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aeb8:	687a      	ldr	r2, [r7, #4]
 800aeba:	429a      	cmp	r2, r3
 800aebc:	d103      	bne.n	800aec6 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	2202      	movs	r2, #2
 800aec2:	771a      	strb	r2, [r3, #28]
 800aec4:	e010      	b.n	800aee8 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeca:	687a      	ldr	r2, [r7, #4]
 800aecc:	429a      	cmp	r2, r3
 800aece:	d103      	bne.n	800aed8 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	2204      	movs	r2, #4
 800aed4:	771a      	strb	r2, [r3, #28]
 800aed6:	e007      	b.n	800aee8 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aedc:	687a      	ldr	r2, [r7, #4]
 800aede:	429a      	cmp	r2, r3
 800aee0:	d102      	bne.n	800aee8 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	2208      	movs	r2, #8
 800aee6:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800aee8:	68f8      	ldr	r0, [r7, #12]
 800aeea:	f7ff fe77 	bl	800abdc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	2200      	movs	r2, #0
 800aef2:	771a      	strb	r2, [r3, #28]
}
 800aef4:	bf00      	nop
 800aef6:	3710      	adds	r7, #16
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bd80      	pop	{r7, pc}

0800aefc <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b084      	sub	sp, #16
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af08:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af0e:	687a      	ldr	r2, [r7, #4]
 800af10:	429a      	cmp	r2, r3
 800af12:	d10f      	bne.n	800af34 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	2201      	movs	r2, #1
 800af18:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	69db      	ldr	r3, [r3, #28]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d146      	bne.n	800afb0 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	2201      	movs	r2, #1
 800af26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	2201      	movs	r2, #1
 800af2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800af32:	e03d      	b.n	800afb0 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af38:	687a      	ldr	r2, [r7, #4]
 800af3a:	429a      	cmp	r2, r3
 800af3c:	d10f      	bne.n	800af5e <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	2202      	movs	r2, #2
 800af42:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	69db      	ldr	r3, [r3, #28]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d131      	bne.n	800afb0 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	2201      	movs	r2, #1
 800af50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	2201      	movs	r2, #1
 800af58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800af5c:	e028      	b.n	800afb0 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af62:	687a      	ldr	r2, [r7, #4]
 800af64:	429a      	cmp	r2, r3
 800af66:	d10f      	bne.n	800af88 <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2204      	movs	r2, #4
 800af6c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	69db      	ldr	r3, [r3, #28]
 800af72:	2b00      	cmp	r3, #0
 800af74:	d11c      	bne.n	800afb0 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	2201      	movs	r2, #1
 800af7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	2201      	movs	r2, #1
 800af82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800af86:	e013      	b.n	800afb0 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af8c:	687a      	ldr	r2, [r7, #4]
 800af8e:	429a      	cmp	r2, r3
 800af90:	d10e      	bne.n	800afb0 <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	2208      	movs	r2, #8
 800af96:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	69db      	ldr	r3, [r3, #28]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d107      	bne.n	800afb0 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	2201      	movs	r2, #1
 800afa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	2201      	movs	r2, #1
 800afac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 800afb0:	68f8      	ldr	r0, [r7, #12]
 800afb2:	f7ff fdf5 	bl	800aba0 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	2200      	movs	r2, #0
 800afba:	771a      	strb	r2, [r3, #28]
}
 800afbc:	bf00      	nop
 800afbe:	3710      	adds	r7, #16
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}

0800afc4 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b084      	sub	sp, #16
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afd0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afd6:	687a      	ldr	r2, [r7, #4]
 800afd8:	429a      	cmp	r2, r3
 800afda:	d103      	bne.n	800afe4 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	2201      	movs	r2, #1
 800afe0:	771a      	strb	r2, [r3, #28]
 800afe2:	e019      	b.n	800b018 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afe8:	687a      	ldr	r2, [r7, #4]
 800afea:	429a      	cmp	r2, r3
 800afec:	d103      	bne.n	800aff6 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	2202      	movs	r2, #2
 800aff2:	771a      	strb	r2, [r3, #28]
 800aff4:	e010      	b.n	800b018 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800affa:	687a      	ldr	r2, [r7, #4]
 800affc:	429a      	cmp	r2, r3
 800affe:	d103      	bne.n	800b008 <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	2204      	movs	r2, #4
 800b004:	771a      	strb	r2, [r3, #28]
 800b006:	e007      	b.n	800b018 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b00c:	687a      	ldr	r2, [r7, #4]
 800b00e:	429a      	cmp	r2, r3
 800b010:	d102      	bne.n	800b018 <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	2208      	movs	r2, #8
 800b016:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800b018:	68f8      	ldr	r0, [r7, #12]
 800b01a:	f7ff fdcb 	bl	800abb4 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	2200      	movs	r2, #0
 800b022:	771a      	strb	r2, [r3, #28]
}
 800b024:	bf00      	nop
 800b026:	3710      	adds	r7, #16
 800b028:	46bd      	mov	sp, r7
 800b02a:	bd80      	pop	{r7, pc}

0800b02c <TIM_DMAPeriodElapsedCplt>:
  * @brief  TIM DMA Period Elapse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b084      	sub	sp, #16
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b038:	60fb      	str	r3, [r7, #12]

  if (htim->hdma[TIM_DMA_ID_UPDATE]->Init.Mode == DMA_NORMAL)
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	6a1b      	ldr	r3, [r3, #32]
 800b03e:	69db      	ldr	r3, [r3, #28]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d103      	bne.n	800b04c <TIM_DMAPeriodElapsedCplt+0x20>
  {
    htim->State = HAL_TIM_STATE_READY;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	2201      	movs	r2, #1
 800b048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PeriodElapsedCallback(htim);
#else
  HAL_TIM_PeriodElapsedCallback(htim);
 800b04c:	68f8      	ldr	r0, [r7, #12]
 800b04e:	f7f5 fbed 	bl	800082c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 800b052:	bf00      	nop
 800b054:	3710      	adds	r7, #16
 800b056:	46bd      	mov	sp, r7
 800b058:	bd80      	pop	{r7, pc}

0800b05a <TIM_DMAPeriodElapsedHalfCplt>:
  * @brief  TIM DMA Period Elapse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b05a:	b580      	push	{r7, lr}
 800b05c:	b084      	sub	sp, #16
 800b05e:	af00      	add	r7, sp, #0
 800b060:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b066:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PeriodElapsedHalfCpltCallback(htim);
#else
  HAL_TIM_PeriodElapsedHalfCpltCallback(htim);
 800b068:	68f8      	ldr	r0, [r7, #12]
 800b06a:	f7ff fd85 	bl	800ab78 <HAL_TIM_PeriodElapsedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 800b06e:	bf00      	nop
 800b070:	3710      	adds	r7, #16
 800b072:	46bd      	mov	sp, r7
 800b074:	bd80      	pop	{r7, pc}

0800b076 <TIM_DMATriggerCplt>:
  * @brief  TIM DMA Trigger callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma)
{
 800b076:	b580      	push	{r7, lr}
 800b078:	b084      	sub	sp, #16
 800b07a:	af00      	add	r7, sp, #0
 800b07c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b082:	60fb      	str	r3, [r7, #12]

  if (htim->hdma[TIM_DMA_ID_TRIGGER]->Init.Mode == DMA_NORMAL)
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b088:	69db      	ldr	r3, [r3, #28]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d103      	bne.n	800b096 <TIM_DMATriggerCplt+0x20>
  {
    htim->State = HAL_TIM_STATE_READY;
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	2201      	movs	r2, #1
 800b092:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->TriggerCallback(htim);
#else
  HAL_TIM_TriggerCallback(htim);
 800b096:	68f8      	ldr	r0, [r7, #12]
 800b098:	f7ff fdaa 	bl	800abf0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 800b09c:	bf00      	nop
 800b09e:	3710      	adds	r7, #16
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <TIM_DMATriggerHalfCplt>:
  * @brief  TIM DMA Trigger half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b084      	sub	sp, #16
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0b0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->TriggerHalfCpltCallback(htim);
#else
  HAL_TIM_TriggerHalfCpltCallback(htim);
 800b0b2:	68f8      	ldr	r0, [r7, #12]
 800b0b4:	f7ff fda6 	bl	800ac04 <HAL_TIM_TriggerHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 800b0b8:	bf00      	nop
 800b0ba:	3710      	adds	r7, #16
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	bd80      	pop	{r7, pc}

0800b0c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b0c0:	b480      	push	{r7}
 800b0c2:	b085      	sub	sp, #20
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
 800b0c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	4a46      	ldr	r2, [pc, #280]	@ (800b1ec <TIM_Base_SetConfig+0x12c>)
 800b0d4:	4293      	cmp	r3, r2
 800b0d6:	d013      	beq.n	800b100 <TIM_Base_SetConfig+0x40>
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b0de:	d00f      	beq.n	800b100 <TIM_Base_SetConfig+0x40>
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	4a43      	ldr	r2, [pc, #268]	@ (800b1f0 <TIM_Base_SetConfig+0x130>)
 800b0e4:	4293      	cmp	r3, r2
 800b0e6:	d00b      	beq.n	800b100 <TIM_Base_SetConfig+0x40>
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	4a42      	ldr	r2, [pc, #264]	@ (800b1f4 <TIM_Base_SetConfig+0x134>)
 800b0ec:	4293      	cmp	r3, r2
 800b0ee:	d007      	beq.n	800b100 <TIM_Base_SetConfig+0x40>
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	4a41      	ldr	r2, [pc, #260]	@ (800b1f8 <TIM_Base_SetConfig+0x138>)
 800b0f4:	4293      	cmp	r3, r2
 800b0f6:	d003      	beq.n	800b100 <TIM_Base_SetConfig+0x40>
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	4a40      	ldr	r2, [pc, #256]	@ (800b1fc <TIM_Base_SetConfig+0x13c>)
 800b0fc:	4293      	cmp	r3, r2
 800b0fe:	d108      	bne.n	800b112 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b106:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	685b      	ldr	r3, [r3, #4]
 800b10c:	68fa      	ldr	r2, [r7, #12]
 800b10e:	4313      	orrs	r3, r2
 800b110:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	4a35      	ldr	r2, [pc, #212]	@ (800b1ec <TIM_Base_SetConfig+0x12c>)
 800b116:	4293      	cmp	r3, r2
 800b118:	d02b      	beq.n	800b172 <TIM_Base_SetConfig+0xb2>
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b120:	d027      	beq.n	800b172 <TIM_Base_SetConfig+0xb2>
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	4a32      	ldr	r2, [pc, #200]	@ (800b1f0 <TIM_Base_SetConfig+0x130>)
 800b126:	4293      	cmp	r3, r2
 800b128:	d023      	beq.n	800b172 <TIM_Base_SetConfig+0xb2>
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	4a31      	ldr	r2, [pc, #196]	@ (800b1f4 <TIM_Base_SetConfig+0x134>)
 800b12e:	4293      	cmp	r3, r2
 800b130:	d01f      	beq.n	800b172 <TIM_Base_SetConfig+0xb2>
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	4a30      	ldr	r2, [pc, #192]	@ (800b1f8 <TIM_Base_SetConfig+0x138>)
 800b136:	4293      	cmp	r3, r2
 800b138:	d01b      	beq.n	800b172 <TIM_Base_SetConfig+0xb2>
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	4a2f      	ldr	r2, [pc, #188]	@ (800b1fc <TIM_Base_SetConfig+0x13c>)
 800b13e:	4293      	cmp	r3, r2
 800b140:	d017      	beq.n	800b172 <TIM_Base_SetConfig+0xb2>
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	4a2e      	ldr	r2, [pc, #184]	@ (800b200 <TIM_Base_SetConfig+0x140>)
 800b146:	4293      	cmp	r3, r2
 800b148:	d013      	beq.n	800b172 <TIM_Base_SetConfig+0xb2>
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	4a2d      	ldr	r2, [pc, #180]	@ (800b204 <TIM_Base_SetConfig+0x144>)
 800b14e:	4293      	cmp	r3, r2
 800b150:	d00f      	beq.n	800b172 <TIM_Base_SetConfig+0xb2>
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	4a2c      	ldr	r2, [pc, #176]	@ (800b208 <TIM_Base_SetConfig+0x148>)
 800b156:	4293      	cmp	r3, r2
 800b158:	d00b      	beq.n	800b172 <TIM_Base_SetConfig+0xb2>
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	4a2b      	ldr	r2, [pc, #172]	@ (800b20c <TIM_Base_SetConfig+0x14c>)
 800b15e:	4293      	cmp	r3, r2
 800b160:	d007      	beq.n	800b172 <TIM_Base_SetConfig+0xb2>
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	4a2a      	ldr	r2, [pc, #168]	@ (800b210 <TIM_Base_SetConfig+0x150>)
 800b166:	4293      	cmp	r3, r2
 800b168:	d003      	beq.n	800b172 <TIM_Base_SetConfig+0xb2>
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	4a29      	ldr	r2, [pc, #164]	@ (800b214 <TIM_Base_SetConfig+0x154>)
 800b16e:	4293      	cmp	r3, r2
 800b170:	d108      	bne.n	800b184 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b178:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b17a:	683b      	ldr	r3, [r7, #0]
 800b17c:	68db      	ldr	r3, [r3, #12]
 800b17e:	68fa      	ldr	r2, [r7, #12]
 800b180:	4313      	orrs	r3, r2
 800b182:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	695b      	ldr	r3, [r3, #20]
 800b18e:	4313      	orrs	r3, r2
 800b190:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	68fa      	ldr	r2, [r7, #12]
 800b196:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b198:	683b      	ldr	r3, [r7, #0]
 800b19a:	689a      	ldr	r2, [r3, #8]
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	681a      	ldr	r2, [r3, #0]
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	4a10      	ldr	r2, [pc, #64]	@ (800b1ec <TIM_Base_SetConfig+0x12c>)
 800b1ac:	4293      	cmp	r3, r2
 800b1ae:	d003      	beq.n	800b1b8 <TIM_Base_SetConfig+0xf8>
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	4a12      	ldr	r2, [pc, #72]	@ (800b1fc <TIM_Base_SetConfig+0x13c>)
 800b1b4:	4293      	cmp	r3, r2
 800b1b6:	d103      	bne.n	800b1c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b1b8:	683b      	ldr	r3, [r7, #0]
 800b1ba:	691a      	ldr	r2, [r3, #16]
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	2201      	movs	r2, #1
 800b1c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	691b      	ldr	r3, [r3, #16]
 800b1ca:	f003 0301 	and.w	r3, r3, #1
 800b1ce:	2b01      	cmp	r3, #1
 800b1d0:	d105      	bne.n	800b1de <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	691b      	ldr	r3, [r3, #16]
 800b1d6:	f023 0201 	bic.w	r2, r3, #1
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	611a      	str	r2, [r3, #16]
  }
}
 800b1de:	bf00      	nop
 800b1e0:	3714      	adds	r7, #20
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e8:	4770      	bx	lr
 800b1ea:	bf00      	nop
 800b1ec:	40010000 	.word	0x40010000
 800b1f0:	40000400 	.word	0x40000400
 800b1f4:	40000800 	.word	0x40000800
 800b1f8:	40000c00 	.word	0x40000c00
 800b1fc:	40010400 	.word	0x40010400
 800b200:	40014000 	.word	0x40014000
 800b204:	40014400 	.word	0x40014400
 800b208:	40014800 	.word	0x40014800
 800b20c:	40001800 	.word	0x40001800
 800b210:	40001c00 	.word	0x40001c00
 800b214:	40002000 	.word	0x40002000

0800b218 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b218:	b480      	push	{r7}
 800b21a:	b087      	sub	sp, #28
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
 800b220:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	6a1b      	ldr	r3, [r3, #32]
 800b226:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	6a1b      	ldr	r3, [r3, #32]
 800b22c:	f023 0201 	bic.w	r2, r3, #1
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	685b      	ldr	r3, [r3, #4]
 800b238:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	699b      	ldr	r3, [r3, #24]
 800b23e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b246:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	f023 0303 	bic.w	r3, r3, #3
 800b24e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	68fa      	ldr	r2, [r7, #12]
 800b256:	4313      	orrs	r3, r2
 800b258:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b25a:	697b      	ldr	r3, [r7, #20]
 800b25c:	f023 0302 	bic.w	r3, r3, #2
 800b260:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	689b      	ldr	r3, [r3, #8]
 800b266:	697a      	ldr	r2, [r7, #20]
 800b268:	4313      	orrs	r3, r2
 800b26a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	4a20      	ldr	r2, [pc, #128]	@ (800b2f0 <TIM_OC1_SetConfig+0xd8>)
 800b270:	4293      	cmp	r3, r2
 800b272:	d003      	beq.n	800b27c <TIM_OC1_SetConfig+0x64>
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	4a1f      	ldr	r2, [pc, #124]	@ (800b2f4 <TIM_OC1_SetConfig+0xdc>)
 800b278:	4293      	cmp	r3, r2
 800b27a:	d10c      	bne.n	800b296 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b27c:	697b      	ldr	r3, [r7, #20]
 800b27e:	f023 0308 	bic.w	r3, r3, #8
 800b282:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b284:	683b      	ldr	r3, [r7, #0]
 800b286:	68db      	ldr	r3, [r3, #12]
 800b288:	697a      	ldr	r2, [r7, #20]
 800b28a:	4313      	orrs	r3, r2
 800b28c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b28e:	697b      	ldr	r3, [r7, #20]
 800b290:	f023 0304 	bic.w	r3, r3, #4
 800b294:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	4a15      	ldr	r2, [pc, #84]	@ (800b2f0 <TIM_OC1_SetConfig+0xd8>)
 800b29a:	4293      	cmp	r3, r2
 800b29c:	d003      	beq.n	800b2a6 <TIM_OC1_SetConfig+0x8e>
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	4a14      	ldr	r2, [pc, #80]	@ (800b2f4 <TIM_OC1_SetConfig+0xdc>)
 800b2a2:	4293      	cmp	r3, r2
 800b2a4:	d111      	bne.n	800b2ca <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b2a6:	693b      	ldr	r3, [r7, #16]
 800b2a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b2ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b2ae:	693b      	ldr	r3, [r7, #16]
 800b2b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b2b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b2b6:	683b      	ldr	r3, [r7, #0]
 800b2b8:	695b      	ldr	r3, [r3, #20]
 800b2ba:	693a      	ldr	r2, [r7, #16]
 800b2bc:	4313      	orrs	r3, r2
 800b2be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	699b      	ldr	r3, [r3, #24]
 800b2c4:	693a      	ldr	r2, [r7, #16]
 800b2c6:	4313      	orrs	r3, r2
 800b2c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	693a      	ldr	r2, [r7, #16]
 800b2ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	68fa      	ldr	r2, [r7, #12]
 800b2d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b2d6:	683b      	ldr	r3, [r7, #0]
 800b2d8:	685a      	ldr	r2, [r3, #4]
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	697a      	ldr	r2, [r7, #20]
 800b2e2:	621a      	str	r2, [r3, #32]
}
 800b2e4:	bf00      	nop
 800b2e6:	371c      	adds	r7, #28
 800b2e8:	46bd      	mov	sp, r7
 800b2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ee:	4770      	bx	lr
 800b2f0:	40010000 	.word	0x40010000
 800b2f4:	40010400 	.word	0x40010400

0800b2f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b2f8:	b480      	push	{r7}
 800b2fa:	b087      	sub	sp, #28
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
 800b300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	6a1b      	ldr	r3, [r3, #32]
 800b306:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	6a1b      	ldr	r3, [r3, #32]
 800b30c:	f023 0210 	bic.w	r2, r3, #16
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	685b      	ldr	r3, [r3, #4]
 800b318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	699b      	ldr	r3, [r3, #24]
 800b31e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b32e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	021b      	lsls	r3, r3, #8
 800b336:	68fa      	ldr	r2, [r7, #12]
 800b338:	4313      	orrs	r3, r2
 800b33a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b33c:	697b      	ldr	r3, [r7, #20]
 800b33e:	f023 0320 	bic.w	r3, r3, #32
 800b342:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b344:	683b      	ldr	r3, [r7, #0]
 800b346:	689b      	ldr	r3, [r3, #8]
 800b348:	011b      	lsls	r3, r3, #4
 800b34a:	697a      	ldr	r2, [r7, #20]
 800b34c:	4313      	orrs	r3, r2
 800b34e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	4a22      	ldr	r2, [pc, #136]	@ (800b3dc <TIM_OC2_SetConfig+0xe4>)
 800b354:	4293      	cmp	r3, r2
 800b356:	d003      	beq.n	800b360 <TIM_OC2_SetConfig+0x68>
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	4a21      	ldr	r2, [pc, #132]	@ (800b3e0 <TIM_OC2_SetConfig+0xe8>)
 800b35c:	4293      	cmp	r3, r2
 800b35e:	d10d      	bne.n	800b37c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b360:	697b      	ldr	r3, [r7, #20]
 800b362:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b366:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	68db      	ldr	r3, [r3, #12]
 800b36c:	011b      	lsls	r3, r3, #4
 800b36e:	697a      	ldr	r2, [r7, #20]
 800b370:	4313      	orrs	r3, r2
 800b372:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b374:	697b      	ldr	r3, [r7, #20]
 800b376:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b37a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	4a17      	ldr	r2, [pc, #92]	@ (800b3dc <TIM_OC2_SetConfig+0xe4>)
 800b380:	4293      	cmp	r3, r2
 800b382:	d003      	beq.n	800b38c <TIM_OC2_SetConfig+0x94>
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	4a16      	ldr	r2, [pc, #88]	@ (800b3e0 <TIM_OC2_SetConfig+0xe8>)
 800b388:	4293      	cmp	r3, r2
 800b38a:	d113      	bne.n	800b3b4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b392:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b394:	693b      	ldr	r3, [r7, #16]
 800b396:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b39a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b39c:	683b      	ldr	r3, [r7, #0]
 800b39e:	695b      	ldr	r3, [r3, #20]
 800b3a0:	009b      	lsls	r3, r3, #2
 800b3a2:	693a      	ldr	r2, [r7, #16]
 800b3a4:	4313      	orrs	r3, r2
 800b3a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	699b      	ldr	r3, [r3, #24]
 800b3ac:	009b      	lsls	r3, r3, #2
 800b3ae:	693a      	ldr	r2, [r7, #16]
 800b3b0:	4313      	orrs	r3, r2
 800b3b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	693a      	ldr	r2, [r7, #16]
 800b3b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	68fa      	ldr	r2, [r7, #12]
 800b3be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b3c0:	683b      	ldr	r3, [r7, #0]
 800b3c2:	685a      	ldr	r2, [r3, #4]
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	697a      	ldr	r2, [r7, #20]
 800b3cc:	621a      	str	r2, [r3, #32]
}
 800b3ce:	bf00      	nop
 800b3d0:	371c      	adds	r7, #28
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d8:	4770      	bx	lr
 800b3da:	bf00      	nop
 800b3dc:	40010000 	.word	0x40010000
 800b3e0:	40010400 	.word	0x40010400

0800b3e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b3e4:	b480      	push	{r7}
 800b3e6:	b087      	sub	sp, #28
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
 800b3ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6a1b      	ldr	r3, [r3, #32]
 800b3f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6a1b      	ldr	r3, [r3, #32]
 800b3f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	685b      	ldr	r3, [r3, #4]
 800b404:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	69db      	ldr	r3, [r3, #28]
 800b40a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	f023 0303 	bic.w	r3, r3, #3
 800b41a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b41c:	683b      	ldr	r3, [r7, #0]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	68fa      	ldr	r2, [r7, #12]
 800b422:	4313      	orrs	r3, r2
 800b424:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b426:	697b      	ldr	r3, [r7, #20]
 800b428:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b42c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	689b      	ldr	r3, [r3, #8]
 800b432:	021b      	lsls	r3, r3, #8
 800b434:	697a      	ldr	r2, [r7, #20]
 800b436:	4313      	orrs	r3, r2
 800b438:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	4a21      	ldr	r2, [pc, #132]	@ (800b4c4 <TIM_OC3_SetConfig+0xe0>)
 800b43e:	4293      	cmp	r3, r2
 800b440:	d003      	beq.n	800b44a <TIM_OC3_SetConfig+0x66>
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	4a20      	ldr	r2, [pc, #128]	@ (800b4c8 <TIM_OC3_SetConfig+0xe4>)
 800b446:	4293      	cmp	r3, r2
 800b448:	d10d      	bne.n	800b466 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b44a:	697b      	ldr	r3, [r7, #20]
 800b44c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b450:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	68db      	ldr	r3, [r3, #12]
 800b456:	021b      	lsls	r3, r3, #8
 800b458:	697a      	ldr	r2, [r7, #20]
 800b45a:	4313      	orrs	r3, r2
 800b45c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b45e:	697b      	ldr	r3, [r7, #20]
 800b460:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b464:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	4a16      	ldr	r2, [pc, #88]	@ (800b4c4 <TIM_OC3_SetConfig+0xe0>)
 800b46a:	4293      	cmp	r3, r2
 800b46c:	d003      	beq.n	800b476 <TIM_OC3_SetConfig+0x92>
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	4a15      	ldr	r2, [pc, #84]	@ (800b4c8 <TIM_OC3_SetConfig+0xe4>)
 800b472:	4293      	cmp	r3, r2
 800b474:	d113      	bne.n	800b49e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b476:	693b      	ldr	r3, [r7, #16]
 800b478:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b47c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b47e:	693b      	ldr	r3, [r7, #16]
 800b480:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b484:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	695b      	ldr	r3, [r3, #20]
 800b48a:	011b      	lsls	r3, r3, #4
 800b48c:	693a      	ldr	r2, [r7, #16]
 800b48e:	4313      	orrs	r3, r2
 800b490:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	699b      	ldr	r3, [r3, #24]
 800b496:	011b      	lsls	r3, r3, #4
 800b498:	693a      	ldr	r2, [r7, #16]
 800b49a:	4313      	orrs	r3, r2
 800b49c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	693a      	ldr	r2, [r7, #16]
 800b4a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	68fa      	ldr	r2, [r7, #12]
 800b4a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	685a      	ldr	r2, [r3, #4]
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	697a      	ldr	r2, [r7, #20]
 800b4b6:	621a      	str	r2, [r3, #32]
}
 800b4b8:	bf00      	nop
 800b4ba:	371c      	adds	r7, #28
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c2:	4770      	bx	lr
 800b4c4:	40010000 	.word	0x40010000
 800b4c8:	40010400 	.word	0x40010400

0800b4cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b4cc:	b480      	push	{r7}
 800b4ce:	b087      	sub	sp, #28
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
 800b4d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	6a1b      	ldr	r3, [r3, #32]
 800b4da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	6a1b      	ldr	r3, [r3, #32]
 800b4e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	685b      	ldr	r3, [r3, #4]
 800b4ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	69db      	ldr	r3, [r3, #28]
 800b4f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b4fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b502:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b504:	683b      	ldr	r3, [r7, #0]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	021b      	lsls	r3, r3, #8
 800b50a:	68fa      	ldr	r2, [r7, #12]
 800b50c:	4313      	orrs	r3, r2
 800b50e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b510:	693b      	ldr	r3, [r7, #16]
 800b512:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b516:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	689b      	ldr	r3, [r3, #8]
 800b51c:	031b      	lsls	r3, r3, #12
 800b51e:	693a      	ldr	r2, [r7, #16]
 800b520:	4313      	orrs	r3, r2
 800b522:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	4a12      	ldr	r2, [pc, #72]	@ (800b570 <TIM_OC4_SetConfig+0xa4>)
 800b528:	4293      	cmp	r3, r2
 800b52a:	d003      	beq.n	800b534 <TIM_OC4_SetConfig+0x68>
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	4a11      	ldr	r2, [pc, #68]	@ (800b574 <TIM_OC4_SetConfig+0xa8>)
 800b530:	4293      	cmp	r3, r2
 800b532:	d109      	bne.n	800b548 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b534:	697b      	ldr	r3, [r7, #20]
 800b536:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b53a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	695b      	ldr	r3, [r3, #20]
 800b540:	019b      	lsls	r3, r3, #6
 800b542:	697a      	ldr	r2, [r7, #20]
 800b544:	4313      	orrs	r3, r2
 800b546:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	697a      	ldr	r2, [r7, #20]
 800b54c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	68fa      	ldr	r2, [r7, #12]
 800b552:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b554:	683b      	ldr	r3, [r7, #0]
 800b556:	685a      	ldr	r2, [r3, #4]
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	693a      	ldr	r2, [r7, #16]
 800b560:	621a      	str	r2, [r3, #32]
}
 800b562:	bf00      	nop
 800b564:	371c      	adds	r7, #28
 800b566:	46bd      	mov	sp, r7
 800b568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56c:	4770      	bx	lr
 800b56e:	bf00      	nop
 800b570:	40010000 	.word	0x40010000
 800b574:	40010400 	.word	0x40010400

0800b578 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	b086      	sub	sp, #24
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
 800b580:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b582:	2300      	movs	r3, #0
 800b584:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	689b      	ldr	r3, [r3, #8]
 800b58c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b58e:	693b      	ldr	r3, [r7, #16]
 800b590:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b594:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	685b      	ldr	r3, [r3, #4]
 800b59a:	693a      	ldr	r2, [r7, #16]
 800b59c:	4313      	orrs	r3, r2
 800b59e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800b5a0:	693b      	ldr	r3, [r7, #16]
 800b5a2:	f023 0307 	bic.w	r3, r3, #7
 800b5a6:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	693a      	ldr	r2, [r7, #16]
 800b5ae:	4313      	orrs	r3, r2
 800b5b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	693a      	ldr	r2, [r7, #16]
 800b5b8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800b5ba:	683b      	ldr	r3, [r7, #0]
 800b5bc:	685b      	ldr	r3, [r3, #4]
 800b5be:	2b70      	cmp	r3, #112	@ 0x70
 800b5c0:	d01a      	beq.n	800b5f8 <TIM_SlaveTimer_SetConfig+0x80>
 800b5c2:	2b70      	cmp	r3, #112	@ 0x70
 800b5c4:	d860      	bhi.n	800b688 <TIM_SlaveTimer_SetConfig+0x110>
 800b5c6:	2b60      	cmp	r3, #96	@ 0x60
 800b5c8:	d054      	beq.n	800b674 <TIM_SlaveTimer_SetConfig+0xfc>
 800b5ca:	2b60      	cmp	r3, #96	@ 0x60
 800b5cc:	d85c      	bhi.n	800b688 <TIM_SlaveTimer_SetConfig+0x110>
 800b5ce:	2b50      	cmp	r3, #80	@ 0x50
 800b5d0:	d046      	beq.n	800b660 <TIM_SlaveTimer_SetConfig+0xe8>
 800b5d2:	2b50      	cmp	r3, #80	@ 0x50
 800b5d4:	d858      	bhi.n	800b688 <TIM_SlaveTimer_SetConfig+0x110>
 800b5d6:	2b40      	cmp	r3, #64	@ 0x40
 800b5d8:	d019      	beq.n	800b60e <TIM_SlaveTimer_SetConfig+0x96>
 800b5da:	2b40      	cmp	r3, #64	@ 0x40
 800b5dc:	d854      	bhi.n	800b688 <TIM_SlaveTimer_SetConfig+0x110>
 800b5de:	2b30      	cmp	r3, #48	@ 0x30
 800b5e0:	d055      	beq.n	800b68e <TIM_SlaveTimer_SetConfig+0x116>
 800b5e2:	2b30      	cmp	r3, #48	@ 0x30
 800b5e4:	d850      	bhi.n	800b688 <TIM_SlaveTimer_SetConfig+0x110>
 800b5e6:	2b20      	cmp	r3, #32
 800b5e8:	d051      	beq.n	800b68e <TIM_SlaveTimer_SetConfig+0x116>
 800b5ea:	2b20      	cmp	r3, #32
 800b5ec:	d84c      	bhi.n	800b688 <TIM_SlaveTimer_SetConfig+0x110>
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d04d      	beq.n	800b68e <TIM_SlaveTimer_SetConfig+0x116>
 800b5f2:	2b10      	cmp	r3, #16
 800b5f4:	d04b      	beq.n	800b68e <TIM_SlaveTimer_SetConfig+0x116>
 800b5f6:	e047      	b.n	800b688 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800b5fc:	683b      	ldr	r3, [r7, #0]
 800b5fe:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800b608:	f000 f9ea 	bl	800b9e0 <TIM_ETR_SetConfig>
      break;
 800b60c:	e040      	b.n	800b690 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800b60e:	683b      	ldr	r3, [r7, #0]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	2b05      	cmp	r3, #5
 800b614:	d101      	bne.n	800b61a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800b616:	2301      	movs	r3, #1
 800b618:	e03b      	b.n	800b692 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	6a1b      	ldr	r3, [r3, #32]
 800b620:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	6a1a      	ldr	r2, [r3, #32]
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f022 0201 	bic.w	r2, r2, #1
 800b630:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	699b      	ldr	r3, [r3, #24]
 800b638:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b63a:	68bb      	ldr	r3, [r7, #8]
 800b63c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b640:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800b642:	683b      	ldr	r3, [r7, #0]
 800b644:	691b      	ldr	r3, [r3, #16]
 800b646:	011b      	lsls	r3, r3, #4
 800b648:	68ba      	ldr	r2, [r7, #8]
 800b64a:	4313      	orrs	r3, r2
 800b64c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	68ba      	ldr	r2, [r7, #8]
 800b654:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	68fa      	ldr	r2, [r7, #12]
 800b65c:	621a      	str	r2, [r3, #32]
      break;
 800b65e:	e017      	b.n	800b690 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b66c:	461a      	mov	r2, r3
 800b66e:	f000 f887 	bl	800b780 <TIM_TI1_ConfigInputStage>
      break;
 800b672:	e00d      	b.n	800b690 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b680:	461a      	mov	r2, r3
 800b682:	f000 f8e9 	bl	800b858 <TIM_TI2_ConfigInputStage>
      break;
 800b686:	e003      	b.n	800b690 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800b688:	2301      	movs	r3, #1
 800b68a:	75fb      	strb	r3, [r7, #23]
      break;
 800b68c:	e000      	b.n	800b690 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800b68e:	bf00      	nop
  }

  return status;
 800b690:	7dfb      	ldrb	r3, [r7, #23]
}
 800b692:	4618      	mov	r0, r3
 800b694:	3718      	adds	r7, #24
 800b696:	46bd      	mov	sp, r7
 800b698:	bd80      	pop	{r7, pc}

0800b69a <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800b69a:	b480      	push	{r7}
 800b69c:	b087      	sub	sp, #28
 800b69e:	af00      	add	r7, sp, #0
 800b6a0:	60f8      	str	r0, [r7, #12]
 800b6a2:	60b9      	str	r1, [r7, #8]
 800b6a4:	607a      	str	r2, [r7, #4]
 800b6a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	6a1b      	ldr	r3, [r3, #32]
 800b6ac:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	6a1b      	ldr	r3, [r3, #32]
 800b6b2:	f023 0201 	bic.w	r2, r3, #1
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	699b      	ldr	r3, [r3, #24]
 800b6be:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	4a28      	ldr	r2, [pc, #160]	@ (800b764 <TIM_TI1_SetConfig+0xca>)
 800b6c4:	4293      	cmp	r3, r2
 800b6c6:	d01b      	beq.n	800b700 <TIM_TI1_SetConfig+0x66>
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b6ce:	d017      	beq.n	800b700 <TIM_TI1_SetConfig+0x66>
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	4a25      	ldr	r2, [pc, #148]	@ (800b768 <TIM_TI1_SetConfig+0xce>)
 800b6d4:	4293      	cmp	r3, r2
 800b6d6:	d013      	beq.n	800b700 <TIM_TI1_SetConfig+0x66>
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	4a24      	ldr	r2, [pc, #144]	@ (800b76c <TIM_TI1_SetConfig+0xd2>)
 800b6dc:	4293      	cmp	r3, r2
 800b6de:	d00f      	beq.n	800b700 <TIM_TI1_SetConfig+0x66>
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	4a23      	ldr	r2, [pc, #140]	@ (800b770 <TIM_TI1_SetConfig+0xd6>)
 800b6e4:	4293      	cmp	r3, r2
 800b6e6:	d00b      	beq.n	800b700 <TIM_TI1_SetConfig+0x66>
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	4a22      	ldr	r2, [pc, #136]	@ (800b774 <TIM_TI1_SetConfig+0xda>)
 800b6ec:	4293      	cmp	r3, r2
 800b6ee:	d007      	beq.n	800b700 <TIM_TI1_SetConfig+0x66>
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	4a21      	ldr	r2, [pc, #132]	@ (800b778 <TIM_TI1_SetConfig+0xde>)
 800b6f4:	4293      	cmp	r3, r2
 800b6f6:	d003      	beq.n	800b700 <TIM_TI1_SetConfig+0x66>
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	4a20      	ldr	r2, [pc, #128]	@ (800b77c <TIM_TI1_SetConfig+0xe2>)
 800b6fc:	4293      	cmp	r3, r2
 800b6fe:	d101      	bne.n	800b704 <TIM_TI1_SetConfig+0x6a>
 800b700:	2301      	movs	r3, #1
 800b702:	e000      	b.n	800b706 <TIM_TI1_SetConfig+0x6c>
 800b704:	2300      	movs	r3, #0
 800b706:	2b00      	cmp	r3, #0
 800b708:	d008      	beq.n	800b71c <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800b70a:	697b      	ldr	r3, [r7, #20]
 800b70c:	f023 0303 	bic.w	r3, r3, #3
 800b710:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800b712:	697a      	ldr	r2, [r7, #20]
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	4313      	orrs	r3, r2
 800b718:	617b      	str	r3, [r7, #20]
 800b71a:	e003      	b.n	800b724 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800b71c:	697b      	ldr	r3, [r7, #20]
 800b71e:	f043 0301 	orr.w	r3, r3, #1
 800b722:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b724:	697b      	ldr	r3, [r7, #20]
 800b726:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b72a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	011b      	lsls	r3, r3, #4
 800b730:	b2db      	uxtb	r3, r3
 800b732:	697a      	ldr	r2, [r7, #20]
 800b734:	4313      	orrs	r3, r2
 800b736:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b738:	693b      	ldr	r3, [r7, #16]
 800b73a:	f023 030a 	bic.w	r3, r3, #10
 800b73e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800b740:	68bb      	ldr	r3, [r7, #8]
 800b742:	f003 030a 	and.w	r3, r3, #10
 800b746:	693a      	ldr	r2, [r7, #16]
 800b748:	4313      	orrs	r3, r2
 800b74a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	697a      	ldr	r2, [r7, #20]
 800b750:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	693a      	ldr	r2, [r7, #16]
 800b756:	621a      	str	r2, [r3, #32]
}
 800b758:	bf00      	nop
 800b75a:	371c      	adds	r7, #28
 800b75c:	46bd      	mov	sp, r7
 800b75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b762:	4770      	bx	lr
 800b764:	40010000 	.word	0x40010000
 800b768:	40000400 	.word	0x40000400
 800b76c:	40000800 	.word	0x40000800
 800b770:	40000c00 	.word	0x40000c00
 800b774:	40010400 	.word	0x40010400
 800b778:	40014000 	.word	0x40014000
 800b77c:	40001800 	.word	0x40001800

0800b780 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b780:	b480      	push	{r7}
 800b782:	b087      	sub	sp, #28
 800b784:	af00      	add	r7, sp, #0
 800b786:	60f8      	str	r0, [r7, #12]
 800b788:	60b9      	str	r1, [r7, #8]
 800b78a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	6a1b      	ldr	r3, [r3, #32]
 800b790:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	6a1b      	ldr	r3, [r3, #32]
 800b796:	f023 0201 	bic.w	r2, r3, #1
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	699b      	ldr	r3, [r3, #24]
 800b7a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b7a4:	693b      	ldr	r3, [r7, #16]
 800b7a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b7aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	011b      	lsls	r3, r3, #4
 800b7b0:	693a      	ldr	r2, [r7, #16]
 800b7b2:	4313      	orrs	r3, r2
 800b7b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b7b6:	697b      	ldr	r3, [r7, #20]
 800b7b8:	f023 030a 	bic.w	r3, r3, #10
 800b7bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b7be:	697a      	ldr	r2, [r7, #20]
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	4313      	orrs	r3, r2
 800b7c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	693a      	ldr	r2, [r7, #16]
 800b7ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	697a      	ldr	r2, [r7, #20]
 800b7d0:	621a      	str	r2, [r3, #32]
}
 800b7d2:	bf00      	nop
 800b7d4:	371c      	adds	r7, #28
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7dc:	4770      	bx	lr

0800b7de <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b7de:	b480      	push	{r7}
 800b7e0:	b087      	sub	sp, #28
 800b7e2:	af00      	add	r7, sp, #0
 800b7e4:	60f8      	str	r0, [r7, #12]
 800b7e6:	60b9      	str	r1, [r7, #8]
 800b7e8:	607a      	str	r2, [r7, #4]
 800b7ea:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	6a1b      	ldr	r3, [r3, #32]
 800b7f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	6a1b      	ldr	r3, [r3, #32]
 800b7f6:	f023 0210 	bic.w	r2, r3, #16
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	699b      	ldr	r3, [r3, #24]
 800b802:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800b804:	693b      	ldr	r3, [r7, #16]
 800b806:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b80a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	021b      	lsls	r3, r3, #8
 800b810:	693a      	ldr	r2, [r7, #16]
 800b812:	4313      	orrs	r3, r2
 800b814:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b816:	693b      	ldr	r3, [r7, #16]
 800b818:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b81c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800b81e:	683b      	ldr	r3, [r7, #0]
 800b820:	031b      	lsls	r3, r3, #12
 800b822:	b29b      	uxth	r3, r3
 800b824:	693a      	ldr	r2, [r7, #16]
 800b826:	4313      	orrs	r3, r2
 800b828:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b82a:	697b      	ldr	r3, [r7, #20]
 800b82c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b830:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800b832:	68bb      	ldr	r3, [r7, #8]
 800b834:	011b      	lsls	r3, r3, #4
 800b836:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800b83a:	697a      	ldr	r2, [r7, #20]
 800b83c:	4313      	orrs	r3, r2
 800b83e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	693a      	ldr	r2, [r7, #16]
 800b844:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	697a      	ldr	r2, [r7, #20]
 800b84a:	621a      	str	r2, [r3, #32]
}
 800b84c:	bf00      	nop
 800b84e:	371c      	adds	r7, #28
 800b850:	46bd      	mov	sp, r7
 800b852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b856:	4770      	bx	lr

0800b858 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b858:	b480      	push	{r7}
 800b85a:	b087      	sub	sp, #28
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	60f8      	str	r0, [r7, #12]
 800b860:	60b9      	str	r1, [r7, #8]
 800b862:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	6a1b      	ldr	r3, [r3, #32]
 800b868:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	6a1b      	ldr	r3, [r3, #32]
 800b86e:	f023 0210 	bic.w	r2, r3, #16
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	699b      	ldr	r3, [r3, #24]
 800b87a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b87c:	693b      	ldr	r3, [r7, #16]
 800b87e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b882:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	031b      	lsls	r3, r3, #12
 800b888:	693a      	ldr	r2, [r7, #16]
 800b88a:	4313      	orrs	r3, r2
 800b88c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b88e:	697b      	ldr	r3, [r7, #20]
 800b890:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b894:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b896:	68bb      	ldr	r3, [r7, #8]
 800b898:	011b      	lsls	r3, r3, #4
 800b89a:	697a      	ldr	r2, [r7, #20]
 800b89c:	4313      	orrs	r3, r2
 800b89e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	693a      	ldr	r2, [r7, #16]
 800b8a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	697a      	ldr	r2, [r7, #20]
 800b8aa:	621a      	str	r2, [r3, #32]
}
 800b8ac:	bf00      	nop
 800b8ae:	371c      	adds	r7, #28
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b6:	4770      	bx	lr

0800b8b8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b8b8:	b480      	push	{r7}
 800b8ba:	b087      	sub	sp, #28
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	60f8      	str	r0, [r7, #12]
 800b8c0:	60b9      	str	r1, [r7, #8]
 800b8c2:	607a      	str	r2, [r7, #4]
 800b8c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	6a1b      	ldr	r3, [r3, #32]
 800b8ca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	6a1b      	ldr	r3, [r3, #32]
 800b8d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	69db      	ldr	r3, [r3, #28]
 800b8dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800b8de:	693b      	ldr	r3, [r7, #16]
 800b8e0:	f023 0303 	bic.w	r3, r3, #3
 800b8e4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800b8e6:	693a      	ldr	r2, [r7, #16]
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	4313      	orrs	r3, r2
 800b8ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800b8ee:	693b      	ldr	r3, [r7, #16]
 800b8f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b8f4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800b8f6:	683b      	ldr	r3, [r7, #0]
 800b8f8:	011b      	lsls	r3, r3, #4
 800b8fa:	b2db      	uxtb	r3, r3
 800b8fc:	693a      	ldr	r2, [r7, #16]
 800b8fe:	4313      	orrs	r3, r2
 800b900:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800b902:	697b      	ldr	r3, [r7, #20]
 800b904:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800b908:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	021b      	lsls	r3, r3, #8
 800b90e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800b912:	697a      	ldr	r2, [r7, #20]
 800b914:	4313      	orrs	r3, r2
 800b916:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	693a      	ldr	r2, [r7, #16]
 800b91c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	697a      	ldr	r2, [r7, #20]
 800b922:	621a      	str	r2, [r3, #32]
}
 800b924:	bf00      	nop
 800b926:	371c      	adds	r7, #28
 800b928:	46bd      	mov	sp, r7
 800b92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b92e:	4770      	bx	lr

0800b930 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b930:	b480      	push	{r7}
 800b932:	b087      	sub	sp, #28
 800b934:	af00      	add	r7, sp, #0
 800b936:	60f8      	str	r0, [r7, #12]
 800b938:	60b9      	str	r1, [r7, #8]
 800b93a:	607a      	str	r2, [r7, #4]
 800b93c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	6a1b      	ldr	r3, [r3, #32]
 800b942:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	6a1b      	ldr	r3, [r3, #32]
 800b948:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	69db      	ldr	r3, [r3, #28]
 800b954:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800b956:	693b      	ldr	r3, [r7, #16]
 800b958:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b95c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	021b      	lsls	r3, r3, #8
 800b962:	693a      	ldr	r2, [r7, #16]
 800b964:	4313      	orrs	r3, r2
 800b966:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800b968:	693b      	ldr	r3, [r7, #16]
 800b96a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b96e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	031b      	lsls	r3, r3, #12
 800b974:	b29b      	uxth	r3, r3
 800b976:	693a      	ldr	r2, [r7, #16]
 800b978:	4313      	orrs	r3, r2
 800b97a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800b97c:	697b      	ldr	r3, [r7, #20]
 800b97e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800b982:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800b984:	68bb      	ldr	r3, [r7, #8]
 800b986:	031b      	lsls	r3, r3, #12
 800b988:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800b98c:	697a      	ldr	r2, [r7, #20]
 800b98e:	4313      	orrs	r3, r2
 800b990:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	693a      	ldr	r2, [r7, #16]
 800b996:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	697a      	ldr	r2, [r7, #20]
 800b99c:	621a      	str	r2, [r3, #32]
}
 800b99e:	bf00      	nop
 800b9a0:	371c      	adds	r7, #28
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a8:	4770      	bx	lr

0800b9aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b9aa:	b480      	push	{r7}
 800b9ac:	b085      	sub	sp, #20
 800b9ae:	af00      	add	r7, sp, #0
 800b9b0:	6078      	str	r0, [r7, #4]
 800b9b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	689b      	ldr	r3, [r3, #8]
 800b9b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b9c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b9c2:	683a      	ldr	r2, [r7, #0]
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	4313      	orrs	r3, r2
 800b9c8:	f043 0307 	orr.w	r3, r3, #7
 800b9cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	68fa      	ldr	r2, [r7, #12]
 800b9d2:	609a      	str	r2, [r3, #8]
}
 800b9d4:	bf00      	nop
 800b9d6:	3714      	adds	r7, #20
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9de:	4770      	bx	lr

0800b9e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b9e0:	b480      	push	{r7}
 800b9e2:	b087      	sub	sp, #28
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	60f8      	str	r0, [r7, #12]
 800b9e8:	60b9      	str	r1, [r7, #8]
 800b9ea:	607a      	str	r2, [r7, #4]
 800b9ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	689b      	ldr	r3, [r3, #8]
 800b9f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b9f4:	697b      	ldr	r3, [r7, #20]
 800b9f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b9fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	021a      	lsls	r2, r3, #8
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	431a      	orrs	r2, r3
 800ba04:	68bb      	ldr	r3, [r7, #8]
 800ba06:	4313      	orrs	r3, r2
 800ba08:	697a      	ldr	r2, [r7, #20]
 800ba0a:	4313      	orrs	r3, r2
 800ba0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	697a      	ldr	r2, [r7, #20]
 800ba12:	609a      	str	r2, [r3, #8]
}
 800ba14:	bf00      	nop
 800ba16:	371c      	adds	r7, #28
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1e:	4770      	bx	lr

0800ba20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ba20:	b480      	push	{r7}
 800ba22:	b087      	sub	sp, #28
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	60f8      	str	r0, [r7, #12]
 800ba28:	60b9      	str	r1, [r7, #8]
 800ba2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ba2c:	68bb      	ldr	r3, [r7, #8]
 800ba2e:	f003 031f 	and.w	r3, r3, #31
 800ba32:	2201      	movs	r2, #1
 800ba34:	fa02 f303 	lsl.w	r3, r2, r3
 800ba38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	6a1a      	ldr	r2, [r3, #32]
 800ba3e:	697b      	ldr	r3, [r7, #20]
 800ba40:	43db      	mvns	r3, r3
 800ba42:	401a      	ands	r2, r3
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	6a1a      	ldr	r2, [r3, #32]
 800ba4c:	68bb      	ldr	r3, [r7, #8]
 800ba4e:	f003 031f 	and.w	r3, r3, #31
 800ba52:	6879      	ldr	r1, [r7, #4]
 800ba54:	fa01 f303 	lsl.w	r3, r1, r3
 800ba58:	431a      	orrs	r2, r3
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	621a      	str	r2, [r3, #32]
}
 800ba5e:	bf00      	nop
 800ba60:	371c      	adds	r7, #28
 800ba62:	46bd      	mov	sp, r7
 800ba64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba68:	4770      	bx	lr
 800ba6a:	bf00      	nop

0800ba6c <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
{
 800ba6c:	b580      	push	{r7, lr}
 800ba6e:	b08a      	sub	sp, #40	@ 0x28
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
 800ba74:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d101      	bne.n	800ba80 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 800ba7c:	2301      	movs	r3, #1
 800ba7e:	e09a      	b.n	800bbb6 <HAL_TIMEx_HallSensor_Init+0x14a>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ba86:	b2db      	uxtb	r3, r3
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d106      	bne.n	800ba9a <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	2200      	movs	r2, #0
 800ba90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 800ba94:	6878      	ldr	r0, [r7, #4]
 800ba96:	f000 f8d6 	bl	800bc46 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	2202      	movs	r2, #2
 800ba9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681a      	ldr	r2, [r3, #0]
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	3304      	adds	r3, #4
 800baaa:	4619      	mov	r1, r3
 800baac:	4610      	mov	r0, r2
 800baae:	f7ff fb07 	bl	800b0c0 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	6818      	ldr	r0, [r3, #0]
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	6819      	ldr	r1, [r3, #0]
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	689b      	ldr	r3, [r3, #8]
 800babe:	2203      	movs	r2, #3
 800bac0:	f7ff fdeb 	bl	800b69a <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	699a      	ldr	r2, [r3, #24]
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	f022 020c 	bic.w	r2, r2, #12
 800bad2:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	6999      	ldr	r1, [r3, #24]
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	685a      	ldr	r2, [r3, #4]
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	430a      	orrs	r2, r1
 800bae4:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	685a      	ldr	r2, [r3, #4]
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800baf4:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	689a      	ldr	r2, [r3, #8]
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800bb04:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	689a      	ldr	r2, [r3, #8]
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bb14:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	689a      	ldr	r2, [r3, #8]
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	f022 0207 	bic.w	r2, r2, #7
 800bb24:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	689a      	ldr	r2, [r3, #8]
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	f042 0204 	orr.w	r2, r2, #4
 800bb34:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 800bb36:	2300      	movs	r3, #0
 800bb38:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 800bb3e:	2370      	movs	r3, #112	@ 0x70
 800bb40:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800bb42:	2300      	movs	r3, #0
 800bb44:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800bb46:	2300      	movs	r3, #0
 800bb48:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	68db      	ldr	r3, [r3, #12]
 800bb52:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	f107 020c 	add.w	r2, r7, #12
 800bb5c:	4611      	mov	r1, r2
 800bb5e:	4618      	mov	r0, r3
 800bb60:	f7ff fbca 	bl	800b2f8 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	685a      	ldr	r2, [r3, #4]
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800bb72:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	685a      	ldr	r2, [r3, #4]
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 800bb82:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	2201      	movs	r2, #1
 800bb88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2201      	movs	r2, #1
 800bb90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2201      	movs	r2, #1
 800bb98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	2201      	movs	r2, #1
 800bba0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2201      	movs	r2, #1
 800bba8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	2201      	movs	r2, #1
 800bbb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bbb4:	2300      	movs	r3, #0
}
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	3728      	adds	r7, #40	@ 0x28
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	bd80      	pop	{r7, pc}

0800bbbe <HAL_TIMEx_HallSensor_DeInit>:
  * @brief  DeInitializes the TIM Hall Sensor interface
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim)
{
 800bbbe:	b580      	push	{r7, lr}
 800bbc0:	b082      	sub	sp, #8
 800bbc2:	af00      	add	r7, sp, #0
 800bbc4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	2202      	movs	r2, #2
 800bbca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	6a1a      	ldr	r2, [r3, #32]
 800bbd4:	f241 1311 	movw	r3, #4369	@ 0x1111
 800bbd8:	4013      	ands	r3, r2
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d10f      	bne.n	800bbfe <HAL_TIMEx_HallSensor_DeInit+0x40>
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	6a1a      	ldr	r2, [r3, #32]
 800bbe4:	f240 4344 	movw	r3, #1092	@ 0x444
 800bbe8:	4013      	ands	r3, r2
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d107      	bne.n	800bbfe <HAL_TIMEx_HallSensor_DeInit+0x40>
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	681a      	ldr	r2, [r3, #0]
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	f022 0201 	bic.w	r2, r2, #1
 800bbfc:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->HallSensor_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIMEx_HallSensor_MspDeInit(htim);
 800bbfe:	6878      	ldr	r0, [r7, #4]
 800bc00:	f000 f82b 	bl	800bc5a <HAL_TIMEx_HallSensor_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2200      	movs	r2, #0
 800bc08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	2200      	movs	r2, #0
 800bc10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2200      	movs	r2, #0
 800bc18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	2200      	movs	r2, #0
 800bc20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	2200      	movs	r2, #0
 800bc28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	2200      	movs	r2, #0
 800bc30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	2200      	movs	r2, #0
 800bc38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bc3c:	2300      	movs	r3, #0
}
 800bc3e:	4618      	mov	r0, r3
 800bc40:	3708      	adds	r7, #8
 800bc42:	46bd      	mov	sp, r7
 800bc44:	bd80      	pop	{r7, pc}

0800bc46 <HAL_TIMEx_HallSensor_MspInit>:
  * @brief  Initializes the TIM Hall Sensor MSP.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)
{
 800bc46:	b480      	push	{r7}
 800bc48:	b083      	sub	sp, #12
 800bc4a:	af00      	add	r7, sp, #0
 800bc4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 800bc4e:	bf00      	nop
 800bc50:	370c      	adds	r7, #12
 800bc52:	46bd      	mov	sp, r7
 800bc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc58:	4770      	bx	lr

0800bc5a <HAL_TIMEx_HallSensor_MspDeInit>:
  * @brief  DeInitializes TIM Hall Sensor MSP.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim)
{
 800bc5a:	b480      	push	{r7}
 800bc5c:	b083      	sub	sp, #12
 800bc5e:	af00      	add	r7, sp, #0
 800bc60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspDeInit could be implemented in the user file
   */
}
 800bc62:	bf00      	nop
 800bc64:	370c      	adds	r7, #12
 800bc66:	46bd      	mov	sp, r7
 800bc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6c:	4770      	bx	lr

0800bc6e <HAL_TIMEx_HallSensor_Start>:
  * @brief  Starts the TIM Hall Sensor Interface.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim)
{
 800bc6e:	b580      	push	{r7, lr}
 800bc70:	b084      	sub	sp, #16
 800bc72:	af00      	add	r7, sp, #0
 800bc74:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bc7c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bc84:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bc8c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800bc94:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bc96:	7bfb      	ldrb	r3, [r7, #15]
 800bc98:	2b01      	cmp	r3, #1
 800bc9a:	d108      	bne.n	800bcae <HAL_TIMEx_HallSensor_Start+0x40>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800bc9c:	7bbb      	ldrb	r3, [r7, #14]
 800bc9e:	2b01      	cmp	r3, #1
 800bca0:	d105      	bne.n	800bcae <HAL_TIMEx_HallSensor_Start+0x40>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bca2:	7b7b      	ldrb	r3, [r7, #13]
 800bca4:	2b01      	cmp	r3, #1
 800bca6:	d102      	bne.n	800bcae <HAL_TIMEx_HallSensor_Start+0x40>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800bca8:	7b3b      	ldrb	r3, [r7, #12]
 800bcaa:	2b01      	cmp	r3, #1
 800bcac:	d001      	beq.n	800bcb2 <HAL_TIMEx_HallSensor_Start+0x44>
  {
    return HAL_ERROR;
 800bcae:	2301      	movs	r3, #1
 800bcb0:	e059      	b.n	800bd66 <HAL_TIMEx_HallSensor_Start+0xf8>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	2202      	movs	r2, #2
 800bcb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	2202      	movs	r2, #2
 800bcbe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	2202      	movs	r2, #2
 800bcc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	2202      	movs	r2, #2
 800bcce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	2201      	movs	r2, #1
 800bcd8:	2100      	movs	r1, #0
 800bcda:	4618      	mov	r0, r3
 800bcdc:	f7ff fea0 	bl	800ba20 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	4a22      	ldr	r2, [pc, #136]	@ (800bd70 <HAL_TIMEx_HallSensor_Start+0x102>)
 800bce6:	4293      	cmp	r3, r2
 800bce8:	d022      	beq.n	800bd30 <HAL_TIMEx_HallSensor_Start+0xc2>
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bcf2:	d01d      	beq.n	800bd30 <HAL_TIMEx_HallSensor_Start+0xc2>
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	4a1e      	ldr	r2, [pc, #120]	@ (800bd74 <HAL_TIMEx_HallSensor_Start+0x106>)
 800bcfa:	4293      	cmp	r3, r2
 800bcfc:	d018      	beq.n	800bd30 <HAL_TIMEx_HallSensor_Start+0xc2>
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	4a1d      	ldr	r2, [pc, #116]	@ (800bd78 <HAL_TIMEx_HallSensor_Start+0x10a>)
 800bd04:	4293      	cmp	r3, r2
 800bd06:	d013      	beq.n	800bd30 <HAL_TIMEx_HallSensor_Start+0xc2>
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	4a1b      	ldr	r2, [pc, #108]	@ (800bd7c <HAL_TIMEx_HallSensor_Start+0x10e>)
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	d00e      	beq.n	800bd30 <HAL_TIMEx_HallSensor_Start+0xc2>
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	4a1a      	ldr	r2, [pc, #104]	@ (800bd80 <HAL_TIMEx_HallSensor_Start+0x112>)
 800bd18:	4293      	cmp	r3, r2
 800bd1a:	d009      	beq.n	800bd30 <HAL_TIMEx_HallSensor_Start+0xc2>
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	4a18      	ldr	r2, [pc, #96]	@ (800bd84 <HAL_TIMEx_HallSensor_Start+0x116>)
 800bd22:	4293      	cmp	r3, r2
 800bd24:	d004      	beq.n	800bd30 <HAL_TIMEx_HallSensor_Start+0xc2>
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	4a17      	ldr	r2, [pc, #92]	@ (800bd88 <HAL_TIMEx_HallSensor_Start+0x11a>)
 800bd2c:	4293      	cmp	r3, r2
 800bd2e:	d111      	bne.n	800bd54 <HAL_TIMEx_HallSensor_Start+0xe6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	689b      	ldr	r3, [r3, #8]
 800bd36:	f003 0307 	and.w	r3, r3, #7
 800bd3a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd3c:	68bb      	ldr	r3, [r7, #8]
 800bd3e:	2b06      	cmp	r3, #6
 800bd40:	d010      	beq.n	800bd64 <HAL_TIMEx_HallSensor_Start+0xf6>
    {
      __HAL_TIM_ENABLE(htim);
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	681a      	ldr	r2, [r3, #0]
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	f042 0201 	orr.w	r2, r2, #1
 800bd50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd52:	e007      	b.n	800bd64 <HAL_TIMEx_HallSensor_Start+0xf6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	681a      	ldr	r2, [r3, #0]
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	f042 0201 	orr.w	r2, r2, #1
 800bd62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bd64:	2300      	movs	r3, #0
}
 800bd66:	4618      	mov	r0, r3
 800bd68:	3710      	adds	r7, #16
 800bd6a:	46bd      	mov	sp, r7
 800bd6c:	bd80      	pop	{r7, pc}
 800bd6e:	bf00      	nop
 800bd70:	40010000 	.word	0x40010000
 800bd74:	40000400 	.word	0x40000400
 800bd78:	40000800 	.word	0x40000800
 800bd7c:	40000c00 	.word	0x40000c00
 800bd80:	40010400 	.word	0x40010400
 800bd84:	40014000 	.word	0x40014000
 800bd88:	40001800 	.word	0x40001800

0800bd8c <HAL_TIMEx_HallSensor_Stop>:
  * @brief  Stops the TIM Hall sensor Interface.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim)
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b082      	sub	sp, #8
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	6078      	str	r0, [r7, #4]
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1, 2 and 3
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	2200      	movs	r2, #0
 800bd9a:	2100      	movs	r1, #0
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	f7ff fe3f 	bl	800ba20 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	6a1a      	ldr	r2, [r3, #32]
 800bda8:	f241 1311 	movw	r3, #4369	@ 0x1111
 800bdac:	4013      	ands	r3, r2
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d10f      	bne.n	800bdd2 <HAL_TIMEx_HallSensor_Stop+0x46>
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	6a1a      	ldr	r2, [r3, #32]
 800bdb8:	f240 4344 	movw	r3, #1092	@ 0x444
 800bdbc:	4013      	ands	r3, r2
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d107      	bne.n	800bdd2 <HAL_TIMEx_HallSensor_Stop+0x46>
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	681a      	ldr	r2, [r3, #0]
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f022 0201 	bic.w	r2, r2, #1
 800bdd0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	2201      	movs	r2, #1
 800bdd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	2201      	movs	r2, #1
 800bdde:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	2201      	movs	r2, #1
 800bde6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	2201      	movs	r2, #1
 800bdee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800bdf2:	2300      	movs	r3, #0
}
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	3708      	adds	r7, #8
 800bdf8:	46bd      	mov	sp, r7
 800bdfa:	bd80      	pop	{r7, pc}

0800bdfc <HAL_TIMEx_HallSensor_Start_IT>:
  * @brief  Starts the TIM Hall Sensor Interface in interrupt mode.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim)
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b084      	sub	sp, #16
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800be0a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800be12:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800be1a:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800be22:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800be24:	7bfb      	ldrb	r3, [r7, #15]
 800be26:	2b01      	cmp	r3, #1
 800be28:	d108      	bne.n	800be3c <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800be2a:	7bbb      	ldrb	r3, [r7, #14]
 800be2c:	2b01      	cmp	r3, #1
 800be2e:	d105      	bne.n	800be3c <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800be30:	7b7b      	ldrb	r3, [r7, #13]
 800be32:	2b01      	cmp	r3, #1
 800be34:	d102      	bne.n	800be3c <HAL_TIMEx_HallSensor_Start_IT+0x40>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800be36:	7b3b      	ldrb	r3, [r7, #12]
 800be38:	2b01      	cmp	r3, #1
 800be3a:	d001      	beq.n	800be40 <HAL_TIMEx_HallSensor_Start_IT+0x44>
  {
    return HAL_ERROR;
 800be3c:	2301      	movs	r3, #1
 800be3e:	e061      	b.n	800bf04 <HAL_TIMEx_HallSensor_Start_IT+0x108>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2202      	movs	r2, #2
 800be44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	2202      	movs	r2, #2
 800be4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2202      	movs	r2, #2
 800be54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	2202      	movs	r2, #2
 800be5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the capture compare Interrupts 1 event */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	68da      	ldr	r2, [r3, #12]
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	f042 0202 	orr.w	r2, r2, #2
 800be6e:	60da      	str	r2, [r3, #12]

  /* Enable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	2201      	movs	r2, #1
 800be76:	2100      	movs	r1, #0
 800be78:	4618      	mov	r0, r3
 800be7a:	f7ff fdd1 	bl	800ba20 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	4a22      	ldr	r2, [pc, #136]	@ (800bf0c <HAL_TIMEx_HallSensor_Start_IT+0x110>)
 800be84:	4293      	cmp	r3, r2
 800be86:	d022      	beq.n	800bece <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be90:	d01d      	beq.n	800bece <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	4a1e      	ldr	r2, [pc, #120]	@ (800bf10 <HAL_TIMEx_HallSensor_Start_IT+0x114>)
 800be98:	4293      	cmp	r3, r2
 800be9a:	d018      	beq.n	800bece <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	4a1c      	ldr	r2, [pc, #112]	@ (800bf14 <HAL_TIMEx_HallSensor_Start_IT+0x118>)
 800bea2:	4293      	cmp	r3, r2
 800bea4:	d013      	beq.n	800bece <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	4a1b      	ldr	r2, [pc, #108]	@ (800bf18 <HAL_TIMEx_HallSensor_Start_IT+0x11c>)
 800beac:	4293      	cmp	r3, r2
 800beae:	d00e      	beq.n	800bece <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	4a19      	ldr	r2, [pc, #100]	@ (800bf1c <HAL_TIMEx_HallSensor_Start_IT+0x120>)
 800beb6:	4293      	cmp	r3, r2
 800beb8:	d009      	beq.n	800bece <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	4a18      	ldr	r2, [pc, #96]	@ (800bf20 <HAL_TIMEx_HallSensor_Start_IT+0x124>)
 800bec0:	4293      	cmp	r3, r2
 800bec2:	d004      	beq.n	800bece <HAL_TIMEx_HallSensor_Start_IT+0xd2>
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	4a16      	ldr	r2, [pc, #88]	@ (800bf24 <HAL_TIMEx_HallSensor_Start_IT+0x128>)
 800beca:	4293      	cmp	r3, r2
 800becc:	d111      	bne.n	800bef2 <HAL_TIMEx_HallSensor_Start_IT+0xf6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	689b      	ldr	r3, [r3, #8]
 800bed4:	f003 0307 	and.w	r3, r3, #7
 800bed8:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800beda:	68bb      	ldr	r3, [r7, #8]
 800bedc:	2b06      	cmp	r3, #6
 800bede:	d010      	beq.n	800bf02 <HAL_TIMEx_HallSensor_Start_IT+0x106>
    {
      __HAL_TIM_ENABLE(htim);
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	681a      	ldr	r2, [r3, #0]
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	f042 0201 	orr.w	r2, r2, #1
 800beee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bef0:	e007      	b.n	800bf02 <HAL_TIMEx_HallSensor_Start_IT+0x106>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	681a      	ldr	r2, [r3, #0]
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	f042 0201 	orr.w	r2, r2, #1
 800bf00:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bf02:	2300      	movs	r3, #0
}
 800bf04:	4618      	mov	r0, r3
 800bf06:	3710      	adds	r7, #16
 800bf08:	46bd      	mov	sp, r7
 800bf0a:	bd80      	pop	{r7, pc}
 800bf0c:	40010000 	.word	0x40010000
 800bf10:	40000400 	.word	0x40000400
 800bf14:	40000800 	.word	0x40000800
 800bf18:	40000c00 	.word	0x40000c00
 800bf1c:	40010400 	.word	0x40010400
 800bf20:	40014000 	.word	0x40014000
 800bf24:	40001800 	.word	0x40001800

0800bf28 <HAL_TIMEx_HallSensor_Stop_IT>:
  * @brief  Stops the TIM Hall Sensor Interface in interrupt mode.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b082      	sub	sp, #8
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	2200      	movs	r2, #0
 800bf36:	2100      	movs	r1, #0
 800bf38:	4618      	mov	r0, r3
 800bf3a:	f7ff fd71 	bl	800ba20 <TIM_CCxChannelCmd>

  /* Disable the capture compare Interrupts event */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	68da      	ldr	r2, [r3, #12]
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	f022 0202 	bic.w	r2, r2, #2
 800bf4c:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	6a1a      	ldr	r2, [r3, #32]
 800bf54:	f241 1311 	movw	r3, #4369	@ 0x1111
 800bf58:	4013      	ands	r3, r2
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d10f      	bne.n	800bf7e <HAL_TIMEx_HallSensor_Stop_IT+0x56>
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	6a1a      	ldr	r2, [r3, #32]
 800bf64:	f240 4344 	movw	r3, #1092	@ 0x444
 800bf68:	4013      	ands	r3, r2
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d107      	bne.n	800bf7e <HAL_TIMEx_HallSensor_Stop_IT+0x56>
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	681a      	ldr	r2, [r3, #0]
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	f022 0201 	bic.w	r2, r2, #1
 800bf7c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	2201      	movs	r2, #1
 800bf82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2201      	movs	r2, #1
 800bf8a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	2201      	movs	r2, #1
 800bf92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	2201      	movs	r2, #1
 800bf9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800bf9e:	2300      	movs	r3, #0
}
 800bfa0:	4618      	mov	r0, r3
 800bfa2:	3708      	adds	r7, #8
 800bfa4:	46bd      	mov	sp, r7
 800bfa6:	bd80      	pop	{r7, pc}

0800bfa8 <HAL_TIMEx_HallSensor_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)
{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b086      	sub	sp, #24
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	60f8      	str	r0, [r7, #12]
 800bfb0:	60b9      	str	r1, [r7, #8]
 800bfb2:	4613      	mov	r3, r2
 800bfb4:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bfbc:	75fb      	strb	r3, [r7, #23]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bfc4:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800bfc6:	7dfb      	ldrb	r3, [r7, #23]
 800bfc8:	2b02      	cmp	r3, #2
 800bfca:	d002      	beq.n	800bfd2 <HAL_TIMEx_HallSensor_Start_DMA+0x2a>
      || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800bfcc:	7dbb      	ldrb	r3, [r7, #22]
 800bfce:	2b02      	cmp	r3, #2
 800bfd0:	d101      	bne.n	800bfd6 <HAL_TIMEx_HallSensor_Start_DMA+0x2e>
  {
    return HAL_BUSY;
 800bfd2:	2302      	movs	r3, #2
 800bfd4:	e086      	b.n	800c0e4 <HAL_TIMEx_HallSensor_Start_DMA+0x13c>
  }
  else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
 800bfd6:	7dfb      	ldrb	r3, [r7, #23]
 800bfd8:	2b01      	cmp	r3, #1
 800bfda:	d134      	bne.n	800c046 <HAL_TIMEx_HallSensor_Start_DMA+0x9e>
           && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
 800bfdc:	7dbb      	ldrb	r3, [r7, #22]
 800bfde:	2b01      	cmp	r3, #1
 800bfe0:	d131      	bne.n	800c046 <HAL_TIMEx_HallSensor_Start_DMA+0x9e>
  {
    if ((pData == NULL) || (Length == 0U))
 800bfe2:	68bb      	ldr	r3, [r7, #8]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d002      	beq.n	800bfee <HAL_TIMEx_HallSensor_Start_DMA+0x46>
 800bfe8:	88fb      	ldrh	r3, [r7, #6]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d101      	bne.n	800bff2 <HAL_TIMEx_HallSensor_Start_DMA+0x4a>
    {
      return HAL_ERROR;
 800bfee:	2301      	movs	r3, #1
 800bff0:	e078      	b.n	800c0e4 <HAL_TIMEx_HallSensor_Start_DMA+0x13c>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	2202      	movs	r2, #2
 800bff6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	2202      	movs	r2, #2
 800bffe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    if ((pData == NULL) || (Length == 0U))
 800c002:	bf00      	nop
  }

  /* Enable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	2201      	movs	r2, #1
 800c00a:	2100      	movs	r1, #0
 800c00c:	4618      	mov	r0, r3
 800c00e:	f7ff fd07 	bl	800ba20 <TIM_CCxChannelCmd>

  /* Set the DMA Input Capture 1 Callbacks */
  htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c016:	4a35      	ldr	r2, [pc, #212]	@ (800c0ec <HAL_TIMEx_HallSensor_Start_DMA+0x144>)
 800c018:	63da      	str	r2, [r3, #60]	@ 0x3c
  htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c01e:	4a34      	ldr	r2, [pc, #208]	@ (800c0f0 <HAL_TIMEx_HallSensor_Start_DMA+0x148>)
 800c020:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set the DMA error callback */
  htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c026:	4a33      	ldr	r2, [pc, #204]	@ (800c0f4 <HAL_TIMEx_HallSensor_Start_DMA+0x14c>)
 800c028:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the DMA stream for Capture 1*/
  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	3334      	adds	r3, #52	@ 0x34
 800c034:	4619      	mov	r1, r3
 800c036:	68ba      	ldr	r2, [r7, #8]
 800c038:	88fb      	ldrh	r3, [r7, #6]
 800c03a:	f7f6 fada 	bl	80025f2 <HAL_DMA_Start_IT>
 800c03e:	4603      	mov	r3, r0
 800c040:	2b00      	cmp	r3, #0
 800c042:	d004      	beq.n	800c04e <HAL_TIMEx_HallSensor_Start_DMA+0xa6>
 800c044:	e001      	b.n	800c04a <HAL_TIMEx_HallSensor_Start_DMA+0xa2>
    return HAL_ERROR;
 800c046:	2301      	movs	r3, #1
 800c048:	e04c      	b.n	800c0e4 <HAL_TIMEx_HallSensor_Start_DMA+0x13c>
  {
    /* Return error status */
    return HAL_ERROR;
 800c04a:	2301      	movs	r3, #1
 800c04c:	e04a      	b.n	800c0e4 <HAL_TIMEx_HallSensor_Start_DMA+0x13c>
  }
  /* Enable the capture compare 1 Interrupt */
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	68da      	ldr	r2, [r3, #12]
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c05c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	4a25      	ldr	r2, [pc, #148]	@ (800c0f8 <HAL_TIMEx_HallSensor_Start_DMA+0x150>)
 800c064:	4293      	cmp	r3, r2
 800c066:	d022      	beq.n	800c0ae <HAL_TIMEx_HallSensor_Start_DMA+0x106>
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c070:	d01d      	beq.n	800c0ae <HAL_TIMEx_HallSensor_Start_DMA+0x106>
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	4a21      	ldr	r2, [pc, #132]	@ (800c0fc <HAL_TIMEx_HallSensor_Start_DMA+0x154>)
 800c078:	4293      	cmp	r3, r2
 800c07a:	d018      	beq.n	800c0ae <HAL_TIMEx_HallSensor_Start_DMA+0x106>
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	4a1f      	ldr	r2, [pc, #124]	@ (800c100 <HAL_TIMEx_HallSensor_Start_DMA+0x158>)
 800c082:	4293      	cmp	r3, r2
 800c084:	d013      	beq.n	800c0ae <HAL_TIMEx_HallSensor_Start_DMA+0x106>
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	4a1e      	ldr	r2, [pc, #120]	@ (800c104 <HAL_TIMEx_HallSensor_Start_DMA+0x15c>)
 800c08c:	4293      	cmp	r3, r2
 800c08e:	d00e      	beq.n	800c0ae <HAL_TIMEx_HallSensor_Start_DMA+0x106>
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	4a1c      	ldr	r2, [pc, #112]	@ (800c108 <HAL_TIMEx_HallSensor_Start_DMA+0x160>)
 800c096:	4293      	cmp	r3, r2
 800c098:	d009      	beq.n	800c0ae <HAL_TIMEx_HallSensor_Start_DMA+0x106>
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	4a1b      	ldr	r2, [pc, #108]	@ (800c10c <HAL_TIMEx_HallSensor_Start_DMA+0x164>)
 800c0a0:	4293      	cmp	r3, r2
 800c0a2:	d004      	beq.n	800c0ae <HAL_TIMEx_HallSensor_Start_DMA+0x106>
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	4a19      	ldr	r2, [pc, #100]	@ (800c110 <HAL_TIMEx_HallSensor_Start_DMA+0x168>)
 800c0aa:	4293      	cmp	r3, r2
 800c0ac:	d111      	bne.n	800c0d2 <HAL_TIMEx_HallSensor_Start_DMA+0x12a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	689b      	ldr	r3, [r3, #8]
 800c0b4:	f003 0307 	and.w	r3, r3, #7
 800c0b8:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c0ba:	693b      	ldr	r3, [r7, #16]
 800c0bc:	2b06      	cmp	r3, #6
 800c0be:	d010      	beq.n	800c0e2 <HAL_TIMEx_HallSensor_Start_DMA+0x13a>
    {
      __HAL_TIM_ENABLE(htim);
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	681a      	ldr	r2, [r3, #0]
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	f042 0201 	orr.w	r2, r2, #1
 800c0ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c0d0:	e007      	b.n	800c0e2 <HAL_TIMEx_HallSensor_Start_DMA+0x13a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	681a      	ldr	r2, [r3, #0]
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	f042 0201 	orr.w	r2, r2, #1
 800c0e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c0e2:	2300      	movs	r3, #0
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	3718      	adds	r7, #24
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	bd80      	pop	{r7, pc}
 800c0ec:	0800aefd 	.word	0x0800aefd
 800c0f0:	0800afc5 	.word	0x0800afc5
 800c0f4:	0800ad5b 	.word	0x0800ad5b
 800c0f8:	40010000 	.word	0x40010000
 800c0fc:	40000400 	.word	0x40000400
 800c100:	40000800 	.word	0x40000800
 800c104:	40000c00 	.word	0x40000c00
 800c108:	40010400 	.word	0x40010400
 800c10c:	40014000 	.word	0x40014000
 800c110:	40001800 	.word	0x40001800

0800c114 <HAL_TIMEx_HallSensor_Stop_DMA>:
  * @brief  Stops the TIM Hall Sensor Interface in DMA mode.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim)
{
 800c114:	b580      	push	{r7, lr}
 800c116:	b082      	sub	sp, #8
 800c118:	af00      	add	r7, sp, #0
 800c11a:	6078      	str	r0, [r7, #4]
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	2200      	movs	r2, #0
 800c122:	2100      	movs	r1, #0
 800c124:	4618      	mov	r0, r3
 800c126:	f7ff fc7b 	bl	800ba20 <TIM_CCxChannelCmd>


  /* Disable the capture compare Interrupts 1 event */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	68da      	ldr	r2, [r3, #12]
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800c138:	60da      	str	r2, [r3, #12]

  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c13e:	4618      	mov	r0, r3
 800c140:	f7f6 fb1f 	bl	8002782 <HAL_DMA_Abort_IT>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	6a1a      	ldr	r2, [r3, #32]
 800c14a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c14e:	4013      	ands	r3, r2
 800c150:	2b00      	cmp	r3, #0
 800c152:	d10f      	bne.n	800c174 <HAL_TIMEx_HallSensor_Stop_DMA+0x60>
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	6a1a      	ldr	r2, [r3, #32]
 800c15a:	f240 4344 	movw	r3, #1092	@ 0x444
 800c15e:	4013      	ands	r3, r2
 800c160:	2b00      	cmp	r3, #0
 800c162:	d107      	bne.n	800c174 <HAL_TIMEx_HallSensor_Stop_DMA+0x60>
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	681a      	ldr	r2, [r3, #0]
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	f022 0201 	bic.w	r2, r2, #1
 800c172:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	2201      	movs	r2, #1
 800c178:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2201      	movs	r2, #1
 800c180:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Return function status */
  return HAL_OK;
 800c184:	2300      	movs	r3, #0
}
 800c186:	4618      	mov	r0, r3
 800c188:	3708      	adds	r7, #8
 800c18a:	46bd      	mov	sp, r7
 800c18c:	bd80      	pop	{r7, pc}

0800c18e <HAL_TIMEx_OCN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c18e:	b580      	push	{r7, lr}
 800c190:	b084      	sub	sp, #16
 800c192:	af00      	add	r7, sp, #0
 800c194:	6078      	str	r0, [r7, #4]
 800c196:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d109      	bne.n	800c1b2 <HAL_TIMEx_OCN_Start+0x24>
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c1a4:	b2db      	uxtb	r3, r3
 800c1a6:	2b01      	cmp	r3, #1
 800c1a8:	bf14      	ite	ne
 800c1aa:	2301      	movne	r3, #1
 800c1ac:	2300      	moveq	r3, #0
 800c1ae:	b2db      	uxtb	r3, r3
 800c1b0:	e022      	b.n	800c1f8 <HAL_TIMEx_OCN_Start+0x6a>
 800c1b2:	683b      	ldr	r3, [r7, #0]
 800c1b4:	2b04      	cmp	r3, #4
 800c1b6:	d109      	bne.n	800c1cc <HAL_TIMEx_OCN_Start+0x3e>
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c1be:	b2db      	uxtb	r3, r3
 800c1c0:	2b01      	cmp	r3, #1
 800c1c2:	bf14      	ite	ne
 800c1c4:	2301      	movne	r3, #1
 800c1c6:	2300      	moveq	r3, #0
 800c1c8:	b2db      	uxtb	r3, r3
 800c1ca:	e015      	b.n	800c1f8 <HAL_TIMEx_OCN_Start+0x6a>
 800c1cc:	683b      	ldr	r3, [r7, #0]
 800c1ce:	2b08      	cmp	r3, #8
 800c1d0:	d109      	bne.n	800c1e6 <HAL_TIMEx_OCN_Start+0x58>
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c1d8:	b2db      	uxtb	r3, r3
 800c1da:	2b01      	cmp	r3, #1
 800c1dc:	bf14      	ite	ne
 800c1de:	2301      	movne	r3, #1
 800c1e0:	2300      	moveq	r3, #0
 800c1e2:	b2db      	uxtb	r3, r3
 800c1e4:	e008      	b.n	800c1f8 <HAL_TIMEx_OCN_Start+0x6a>
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c1ec:	b2db      	uxtb	r3, r3
 800c1ee:	2b01      	cmp	r3, #1
 800c1f0:	bf14      	ite	ne
 800c1f2:	2301      	movne	r3, #1
 800c1f4:	2300      	moveq	r3, #0
 800c1f6:	b2db      	uxtb	r3, r3
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d001      	beq.n	800c200 <HAL_TIMEx_OCN_Start+0x72>
  {
    return HAL_ERROR;
 800c1fc:	2301      	movs	r3, #1
 800c1fe:	e06d      	b.n	800c2dc <HAL_TIMEx_OCN_Start+0x14e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d104      	bne.n	800c210 <HAL_TIMEx_OCN_Start+0x82>
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	2202      	movs	r2, #2
 800c20a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c20e:	e013      	b.n	800c238 <HAL_TIMEx_OCN_Start+0xaa>
 800c210:	683b      	ldr	r3, [r7, #0]
 800c212:	2b04      	cmp	r3, #4
 800c214:	d104      	bne.n	800c220 <HAL_TIMEx_OCN_Start+0x92>
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	2202      	movs	r2, #2
 800c21a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c21e:	e00b      	b.n	800c238 <HAL_TIMEx_OCN_Start+0xaa>
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	2b08      	cmp	r3, #8
 800c224:	d104      	bne.n	800c230 <HAL_TIMEx_OCN_Start+0xa2>
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	2202      	movs	r2, #2
 800c22a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c22e:	e003      	b.n	800c238 <HAL_TIMEx_OCN_Start+0xaa>
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	2202      	movs	r2, #2
 800c234:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	2204      	movs	r2, #4
 800c23e:	6839      	ldr	r1, [r7, #0]
 800c240:	4618      	mov	r0, r3
 800c242:	f001 fdc1 	bl	800ddc8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c254:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	4a22      	ldr	r2, [pc, #136]	@ (800c2e4 <HAL_TIMEx_OCN_Start+0x156>)
 800c25c:	4293      	cmp	r3, r2
 800c25e:	d022      	beq.n	800c2a6 <HAL_TIMEx_OCN_Start+0x118>
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c268:	d01d      	beq.n	800c2a6 <HAL_TIMEx_OCN_Start+0x118>
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	4a1e      	ldr	r2, [pc, #120]	@ (800c2e8 <HAL_TIMEx_OCN_Start+0x15a>)
 800c270:	4293      	cmp	r3, r2
 800c272:	d018      	beq.n	800c2a6 <HAL_TIMEx_OCN_Start+0x118>
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	4a1c      	ldr	r2, [pc, #112]	@ (800c2ec <HAL_TIMEx_OCN_Start+0x15e>)
 800c27a:	4293      	cmp	r3, r2
 800c27c:	d013      	beq.n	800c2a6 <HAL_TIMEx_OCN_Start+0x118>
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	4a1b      	ldr	r2, [pc, #108]	@ (800c2f0 <HAL_TIMEx_OCN_Start+0x162>)
 800c284:	4293      	cmp	r3, r2
 800c286:	d00e      	beq.n	800c2a6 <HAL_TIMEx_OCN_Start+0x118>
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	4a19      	ldr	r2, [pc, #100]	@ (800c2f4 <HAL_TIMEx_OCN_Start+0x166>)
 800c28e:	4293      	cmp	r3, r2
 800c290:	d009      	beq.n	800c2a6 <HAL_TIMEx_OCN_Start+0x118>
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	4a18      	ldr	r2, [pc, #96]	@ (800c2f8 <HAL_TIMEx_OCN_Start+0x16a>)
 800c298:	4293      	cmp	r3, r2
 800c29a:	d004      	beq.n	800c2a6 <HAL_TIMEx_OCN_Start+0x118>
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	4a16      	ldr	r2, [pc, #88]	@ (800c2fc <HAL_TIMEx_OCN_Start+0x16e>)
 800c2a2:	4293      	cmp	r3, r2
 800c2a4:	d111      	bne.n	800c2ca <HAL_TIMEx_OCN_Start+0x13c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	689b      	ldr	r3, [r3, #8]
 800c2ac:	f003 0307 	and.w	r3, r3, #7
 800c2b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	2b06      	cmp	r3, #6
 800c2b6:	d010      	beq.n	800c2da <HAL_TIMEx_OCN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	681a      	ldr	r2, [r3, #0]
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	f042 0201 	orr.w	r2, r2, #1
 800c2c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2c8:	e007      	b.n	800c2da <HAL_TIMEx_OCN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	681a      	ldr	r2, [r3, #0]
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	f042 0201 	orr.w	r2, r2, #1
 800c2d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c2da:	2300      	movs	r3, #0
}
 800c2dc:	4618      	mov	r0, r3
 800c2de:	3710      	adds	r7, #16
 800c2e0:	46bd      	mov	sp, r7
 800c2e2:	bd80      	pop	{r7, pc}
 800c2e4:	40010000 	.word	0x40010000
 800c2e8:	40000400 	.word	0x40000400
 800c2ec:	40000800 	.word	0x40000800
 800c2f0:	40000c00 	.word	0x40000c00
 800c2f4:	40010400 	.word	0x40010400
 800c2f8:	40014000 	.word	0x40014000
 800c2fc:	40001800 	.word	0x40001800

0800c300 <HAL_TIMEx_OCN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c300:	b580      	push	{r7, lr}
 800c302:	b082      	sub	sp, #8
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
 800c308:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	2200      	movs	r2, #0
 800c310:	6839      	ldr	r1, [r7, #0]
 800c312:	4618      	mov	r0, r3
 800c314:	f001 fd58 	bl	800ddc8 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	6a1a      	ldr	r2, [r3, #32]
 800c31e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c322:	4013      	ands	r3, r2
 800c324:	2b00      	cmp	r3, #0
 800c326:	d10f      	bne.n	800c348 <HAL_TIMEx_OCN_Stop+0x48>
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	6a1a      	ldr	r2, [r3, #32]
 800c32e:	f240 4344 	movw	r3, #1092	@ 0x444
 800c332:	4013      	ands	r3, r2
 800c334:	2b00      	cmp	r3, #0
 800c336:	d107      	bne.n	800c348 <HAL_TIMEx_OCN_Stop+0x48>
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c346:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	6a1a      	ldr	r2, [r3, #32]
 800c34e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c352:	4013      	ands	r3, r2
 800c354:	2b00      	cmp	r3, #0
 800c356:	d10f      	bne.n	800c378 <HAL_TIMEx_OCN_Stop+0x78>
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	6a1a      	ldr	r2, [r3, #32]
 800c35e:	f240 4344 	movw	r3, #1092	@ 0x444
 800c362:	4013      	ands	r3, r2
 800c364:	2b00      	cmp	r3, #0
 800c366:	d107      	bne.n	800c378 <HAL_TIMEx_OCN_Stop+0x78>
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	681a      	ldr	r2, [r3, #0]
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	f022 0201 	bic.w	r2, r2, #1
 800c376:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d104      	bne.n	800c388 <HAL_TIMEx_OCN_Stop+0x88>
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	2201      	movs	r2, #1
 800c382:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c386:	e013      	b.n	800c3b0 <HAL_TIMEx_OCN_Stop+0xb0>
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	2b04      	cmp	r3, #4
 800c38c:	d104      	bne.n	800c398 <HAL_TIMEx_OCN_Stop+0x98>
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	2201      	movs	r2, #1
 800c392:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c396:	e00b      	b.n	800c3b0 <HAL_TIMEx_OCN_Stop+0xb0>
 800c398:	683b      	ldr	r3, [r7, #0]
 800c39a:	2b08      	cmp	r3, #8
 800c39c:	d104      	bne.n	800c3a8 <HAL_TIMEx_OCN_Stop+0xa8>
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	2201      	movs	r2, #1
 800c3a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c3a6:	e003      	b.n	800c3b0 <HAL_TIMEx_OCN_Stop+0xb0>
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	2201      	movs	r2, #1
 800c3ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Return function status */
  return HAL_OK;
 800c3b0:	2300      	movs	r3, #0
}
 800c3b2:	4618      	mov	r0, r3
 800c3b4:	3708      	adds	r7, #8
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	bd80      	pop	{r7, pc}

0800c3ba <HAL_TIMEx_OCN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c3ba:	b580      	push	{r7, lr}
 800c3bc:	b084      	sub	sp, #16
 800c3be:	af00      	add	r7, sp, #0
 800c3c0:	6078      	str	r0, [r7, #4]
 800c3c2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d109      	bne.n	800c3e2 <HAL_TIMEx_OCN_Start_IT+0x28>
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c3d4:	b2db      	uxtb	r3, r3
 800c3d6:	2b01      	cmp	r3, #1
 800c3d8:	bf14      	ite	ne
 800c3da:	2301      	movne	r3, #1
 800c3dc:	2300      	moveq	r3, #0
 800c3de:	b2db      	uxtb	r3, r3
 800c3e0:	e022      	b.n	800c428 <HAL_TIMEx_OCN_Start_IT+0x6e>
 800c3e2:	683b      	ldr	r3, [r7, #0]
 800c3e4:	2b04      	cmp	r3, #4
 800c3e6:	d109      	bne.n	800c3fc <HAL_TIMEx_OCN_Start_IT+0x42>
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c3ee:	b2db      	uxtb	r3, r3
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	bf14      	ite	ne
 800c3f4:	2301      	movne	r3, #1
 800c3f6:	2300      	moveq	r3, #0
 800c3f8:	b2db      	uxtb	r3, r3
 800c3fa:	e015      	b.n	800c428 <HAL_TIMEx_OCN_Start_IT+0x6e>
 800c3fc:	683b      	ldr	r3, [r7, #0]
 800c3fe:	2b08      	cmp	r3, #8
 800c400:	d109      	bne.n	800c416 <HAL_TIMEx_OCN_Start_IT+0x5c>
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c408:	b2db      	uxtb	r3, r3
 800c40a:	2b01      	cmp	r3, #1
 800c40c:	bf14      	ite	ne
 800c40e:	2301      	movne	r3, #1
 800c410:	2300      	moveq	r3, #0
 800c412:	b2db      	uxtb	r3, r3
 800c414:	e008      	b.n	800c428 <HAL_TIMEx_OCN_Start_IT+0x6e>
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c41c:	b2db      	uxtb	r3, r3
 800c41e:	2b01      	cmp	r3, #1
 800c420:	bf14      	ite	ne
 800c422:	2301      	movne	r3, #1
 800c424:	2300      	moveq	r3, #0
 800c426:	b2db      	uxtb	r3, r3
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d001      	beq.n	800c430 <HAL_TIMEx_OCN_Start_IT+0x76>
  {
    return HAL_ERROR;
 800c42c:	2301      	movs	r3, #1
 800c42e:	e0a3      	b.n	800c578 <HAL_TIMEx_OCN_Start_IT+0x1be>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c430:	683b      	ldr	r3, [r7, #0]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d104      	bne.n	800c440 <HAL_TIMEx_OCN_Start_IT+0x86>
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	2202      	movs	r2, #2
 800c43a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c43e:	e013      	b.n	800c468 <HAL_TIMEx_OCN_Start_IT+0xae>
 800c440:	683b      	ldr	r3, [r7, #0]
 800c442:	2b04      	cmp	r3, #4
 800c444:	d104      	bne.n	800c450 <HAL_TIMEx_OCN_Start_IT+0x96>
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	2202      	movs	r2, #2
 800c44a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c44e:	e00b      	b.n	800c468 <HAL_TIMEx_OCN_Start_IT+0xae>
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	2b08      	cmp	r3, #8
 800c454:	d104      	bne.n	800c460 <HAL_TIMEx_OCN_Start_IT+0xa6>
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	2202      	movs	r2, #2
 800c45a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c45e:	e003      	b.n	800c468 <HAL_TIMEx_OCN_Start_IT+0xae>
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	2202      	movs	r2, #2
 800c464:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800c468:	683b      	ldr	r3, [r7, #0]
 800c46a:	2b08      	cmp	r3, #8
 800c46c:	d01b      	beq.n	800c4a6 <HAL_TIMEx_OCN_Start_IT+0xec>
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	2b08      	cmp	r3, #8
 800c472:	d821      	bhi.n	800c4b8 <HAL_TIMEx_OCN_Start_IT+0xfe>
 800c474:	683b      	ldr	r3, [r7, #0]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d003      	beq.n	800c482 <HAL_TIMEx_OCN_Start_IT+0xc8>
 800c47a:	683b      	ldr	r3, [r7, #0]
 800c47c:	2b04      	cmp	r3, #4
 800c47e:	d009      	beq.n	800c494 <HAL_TIMEx_OCN_Start_IT+0xda>
 800c480:	e01a      	b.n	800c4b8 <HAL_TIMEx_OCN_Start_IT+0xfe>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Output Compare interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	68da      	ldr	r2, [r3, #12]
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	f042 0202 	orr.w	r2, r2, #2
 800c490:	60da      	str	r2, [r3, #12]
      break;
 800c492:	e014      	b.n	800c4be <HAL_TIMEx_OCN_Start_IT+0x104>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Output Compare interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	68da      	ldr	r2, [r3, #12]
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	f042 0204 	orr.w	r2, r2, #4
 800c4a2:	60da      	str	r2, [r3, #12]
      break;
 800c4a4:	e00b      	b.n	800c4be <HAL_TIMEx_OCN_Start_IT+0x104>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Output Compare interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	68da      	ldr	r2, [r3, #12]
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	f042 0208 	orr.w	r2, r2, #8
 800c4b4:	60da      	str	r2, [r3, #12]
      break;
 800c4b6:	e002      	b.n	800c4be <HAL_TIMEx_OCN_Start_IT+0x104>
    }


    default:
      status = HAL_ERROR;
 800c4b8:	2301      	movs	r3, #1
 800c4ba:	73fb      	strb	r3, [r7, #15]
      break;
 800c4bc:	bf00      	nop
  }

  if (status == HAL_OK)
 800c4be:	7bfb      	ldrb	r3, [r7, #15]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d158      	bne.n	800c576 <HAL_TIMEx_OCN_Start_IT+0x1bc>
  {
    /* Enable the TIM Break interrupt */
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	68da      	ldr	r2, [r3, #12]
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c4d2:	60da      	str	r2, [r3, #12]

    /* Enable the Capture compare channel N */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	2204      	movs	r2, #4
 800c4da:	6839      	ldr	r1, [r7, #0]
 800c4dc:	4618      	mov	r0, r3
 800c4de:	f001 fc73 	bl	800ddc8 <TIM_CCxNChannelCmd>

    /* Enable the Main Output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c4f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	4a22      	ldr	r2, [pc, #136]	@ (800c580 <HAL_TIMEx_OCN_Start_IT+0x1c6>)
 800c4f8:	4293      	cmp	r3, r2
 800c4fa:	d022      	beq.n	800c542 <HAL_TIMEx_OCN_Start_IT+0x188>
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c504:	d01d      	beq.n	800c542 <HAL_TIMEx_OCN_Start_IT+0x188>
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	4a1e      	ldr	r2, [pc, #120]	@ (800c584 <HAL_TIMEx_OCN_Start_IT+0x1ca>)
 800c50c:	4293      	cmp	r3, r2
 800c50e:	d018      	beq.n	800c542 <HAL_TIMEx_OCN_Start_IT+0x188>
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	4a1c      	ldr	r2, [pc, #112]	@ (800c588 <HAL_TIMEx_OCN_Start_IT+0x1ce>)
 800c516:	4293      	cmp	r3, r2
 800c518:	d013      	beq.n	800c542 <HAL_TIMEx_OCN_Start_IT+0x188>
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	4a1b      	ldr	r2, [pc, #108]	@ (800c58c <HAL_TIMEx_OCN_Start_IT+0x1d2>)
 800c520:	4293      	cmp	r3, r2
 800c522:	d00e      	beq.n	800c542 <HAL_TIMEx_OCN_Start_IT+0x188>
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	4a19      	ldr	r2, [pc, #100]	@ (800c590 <HAL_TIMEx_OCN_Start_IT+0x1d6>)
 800c52a:	4293      	cmp	r3, r2
 800c52c:	d009      	beq.n	800c542 <HAL_TIMEx_OCN_Start_IT+0x188>
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	4a18      	ldr	r2, [pc, #96]	@ (800c594 <HAL_TIMEx_OCN_Start_IT+0x1da>)
 800c534:	4293      	cmp	r3, r2
 800c536:	d004      	beq.n	800c542 <HAL_TIMEx_OCN_Start_IT+0x188>
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	4a16      	ldr	r2, [pc, #88]	@ (800c598 <HAL_TIMEx_OCN_Start_IT+0x1de>)
 800c53e:	4293      	cmp	r3, r2
 800c540:	d111      	bne.n	800c566 <HAL_TIMEx_OCN_Start_IT+0x1ac>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	689b      	ldr	r3, [r3, #8]
 800c548:	f003 0307 	and.w	r3, r3, #7
 800c54c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c54e:	68bb      	ldr	r3, [r7, #8]
 800c550:	2b06      	cmp	r3, #6
 800c552:	d010      	beq.n	800c576 <HAL_TIMEx_OCN_Start_IT+0x1bc>
      {
        __HAL_TIM_ENABLE(htim);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	681a      	ldr	r2, [r3, #0]
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	f042 0201 	orr.w	r2, r2, #1
 800c562:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c564:	e007      	b.n	800c576 <HAL_TIMEx_OCN_Start_IT+0x1bc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	681a      	ldr	r2, [r3, #0]
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	f042 0201 	orr.w	r2, r2, #1
 800c574:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800c576:	7bfb      	ldrb	r3, [r7, #15]
}
 800c578:	4618      	mov	r0, r3
 800c57a:	3710      	adds	r7, #16
 800c57c:	46bd      	mov	sp, r7
 800c57e:	bd80      	pop	{r7, pc}
 800c580:	40010000 	.word	0x40010000
 800c584:	40000400 	.word	0x40000400
 800c588:	40000800 	.word	0x40000800
 800c58c:	40000c00 	.word	0x40000c00
 800c590:	40010400 	.word	0x40010400
 800c594:	40014000 	.word	0x40014000
 800c598:	40001800 	.word	0x40001800

0800c59c <HAL_TIMEx_OCN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b084      	sub	sp, #16
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
 800c5a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpccer;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800c5aa:	683b      	ldr	r3, [r7, #0]
 800c5ac:	2b08      	cmp	r3, #8
 800c5ae:	d01b      	beq.n	800c5e8 <HAL_TIMEx_OCN_Stop_IT+0x4c>
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	2b08      	cmp	r3, #8
 800c5b4:	d821      	bhi.n	800c5fa <HAL_TIMEx_OCN_Stop_IT+0x5e>
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d003      	beq.n	800c5c4 <HAL_TIMEx_OCN_Stop_IT+0x28>
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	2b04      	cmp	r3, #4
 800c5c0:	d009      	beq.n	800c5d6 <HAL_TIMEx_OCN_Stop_IT+0x3a>
 800c5c2:	e01a      	b.n	800c5fa <HAL_TIMEx_OCN_Stop_IT+0x5e>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Output Compare interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	68da      	ldr	r2, [r3, #12]
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	f022 0202 	bic.w	r2, r2, #2
 800c5d2:	60da      	str	r2, [r3, #12]
      break;
 800c5d4:	e014      	b.n	800c600 <HAL_TIMEx_OCN_Stop_IT+0x64>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Output Compare interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	68da      	ldr	r2, [r3, #12]
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	f022 0204 	bic.w	r2, r2, #4
 800c5e4:	60da      	str	r2, [r3, #12]
      break;
 800c5e6:	e00b      	b.n	800c600 <HAL_TIMEx_OCN_Stop_IT+0x64>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Output Compare interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	68da      	ldr	r2, [r3, #12]
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	f022 0208 	bic.w	r2, r2, #8
 800c5f6:	60da      	str	r2, [r3, #12]
      break;
 800c5f8:	e002      	b.n	800c600 <HAL_TIMEx_OCN_Stop_IT+0x64>
    }

    default:
      status = HAL_ERROR;
 800c5fa:	2301      	movs	r3, #1
 800c5fc:	73fb      	strb	r3, [r7, #15]
      break;
 800c5fe:	bf00      	nop
  }

  if (status == HAL_OK)
 800c600:	7bfb      	ldrb	r3, [r7, #15]
 800c602:	2b00      	cmp	r3, #0
 800c604:	d164      	bne.n	800c6d0 <HAL_TIMEx_OCN_Stop_IT+0x134>
  {
    /* Disable the Capture compare channel N */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	2200      	movs	r2, #0
 800c60c:	6839      	ldr	r1, [r7, #0]
 800c60e:	4618      	mov	r0, r3
 800c610:	f001 fbda 	bl	800ddc8 <TIM_CCxNChannelCmd>

    /* Disable the TIM Break interrupt (only if no more channel is active) */
    tmpccer = htim->Instance->CCER;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	6a1b      	ldr	r3, [r3, #32]
 800c61a:	60bb      	str	r3, [r7, #8]
    if ((tmpccer & TIM_CCER_CCxNE_MASK) == (uint32_t)RESET)
 800c61c:	68ba      	ldr	r2, [r7, #8]
 800c61e:	f240 4344 	movw	r3, #1092	@ 0x444
 800c622:	4013      	ands	r3, r2
 800c624:	2b00      	cmp	r3, #0
 800c626:	d107      	bne.n	800c638 <HAL_TIMEx_OCN_Stop_IT+0x9c>
    {
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	68da      	ldr	r2, [r3, #12]
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c636:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	6a1a      	ldr	r2, [r3, #32]
 800c63e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c642:	4013      	ands	r3, r2
 800c644:	2b00      	cmp	r3, #0
 800c646:	d10f      	bne.n	800c668 <HAL_TIMEx_OCN_Stop_IT+0xcc>
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	6a1a      	ldr	r2, [r3, #32]
 800c64e:	f240 4344 	movw	r3, #1092	@ 0x444
 800c652:	4013      	ands	r3, r2
 800c654:	2b00      	cmp	r3, #0
 800c656:	d107      	bne.n	800c668 <HAL_TIMEx_OCN_Stop_IT+0xcc>
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c666:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	6a1a      	ldr	r2, [r3, #32]
 800c66e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800c672:	4013      	ands	r3, r2
 800c674:	2b00      	cmp	r3, #0
 800c676:	d10f      	bne.n	800c698 <HAL_TIMEx_OCN_Stop_IT+0xfc>
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	6a1a      	ldr	r2, [r3, #32]
 800c67e:	f240 4344 	movw	r3, #1092	@ 0x444
 800c682:	4013      	ands	r3, r2
 800c684:	2b00      	cmp	r3, #0
 800c686:	d107      	bne.n	800c698 <HAL_TIMEx_OCN_Stop_IT+0xfc>
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	681a      	ldr	r2, [r3, #0]
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	f022 0201 	bic.w	r2, r2, #1
 800c696:	601a      	str	r2, [r3, #0]

    /* Set the TIM complementary channel state */
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c698:	683b      	ldr	r3, [r7, #0]
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d104      	bne.n	800c6a8 <HAL_TIMEx_OCN_Stop_IT+0x10c>
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	2201      	movs	r2, #1
 800c6a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c6a6:	e013      	b.n	800c6d0 <HAL_TIMEx_OCN_Stop_IT+0x134>
 800c6a8:	683b      	ldr	r3, [r7, #0]
 800c6aa:	2b04      	cmp	r3, #4
 800c6ac:	d104      	bne.n	800c6b8 <HAL_TIMEx_OCN_Stop_IT+0x11c>
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	2201      	movs	r2, #1
 800c6b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c6b6:	e00b      	b.n	800c6d0 <HAL_TIMEx_OCN_Stop_IT+0x134>
 800c6b8:	683b      	ldr	r3, [r7, #0]
 800c6ba:	2b08      	cmp	r3, #8
 800c6bc:	d104      	bne.n	800c6c8 <HAL_TIMEx_OCN_Stop_IT+0x12c>
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	2201      	movs	r2, #1
 800c6c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c6c6:	e003      	b.n	800c6d0 <HAL_TIMEx_OCN_Stop_IT+0x134>
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	2201      	movs	r2, #1
 800c6cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 800c6d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	3710      	adds	r7, #16
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	bd80      	pop	{r7, pc}

0800c6da <HAL_TIMEx_OCN_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                          uint16_t Length)
{
 800c6da:	b580      	push	{r7, lr}
 800c6dc:	b086      	sub	sp, #24
 800c6de:	af00      	add	r7, sp, #0
 800c6e0:	60f8      	str	r0, [r7, #12]
 800c6e2:	60b9      	str	r1, [r7, #8]
 800c6e4:	607a      	str	r2, [r7, #4]
 800c6e6:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Set the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800c6ec:	68bb      	ldr	r3, [r7, #8]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d109      	bne.n	800c706 <HAL_TIMEx_OCN_Start_DMA+0x2c>
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c6f8:	b2db      	uxtb	r3, r3
 800c6fa:	2b02      	cmp	r3, #2
 800c6fc:	bf0c      	ite	eq
 800c6fe:	2301      	moveq	r3, #1
 800c700:	2300      	movne	r3, #0
 800c702:	b2db      	uxtb	r3, r3
 800c704:	e022      	b.n	800c74c <HAL_TIMEx_OCN_Start_DMA+0x72>
 800c706:	68bb      	ldr	r3, [r7, #8]
 800c708:	2b04      	cmp	r3, #4
 800c70a:	d109      	bne.n	800c720 <HAL_TIMEx_OCN_Start_DMA+0x46>
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c712:	b2db      	uxtb	r3, r3
 800c714:	2b02      	cmp	r3, #2
 800c716:	bf0c      	ite	eq
 800c718:	2301      	moveq	r3, #1
 800c71a:	2300      	movne	r3, #0
 800c71c:	b2db      	uxtb	r3, r3
 800c71e:	e015      	b.n	800c74c <HAL_TIMEx_OCN_Start_DMA+0x72>
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	2b08      	cmp	r3, #8
 800c724:	d109      	bne.n	800c73a <HAL_TIMEx_OCN_Start_DMA+0x60>
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c72c:	b2db      	uxtb	r3, r3
 800c72e:	2b02      	cmp	r3, #2
 800c730:	bf0c      	ite	eq
 800c732:	2301      	moveq	r3, #1
 800c734:	2300      	movne	r3, #0
 800c736:	b2db      	uxtb	r3, r3
 800c738:	e008      	b.n	800c74c <HAL_TIMEx_OCN_Start_DMA+0x72>
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c740:	b2db      	uxtb	r3, r3
 800c742:	2b02      	cmp	r3, #2
 800c744:	bf0c      	ite	eq
 800c746:	2301      	moveq	r3, #1
 800c748:	2300      	movne	r3, #0
 800c74a:	b2db      	uxtb	r3, r3
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d001      	beq.n	800c754 <HAL_TIMEx_OCN_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800c750:	2302      	movs	r3, #2
 800c752:	e129      	b.n	800c9a8 <HAL_TIMEx_OCN_Start_DMA+0x2ce>
  }
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800c754:	68bb      	ldr	r3, [r7, #8]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d109      	bne.n	800c76e <HAL_TIMEx_OCN_Start_DMA+0x94>
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c760:	b2db      	uxtb	r3, r3
 800c762:	2b01      	cmp	r3, #1
 800c764:	bf0c      	ite	eq
 800c766:	2301      	moveq	r3, #1
 800c768:	2300      	movne	r3, #0
 800c76a:	b2db      	uxtb	r3, r3
 800c76c:	e022      	b.n	800c7b4 <HAL_TIMEx_OCN_Start_DMA+0xda>
 800c76e:	68bb      	ldr	r3, [r7, #8]
 800c770:	2b04      	cmp	r3, #4
 800c772:	d109      	bne.n	800c788 <HAL_TIMEx_OCN_Start_DMA+0xae>
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800c77a:	b2db      	uxtb	r3, r3
 800c77c:	2b01      	cmp	r3, #1
 800c77e:	bf0c      	ite	eq
 800c780:	2301      	moveq	r3, #1
 800c782:	2300      	movne	r3, #0
 800c784:	b2db      	uxtb	r3, r3
 800c786:	e015      	b.n	800c7b4 <HAL_TIMEx_OCN_Start_DMA+0xda>
 800c788:	68bb      	ldr	r3, [r7, #8]
 800c78a:	2b08      	cmp	r3, #8
 800c78c:	d109      	bne.n	800c7a2 <HAL_TIMEx_OCN_Start_DMA+0xc8>
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c794:	b2db      	uxtb	r3, r3
 800c796:	2b01      	cmp	r3, #1
 800c798:	bf0c      	ite	eq
 800c79a:	2301      	moveq	r3, #1
 800c79c:	2300      	movne	r3, #0
 800c79e:	b2db      	uxtb	r3, r3
 800c7a0:	e008      	b.n	800c7b4 <HAL_TIMEx_OCN_Start_DMA+0xda>
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c7a8:	b2db      	uxtb	r3, r3
 800c7aa:	2b01      	cmp	r3, #1
 800c7ac:	bf0c      	ite	eq
 800c7ae:	2301      	moveq	r3, #1
 800c7b0:	2300      	movne	r3, #0
 800c7b2:	b2db      	uxtb	r3, r3
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d024      	beq.n	800c802 <HAL_TIMEx_OCN_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d002      	beq.n	800c7c4 <HAL_TIMEx_OCN_Start_DMA+0xea>
 800c7be:	887b      	ldrh	r3, [r7, #2]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d101      	bne.n	800c7c8 <HAL_TIMEx_OCN_Start_DMA+0xee>
    {
      return HAL_ERROR;
 800c7c4:	2301      	movs	r3, #1
 800c7c6:	e0ef      	b.n	800c9a8 <HAL_TIMEx_OCN_Start_DMA+0x2ce>
    }
    else
    {
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c7c8:	68bb      	ldr	r3, [r7, #8]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d104      	bne.n	800c7d8 <HAL_TIMEx_OCN_Start_DMA+0xfe>
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	2202      	movs	r2, #2
 800c7d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c7d6:	e016      	b.n	800c806 <HAL_TIMEx_OCN_Start_DMA+0x12c>
 800c7d8:	68bb      	ldr	r3, [r7, #8]
 800c7da:	2b04      	cmp	r3, #4
 800c7dc:	d104      	bne.n	800c7e8 <HAL_TIMEx_OCN_Start_DMA+0x10e>
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	2202      	movs	r2, #2
 800c7e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800c7e6:	e00e      	b.n	800c806 <HAL_TIMEx_OCN_Start_DMA+0x12c>
 800c7e8:	68bb      	ldr	r3, [r7, #8]
 800c7ea:	2b08      	cmp	r3, #8
 800c7ec:	d104      	bne.n	800c7f8 <HAL_TIMEx_OCN_Start_DMA+0x11e>
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	2202      	movs	r2, #2
 800c7f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c7f6:	e006      	b.n	800c806 <HAL_TIMEx_OCN_Start_DMA+0x12c>
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	2202      	movs	r2, #2
 800c7fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c800:	e001      	b.n	800c806 <HAL_TIMEx_OCN_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 800c802:	2301      	movs	r3, #1
 800c804:	e0d0      	b.n	800c9a8 <HAL_TIMEx_OCN_Start_DMA+0x2ce>
  }

  switch (Channel)
 800c806:	68bb      	ldr	r3, [r7, #8]
 800c808:	2b08      	cmp	r3, #8
 800c80a:	d051      	beq.n	800c8b0 <HAL_TIMEx_OCN_Start_DMA+0x1d6>
 800c80c:	68bb      	ldr	r3, [r7, #8]
 800c80e:	2b08      	cmp	r3, #8
 800c810:	d872      	bhi.n	800c8f8 <HAL_TIMEx_OCN_Start_DMA+0x21e>
 800c812:	68bb      	ldr	r3, [r7, #8]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d003      	beq.n	800c820 <HAL_TIMEx_OCN_Start_DMA+0x146>
 800c818:	68bb      	ldr	r3, [r7, #8]
 800c81a:	2b04      	cmp	r3, #4
 800c81c:	d024      	beq.n	800c868 <HAL_TIMEx_OCN_Start_DMA+0x18e>
 800c81e:	e06b      	b.n	800c8f8 <HAL_TIMEx_OCN_Start_DMA+0x21e>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c824:	4a62      	ldr	r2, [pc, #392]	@ (800c9b0 <HAL_TIMEx_OCN_Start_DMA+0x2d6>)
 800c826:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c82c:	4a61      	ldr	r2, [pc, #388]	@ (800c9b4 <HAL_TIMEx_OCN_Start_DMA+0x2da>)
 800c82e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c834:	4a60      	ldr	r2, [pc, #384]	@ (800c9b8 <HAL_TIMEx_OCN_Start_DMA+0x2de>)
 800c836:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800c83c:	6879      	ldr	r1, [r7, #4]
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	3334      	adds	r3, #52	@ 0x34
 800c844:	461a      	mov	r2, r3
 800c846:	887b      	ldrh	r3, [r7, #2]
 800c848:	f7f5 fed3 	bl	80025f2 <HAL_DMA_Start_IT>
 800c84c:	4603      	mov	r3, r0
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d001      	beq.n	800c856 <HAL_TIMEx_OCN_Start_DMA+0x17c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800c852:	2301      	movs	r3, #1
 800c854:	e0a8      	b.n	800c9a8 <HAL_TIMEx_OCN_Start_DMA+0x2ce>
      }
      /* Enable the TIM Output Compare DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	68da      	ldr	r2, [r3, #12]
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c864:	60da      	str	r2, [r3, #12]
      break;
 800c866:	e04a      	b.n	800c8fe <HAL_TIMEx_OCN_Start_DMA+0x224>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c86c:	4a50      	ldr	r2, [pc, #320]	@ (800c9b0 <HAL_TIMEx_OCN_Start_DMA+0x2d6>)
 800c86e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c874:	4a4f      	ldr	r2, [pc, #316]	@ (800c9b4 <HAL_TIMEx_OCN_Start_DMA+0x2da>)
 800c876:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c87c:	4a4e      	ldr	r2, [pc, #312]	@ (800c9b8 <HAL_TIMEx_OCN_Start_DMA+0x2de>)
 800c87e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800c884:	6879      	ldr	r1, [r7, #4]
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	3338      	adds	r3, #56	@ 0x38
 800c88c:	461a      	mov	r2, r3
 800c88e:	887b      	ldrh	r3, [r7, #2]
 800c890:	f7f5 feaf 	bl	80025f2 <HAL_DMA_Start_IT>
 800c894:	4603      	mov	r3, r0
 800c896:	2b00      	cmp	r3, #0
 800c898:	d001      	beq.n	800c89e <HAL_TIMEx_OCN_Start_DMA+0x1c4>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800c89a:	2301      	movs	r3, #1
 800c89c:	e084      	b.n	800c9a8 <HAL_TIMEx_OCN_Start_DMA+0x2ce>
      }
      /* Enable the TIM Output Compare DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	68da      	ldr	r2, [r3, #12]
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c8ac:	60da      	str	r2, [r3, #12]
      break;
 800c8ae:	e026      	b.n	800c8fe <HAL_TIMEx_OCN_Start_DMA+0x224>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8b4:	4a3e      	ldr	r2, [pc, #248]	@ (800c9b0 <HAL_TIMEx_OCN_Start_DMA+0x2d6>)
 800c8b6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8bc:	4a3d      	ldr	r2, [pc, #244]	@ (800c9b4 <HAL_TIMEx_OCN_Start_DMA+0x2da>)
 800c8be:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8c4:	4a3c      	ldr	r2, [pc, #240]	@ (800c9b8 <HAL_TIMEx_OCN_Start_DMA+0x2de>)
 800c8c6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800c8cc:	6879      	ldr	r1, [r7, #4]
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	333c      	adds	r3, #60	@ 0x3c
 800c8d4:	461a      	mov	r2, r3
 800c8d6:	887b      	ldrh	r3, [r7, #2]
 800c8d8:	f7f5 fe8b 	bl	80025f2 <HAL_DMA_Start_IT>
 800c8dc:	4603      	mov	r3, r0
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d001      	beq.n	800c8e6 <HAL_TIMEx_OCN_Start_DMA+0x20c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800c8e2:	2301      	movs	r3, #1
 800c8e4:	e060      	b.n	800c9a8 <HAL_TIMEx_OCN_Start_DMA+0x2ce>
      }
      /* Enable the TIM Output Compare DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	68da      	ldr	r2, [r3, #12]
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c8f4:	60da      	str	r2, [r3, #12]
      break;
 800c8f6:	e002      	b.n	800c8fe <HAL_TIMEx_OCN_Start_DMA+0x224>
    }

    default:
      status = HAL_ERROR;
 800c8f8:	2301      	movs	r3, #1
 800c8fa:	75fb      	strb	r3, [r7, #23]
      break;
 800c8fc:	bf00      	nop
  }

  if (status == HAL_OK)
 800c8fe:	7dfb      	ldrb	r3, [r7, #23]
 800c900:	2b00      	cmp	r3, #0
 800c902:	d150      	bne.n	800c9a6 <HAL_TIMEx_OCN_Start_DMA+0x2cc>
  {
    /* Enable the Capture compare channel N */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	2204      	movs	r2, #4
 800c90a:	68b9      	ldr	r1, [r7, #8]
 800c90c:	4618      	mov	r0, r3
 800c90e:	f001 fa5b 	bl	800ddc8 <TIM_CCxNChannelCmd>

    /* Enable the Main Output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c920:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	4a25      	ldr	r2, [pc, #148]	@ (800c9bc <HAL_TIMEx_OCN_Start_DMA+0x2e2>)
 800c928:	4293      	cmp	r3, r2
 800c92a:	d022      	beq.n	800c972 <HAL_TIMEx_OCN_Start_DMA+0x298>
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c934:	d01d      	beq.n	800c972 <HAL_TIMEx_OCN_Start_DMA+0x298>
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	4a21      	ldr	r2, [pc, #132]	@ (800c9c0 <HAL_TIMEx_OCN_Start_DMA+0x2e6>)
 800c93c:	4293      	cmp	r3, r2
 800c93e:	d018      	beq.n	800c972 <HAL_TIMEx_OCN_Start_DMA+0x298>
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	4a1f      	ldr	r2, [pc, #124]	@ (800c9c4 <HAL_TIMEx_OCN_Start_DMA+0x2ea>)
 800c946:	4293      	cmp	r3, r2
 800c948:	d013      	beq.n	800c972 <HAL_TIMEx_OCN_Start_DMA+0x298>
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	4a1e      	ldr	r2, [pc, #120]	@ (800c9c8 <HAL_TIMEx_OCN_Start_DMA+0x2ee>)
 800c950:	4293      	cmp	r3, r2
 800c952:	d00e      	beq.n	800c972 <HAL_TIMEx_OCN_Start_DMA+0x298>
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	4a1c      	ldr	r2, [pc, #112]	@ (800c9cc <HAL_TIMEx_OCN_Start_DMA+0x2f2>)
 800c95a:	4293      	cmp	r3, r2
 800c95c:	d009      	beq.n	800c972 <HAL_TIMEx_OCN_Start_DMA+0x298>
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	4a1b      	ldr	r2, [pc, #108]	@ (800c9d0 <HAL_TIMEx_OCN_Start_DMA+0x2f6>)
 800c964:	4293      	cmp	r3, r2
 800c966:	d004      	beq.n	800c972 <HAL_TIMEx_OCN_Start_DMA+0x298>
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	4a19      	ldr	r2, [pc, #100]	@ (800c9d4 <HAL_TIMEx_OCN_Start_DMA+0x2fa>)
 800c96e:	4293      	cmp	r3, r2
 800c970:	d111      	bne.n	800c996 <HAL_TIMEx_OCN_Start_DMA+0x2bc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	689b      	ldr	r3, [r3, #8]
 800c978:	f003 0307 	and.w	r3, r3, #7
 800c97c:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c97e:	693b      	ldr	r3, [r7, #16]
 800c980:	2b06      	cmp	r3, #6
 800c982:	d010      	beq.n	800c9a6 <HAL_TIMEx_OCN_Start_DMA+0x2cc>
      {
        __HAL_TIM_ENABLE(htim);
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	681a      	ldr	r2, [r3, #0]
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	f042 0201 	orr.w	r2, r2, #1
 800c992:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c994:	e007      	b.n	800c9a6 <HAL_TIMEx_OCN_Start_DMA+0x2cc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	681a      	ldr	r2, [r3, #0]
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	f042 0201 	orr.w	r2, r2, #1
 800c9a4:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800c9a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	3718      	adds	r7, #24
 800c9ac:	46bd      	mov	sp, r7
 800c9ae:	bd80      	pop	{r7, pc}
 800c9b0:	0800dcd5 	.word	0x0800dcd5
 800c9b4:	0800ae95 	.word	0x0800ae95
 800c9b8:	0800dd5b 	.word	0x0800dd5b
 800c9bc:	40010000 	.word	0x40010000
 800c9c0:	40000400 	.word	0x40000400
 800c9c4:	40000800 	.word	0x40000800
 800c9c8:	40000c00 	.word	0x40000c00
 800c9cc:	40010400 	.word	0x40010400
 800c9d0:	40014000 	.word	0x40014000
 800c9d4:	40001800 	.word	0x40001800

0800c9d8 <HAL_TIMEx_OCN_Stop_DMA>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c9d8:	b580      	push	{r7, lr}
 800c9da:	b084      	sub	sp, #16
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]
 800c9e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800c9e6:	683b      	ldr	r3, [r7, #0]
 800c9e8:	2b08      	cmp	r3, #8
 800c9ea:	d025      	beq.n	800ca38 <HAL_TIMEx_OCN_Stop_DMA+0x60>
 800c9ec:	683b      	ldr	r3, [r7, #0]
 800c9ee:	2b08      	cmp	r3, #8
 800c9f0:	d830      	bhi.n	800ca54 <HAL_TIMEx_OCN_Stop_DMA+0x7c>
 800c9f2:	683b      	ldr	r3, [r7, #0]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d003      	beq.n	800ca00 <HAL_TIMEx_OCN_Stop_DMA+0x28>
 800c9f8:	683b      	ldr	r3, [r7, #0]
 800c9fa:	2b04      	cmp	r3, #4
 800c9fc:	d00e      	beq.n	800ca1c <HAL_TIMEx_OCN_Stop_DMA+0x44>
 800c9fe:	e029      	b.n	800ca54 <HAL_TIMEx_OCN_Stop_DMA+0x7c>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Output Compare DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	68da      	ldr	r2, [r3, #12]
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800ca0e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca14:	4618      	mov	r0, r3
 800ca16:	f7f5 feb4 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800ca1a:	e01e      	b.n	800ca5a <HAL_TIMEx_OCN_Stop_DMA+0x82>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Output Compare DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	68da      	ldr	r2, [r3, #12]
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ca2a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca30:	4618      	mov	r0, r3
 800ca32:	f7f5 fea6 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800ca36:	e010      	b.n	800ca5a <HAL_TIMEx_OCN_Stop_DMA+0x82>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Output Compare DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	68da      	ldr	r2, [r3, #12]
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ca46:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	f7f5 fe98 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800ca52:	e002      	b.n	800ca5a <HAL_TIMEx_OCN_Stop_DMA+0x82>
    }

    default:
      status = HAL_ERROR;
 800ca54:	2301      	movs	r3, #1
 800ca56:	73fb      	strb	r3, [r7, #15]
      break;
 800ca58:	bf00      	nop
  }

  if (status == HAL_OK)
 800ca5a:	7bfb      	ldrb	r3, [r7, #15]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d152      	bne.n	800cb06 <HAL_TIMEx_OCN_Stop_DMA+0x12e>
  {
    /* Disable the Capture compare channel N */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	2200      	movs	r2, #0
 800ca66:	6839      	ldr	r1, [r7, #0]
 800ca68:	4618      	mov	r0, r3
 800ca6a:	f001 f9ad 	bl	800ddc8 <TIM_CCxNChannelCmd>

    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	6a1a      	ldr	r2, [r3, #32]
 800ca74:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ca78:	4013      	ands	r3, r2
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d10f      	bne.n	800ca9e <HAL_TIMEx_OCN_Stop_DMA+0xc6>
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	6a1a      	ldr	r2, [r3, #32]
 800ca84:	f240 4344 	movw	r3, #1092	@ 0x444
 800ca88:	4013      	ands	r3, r2
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d107      	bne.n	800ca9e <HAL_TIMEx_OCN_Stop_DMA+0xc6>
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ca9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	6a1a      	ldr	r2, [r3, #32]
 800caa4:	f241 1311 	movw	r3, #4369	@ 0x1111
 800caa8:	4013      	ands	r3, r2
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d10f      	bne.n	800cace <HAL_TIMEx_OCN_Stop_DMA+0xf6>
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	6a1a      	ldr	r2, [r3, #32]
 800cab4:	f240 4344 	movw	r3, #1092	@ 0x444
 800cab8:	4013      	ands	r3, r2
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d107      	bne.n	800cace <HAL_TIMEx_OCN_Stop_DMA+0xf6>
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	681a      	ldr	r2, [r3, #0]
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	f022 0201 	bic.w	r2, r2, #1
 800cacc:	601a      	str	r2, [r3, #0]

    /* Set the TIM complementary channel state */
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800cace:	683b      	ldr	r3, [r7, #0]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d104      	bne.n	800cade <HAL_TIMEx_OCN_Stop_DMA+0x106>
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	2201      	movs	r2, #1
 800cad8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cadc:	e013      	b.n	800cb06 <HAL_TIMEx_OCN_Stop_DMA+0x12e>
 800cade:	683b      	ldr	r3, [r7, #0]
 800cae0:	2b04      	cmp	r3, #4
 800cae2:	d104      	bne.n	800caee <HAL_TIMEx_OCN_Stop_DMA+0x116>
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	2201      	movs	r2, #1
 800cae8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800caec:	e00b      	b.n	800cb06 <HAL_TIMEx_OCN_Stop_DMA+0x12e>
 800caee:	683b      	ldr	r3, [r7, #0]
 800caf0:	2b08      	cmp	r3, #8
 800caf2:	d104      	bne.n	800cafe <HAL_TIMEx_OCN_Stop_DMA+0x126>
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	2201      	movs	r2, #1
 800caf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cafc:	e003      	b.n	800cb06 <HAL_TIMEx_OCN_Stop_DMA+0x12e>
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	2201      	movs	r2, #1
 800cb02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 800cb06:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb08:	4618      	mov	r0, r3
 800cb0a:	3710      	adds	r7, #16
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	bd80      	pop	{r7, pc}

0800cb10 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b084      	sub	sp, #16
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	6078      	str	r0, [r7, #4]
 800cb18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800cb1a:	683b      	ldr	r3, [r7, #0]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d109      	bne.n	800cb34 <HAL_TIMEx_PWMN_Start+0x24>
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cb26:	b2db      	uxtb	r3, r3
 800cb28:	2b01      	cmp	r3, #1
 800cb2a:	bf14      	ite	ne
 800cb2c:	2301      	movne	r3, #1
 800cb2e:	2300      	moveq	r3, #0
 800cb30:	b2db      	uxtb	r3, r3
 800cb32:	e022      	b.n	800cb7a <HAL_TIMEx_PWMN_Start+0x6a>
 800cb34:	683b      	ldr	r3, [r7, #0]
 800cb36:	2b04      	cmp	r3, #4
 800cb38:	d109      	bne.n	800cb4e <HAL_TIMEx_PWMN_Start+0x3e>
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800cb40:	b2db      	uxtb	r3, r3
 800cb42:	2b01      	cmp	r3, #1
 800cb44:	bf14      	ite	ne
 800cb46:	2301      	movne	r3, #1
 800cb48:	2300      	moveq	r3, #0
 800cb4a:	b2db      	uxtb	r3, r3
 800cb4c:	e015      	b.n	800cb7a <HAL_TIMEx_PWMN_Start+0x6a>
 800cb4e:	683b      	ldr	r3, [r7, #0]
 800cb50:	2b08      	cmp	r3, #8
 800cb52:	d109      	bne.n	800cb68 <HAL_TIMEx_PWMN_Start+0x58>
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cb5a:	b2db      	uxtb	r3, r3
 800cb5c:	2b01      	cmp	r3, #1
 800cb5e:	bf14      	ite	ne
 800cb60:	2301      	movne	r3, #1
 800cb62:	2300      	moveq	r3, #0
 800cb64:	b2db      	uxtb	r3, r3
 800cb66:	e008      	b.n	800cb7a <HAL_TIMEx_PWMN_Start+0x6a>
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cb6e:	b2db      	uxtb	r3, r3
 800cb70:	2b01      	cmp	r3, #1
 800cb72:	bf14      	ite	ne
 800cb74:	2301      	movne	r3, #1
 800cb76:	2300      	moveq	r3, #0
 800cb78:	b2db      	uxtb	r3, r3
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d001      	beq.n	800cb82 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800cb7e:	2301      	movs	r3, #1
 800cb80:	e06d      	b.n	800cc5e <HAL_TIMEx_PWMN_Start+0x14e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800cb82:	683b      	ldr	r3, [r7, #0]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d104      	bne.n	800cb92 <HAL_TIMEx_PWMN_Start+0x82>
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	2202      	movs	r2, #2
 800cb8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cb90:	e013      	b.n	800cbba <HAL_TIMEx_PWMN_Start+0xaa>
 800cb92:	683b      	ldr	r3, [r7, #0]
 800cb94:	2b04      	cmp	r3, #4
 800cb96:	d104      	bne.n	800cba2 <HAL_TIMEx_PWMN_Start+0x92>
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	2202      	movs	r2, #2
 800cb9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cba0:	e00b      	b.n	800cbba <HAL_TIMEx_PWMN_Start+0xaa>
 800cba2:	683b      	ldr	r3, [r7, #0]
 800cba4:	2b08      	cmp	r3, #8
 800cba6:	d104      	bne.n	800cbb2 <HAL_TIMEx_PWMN_Start+0xa2>
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	2202      	movs	r2, #2
 800cbac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cbb0:	e003      	b.n	800cbba <HAL_TIMEx_PWMN_Start+0xaa>
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	2202      	movs	r2, #2
 800cbb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	2204      	movs	r2, #4
 800cbc0:	6839      	ldr	r1, [r7, #0]
 800cbc2:	4618      	mov	r0, r3
 800cbc4:	f001 f900 	bl	800ddc8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800cbd6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	4a22      	ldr	r2, [pc, #136]	@ (800cc68 <HAL_TIMEx_PWMN_Start+0x158>)
 800cbde:	4293      	cmp	r3, r2
 800cbe0:	d022      	beq.n	800cc28 <HAL_TIMEx_PWMN_Start+0x118>
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbea:	d01d      	beq.n	800cc28 <HAL_TIMEx_PWMN_Start+0x118>
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	4a1e      	ldr	r2, [pc, #120]	@ (800cc6c <HAL_TIMEx_PWMN_Start+0x15c>)
 800cbf2:	4293      	cmp	r3, r2
 800cbf4:	d018      	beq.n	800cc28 <HAL_TIMEx_PWMN_Start+0x118>
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	4a1d      	ldr	r2, [pc, #116]	@ (800cc70 <HAL_TIMEx_PWMN_Start+0x160>)
 800cbfc:	4293      	cmp	r3, r2
 800cbfe:	d013      	beq.n	800cc28 <HAL_TIMEx_PWMN_Start+0x118>
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	4a1b      	ldr	r2, [pc, #108]	@ (800cc74 <HAL_TIMEx_PWMN_Start+0x164>)
 800cc06:	4293      	cmp	r3, r2
 800cc08:	d00e      	beq.n	800cc28 <HAL_TIMEx_PWMN_Start+0x118>
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	4a1a      	ldr	r2, [pc, #104]	@ (800cc78 <HAL_TIMEx_PWMN_Start+0x168>)
 800cc10:	4293      	cmp	r3, r2
 800cc12:	d009      	beq.n	800cc28 <HAL_TIMEx_PWMN_Start+0x118>
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	4a18      	ldr	r2, [pc, #96]	@ (800cc7c <HAL_TIMEx_PWMN_Start+0x16c>)
 800cc1a:	4293      	cmp	r3, r2
 800cc1c:	d004      	beq.n	800cc28 <HAL_TIMEx_PWMN_Start+0x118>
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	4a17      	ldr	r2, [pc, #92]	@ (800cc80 <HAL_TIMEx_PWMN_Start+0x170>)
 800cc24:	4293      	cmp	r3, r2
 800cc26:	d111      	bne.n	800cc4c <HAL_TIMEx_PWMN_Start+0x13c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	689b      	ldr	r3, [r3, #8]
 800cc2e:	f003 0307 	and.w	r3, r3, #7
 800cc32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	2b06      	cmp	r3, #6
 800cc38:	d010      	beq.n	800cc5c <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	681a      	ldr	r2, [r3, #0]
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	f042 0201 	orr.w	r2, r2, #1
 800cc48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc4a:	e007      	b.n	800cc5c <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	681a      	ldr	r2, [r3, #0]
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	f042 0201 	orr.w	r2, r2, #1
 800cc5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cc5c:	2300      	movs	r3, #0
}
 800cc5e:	4618      	mov	r0, r3
 800cc60:	3710      	adds	r7, #16
 800cc62:	46bd      	mov	sp, r7
 800cc64:	bd80      	pop	{r7, pc}
 800cc66:	bf00      	nop
 800cc68:	40010000 	.word	0x40010000
 800cc6c:	40000400 	.word	0x40000400
 800cc70:	40000800 	.word	0x40000800
 800cc74:	40000c00 	.word	0x40000c00
 800cc78:	40010400 	.word	0x40010400
 800cc7c:	40014000 	.word	0x40014000
 800cc80:	40001800 	.word	0x40001800

0800cc84 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b082      	sub	sp, #8
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
 800cc8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	2200      	movs	r2, #0
 800cc94:	6839      	ldr	r1, [r7, #0]
 800cc96:	4618      	mov	r0, r3
 800cc98:	f001 f896 	bl	800ddc8 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	6a1a      	ldr	r2, [r3, #32]
 800cca2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cca6:	4013      	ands	r3, r2
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d10f      	bne.n	800cccc <HAL_TIMEx_PWMN_Stop+0x48>
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	6a1a      	ldr	r2, [r3, #32]
 800ccb2:	f240 4344 	movw	r3, #1092	@ 0x444
 800ccb6:	4013      	ands	r3, r2
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d107      	bne.n	800cccc <HAL_TIMEx_PWMN_Stop+0x48>
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ccca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	6a1a      	ldr	r2, [r3, #32]
 800ccd2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ccd6:	4013      	ands	r3, r2
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d10f      	bne.n	800ccfc <HAL_TIMEx_PWMN_Stop+0x78>
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	6a1a      	ldr	r2, [r3, #32]
 800cce2:	f240 4344 	movw	r3, #1092	@ 0x444
 800cce6:	4013      	ands	r3, r2
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d107      	bne.n	800ccfc <HAL_TIMEx_PWMN_Stop+0x78>
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	681a      	ldr	r2, [r3, #0]
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	f022 0201 	bic.w	r2, r2, #1
 800ccfa:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d104      	bne.n	800cd0c <HAL_TIMEx_PWMN_Stop+0x88>
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	2201      	movs	r2, #1
 800cd06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cd0a:	e013      	b.n	800cd34 <HAL_TIMEx_PWMN_Stop+0xb0>
 800cd0c:	683b      	ldr	r3, [r7, #0]
 800cd0e:	2b04      	cmp	r3, #4
 800cd10:	d104      	bne.n	800cd1c <HAL_TIMEx_PWMN_Stop+0x98>
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	2201      	movs	r2, #1
 800cd16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cd1a:	e00b      	b.n	800cd34 <HAL_TIMEx_PWMN_Stop+0xb0>
 800cd1c:	683b      	ldr	r3, [r7, #0]
 800cd1e:	2b08      	cmp	r3, #8
 800cd20:	d104      	bne.n	800cd2c <HAL_TIMEx_PWMN_Stop+0xa8>
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	2201      	movs	r2, #1
 800cd26:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cd2a:	e003      	b.n	800cd34 <HAL_TIMEx_PWMN_Stop+0xb0>
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	2201      	movs	r2, #1
 800cd30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Return function status */
  return HAL_OK;
 800cd34:	2300      	movs	r3, #0
}
 800cd36:	4618      	mov	r0, r3
 800cd38:	3708      	adds	r7, #8
 800cd3a:	46bd      	mov	sp, r7
 800cd3c:	bd80      	pop	{r7, pc}

0800cd3e <HAL_TIMEx_PWMN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cd3e:	b580      	push	{r7, lr}
 800cd40:	b084      	sub	sp, #16
 800cd42:	af00      	add	r7, sp, #0
 800cd44:	6078      	str	r0, [r7, #4]
 800cd46:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cd48:	2300      	movs	r3, #0
 800cd4a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800cd4c:	683b      	ldr	r3, [r7, #0]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d109      	bne.n	800cd66 <HAL_TIMEx_PWMN_Start_IT+0x28>
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cd58:	b2db      	uxtb	r3, r3
 800cd5a:	2b01      	cmp	r3, #1
 800cd5c:	bf14      	ite	ne
 800cd5e:	2301      	movne	r3, #1
 800cd60:	2300      	moveq	r3, #0
 800cd62:	b2db      	uxtb	r3, r3
 800cd64:	e022      	b.n	800cdac <HAL_TIMEx_PWMN_Start_IT+0x6e>
 800cd66:	683b      	ldr	r3, [r7, #0]
 800cd68:	2b04      	cmp	r3, #4
 800cd6a:	d109      	bne.n	800cd80 <HAL_TIMEx_PWMN_Start_IT+0x42>
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800cd72:	b2db      	uxtb	r3, r3
 800cd74:	2b01      	cmp	r3, #1
 800cd76:	bf14      	ite	ne
 800cd78:	2301      	movne	r3, #1
 800cd7a:	2300      	moveq	r3, #0
 800cd7c:	b2db      	uxtb	r3, r3
 800cd7e:	e015      	b.n	800cdac <HAL_TIMEx_PWMN_Start_IT+0x6e>
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	2b08      	cmp	r3, #8
 800cd84:	d109      	bne.n	800cd9a <HAL_TIMEx_PWMN_Start_IT+0x5c>
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cd8c:	b2db      	uxtb	r3, r3
 800cd8e:	2b01      	cmp	r3, #1
 800cd90:	bf14      	ite	ne
 800cd92:	2301      	movne	r3, #1
 800cd94:	2300      	moveq	r3, #0
 800cd96:	b2db      	uxtb	r3, r3
 800cd98:	e008      	b.n	800cdac <HAL_TIMEx_PWMN_Start_IT+0x6e>
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cda0:	b2db      	uxtb	r3, r3
 800cda2:	2b01      	cmp	r3, #1
 800cda4:	bf14      	ite	ne
 800cda6:	2301      	movne	r3, #1
 800cda8:	2300      	moveq	r3, #0
 800cdaa:	b2db      	uxtb	r3, r3
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d001      	beq.n	800cdb4 <HAL_TIMEx_PWMN_Start_IT+0x76>
  {
    return HAL_ERROR;
 800cdb0:	2301      	movs	r3, #1
 800cdb2:	e0a3      	b.n	800cefc <HAL_TIMEx_PWMN_Start_IT+0x1be>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800cdb4:	683b      	ldr	r3, [r7, #0]
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d104      	bne.n	800cdc4 <HAL_TIMEx_PWMN_Start_IT+0x86>
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	2202      	movs	r2, #2
 800cdbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cdc2:	e013      	b.n	800cdec <HAL_TIMEx_PWMN_Start_IT+0xae>
 800cdc4:	683b      	ldr	r3, [r7, #0]
 800cdc6:	2b04      	cmp	r3, #4
 800cdc8:	d104      	bne.n	800cdd4 <HAL_TIMEx_PWMN_Start_IT+0x96>
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	2202      	movs	r2, #2
 800cdce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cdd2:	e00b      	b.n	800cdec <HAL_TIMEx_PWMN_Start_IT+0xae>
 800cdd4:	683b      	ldr	r3, [r7, #0]
 800cdd6:	2b08      	cmp	r3, #8
 800cdd8:	d104      	bne.n	800cde4 <HAL_TIMEx_PWMN_Start_IT+0xa6>
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	2202      	movs	r2, #2
 800cdde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cde2:	e003      	b.n	800cdec <HAL_TIMEx_PWMN_Start_IT+0xae>
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	2202      	movs	r2, #2
 800cde8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800cdec:	683b      	ldr	r3, [r7, #0]
 800cdee:	2b08      	cmp	r3, #8
 800cdf0:	d01b      	beq.n	800ce2a <HAL_TIMEx_PWMN_Start_IT+0xec>
 800cdf2:	683b      	ldr	r3, [r7, #0]
 800cdf4:	2b08      	cmp	r3, #8
 800cdf6:	d821      	bhi.n	800ce3c <HAL_TIMEx_PWMN_Start_IT+0xfe>
 800cdf8:	683b      	ldr	r3, [r7, #0]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d003      	beq.n	800ce06 <HAL_TIMEx_PWMN_Start_IT+0xc8>
 800cdfe:	683b      	ldr	r3, [r7, #0]
 800ce00:	2b04      	cmp	r3, #4
 800ce02:	d009      	beq.n	800ce18 <HAL_TIMEx_PWMN_Start_IT+0xda>
 800ce04:	e01a      	b.n	800ce3c <HAL_TIMEx_PWMN_Start_IT+0xfe>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	68da      	ldr	r2, [r3, #12]
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	f042 0202 	orr.w	r2, r2, #2
 800ce14:	60da      	str	r2, [r3, #12]
      break;
 800ce16:	e014      	b.n	800ce42 <HAL_TIMEx_PWMN_Start_IT+0x104>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	68da      	ldr	r2, [r3, #12]
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	f042 0204 	orr.w	r2, r2, #4
 800ce26:	60da      	str	r2, [r3, #12]
      break;
 800ce28:	e00b      	b.n	800ce42 <HAL_TIMEx_PWMN_Start_IT+0x104>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	68da      	ldr	r2, [r3, #12]
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	f042 0208 	orr.w	r2, r2, #8
 800ce38:	60da      	str	r2, [r3, #12]
      break;
 800ce3a:	e002      	b.n	800ce42 <HAL_TIMEx_PWMN_Start_IT+0x104>
    }

    default:
      status = HAL_ERROR;
 800ce3c:	2301      	movs	r3, #1
 800ce3e:	73fb      	strb	r3, [r7, #15]
      break;
 800ce40:	bf00      	nop
  }

  if (status == HAL_OK)
 800ce42:	7bfb      	ldrb	r3, [r7, #15]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d158      	bne.n	800cefa <HAL_TIMEx_PWMN_Start_IT+0x1bc>
  {
    /* Enable the TIM Break interrupt */
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	68da      	ldr	r2, [r3, #12]
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800ce56:	60da      	str	r2, [r3, #12]

    /* Enable the complementary PWM output  */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	2204      	movs	r2, #4
 800ce5e:	6839      	ldr	r1, [r7, #0]
 800ce60:	4618      	mov	r0, r3
 800ce62:	f000 ffb1 	bl	800ddc8 <TIM_CCxNChannelCmd>

    /* Enable the Main Output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ce74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	4a22      	ldr	r2, [pc, #136]	@ (800cf04 <HAL_TIMEx_PWMN_Start_IT+0x1c6>)
 800ce7c:	4293      	cmp	r3, r2
 800ce7e:	d022      	beq.n	800cec6 <HAL_TIMEx_PWMN_Start_IT+0x188>
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ce88:	d01d      	beq.n	800cec6 <HAL_TIMEx_PWMN_Start_IT+0x188>
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	4a1e      	ldr	r2, [pc, #120]	@ (800cf08 <HAL_TIMEx_PWMN_Start_IT+0x1ca>)
 800ce90:	4293      	cmp	r3, r2
 800ce92:	d018      	beq.n	800cec6 <HAL_TIMEx_PWMN_Start_IT+0x188>
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	4a1c      	ldr	r2, [pc, #112]	@ (800cf0c <HAL_TIMEx_PWMN_Start_IT+0x1ce>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d013      	beq.n	800cec6 <HAL_TIMEx_PWMN_Start_IT+0x188>
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	4a1b      	ldr	r2, [pc, #108]	@ (800cf10 <HAL_TIMEx_PWMN_Start_IT+0x1d2>)
 800cea4:	4293      	cmp	r3, r2
 800cea6:	d00e      	beq.n	800cec6 <HAL_TIMEx_PWMN_Start_IT+0x188>
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	4a19      	ldr	r2, [pc, #100]	@ (800cf14 <HAL_TIMEx_PWMN_Start_IT+0x1d6>)
 800ceae:	4293      	cmp	r3, r2
 800ceb0:	d009      	beq.n	800cec6 <HAL_TIMEx_PWMN_Start_IT+0x188>
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	4a18      	ldr	r2, [pc, #96]	@ (800cf18 <HAL_TIMEx_PWMN_Start_IT+0x1da>)
 800ceb8:	4293      	cmp	r3, r2
 800ceba:	d004      	beq.n	800cec6 <HAL_TIMEx_PWMN_Start_IT+0x188>
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	4a16      	ldr	r2, [pc, #88]	@ (800cf1c <HAL_TIMEx_PWMN_Start_IT+0x1de>)
 800cec2:	4293      	cmp	r3, r2
 800cec4:	d111      	bne.n	800ceea <HAL_TIMEx_PWMN_Start_IT+0x1ac>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	689b      	ldr	r3, [r3, #8]
 800cecc:	f003 0307 	and.w	r3, r3, #7
 800ced0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ced2:	68bb      	ldr	r3, [r7, #8]
 800ced4:	2b06      	cmp	r3, #6
 800ced6:	d010      	beq.n	800cefa <HAL_TIMEx_PWMN_Start_IT+0x1bc>
      {
        __HAL_TIM_ENABLE(htim);
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	681a      	ldr	r2, [r3, #0]
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	f042 0201 	orr.w	r2, r2, #1
 800cee6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cee8:	e007      	b.n	800cefa <HAL_TIMEx_PWMN_Start_IT+0x1bc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	681a      	ldr	r2, [r3, #0]
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	f042 0201 	orr.w	r2, r2, #1
 800cef8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800cefa:	7bfb      	ldrb	r3, [r7, #15]
}
 800cefc:	4618      	mov	r0, r3
 800cefe:	3710      	adds	r7, #16
 800cf00:	46bd      	mov	sp, r7
 800cf02:	bd80      	pop	{r7, pc}
 800cf04:	40010000 	.word	0x40010000
 800cf08:	40000400 	.word	0x40000400
 800cf0c:	40000800 	.word	0x40000800
 800cf10:	40000c00 	.word	0x40000c00
 800cf14:	40010400 	.word	0x40010400
 800cf18:	40014000 	.word	0x40014000
 800cf1c:	40001800 	.word	0x40001800

0800cf20 <HAL_TIMEx_PWMN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b084      	sub	sp, #16
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	6078      	str	r0, [r7, #4]
 800cf28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cf2a:	2300      	movs	r3, #0
 800cf2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpccer;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800cf2e:	683b      	ldr	r3, [r7, #0]
 800cf30:	2b08      	cmp	r3, #8
 800cf32:	d01b      	beq.n	800cf6c <HAL_TIMEx_PWMN_Stop_IT+0x4c>
 800cf34:	683b      	ldr	r3, [r7, #0]
 800cf36:	2b08      	cmp	r3, #8
 800cf38:	d821      	bhi.n	800cf7e <HAL_TIMEx_PWMN_Stop_IT+0x5e>
 800cf3a:	683b      	ldr	r3, [r7, #0]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d003      	beq.n	800cf48 <HAL_TIMEx_PWMN_Stop_IT+0x28>
 800cf40:	683b      	ldr	r3, [r7, #0]
 800cf42:	2b04      	cmp	r3, #4
 800cf44:	d009      	beq.n	800cf5a <HAL_TIMEx_PWMN_Stop_IT+0x3a>
 800cf46:	e01a      	b.n	800cf7e <HAL_TIMEx_PWMN_Stop_IT+0x5e>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	68da      	ldr	r2, [r3, #12]
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	f022 0202 	bic.w	r2, r2, #2
 800cf56:	60da      	str	r2, [r3, #12]
      break;
 800cf58:	e014      	b.n	800cf84 <HAL_TIMEx_PWMN_Stop_IT+0x64>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	68da      	ldr	r2, [r3, #12]
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	f022 0204 	bic.w	r2, r2, #4
 800cf68:	60da      	str	r2, [r3, #12]
      break;
 800cf6a:	e00b      	b.n	800cf84 <HAL_TIMEx_PWMN_Stop_IT+0x64>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	68da      	ldr	r2, [r3, #12]
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	f022 0208 	bic.w	r2, r2, #8
 800cf7a:	60da      	str	r2, [r3, #12]
      break;
 800cf7c:	e002      	b.n	800cf84 <HAL_TIMEx_PWMN_Stop_IT+0x64>
    }

    default:
      status = HAL_ERROR;
 800cf7e:	2301      	movs	r3, #1
 800cf80:	73fb      	strb	r3, [r7, #15]
      break;
 800cf82:	bf00      	nop
  }

  if (status == HAL_OK)
 800cf84:	7bfb      	ldrb	r3, [r7, #15]
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d164      	bne.n	800d054 <HAL_TIMEx_PWMN_Stop_IT+0x134>
  {
    /* Disable the complementary PWM output  */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	2200      	movs	r2, #0
 800cf90:	6839      	ldr	r1, [r7, #0]
 800cf92:	4618      	mov	r0, r3
 800cf94:	f000 ff18 	bl	800ddc8 <TIM_CCxNChannelCmd>

    /* Disable the TIM Break interrupt (only if no more channel is active) */
    tmpccer = htim->Instance->CCER;
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	6a1b      	ldr	r3, [r3, #32]
 800cf9e:	60bb      	str	r3, [r7, #8]
    if ((tmpccer & TIM_CCER_CCxNE_MASK) == (uint32_t)RESET)
 800cfa0:	68ba      	ldr	r2, [r7, #8]
 800cfa2:	f240 4344 	movw	r3, #1092	@ 0x444
 800cfa6:	4013      	ands	r3, r2
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d107      	bne.n	800cfbc <HAL_TIMEx_PWMN_Stop_IT+0x9c>
    {
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	68da      	ldr	r2, [r3, #12]
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cfba:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	6a1a      	ldr	r2, [r3, #32]
 800cfc2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cfc6:	4013      	ands	r3, r2
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d10f      	bne.n	800cfec <HAL_TIMEx_PWMN_Stop_IT+0xcc>
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	6a1a      	ldr	r2, [r3, #32]
 800cfd2:	f240 4344 	movw	r3, #1092	@ 0x444
 800cfd6:	4013      	ands	r3, r2
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d107      	bne.n	800cfec <HAL_TIMEx_PWMN_Stop_IT+0xcc>
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800cfea:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	6a1a      	ldr	r2, [r3, #32]
 800cff2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800cff6:	4013      	ands	r3, r2
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d10f      	bne.n	800d01c <HAL_TIMEx_PWMN_Stop_IT+0xfc>
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	6a1a      	ldr	r2, [r3, #32]
 800d002:	f240 4344 	movw	r3, #1092	@ 0x444
 800d006:	4013      	ands	r3, r2
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d107      	bne.n	800d01c <HAL_TIMEx_PWMN_Stop_IT+0xfc>
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	681a      	ldr	r2, [r3, #0]
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	f022 0201 	bic.w	r2, r2, #1
 800d01a:	601a      	str	r2, [r3, #0]

    /* Set the TIM complementary channel state */
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d01c:	683b      	ldr	r3, [r7, #0]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d104      	bne.n	800d02c <HAL_TIMEx_PWMN_Stop_IT+0x10c>
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	2201      	movs	r2, #1
 800d026:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d02a:	e013      	b.n	800d054 <HAL_TIMEx_PWMN_Stop_IT+0x134>
 800d02c:	683b      	ldr	r3, [r7, #0]
 800d02e:	2b04      	cmp	r3, #4
 800d030:	d104      	bne.n	800d03c <HAL_TIMEx_PWMN_Stop_IT+0x11c>
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	2201      	movs	r2, #1
 800d036:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d03a:	e00b      	b.n	800d054 <HAL_TIMEx_PWMN_Stop_IT+0x134>
 800d03c:	683b      	ldr	r3, [r7, #0]
 800d03e:	2b08      	cmp	r3, #8
 800d040:	d104      	bne.n	800d04c <HAL_TIMEx_PWMN_Stop_IT+0x12c>
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2201      	movs	r2, #1
 800d046:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d04a:	e003      	b.n	800d054 <HAL_TIMEx_PWMN_Stop_IT+0x134>
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	2201      	movs	r2, #1
 800d050:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 800d054:	7bfb      	ldrb	r3, [r7, #15]
}
 800d056:	4618      	mov	r0, r3
 800d058:	3710      	adds	r7, #16
 800d05a:	46bd      	mov	sp, r7
 800d05c:	bd80      	pop	{r7, pc}

0800d05e <HAL_TIMEx_PWMN_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                           uint16_t Length)
{
 800d05e:	b580      	push	{r7, lr}
 800d060:	b086      	sub	sp, #24
 800d062:	af00      	add	r7, sp, #0
 800d064:	60f8      	str	r0, [r7, #12]
 800d066:	60b9      	str	r1, [r7, #8]
 800d068:	607a      	str	r2, [r7, #4]
 800d06a:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800d06c:	2300      	movs	r3, #0
 800d06e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Set the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800d070:	68bb      	ldr	r3, [r7, #8]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d109      	bne.n	800d08a <HAL_TIMEx_PWMN_Start_DMA+0x2c>
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d07c:	b2db      	uxtb	r3, r3
 800d07e:	2b02      	cmp	r3, #2
 800d080:	bf0c      	ite	eq
 800d082:	2301      	moveq	r3, #1
 800d084:	2300      	movne	r3, #0
 800d086:	b2db      	uxtb	r3, r3
 800d088:	e022      	b.n	800d0d0 <HAL_TIMEx_PWMN_Start_DMA+0x72>
 800d08a:	68bb      	ldr	r3, [r7, #8]
 800d08c:	2b04      	cmp	r3, #4
 800d08e:	d109      	bne.n	800d0a4 <HAL_TIMEx_PWMN_Start_DMA+0x46>
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d096:	b2db      	uxtb	r3, r3
 800d098:	2b02      	cmp	r3, #2
 800d09a:	bf0c      	ite	eq
 800d09c:	2301      	moveq	r3, #1
 800d09e:	2300      	movne	r3, #0
 800d0a0:	b2db      	uxtb	r3, r3
 800d0a2:	e015      	b.n	800d0d0 <HAL_TIMEx_PWMN_Start_DMA+0x72>
 800d0a4:	68bb      	ldr	r3, [r7, #8]
 800d0a6:	2b08      	cmp	r3, #8
 800d0a8:	d109      	bne.n	800d0be <HAL_TIMEx_PWMN_Start_DMA+0x60>
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d0b0:	b2db      	uxtb	r3, r3
 800d0b2:	2b02      	cmp	r3, #2
 800d0b4:	bf0c      	ite	eq
 800d0b6:	2301      	moveq	r3, #1
 800d0b8:	2300      	movne	r3, #0
 800d0ba:	b2db      	uxtb	r3, r3
 800d0bc:	e008      	b.n	800d0d0 <HAL_TIMEx_PWMN_Start_DMA+0x72>
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d0c4:	b2db      	uxtb	r3, r3
 800d0c6:	2b02      	cmp	r3, #2
 800d0c8:	bf0c      	ite	eq
 800d0ca:	2301      	moveq	r3, #1
 800d0cc:	2300      	movne	r3, #0
 800d0ce:	b2db      	uxtb	r3, r3
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d001      	beq.n	800d0d8 <HAL_TIMEx_PWMN_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800d0d4:	2302      	movs	r3, #2
 800d0d6:	e129      	b.n	800d32c <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
  }
  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800d0d8:	68bb      	ldr	r3, [r7, #8]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d109      	bne.n	800d0f2 <HAL_TIMEx_PWMN_Start_DMA+0x94>
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d0e4:	b2db      	uxtb	r3, r3
 800d0e6:	2b01      	cmp	r3, #1
 800d0e8:	bf0c      	ite	eq
 800d0ea:	2301      	moveq	r3, #1
 800d0ec:	2300      	movne	r3, #0
 800d0ee:	b2db      	uxtb	r3, r3
 800d0f0:	e022      	b.n	800d138 <HAL_TIMEx_PWMN_Start_DMA+0xda>
 800d0f2:	68bb      	ldr	r3, [r7, #8]
 800d0f4:	2b04      	cmp	r3, #4
 800d0f6:	d109      	bne.n	800d10c <HAL_TIMEx_PWMN_Start_DMA+0xae>
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d0fe:	b2db      	uxtb	r3, r3
 800d100:	2b01      	cmp	r3, #1
 800d102:	bf0c      	ite	eq
 800d104:	2301      	moveq	r3, #1
 800d106:	2300      	movne	r3, #0
 800d108:	b2db      	uxtb	r3, r3
 800d10a:	e015      	b.n	800d138 <HAL_TIMEx_PWMN_Start_DMA+0xda>
 800d10c:	68bb      	ldr	r3, [r7, #8]
 800d10e:	2b08      	cmp	r3, #8
 800d110:	d109      	bne.n	800d126 <HAL_TIMEx_PWMN_Start_DMA+0xc8>
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d118:	b2db      	uxtb	r3, r3
 800d11a:	2b01      	cmp	r3, #1
 800d11c:	bf0c      	ite	eq
 800d11e:	2301      	moveq	r3, #1
 800d120:	2300      	movne	r3, #0
 800d122:	b2db      	uxtb	r3, r3
 800d124:	e008      	b.n	800d138 <HAL_TIMEx_PWMN_Start_DMA+0xda>
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d12c:	b2db      	uxtb	r3, r3
 800d12e:	2b01      	cmp	r3, #1
 800d130:	bf0c      	ite	eq
 800d132:	2301      	moveq	r3, #1
 800d134:	2300      	movne	r3, #0
 800d136:	b2db      	uxtb	r3, r3
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d024      	beq.n	800d186 <HAL_TIMEx_PWMN_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d002      	beq.n	800d148 <HAL_TIMEx_PWMN_Start_DMA+0xea>
 800d142:	887b      	ldrh	r3, [r7, #2]
 800d144:	2b00      	cmp	r3, #0
 800d146:	d101      	bne.n	800d14c <HAL_TIMEx_PWMN_Start_DMA+0xee>
    {
      return HAL_ERROR;
 800d148:	2301      	movs	r3, #1
 800d14a:	e0ef      	b.n	800d32c <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
    }
    else
    {
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d14c:	68bb      	ldr	r3, [r7, #8]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d104      	bne.n	800d15c <HAL_TIMEx_PWMN_Start_DMA+0xfe>
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	2202      	movs	r2, #2
 800d156:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d15a:	e016      	b.n	800d18a <HAL_TIMEx_PWMN_Start_DMA+0x12c>
 800d15c:	68bb      	ldr	r3, [r7, #8]
 800d15e:	2b04      	cmp	r3, #4
 800d160:	d104      	bne.n	800d16c <HAL_TIMEx_PWMN_Start_DMA+0x10e>
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	2202      	movs	r2, #2
 800d166:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d16a:	e00e      	b.n	800d18a <HAL_TIMEx_PWMN_Start_DMA+0x12c>
 800d16c:	68bb      	ldr	r3, [r7, #8]
 800d16e:	2b08      	cmp	r3, #8
 800d170:	d104      	bne.n	800d17c <HAL_TIMEx_PWMN_Start_DMA+0x11e>
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	2202      	movs	r2, #2
 800d176:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d17a:	e006      	b.n	800d18a <HAL_TIMEx_PWMN_Start_DMA+0x12c>
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	2202      	movs	r2, #2
 800d180:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d184:	e001      	b.n	800d18a <HAL_TIMEx_PWMN_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 800d186:	2301      	movs	r3, #1
 800d188:	e0d0      	b.n	800d32c <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
  }

  switch (Channel)
 800d18a:	68bb      	ldr	r3, [r7, #8]
 800d18c:	2b08      	cmp	r3, #8
 800d18e:	d051      	beq.n	800d234 <HAL_TIMEx_PWMN_Start_DMA+0x1d6>
 800d190:	68bb      	ldr	r3, [r7, #8]
 800d192:	2b08      	cmp	r3, #8
 800d194:	d872      	bhi.n	800d27c <HAL_TIMEx_PWMN_Start_DMA+0x21e>
 800d196:	68bb      	ldr	r3, [r7, #8]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d003      	beq.n	800d1a4 <HAL_TIMEx_PWMN_Start_DMA+0x146>
 800d19c:	68bb      	ldr	r3, [r7, #8]
 800d19e:	2b04      	cmp	r3, #4
 800d1a0:	d024      	beq.n	800d1ec <HAL_TIMEx_PWMN_Start_DMA+0x18e>
 800d1a2:	e06b      	b.n	800d27c <HAL_TIMEx_PWMN_Start_DMA+0x21e>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1a8:	4a62      	ldr	r2, [pc, #392]	@ (800d334 <HAL_TIMEx_PWMN_Start_DMA+0x2d6>)
 800d1aa:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1b0:	4a61      	ldr	r2, [pc, #388]	@ (800d338 <HAL_TIMEx_PWMN_Start_DMA+0x2da>)
 800d1b2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1b8:	4a60      	ldr	r2, [pc, #384]	@ (800d33c <HAL_TIMEx_PWMN_Start_DMA+0x2de>)
 800d1ba:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800d1c0:	6879      	ldr	r1, [r7, #4]
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	3334      	adds	r3, #52	@ 0x34
 800d1c8:	461a      	mov	r2, r3
 800d1ca:	887b      	ldrh	r3, [r7, #2]
 800d1cc:	f7f5 fa11 	bl	80025f2 <HAL_DMA_Start_IT>
 800d1d0:	4603      	mov	r3, r0
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d001      	beq.n	800d1da <HAL_TIMEx_PWMN_Start_DMA+0x17c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d1d6:	2301      	movs	r3, #1
 800d1d8:	e0a8      	b.n	800d32c <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	68da      	ldr	r2, [r3, #12]
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d1e8:	60da      	str	r2, [r3, #12]
      break;
 800d1ea:	e04a      	b.n	800d282 <HAL_TIMEx_PWMN_Start_DMA+0x224>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1f0:	4a50      	ldr	r2, [pc, #320]	@ (800d334 <HAL_TIMEx_PWMN_Start_DMA+0x2d6>)
 800d1f2:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1f8:	4a4f      	ldr	r2, [pc, #316]	@ (800d338 <HAL_TIMEx_PWMN_Start_DMA+0x2da>)
 800d1fa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d200:	4a4e      	ldr	r2, [pc, #312]	@ (800d33c <HAL_TIMEx_PWMN_Start_DMA+0x2de>)
 800d202:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 800d208:	6879      	ldr	r1, [r7, #4]
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	681b      	ldr	r3, [r3, #0]
 800d20e:	3338      	adds	r3, #56	@ 0x38
 800d210:	461a      	mov	r2, r3
 800d212:	887b      	ldrh	r3, [r7, #2]
 800d214:	f7f5 f9ed 	bl	80025f2 <HAL_DMA_Start_IT>
 800d218:	4603      	mov	r3, r0
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d001      	beq.n	800d222 <HAL_TIMEx_PWMN_Start_DMA+0x1c4>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d21e:	2301      	movs	r3, #1
 800d220:	e084      	b.n	800d32c <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	68da      	ldr	r2, [r3, #12]
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800d230:	60da      	str	r2, [r3, #12]
      break;
 800d232:	e026      	b.n	800d282 <HAL_TIMEx_PWMN_Start_DMA+0x224>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d238:	4a3e      	ldr	r2, [pc, #248]	@ (800d334 <HAL_TIMEx_PWMN_Start_DMA+0x2d6>)
 800d23a:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d240:	4a3d      	ldr	r2, [pc, #244]	@ (800d338 <HAL_TIMEx_PWMN_Start_DMA+0x2da>)
 800d242:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d248:	4a3c      	ldr	r2, [pc, #240]	@ (800d33c <HAL_TIMEx_PWMN_Start_DMA+0x2de>)
 800d24a:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800d250:	6879      	ldr	r1, [r7, #4]
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	333c      	adds	r3, #60	@ 0x3c
 800d258:	461a      	mov	r2, r3
 800d25a:	887b      	ldrh	r3, [r7, #2]
 800d25c:	f7f5 f9c9 	bl	80025f2 <HAL_DMA_Start_IT>
 800d260:	4603      	mov	r3, r0
 800d262:	2b00      	cmp	r3, #0
 800d264:	d001      	beq.n	800d26a <HAL_TIMEx_PWMN_Start_DMA+0x20c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800d266:	2301      	movs	r3, #1
 800d268:	e060      	b.n	800d32c <HAL_TIMEx_PWMN_Start_DMA+0x2ce>
      }
      /* Enable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	68da      	ldr	r2, [r3, #12]
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d278:	60da      	str	r2, [r3, #12]
      break;
 800d27a:	e002      	b.n	800d282 <HAL_TIMEx_PWMN_Start_DMA+0x224>
    }

    default:
      status = HAL_ERROR;
 800d27c:	2301      	movs	r3, #1
 800d27e:	75fb      	strb	r3, [r7, #23]
      break;
 800d280:	bf00      	nop
  }

  if (status == HAL_OK)
 800d282:	7dfb      	ldrb	r3, [r7, #23]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d150      	bne.n	800d32a <HAL_TIMEx_PWMN_Start_DMA+0x2cc>
  {
    /* Enable the complementary PWM output  */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	2204      	movs	r2, #4
 800d28e:	68b9      	ldr	r1, [r7, #8]
 800d290:	4618      	mov	r0, r3
 800d292:	f000 fd99 	bl	800ddc8 <TIM_CCxNChannelCmd>

    /* Enable the Main Output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d2a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	4a25      	ldr	r2, [pc, #148]	@ (800d340 <HAL_TIMEx_PWMN_Start_DMA+0x2e2>)
 800d2ac:	4293      	cmp	r3, r2
 800d2ae:	d022      	beq.n	800d2f6 <HAL_TIMEx_PWMN_Start_DMA+0x298>
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d2b8:	d01d      	beq.n	800d2f6 <HAL_TIMEx_PWMN_Start_DMA+0x298>
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	4a21      	ldr	r2, [pc, #132]	@ (800d344 <HAL_TIMEx_PWMN_Start_DMA+0x2e6>)
 800d2c0:	4293      	cmp	r3, r2
 800d2c2:	d018      	beq.n	800d2f6 <HAL_TIMEx_PWMN_Start_DMA+0x298>
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	4a1f      	ldr	r2, [pc, #124]	@ (800d348 <HAL_TIMEx_PWMN_Start_DMA+0x2ea>)
 800d2ca:	4293      	cmp	r3, r2
 800d2cc:	d013      	beq.n	800d2f6 <HAL_TIMEx_PWMN_Start_DMA+0x298>
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	4a1e      	ldr	r2, [pc, #120]	@ (800d34c <HAL_TIMEx_PWMN_Start_DMA+0x2ee>)
 800d2d4:	4293      	cmp	r3, r2
 800d2d6:	d00e      	beq.n	800d2f6 <HAL_TIMEx_PWMN_Start_DMA+0x298>
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	4a1c      	ldr	r2, [pc, #112]	@ (800d350 <HAL_TIMEx_PWMN_Start_DMA+0x2f2>)
 800d2de:	4293      	cmp	r3, r2
 800d2e0:	d009      	beq.n	800d2f6 <HAL_TIMEx_PWMN_Start_DMA+0x298>
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	4a1b      	ldr	r2, [pc, #108]	@ (800d354 <HAL_TIMEx_PWMN_Start_DMA+0x2f6>)
 800d2e8:	4293      	cmp	r3, r2
 800d2ea:	d004      	beq.n	800d2f6 <HAL_TIMEx_PWMN_Start_DMA+0x298>
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	4a19      	ldr	r2, [pc, #100]	@ (800d358 <HAL_TIMEx_PWMN_Start_DMA+0x2fa>)
 800d2f2:	4293      	cmp	r3, r2
 800d2f4:	d111      	bne.n	800d31a <HAL_TIMEx_PWMN_Start_DMA+0x2bc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	689b      	ldr	r3, [r3, #8]
 800d2fc:	f003 0307 	and.w	r3, r3, #7
 800d300:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d302:	693b      	ldr	r3, [r7, #16]
 800d304:	2b06      	cmp	r3, #6
 800d306:	d010      	beq.n	800d32a <HAL_TIMEx_PWMN_Start_DMA+0x2cc>
      {
        __HAL_TIM_ENABLE(htim);
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	681a      	ldr	r2, [r3, #0]
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	f042 0201 	orr.w	r2, r2, #1
 800d316:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d318:	e007      	b.n	800d32a <HAL_TIMEx_PWMN_Start_DMA+0x2cc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	681a      	ldr	r2, [r3, #0]
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	f042 0201 	orr.w	r2, r2, #1
 800d328:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800d32a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d32c:	4618      	mov	r0, r3
 800d32e:	3718      	adds	r7, #24
 800d330:	46bd      	mov	sp, r7
 800d332:	bd80      	pop	{r7, pc}
 800d334:	0800dcd5 	.word	0x0800dcd5
 800d338:	0800ae95 	.word	0x0800ae95
 800d33c:	0800dd5b 	.word	0x0800dd5b
 800d340:	40010000 	.word	0x40010000
 800d344:	40000400 	.word	0x40000400
 800d348:	40000800 	.word	0x40000800
 800d34c:	40000c00 	.word	0x40000c00
 800d350:	40010400 	.word	0x40010400
 800d354:	40014000 	.word	0x40014000
 800d358:	40001800 	.word	0x40001800

0800d35c <HAL_TIMEx_PWMN_Stop_DMA>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d35c:	b580      	push	{r7, lr}
 800d35e:	b084      	sub	sp, #16
 800d360:	af00      	add	r7, sp, #0
 800d362:	6078      	str	r0, [r7, #4]
 800d364:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d366:	2300      	movs	r3, #0
 800d368:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	2b08      	cmp	r3, #8
 800d36e:	d025      	beq.n	800d3bc <HAL_TIMEx_PWMN_Stop_DMA+0x60>
 800d370:	683b      	ldr	r3, [r7, #0]
 800d372:	2b08      	cmp	r3, #8
 800d374:	d830      	bhi.n	800d3d8 <HAL_TIMEx_PWMN_Stop_DMA+0x7c>
 800d376:	683b      	ldr	r3, [r7, #0]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d003      	beq.n	800d384 <HAL_TIMEx_PWMN_Stop_DMA+0x28>
 800d37c:	683b      	ldr	r3, [r7, #0]
 800d37e:	2b04      	cmp	r3, #4
 800d380:	d00e      	beq.n	800d3a0 <HAL_TIMEx_PWMN_Stop_DMA+0x44>
 800d382:	e029      	b.n	800d3d8 <HAL_TIMEx_PWMN_Stop_DMA+0x7c>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	68da      	ldr	r2, [r3, #12]
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800d392:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d398:	4618      	mov	r0, r3
 800d39a:	f7f5 f9f2 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800d39e:	e01e      	b.n	800d3de <HAL_TIMEx_PWMN_Stop_DMA+0x82>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	68da      	ldr	r2, [r3, #12]
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d3ae:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3b4:	4618      	mov	r0, r3
 800d3b6:	f7f5 f9e4 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800d3ba:	e010      	b.n	800d3de <HAL_TIMEx_PWMN_Stop_DMA+0x82>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	68da      	ldr	r2, [r3, #12]
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d3ca:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3d0:	4618      	mov	r0, r3
 800d3d2:	f7f5 f9d6 	bl	8002782 <HAL_DMA_Abort_IT>
      break;
 800d3d6:	e002      	b.n	800d3de <HAL_TIMEx_PWMN_Stop_DMA+0x82>
    }

    default:
      status = HAL_ERROR;
 800d3d8:	2301      	movs	r3, #1
 800d3da:	73fb      	strb	r3, [r7, #15]
      break;
 800d3dc:	bf00      	nop
  }

  if (status == HAL_OK)
 800d3de:	7bfb      	ldrb	r3, [r7, #15]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d152      	bne.n	800d48a <HAL_TIMEx_PWMN_Stop_DMA+0x12e>
  {
    /* Disable the complementary PWM output */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	2200      	movs	r2, #0
 800d3ea:	6839      	ldr	r1, [r7, #0]
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	f000 fceb 	bl	800ddc8 <TIM_CCxNChannelCmd>

    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	6a1a      	ldr	r2, [r3, #32]
 800d3f8:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d3fc:	4013      	ands	r3, r2
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d10f      	bne.n	800d422 <HAL_TIMEx_PWMN_Stop_DMA+0xc6>
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	6a1a      	ldr	r2, [r3, #32]
 800d408:	f240 4344 	movw	r3, #1092	@ 0x444
 800d40c:	4013      	ands	r3, r2
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d107      	bne.n	800d422 <HAL_TIMEx_PWMN_Stop_DMA+0xc6>
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d420:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	6a1a      	ldr	r2, [r3, #32]
 800d428:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d42c:	4013      	ands	r3, r2
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d10f      	bne.n	800d452 <HAL_TIMEx_PWMN_Stop_DMA+0xf6>
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	6a1a      	ldr	r2, [r3, #32]
 800d438:	f240 4344 	movw	r3, #1092	@ 0x444
 800d43c:	4013      	ands	r3, r2
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d107      	bne.n	800d452 <HAL_TIMEx_PWMN_Stop_DMA+0xf6>
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	681a      	ldr	r2, [r3, #0]
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	f022 0201 	bic.w	r2, r2, #1
 800d450:	601a      	str	r2, [r3, #0]

    /* Set the TIM complementary channel state */
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d452:	683b      	ldr	r3, [r7, #0]
 800d454:	2b00      	cmp	r3, #0
 800d456:	d104      	bne.n	800d462 <HAL_TIMEx_PWMN_Stop_DMA+0x106>
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	2201      	movs	r2, #1
 800d45c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d460:	e013      	b.n	800d48a <HAL_TIMEx_PWMN_Stop_DMA+0x12e>
 800d462:	683b      	ldr	r3, [r7, #0]
 800d464:	2b04      	cmp	r3, #4
 800d466:	d104      	bne.n	800d472 <HAL_TIMEx_PWMN_Stop_DMA+0x116>
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	2201      	movs	r2, #1
 800d46c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d470:	e00b      	b.n	800d48a <HAL_TIMEx_PWMN_Stop_DMA+0x12e>
 800d472:	683b      	ldr	r3, [r7, #0]
 800d474:	2b08      	cmp	r3, #8
 800d476:	d104      	bne.n	800d482 <HAL_TIMEx_PWMN_Stop_DMA+0x126>
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	2201      	movs	r2, #1
 800d47c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d480:	e003      	b.n	800d48a <HAL_TIMEx_PWMN_Stop_DMA+0x12e>
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	2201      	movs	r2, #1
 800d486:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 800d48a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d48c:	4618      	mov	r0, r3
 800d48e:	3710      	adds	r7, #16
 800d490:	46bd      	mov	sp, r7
 800d492:	bd80      	pop	{r7, pc}

0800d494 <HAL_TIMEx_OnePulseN_Start>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b084      	sub	sp, #16
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
 800d49c:	6039      	str	r1, [r7, #0]
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800d49e:	683b      	ldr	r3, [r7, #0]
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d101      	bne.n	800d4a8 <HAL_TIMEx_OnePulseN_Start+0x14>
 800d4a4:	2304      	movs	r3, #4
 800d4a6:	e000      	b.n	800d4aa <HAL_TIMEx_OnePulseN_Start+0x16>
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	60fb      	str	r3, [r7, #12]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d4b2:	72fb      	strb	r3, [r7, #11]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d4ba:	72bb      	strb	r3, [r7, #10]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d4c2:	727b      	strb	r3, [r7, #9]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d4ca:	723b      	strb	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d4cc:	7afb      	ldrb	r3, [r7, #11]
 800d4ce:	2b01      	cmp	r3, #1
 800d4d0:	d108      	bne.n	800d4e4 <HAL_TIMEx_OnePulseN_Start+0x50>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d4d2:	7abb      	ldrb	r3, [r7, #10]
 800d4d4:	2b01      	cmp	r3, #1
 800d4d6:	d105      	bne.n	800d4e4 <HAL_TIMEx_OnePulseN_Start+0x50>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d4d8:	7a7b      	ldrb	r3, [r7, #9]
 800d4da:	2b01      	cmp	r3, #1
 800d4dc:	d102      	bne.n	800d4e4 <HAL_TIMEx_OnePulseN_Start+0x50>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d4de:	7a3b      	ldrb	r3, [r7, #8]
 800d4e0:	2b01      	cmp	r3, #1
 800d4e2:	d001      	beq.n	800d4e8 <HAL_TIMEx_OnePulseN_Start+0x54>
  {
    return HAL_ERROR;
 800d4e4:	2301      	movs	r3, #1
 800d4e6:	e026      	b.n	800d536 <HAL_TIMEx_OnePulseN_Start+0xa2>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	2202      	movs	r2, #2
 800d4ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	2202      	movs	r2, #2
 800d4f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	2202      	movs	r2, #2
 800d4fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	2202      	movs	r2, #2
 800d504:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the complementary One Pulse output channel and the Input Capture channel */
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	2204      	movs	r2, #4
 800d50e:	6839      	ldr	r1, [r7, #0]
 800d510:	4618      	mov	r0, r3
 800d512:	f000 fc59 	bl	800ddc8 <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	2201      	movs	r2, #1
 800d51c:	68f9      	ldr	r1, [r7, #12]
 800d51e:	4618      	mov	r0, r3
 800d520:	f7fe fa7e 	bl	800ba20 <TIM_CCxChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d532:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 800d534:	2300      	movs	r3, #0
}
 800d536:	4618      	mov	r0, r3
 800d538:	3710      	adds	r7, #16
 800d53a:	46bd      	mov	sp, r7
 800d53c:	bd80      	pop	{r7, pc}

0800d53e <HAL_TIMEx_OnePulseN_Stop>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800d53e:	b580      	push	{r7, lr}
 800d540:	b084      	sub	sp, #16
 800d542:	af00      	add	r7, sp, #0
 800d544:	6078      	str	r0, [r7, #4]
 800d546:	6039      	str	r1, [r7, #0]
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800d548:	683b      	ldr	r3, [r7, #0]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d101      	bne.n	800d552 <HAL_TIMEx_OnePulseN_Stop+0x14>
 800d54e:	2304      	movs	r3, #4
 800d550:	e000      	b.n	800d554 <HAL_TIMEx_OnePulseN_Stop+0x16>
 800d552:	2300      	movs	r3, #0
 800d554:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));

  /* Disable the complementary One Pulse output channel and the Input Capture channel */
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	2200      	movs	r2, #0
 800d55c:	6839      	ldr	r1, [r7, #0]
 800d55e:	4618      	mov	r0, r3
 800d560:	f000 fc32 	bl	800ddc8 <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	2200      	movs	r2, #0
 800d56a:	68f9      	ldr	r1, [r7, #12]
 800d56c:	4618      	mov	r0, r3
 800d56e:	f7fe fa57 	bl	800ba20 <TIM_CCxChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	6a1a      	ldr	r2, [r3, #32]
 800d578:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d57c:	4013      	ands	r3, r2
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d10f      	bne.n	800d5a2 <HAL_TIMEx_OnePulseN_Stop+0x64>
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	6a1a      	ldr	r2, [r3, #32]
 800d588:	f240 4344 	movw	r3, #1092	@ 0x444
 800d58c:	4013      	ands	r3, r2
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d107      	bne.n	800d5a2 <HAL_TIMEx_OnePulseN_Stop+0x64>
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d5a0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	6a1a      	ldr	r2, [r3, #32]
 800d5a8:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d5ac:	4013      	ands	r3, r2
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d10f      	bne.n	800d5d2 <HAL_TIMEx_OnePulseN_Stop+0x94>
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	6a1a      	ldr	r2, [r3, #32]
 800d5b8:	f240 4344 	movw	r3, #1092	@ 0x444
 800d5bc:	4013      	ands	r3, r2
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d107      	bne.n	800d5d2 <HAL_TIMEx_OnePulseN_Stop+0x94>
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	681a      	ldr	r2, [r3, #0]
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	f022 0201 	bic.w	r2, r2, #1
 800d5d0:	601a      	str	r2, [r3, #0]

  /* Set the TIM  channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	2201      	movs	r2, #1
 800d5d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	2201      	movs	r2, #1
 800d5de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	2201      	movs	r2, #1
 800d5e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	2201      	movs	r2, #1
 800d5ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800d5f2:	2300      	movs	r3, #0
}
 800d5f4:	4618      	mov	r0, r3
 800d5f6:	3710      	adds	r7, #16
 800d5f8:	46bd      	mov	sp, r7
 800d5fa:	bd80      	pop	{r7, pc}

0800d5fc <HAL_TIMEx_OnePulseN_Start_IT>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b084      	sub	sp, #16
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
 800d604:	6039      	str	r1, [r7, #0]
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800d606:	683b      	ldr	r3, [r7, #0]
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d101      	bne.n	800d610 <HAL_TIMEx_OnePulseN_Start_IT+0x14>
 800d60c:	2304      	movs	r3, #4
 800d60e:	e000      	b.n	800d612 <HAL_TIMEx_OnePulseN_Start_IT+0x16>
 800d610:	2300      	movs	r3, #0
 800d612:	60fb      	str	r3, [r7, #12]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d61a:	72fb      	strb	r3, [r7, #11]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d622:	72bb      	strb	r3, [r7, #10]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d62a:	727b      	strb	r3, [r7, #9]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d632:	723b      	strb	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d634:	7afb      	ldrb	r3, [r7, #11]
 800d636:	2b01      	cmp	r3, #1
 800d638:	d108      	bne.n	800d64c <HAL_TIMEx_OnePulseN_Start_IT+0x50>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d63a:	7abb      	ldrb	r3, [r7, #10]
 800d63c:	2b01      	cmp	r3, #1
 800d63e:	d105      	bne.n	800d64c <HAL_TIMEx_OnePulseN_Start_IT+0x50>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d640:	7a7b      	ldrb	r3, [r7, #9]
 800d642:	2b01      	cmp	r3, #1
 800d644:	d102      	bne.n	800d64c <HAL_TIMEx_OnePulseN_Start_IT+0x50>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d646:	7a3b      	ldrb	r3, [r7, #8]
 800d648:	2b01      	cmp	r3, #1
 800d64a:	d001      	beq.n	800d650 <HAL_TIMEx_OnePulseN_Start_IT+0x54>
  {
    return HAL_ERROR;
 800d64c:	2301      	movs	r3, #1
 800d64e:	e036      	b.n	800d6be <HAL_TIMEx_OnePulseN_Start_IT+0xc2>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	2202      	movs	r2, #2
 800d654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	2202      	movs	r2, #2
 800d65c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	2202      	movs	r2, #2
 800d664:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	2202      	movs	r2, #2
 800d66c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	68da      	ldr	r2, [r3, #12]
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	f042 0202 	orr.w	r2, r2, #2
 800d67e:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	68da      	ldr	r2, [r3, #12]
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	f042 0204 	orr.w	r2, r2, #4
 800d68e:	60da      	str	r2, [r3, #12]

  /* Enable the complementary One Pulse output channel and the Input Capture channel */
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	2204      	movs	r2, #4
 800d696:	6839      	ldr	r1, [r7, #0]
 800d698:	4618      	mov	r0, r3
 800d69a:	f000 fb95 	bl	800ddc8 <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	2201      	movs	r2, #1
 800d6a4:	68f9      	ldr	r1, [r7, #12]
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	f7fe f9ba 	bl	800ba20 <TIM_CCxChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d6ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 800d6bc:	2300      	movs	r3, #0
}
 800d6be:	4618      	mov	r0, r3
 800d6c0:	3710      	adds	r7, #16
 800d6c2:	46bd      	mov	sp, r7
 800d6c4:	bd80      	pop	{r7, pc}

0800d6c6 <HAL_TIMEx_OnePulseN_Stop_IT>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800d6c6:	b580      	push	{r7, lr}
 800d6c8:	b084      	sub	sp, #16
 800d6ca:	af00      	add	r7, sp, #0
 800d6cc:	6078      	str	r0, [r7, #4]
 800d6ce:	6039      	str	r1, [r7, #0]
  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
 800d6d0:	683b      	ldr	r3, [r7, #0]
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d101      	bne.n	800d6da <HAL_TIMEx_OnePulseN_Stop_IT+0x14>
 800d6d6:	2304      	movs	r3, #4
 800d6d8:	e000      	b.n	800d6dc <HAL_TIMEx_OnePulseN_Stop_IT+0x16>
 800d6da:	2300      	movs	r3, #0
 800d6dc:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));

  /* Disable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	68da      	ldr	r2, [r3, #12]
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	f022 0202 	bic.w	r2, r2, #2
 800d6ec:	60da      	str	r2, [r3, #12]

  /* Disable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	68da      	ldr	r2, [r3, #12]
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	f022 0204 	bic.w	r2, r2, #4
 800d6fc:	60da      	str	r2, [r3, #12]

  /* Disable the complementary One Pulse output channel and the Input Capture channel */
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	2200      	movs	r2, #0
 800d704:	6839      	ldr	r1, [r7, #0]
 800d706:	4618      	mov	r0, r3
 800d708:	f000 fb5e 	bl	800ddc8 <TIM_CCxNChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	2200      	movs	r2, #0
 800d712:	68f9      	ldr	r1, [r7, #12]
 800d714:	4618      	mov	r0, r3
 800d716:	f7fe f983 	bl	800ba20 <TIM_CCxChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	6a1a      	ldr	r2, [r3, #32]
 800d720:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d724:	4013      	ands	r3, r2
 800d726:	2b00      	cmp	r3, #0
 800d728:	d10f      	bne.n	800d74a <HAL_TIMEx_OnePulseN_Stop_IT+0x84>
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	6a1a      	ldr	r2, [r3, #32]
 800d730:	f240 4344 	movw	r3, #1092	@ 0x444
 800d734:	4013      	ands	r3, r2
 800d736:	2b00      	cmp	r3, #0
 800d738:	d107      	bne.n	800d74a <HAL_TIMEx_OnePulseN_Stop_IT+0x84>
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d748:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	6a1a      	ldr	r2, [r3, #32]
 800d750:	f241 1311 	movw	r3, #4369	@ 0x1111
 800d754:	4013      	ands	r3, r2
 800d756:	2b00      	cmp	r3, #0
 800d758:	d10f      	bne.n	800d77a <HAL_TIMEx_OnePulseN_Stop_IT+0xb4>
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	6a1a      	ldr	r2, [r3, #32]
 800d760:	f240 4344 	movw	r3, #1092	@ 0x444
 800d764:	4013      	ands	r3, r2
 800d766:	2b00      	cmp	r3, #0
 800d768:	d107      	bne.n	800d77a <HAL_TIMEx_OnePulseN_Stop_IT+0xb4>
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	681a      	ldr	r2, [r3, #0]
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	f022 0201 	bic.w	r2, r2, #1
 800d778:	601a      	str	r2, [r3, #0]

  /* Set the TIM  channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	2201      	movs	r2, #1
 800d77e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	2201      	movs	r2, #1
 800d786:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	2201      	movs	r2, #1
 800d78e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	2201      	movs	r2, #1
 800d796:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800d79a:	2300      	movs	r3, #0
}
 800d79c:	4618      	mov	r0, r3
 800d79e:	3710      	adds	r7, #16
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	bd80      	pop	{r7, pc}

0800d7a4 <HAL_TIMEx_ConfigCommutEvent>:
  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
                                              uint32_t  CommutationSource)
{
 800d7a4:	b480      	push	{r7}
 800d7a6:	b085      	sub	sp, #20
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	60f8      	str	r0, [r7, #12]
 800d7ac:	60b9      	str	r1, [r7, #8]
 800d7ae:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));

  __HAL_LOCK(htim);
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d7b6:	2b01      	cmp	r3, #1
 800d7b8:	d101      	bne.n	800d7be <HAL_TIMEx_ConfigCommutEvent+0x1a>
 800d7ba:	2302      	movs	r3, #2
 800d7bc:	e04c      	b.n	800d858 <HAL_TIMEx_ConfigCommutEvent+0xb4>
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	2201      	movs	r2, #1
 800d7c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800d7c6:	68bb      	ldr	r3, [r7, #8]
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d008      	beq.n	800d7de <HAL_TIMEx_ConfigCommutEvent+0x3a>
 800d7cc:	68bb      	ldr	r3, [r7, #8]
 800d7ce:	2b10      	cmp	r3, #16
 800d7d0:	d005      	beq.n	800d7de <HAL_TIMEx_ConfigCommutEvent+0x3a>
 800d7d2:	68bb      	ldr	r3, [r7, #8]
 800d7d4:	2b20      	cmp	r3, #32
 800d7d6:	d002      	beq.n	800d7de <HAL_TIMEx_ConfigCommutEvent+0x3a>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 800d7d8:	68bb      	ldr	r3, [r7, #8]
 800d7da:	2b30      	cmp	r3, #48	@ 0x30
 800d7dc:	d10f      	bne.n	800d7fe <HAL_TIMEx_ConfigCommutEvent+0x5a>
  {
    /* Select the Input trigger */
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	689a      	ldr	r2, [r3, #8]
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800d7ec:	609a      	str	r2, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	6899      	ldr	r1, [r3, #8]
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	68ba      	ldr	r2, [r7, #8]
 800d7fa:	430a      	orrs	r2, r1
 800d7fc:	609a      	str	r2, [r3, #8]
  }

  /* Select the Capture Compare preload feature */
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	685a      	ldr	r2, [r3, #4]
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	f042 0201 	orr.w	r2, r2, #1
 800d80c:	605a      	str	r2, [r3, #4]
  /* Select the Commutation event source */
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	685a      	ldr	r2, [r3, #4]
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	f022 0204 	bic.w	r2, r2, #4
 800d81c:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	6859      	ldr	r1, [r3, #4]
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	687a      	ldr	r2, [r7, #4]
 800d82a:	430a      	orrs	r2, r1
 800d82c:	605a      	str	r2, [r3, #4]

  /* Disable Commutation Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	68da      	ldr	r2, [r3, #12]
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	f022 0220 	bic.w	r2, r2, #32
 800d83c:	60da      	str	r2, [r3, #12]

  /* Disable Commutation DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	68da      	ldr	r2, [r3, #12]
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d84c:	60da      	str	r2, [r3, #12]

  __HAL_UNLOCK(htim);
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	2200      	movs	r2, #0
 800d852:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d856:	2300      	movs	r3, #0
}
 800d858:	4618      	mov	r0, r3
 800d85a:	3714      	adds	r7, #20
 800d85c:	46bd      	mov	sp, r7
 800d85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d862:	4770      	bx	lr

0800d864 <HAL_TIMEx_ConfigCommutEvent_IT>:
  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
                                                 uint32_t  CommutationSource)
{
 800d864:	b480      	push	{r7}
 800d866:	b085      	sub	sp, #20
 800d868:	af00      	add	r7, sp, #0
 800d86a:	60f8      	str	r0, [r7, #12]
 800d86c:	60b9      	str	r1, [r7, #8]
 800d86e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));

  __HAL_LOCK(htim);
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d876:	2b01      	cmp	r3, #1
 800d878:	d101      	bne.n	800d87e <HAL_TIMEx_ConfigCommutEvent_IT+0x1a>
 800d87a:	2302      	movs	r3, #2
 800d87c:	e04c      	b.n	800d918 <HAL_TIMEx_ConfigCommutEvent_IT+0xb4>
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	2201      	movs	r2, #1
 800d882:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800d886:	68bb      	ldr	r3, [r7, #8]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d008      	beq.n	800d89e <HAL_TIMEx_ConfigCommutEvent_IT+0x3a>
 800d88c:	68bb      	ldr	r3, [r7, #8]
 800d88e:	2b10      	cmp	r3, #16
 800d890:	d005      	beq.n	800d89e <HAL_TIMEx_ConfigCommutEvent_IT+0x3a>
 800d892:	68bb      	ldr	r3, [r7, #8]
 800d894:	2b20      	cmp	r3, #32
 800d896:	d002      	beq.n	800d89e <HAL_TIMEx_ConfigCommutEvent_IT+0x3a>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 800d898:	68bb      	ldr	r3, [r7, #8]
 800d89a:	2b30      	cmp	r3, #48	@ 0x30
 800d89c:	d10f      	bne.n	800d8be <HAL_TIMEx_ConfigCommutEvent_IT+0x5a>
  {
    /* Select the Input trigger */
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	689a      	ldr	r2, [r3, #8]
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800d8ac:	609a      	str	r2, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	6899      	ldr	r1, [r3, #8]
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	68ba      	ldr	r2, [r7, #8]
 800d8ba:	430a      	orrs	r2, r1
 800d8bc:	609a      	str	r2, [r3, #8]
  }

  /* Select the Capture Compare preload feature */
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800d8be:	68fb      	ldr	r3, [r7, #12]
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	685a      	ldr	r2, [r3, #4]
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	f042 0201 	orr.w	r2, r2, #1
 800d8cc:	605a      	str	r2, [r3, #4]
  /* Select the Commutation event source */
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	685a      	ldr	r2, [r3, #4]
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	f022 0204 	bic.w	r2, r2, #4
 800d8dc:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	6859      	ldr	r1, [r3, #4]
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	687a      	ldr	r2, [r7, #4]
 800d8ea:	430a      	orrs	r2, r1
 800d8ec:	605a      	str	r2, [r3, #4]

  /* Disable Commutation DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	68da      	ldr	r2, [r3, #12]
 800d8f4:	68fb      	ldr	r3, [r7, #12]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d8fc:	60da      	str	r2, [r3, #12]

  /* Enable the Commutation Interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM);
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	68da      	ldr	r2, [r3, #12]
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	f042 0220 	orr.w	r2, r2, #32
 800d90c:	60da      	str	r2, [r3, #12]

  __HAL_UNLOCK(htim);
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	2200      	movs	r2, #0
 800d912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d916:	2300      	movs	r3, #0
}
 800d918:	4618      	mov	r0, r3
 800d91a:	3714      	adds	r7, #20
 800d91c:	46bd      	mov	sp, r7
 800d91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d922:	4770      	bx	lr

0800d924 <HAL_TIMEx_ConfigCommutEvent_DMA>:
  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
                                                  uint32_t  CommutationSource)
{
 800d924:	b480      	push	{r7}
 800d926:	b085      	sub	sp, #20
 800d928:	af00      	add	r7, sp, #0
 800d92a:	60f8      	str	r0, [r7, #12]
 800d92c:	60b9      	str	r1, [r7, #8]
 800d92e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));

  __HAL_LOCK(htim);
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d936:	2b01      	cmp	r3, #1
 800d938:	d101      	bne.n	800d93e <HAL_TIMEx_ConfigCommutEvent_DMA+0x1a>
 800d93a:	2302      	movs	r3, #2
 800d93c:	e058      	b.n	800d9f0 <HAL_TIMEx_ConfigCommutEvent_DMA+0xcc>
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	2201      	movs	r2, #1
 800d942:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800d946:	68bb      	ldr	r3, [r7, #8]
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d008      	beq.n	800d95e <HAL_TIMEx_ConfigCommutEvent_DMA+0x3a>
 800d94c:	68bb      	ldr	r3, [r7, #8]
 800d94e:	2b10      	cmp	r3, #16
 800d950:	d005      	beq.n	800d95e <HAL_TIMEx_ConfigCommutEvent_DMA+0x3a>
 800d952:	68bb      	ldr	r3, [r7, #8]
 800d954:	2b20      	cmp	r3, #32
 800d956:	d002      	beq.n	800d95e <HAL_TIMEx_ConfigCommutEvent_DMA+0x3a>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 800d958:	68bb      	ldr	r3, [r7, #8]
 800d95a:	2b30      	cmp	r3, #48	@ 0x30
 800d95c:	d10f      	bne.n	800d97e <HAL_TIMEx_ConfigCommutEvent_DMA+0x5a>
  {
    /* Select the Input trigger */
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	689a      	ldr	r2, [r3, #8]
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800d96c:	609a      	str	r2, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	6899      	ldr	r1, [r3, #8]
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	68ba      	ldr	r2, [r7, #8]
 800d97a:	430a      	orrs	r2, r1
 800d97c:	609a      	str	r2, [r3, #8]
  }

  /* Select the Capture Compare preload feature */
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	685a      	ldr	r2, [r3, #4]
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	f042 0201 	orr.w	r2, r2, #1
 800d98c:	605a      	str	r2, [r3, #4]
  /* Select the Commutation event source */
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	685a      	ldr	r2, [r3, #4]
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	f022 0204 	bic.w	r2, r2, #4
 800d99c:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	6859      	ldr	r1, [r3, #4]
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	687a      	ldr	r2, [r7, #4]
 800d9aa:	430a      	orrs	r2, r1
 800d9ac:	605a      	str	r2, [r3, #4]

  /* Enable the Commutation DMA Request */
  /* Set the DMA Commutation Callback */
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d9b2:	4a12      	ldr	r2, [pc, #72]	@ (800d9fc <HAL_TIMEx_ConfigCommutEvent_DMA+0xd8>)
 800d9b4:	63da      	str	r2, [r3, #60]	@ 0x3c
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt;
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d9ba:	4a11      	ldr	r2, [pc, #68]	@ (800da00 <HAL_TIMEx_ConfigCommutEvent_DMA+0xdc>)
 800d9bc:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set the DMA error callback */
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError;
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d9c2:	4a10      	ldr	r2, [pc, #64]	@ (800da04 <HAL_TIMEx_ConfigCommutEvent_DMA+0xe0>)
 800d9c4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Disable Commutation Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	68da      	ldr	r2, [r3, #12]
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	f022 0220 	bic.w	r2, r2, #32
 800d9d4:	60da      	str	r2, [r3, #12]

  /* Enable the Commutation DMA Request */
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM);
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	68da      	ldr	r2, [r3, #12]
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d9e4:	60da      	str	r2, [r3, #12]

  __HAL_UNLOCK(htim);
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	2200      	movs	r2, #0
 800d9ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d9ee:	2300      	movs	r3, #0
}
 800d9f0:	4618      	mov	r0, r3
 800d9f2:	3714      	adds	r7, #20
 800d9f4:	46bd      	mov	sp, r7
 800d9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9fa:	4770      	bx	lr
 800d9fc:	0800dc8d 	.word	0x0800dc8d
 800da00:	0800dcb1 	.word	0x0800dcb1
 800da04:	0800ad5b 	.word	0x0800ad5b

0800da08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800da08:	b480      	push	{r7}
 800da0a:	b085      	sub	sp, #20
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]
 800da10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800da18:	2b01      	cmp	r3, #1
 800da1a:	d101      	bne.n	800da20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800da1c:	2302      	movs	r3, #2
 800da1e:	e05a      	b.n	800dad6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	2201      	movs	r2, #1
 800da24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	2202      	movs	r2, #2
 800da2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	685b      	ldr	r3, [r3, #4]
 800da36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	689b      	ldr	r3, [r3, #8]
 800da3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800da46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	68fa      	ldr	r2, [r7, #12]
 800da4e:	4313      	orrs	r3, r2
 800da50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	68fa      	ldr	r2, [r7, #12]
 800da58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	4a21      	ldr	r2, [pc, #132]	@ (800dae4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800da60:	4293      	cmp	r3, r2
 800da62:	d022      	beq.n	800daaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800da6c:	d01d      	beq.n	800daaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	4a1d      	ldr	r2, [pc, #116]	@ (800dae8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800da74:	4293      	cmp	r3, r2
 800da76:	d018      	beq.n	800daaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	4a1b      	ldr	r2, [pc, #108]	@ (800daec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800da7e:	4293      	cmp	r3, r2
 800da80:	d013      	beq.n	800daaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	4a1a      	ldr	r2, [pc, #104]	@ (800daf0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800da88:	4293      	cmp	r3, r2
 800da8a:	d00e      	beq.n	800daaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	4a18      	ldr	r2, [pc, #96]	@ (800daf4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800da92:	4293      	cmp	r3, r2
 800da94:	d009      	beq.n	800daaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	4a17      	ldr	r2, [pc, #92]	@ (800daf8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800da9c:	4293      	cmp	r3, r2
 800da9e:	d004      	beq.n	800daaa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	4a15      	ldr	r2, [pc, #84]	@ (800dafc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800daa6:	4293      	cmp	r3, r2
 800daa8:	d10c      	bne.n	800dac4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800daaa:	68bb      	ldr	r3, [r7, #8]
 800daac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dab0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dab2:	683b      	ldr	r3, [r7, #0]
 800dab4:	685b      	ldr	r3, [r3, #4]
 800dab6:	68ba      	ldr	r2, [r7, #8]
 800dab8:	4313      	orrs	r3, r2
 800daba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	68ba      	ldr	r2, [r7, #8]
 800dac2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	2201      	movs	r2, #1
 800dac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	2200      	movs	r2, #0
 800dad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800dad4:	2300      	movs	r3, #0
}
 800dad6:	4618      	mov	r0, r3
 800dad8:	3714      	adds	r7, #20
 800dada:	46bd      	mov	sp, r7
 800dadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dae0:	4770      	bx	lr
 800dae2:	bf00      	nop
 800dae4:	40010000 	.word	0x40010000
 800dae8:	40000400 	.word	0x40000400
 800daec:	40000800 	.word	0x40000800
 800daf0:	40000c00 	.word	0x40000c00
 800daf4:	40010400 	.word	0x40010400
 800daf8:	40014000 	.word	0x40014000
 800dafc:	40001800 	.word	0x40001800

0800db00 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800db00:	b480      	push	{r7}
 800db02:	b085      	sub	sp, #20
 800db04:	af00      	add	r7, sp, #0
 800db06:	6078      	str	r0, [r7, #4]
 800db08:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800db0a:	2300      	movs	r3, #0
 800db0c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800db14:	2b01      	cmp	r3, #1
 800db16:	d101      	bne.n	800db1c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800db18:	2302      	movs	r3, #2
 800db1a:	e03d      	b.n	800db98 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	2201      	movs	r2, #1
 800db20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800db2a:	683b      	ldr	r3, [r7, #0]
 800db2c:	68db      	ldr	r3, [r3, #12]
 800db2e:	4313      	orrs	r3, r2
 800db30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800db38:	683b      	ldr	r3, [r7, #0]
 800db3a:	689b      	ldr	r3, [r3, #8]
 800db3c:	4313      	orrs	r3, r2
 800db3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800db46:	683b      	ldr	r3, [r7, #0]
 800db48:	685b      	ldr	r3, [r3, #4]
 800db4a:	4313      	orrs	r3, r2
 800db4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	4313      	orrs	r3, r2
 800db5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800db62:	683b      	ldr	r3, [r7, #0]
 800db64:	691b      	ldr	r3, [r3, #16]
 800db66:	4313      	orrs	r3, r2
 800db68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800db70:	683b      	ldr	r3, [r7, #0]
 800db72:	695b      	ldr	r3, [r3, #20]
 800db74:	4313      	orrs	r3, r2
 800db76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800db7e:	683b      	ldr	r3, [r7, #0]
 800db80:	69db      	ldr	r3, [r3, #28]
 800db82:	4313      	orrs	r3, r2
 800db84:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	68fa      	ldr	r2, [r7, #12]
 800db8c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	2200      	movs	r2, #0
 800db92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800db96:	2300      	movs	r3, #0
}
 800db98:	4618      	mov	r0, r3
 800db9a:	3714      	adds	r7, #20
 800db9c:	46bd      	mov	sp, r7
 800db9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba2:	4770      	bx	lr

0800dba4 <HAL_TIMEx_RemapConfig>:
  *         (**) Register not available in all devices.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 800dba4:	b480      	push	{r7}
 800dba6:	b083      	sub	sp, #12
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	6078      	str	r0, [r7, #4]
 800dbac:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance, Remap));

  __HAL_LOCK(htim);
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800dbb4:	2b01      	cmp	r3, #1
 800dbb6:	d101      	bne.n	800dbbc <HAL_TIMEx_RemapConfig+0x18>
 800dbb8:	2302      	movs	r3, #2
 800dbba:	e00c      	b.n	800dbd6 <HAL_TIMEx_RemapConfig+0x32>
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	2201      	movs	r2, #1
 800dbc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Set the Timer remapping configuration */
    WRITE_REG(htim->Instance->OR, Remap);
  }
#else
  /* Set the Timer remapping configuration */
  WRITE_REG(htim->Instance->OR, Remap);
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	683a      	ldr	r2, [r7, #0]
 800dbca:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* LPTIM_OR_TIM1_ITR2_RMP &&  LPTIM_OR_TIM5_ITR1_RMP && LPTIM_OR_TIM9_ITR1_RMP */

  __HAL_UNLOCK(htim);
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	2200      	movs	r2, #0
 800dbd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800dbd4:	2300      	movs	r3, #0
}
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	370c      	adds	r7, #12
 800dbda:	46bd      	mov	sp, r7
 800dbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe0:	4770      	bx	lr

0800dbe2 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800dbe2:	b480      	push	{r7}
 800dbe4:	b083      	sub	sp, #12
 800dbe6:	af00      	add	r7, sp, #0
 800dbe8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800dbea:	bf00      	nop
 800dbec:	370c      	adds	r7, #12
 800dbee:	46bd      	mov	sp, r7
 800dbf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf4:	4770      	bx	lr

0800dbf6 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800dbf6:	b480      	push	{r7}
 800dbf8:	b083      	sub	sp, #12
 800dbfa:	af00      	add	r7, sp, #0
 800dbfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800dbfe:	bf00      	nop
 800dc00:	370c      	adds	r7, #12
 800dc02:	46bd      	mov	sp, r7
 800dc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc08:	4770      	bx	lr

0800dc0a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800dc0a:	b480      	push	{r7}
 800dc0c:	b083      	sub	sp, #12
 800dc0e:	af00      	add	r7, sp, #0
 800dc10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800dc12:	bf00      	nop
 800dc14:	370c      	adds	r7, #12
 800dc16:	46bd      	mov	sp, r7
 800dc18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc1c:	4770      	bx	lr

0800dc1e <HAL_TIMEx_HallSensor_GetState>:
  * @brief  Return the TIM Hall Sensor interface handle state.
  * @param  htim TIM Hall Sensor handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(const TIM_HandleTypeDef *htim)
{
 800dc1e:	b480      	push	{r7}
 800dc20:	b083      	sub	sp, #12
 800dc22:	af00      	add	r7, sp, #0
 800dc24:	6078      	str	r0, [r7, #4]
  return htim->State;
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dc2c:	b2db      	uxtb	r3, r3
}
 800dc2e:	4618      	mov	r0, r3
 800dc30:	370c      	adds	r7, #12
 800dc32:	46bd      	mov	sp, r7
 800dc34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc38:	4770      	bx	lr

0800dc3a <HAL_TIMEx_GetChannelNState>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2
  *            @arg TIM_CHANNEL_3: TIM Channel 3
  * @retval TIM Complementary channel state
  */
HAL_TIM_ChannelStateTypeDef HAL_TIMEx_GetChannelNState(const TIM_HandleTypeDef *htim,  uint32_t ChannelN)
{
 800dc3a:	b480      	push	{r7}
 800dc3c:	b085      	sub	sp, #20
 800dc3e:	af00      	add	r7, sp, #0
 800dc40:	6078      	str	r0, [r7, #4]
 800dc42:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_state;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, ChannelN));

  channel_state = TIM_CHANNEL_N_STATE_GET(htim, ChannelN);
 800dc44:	683b      	ldr	r3, [r7, #0]
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d104      	bne.n	800dc54 <HAL_TIMEx_GetChannelNState+0x1a>
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800dc50:	b2db      	uxtb	r3, r3
 800dc52:	e013      	b.n	800dc7c <HAL_TIMEx_GetChannelNState+0x42>
 800dc54:	683b      	ldr	r3, [r7, #0]
 800dc56:	2b04      	cmp	r3, #4
 800dc58:	d104      	bne.n	800dc64 <HAL_TIMEx_GetChannelNState+0x2a>
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800dc60:	b2db      	uxtb	r3, r3
 800dc62:	e00b      	b.n	800dc7c <HAL_TIMEx_GetChannelNState+0x42>
 800dc64:	683b      	ldr	r3, [r7, #0]
 800dc66:	2b08      	cmp	r3, #8
 800dc68:	d104      	bne.n	800dc74 <HAL_TIMEx_GetChannelNState+0x3a>
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dc70:	b2db      	uxtb	r3, r3
 800dc72:	e003      	b.n	800dc7c <HAL_TIMEx_GetChannelNState+0x42>
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dc7a:	b2db      	uxtb	r3, r3
 800dc7c:	73fb      	strb	r3, [r7, #15]

  return channel_state;
 800dc7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc80:	4618      	mov	r0, r3
 800dc82:	3714      	adds	r7, #20
 800dc84:	46bd      	mov	sp, r7
 800dc86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc8a:	4770      	bx	lr

0800dc8c <TIMEx_DMACommutationCplt>:
  * @brief  TIM DMA Commutation callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma)
{
 800dc8c:	b580      	push	{r7, lr}
 800dc8e:	b084      	sub	sp, #16
 800dc90:	af00      	add	r7, sp, #0
 800dc92:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc98:	60fb      	str	r3, [r7, #12]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	2201      	movs	r2, #1
 800dc9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->CommutationCallback(htim);
#else
  HAL_TIMEx_CommutCallback(htim);
 800dca2:	68f8      	ldr	r0, [r7, #12]
 800dca4:	f7ff ff9d 	bl	800dbe2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 800dca8:	bf00      	nop
 800dcaa:	3710      	adds	r7, #16
 800dcac:	46bd      	mov	sp, r7
 800dcae:	bd80      	pop	{r7, pc}

0800dcb0 <TIMEx_DMACommutationHalfCplt>:
  * @brief  TIM DMA Commutation half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma)
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b084      	sub	sp, #16
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcbc:	60fb      	str	r3, [r7, #12]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	2201      	movs	r2, #1
 800dcc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->CommutationHalfCpltCallback(htim);
#else
  HAL_TIMEx_CommutHalfCpltCallback(htim);
 800dcc6:	68f8      	ldr	r0, [r7, #12]
 800dcc8:	f7ff ff95 	bl	800dbf6 <HAL_TIMEx_CommutHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
}
 800dccc:	bf00      	nop
 800dcce:	3710      	adds	r7, #16
 800dcd0:	46bd      	mov	sp, r7
 800dcd2:	bd80      	pop	{r7, pc}

0800dcd4 <TIM_DMADelayPulseNCplt>:
  * @brief  TIM DMA Delay Pulse complete callback (complementary channel).
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseNCplt(DMA_HandleTypeDef *hdma)
{
 800dcd4:	b580      	push	{r7, lr}
 800dcd6:	b084      	sub	sp, #16
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dce0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dce6:	687a      	ldr	r2, [r7, #4]
 800dce8:	429a      	cmp	r2, r3
 800dcea:	d10b      	bne.n	800dd04 <TIM_DMADelayPulseNCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	2201      	movs	r2, #1
 800dcf0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	69db      	ldr	r3, [r3, #28]
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d125      	bne.n	800dd46 <TIM_DMADelayPulseNCplt+0x72>
    {
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	2201      	movs	r2, #1
 800dcfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dd02:	e020      	b.n	800dd46 <TIM_DMADelayPulseNCplt+0x72>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd08:	687a      	ldr	r2, [r7, #4]
 800dd0a:	429a      	cmp	r2, r3
 800dd0c:	d10b      	bne.n	800dd26 <TIM_DMADelayPulseNCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	2202      	movs	r2, #2
 800dd12:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	69db      	ldr	r3, [r3, #28]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d114      	bne.n	800dd46 <TIM_DMADelayPulseNCplt+0x72>
    {
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	2201      	movs	r2, #1
 800dd20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800dd24:	e00f      	b.n	800dd46 <TIM_DMADelayPulseNCplt+0x72>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd2a:	687a      	ldr	r2, [r7, #4]
 800dd2c:	429a      	cmp	r2, r3
 800dd2e:	d10a      	bne.n	800dd46 <TIM_DMADelayPulseNCplt+0x72>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	2204      	movs	r2, #4
 800dd34:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	69db      	ldr	r3, [r3, #28]
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d103      	bne.n	800dd46 <TIM_DMADelayPulseNCplt+0x72>
    {
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	2201      	movs	r2, #1
 800dd42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dd46:	68f8      	ldr	r0, [r7, #12]
 800dd48:	f7fc ff3e 	bl	800abc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	2200      	movs	r2, #0
 800dd50:	771a      	strb	r2, [r3, #28]
}
 800dd52:	bf00      	nop
 800dd54:	3710      	adds	r7, #16
 800dd56:	46bd      	mov	sp, r7
 800dd58:	bd80      	pop	{r7, pc}

0800dd5a <TIM_DMAErrorCCxN>:
  * @brief  TIM DMA error callback (complementary channel)
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMAErrorCCxN(DMA_HandleTypeDef *hdma)
{
 800dd5a:	b580      	push	{r7, lr}
 800dd5c:	b084      	sub	sp, #16
 800dd5e:	af00      	add	r7, sp, #0
 800dd60:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd66:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd6c:	687a      	ldr	r2, [r7, #4]
 800dd6e:	429a      	cmp	r2, r3
 800dd70:	d107      	bne.n	800dd82 <TIM_DMAErrorCCxN+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	2201      	movs	r2, #1
 800dd76:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	2201      	movs	r2, #1
 800dd7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dd80:	e018      	b.n	800ddb4 <TIM_DMAErrorCCxN+0x5a>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd86:	687a      	ldr	r2, [r7, #4]
 800dd88:	429a      	cmp	r2, r3
 800dd8a:	d107      	bne.n	800dd9c <TIM_DMAErrorCCxN+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	2202      	movs	r2, #2
 800dd90:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	2201      	movs	r2, #1
 800dd96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800dd9a:	e00b      	b.n	800ddb4 <TIM_DMAErrorCCxN+0x5a>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dda0:	687a      	ldr	r2, [r7, #4]
 800dda2:	429a      	cmp	r2, r3
 800dda4:	d106      	bne.n	800ddb4 <TIM_DMAErrorCCxN+0x5a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	2204      	movs	r2, #4
 800ddaa:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	2201      	movs	r2, #1
 800ddb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800ddb4:	68f8      	ldr	r0, [r7, #12]
 800ddb6:	f7fc ff2f 	bl	800ac18 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	2200      	movs	r2, #0
 800ddbe:	771a      	strb	r2, [r3, #28]
}
 800ddc0:	bf00      	nop
 800ddc2:	3710      	adds	r7, #16
 800ddc4:	46bd      	mov	sp, r7
 800ddc6:	bd80      	pop	{r7, pc}

0800ddc8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800ddc8:	b480      	push	{r7}
 800ddca:	b087      	sub	sp, #28
 800ddcc:	af00      	add	r7, sp, #0
 800ddce:	60f8      	str	r0, [r7, #12]
 800ddd0:	60b9      	str	r1, [r7, #8]
 800ddd2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800ddd4:	68bb      	ldr	r3, [r7, #8]
 800ddd6:	f003 030f 	and.w	r3, r3, #15
 800ddda:	2204      	movs	r2, #4
 800dddc:	fa02 f303 	lsl.w	r3, r2, r3
 800dde0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	6a1a      	ldr	r2, [r3, #32]
 800dde6:	697b      	ldr	r3, [r7, #20]
 800dde8:	43db      	mvns	r3, r3
 800ddea:	401a      	ands	r2, r3
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	6a1a      	ldr	r2, [r3, #32]
 800ddf4:	68bb      	ldr	r3, [r7, #8]
 800ddf6:	f003 030f 	and.w	r3, r3, #15
 800ddfa:	6879      	ldr	r1, [r7, #4]
 800ddfc:	fa01 f303 	lsl.w	r3, r1, r3
 800de00:	431a      	orrs	r2, r3
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	621a      	str	r2, [r3, #32]
}
 800de06:	bf00      	nop
 800de08:	371c      	adds	r7, #28
 800de0a:	46bd      	mov	sp, r7
 800de0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de10:	4770      	bx	lr
 800de12:	bf00      	nop

0800de14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800de14:	b580      	push	{r7, lr}
 800de16:	b082      	sub	sp, #8
 800de18:	af00      	add	r7, sp, #0
 800de1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d101      	bne.n	800de26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800de22:	2301      	movs	r3, #1
 800de24:	e042      	b.n	800deac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800de2c:	b2db      	uxtb	r3, r3
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d106      	bne.n	800de40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	2200      	movs	r2, #0
 800de36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800de3a:	6878      	ldr	r0, [r7, #4]
 800de3c:	f7f2 fdda 	bl	80009f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	2224      	movs	r2, #36	@ 0x24
 800de44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	68da      	ldr	r2, [r3, #12]
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800de56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800de58:	6878      	ldr	r0, [r7, #4]
 800de5a:	f002 fc3d 	bl	80106d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	691a      	ldr	r2, [r3, #16]
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800de6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	695a      	ldr	r2, [r3, #20]
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800de7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	68da      	ldr	r2, [r3, #12]
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800de8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	2200      	movs	r2, #0
 800de92:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	2220      	movs	r2, #32
 800de98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	2220      	movs	r2, #32
 800dea0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2200      	movs	r2, #0
 800dea8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800deaa:	2300      	movs	r3, #0
}
 800deac:	4618      	mov	r0, r3
 800deae:	3708      	adds	r7, #8
 800deb0:	46bd      	mov	sp, r7
 800deb2:	bd80      	pop	{r7, pc}

0800deb4 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800deb4:	b580      	push	{r7, lr}
 800deb6:	b082      	sub	sp, #8
 800deb8:	af00      	add	r7, sp, #0
 800deba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d101      	bne.n	800dec6 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800dec2:	2301      	movs	r3, #1
 800dec4:	e04a      	b.n	800df5c <HAL_HalfDuplex_Init+0xa8>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800decc:	b2db      	uxtb	r3, r3
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d106      	bne.n	800dee0 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	2200      	movs	r2, #0
 800ded6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800deda:	6878      	ldr	r0, [r7, #4]
 800dedc:	f7f2 fd8a 	bl	80009f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	2224      	movs	r2, #36	@ 0x24
 800dee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	68da      	ldr	r2, [r3, #12]
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800def6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800def8:	6878      	ldr	r0, [r7, #4]
 800defa:	f002 fbed 	bl	80106d8 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	691a      	ldr	r2, [r3, #16]
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800df0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	681b      	ldr	r3, [r3, #0]
 800df12:	695a      	ldr	r2, [r3, #20]
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800df1c:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	695a      	ldr	r2, [r3, #20]
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	f042 0208 	orr.w	r2, r2, #8
 800df2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	681b      	ldr	r3, [r3, #0]
 800df32:	68da      	ldr	r2, [r3, #12]
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800df3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	2200      	movs	r2, #0
 800df42:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	2220      	movs	r2, #32
 800df48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	2220      	movs	r2, #32
 800df50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	2200      	movs	r2, #0
 800df58:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800df5a:	2300      	movs	r3, #0
}
 800df5c:	4618      	mov	r0, r3
 800df5e:	3708      	adds	r7, #8
 800df60:	46bd      	mov	sp, r7
 800df62:	bd80      	pop	{r7, pc}

0800df64 <HAL_LIN_Init>:
  *            @arg UART_LINBREAKDETECTLENGTH_10B: 10-bit break detection
  *            @arg UART_LINBREAKDETECTLENGTH_11B: 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
 800df64:	b580      	push	{r7, lr}
 800df66:	b082      	sub	sp, #8
 800df68:	af00      	add	r7, sp, #0
 800df6a:	6078      	str	r0, [r7, #4]
 800df6c:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	2b00      	cmp	r3, #0
 800df72:	d101      	bne.n	800df78 <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
 800df74:	2301      	movs	r3, #1
 800df76:	e05a      	b.n	800e02e <HAL_LIN_Init+0xca>
  /* Check the Break detection length parameter */
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));
  assert_param(IS_UART_LIN_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_LIN_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800df7e:	b2db      	uxtb	r3, r3
 800df80:	2b00      	cmp	r3, #0
 800df82:	d106      	bne.n	800df92 <HAL_LIN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	2200      	movs	r2, #0
 800df88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800df8c:	6878      	ldr	r0, [r7, #4]
 800df8e:	f7f2 fd31 	bl	80009f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	2224      	movs	r2, #36	@ 0x24
 800df96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	68da      	ldr	r2, [r3, #12]
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800dfa8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800dfaa:	6878      	ldr	r0, [r7, #4]
 800dfac:	f002 fb94 	bl	80106d8 <UART_SetConfig>

  /* In LIN mode, the following bits must be kept cleared:
     - CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_CLKEN));
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	691a      	ldr	r2, [r3, #16]
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800dfbe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	695a      	ldr	r2, [r3, #20]
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800dfce:	615a      	str	r2, [r3, #20]

  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	691a      	ldr	r2, [r3, #16]
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800dfde:	611a      	str	r2, [r3, #16]

  /* Set the USART LIN Break detection length. */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_LBDL);
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	691a      	ldr	r2, [r3, #16]
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	f022 0220 	bic.w	r2, r2, #32
 800dfee:	611a      	str	r2, [r3, #16]
  SET_BIT(huart->Instance->CR2, BreakDetectLength);
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	6919      	ldr	r1, [r3, #16]
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	683a      	ldr	r2, [r7, #0]
 800dffc:	430a      	orrs	r2, r1
 800dffe:	611a      	str	r2, [r3, #16]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	68da      	ldr	r2, [r3, #12]
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e00e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	2200      	movs	r2, #0
 800e014:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	2220      	movs	r2, #32
 800e01a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	2220      	movs	r2, #32
 800e022:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	2200      	movs	r2, #0
 800e02a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800e02c:	2300      	movs	r3, #0
}
 800e02e:	4618      	mov	r0, r3
 800e030:	3708      	adds	r7, #8
 800e032:	46bd      	mov	sp, r7
 800e034:	bd80      	pop	{r7, pc}

0800e036 <HAL_MultiProcessor_Init>:
  *            @arg UART_WAKEUPMETHOD_IDLELINE: Wake-up by an idle line detection
  *            @arg UART_WAKEUPMETHOD_ADDRESSMARK: Wake-up by an address mark
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
 800e036:	b580      	push	{r7, lr}
 800e038:	b084      	sub	sp, #16
 800e03a:	af00      	add	r7, sp, #0
 800e03c:	60f8      	str	r0, [r7, #12]
 800e03e:	460b      	mov	r3, r1
 800e040:	607a      	str	r2, [r7, #4]
 800e042:	72fb      	strb	r3, [r7, #11]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	2b00      	cmp	r3, #0
 800e048:	d101      	bne.n	800e04e <HAL_MultiProcessor_Init+0x18>
  {
    return HAL_ERROR;
 800e04a:	2301      	movs	r3, #1
 800e04c:	e062      	b.n	800e114 <HAL_MultiProcessor_Init+0xde>
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
  assert_param(IS_UART_ADDRESS(Address));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e054:	b2db      	uxtb	r3, r3
 800e056:	2b00      	cmp	r3, #0
 800e058:	d106      	bne.n	800e068 <HAL_MultiProcessor_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	2200      	movs	r2, #0
 800e05e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e062:	68f8      	ldr	r0, [r7, #12]
 800e064:	f7f2 fcc6 	bl	80009f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	2224      	movs	r2, #36	@ 0x24
 800e06c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	68da      	ldr	r2, [r3, #12]
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e07e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800e080:	68f8      	ldr	r0, [r7, #12]
 800e082:	f002 fb29 	bl	80106d8 <UART_SetConfig>

  /* In Multi-Processor mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	691a      	ldr	r2, [r3, #16]
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e094:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	695a      	ldr	r2, [r3, #20]
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e0a4:	615a      	str	r2, [r3, #20]

  /* Set the USART address node */
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_ADD);
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	691a      	ldr	r2, [r3, #16]
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	f022 020f 	bic.w	r2, r2, #15
 800e0b4:	611a      	str	r2, [r3, #16]
  SET_BIT(huart->Instance->CR2, Address);
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	6919      	ldr	r1, [r3, #16]
 800e0bc:	7afa      	ldrb	r2, [r7, #11]
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	430a      	orrs	r2, r1
 800e0c4:	611a      	str	r2, [r3, #16]

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_WAKE);
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	68da      	ldr	r2, [r3, #12]
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e0d4:	60da      	str	r2, [r3, #12]
  SET_BIT(huart->Instance->CR1, WakeUpMethod);
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	68d9      	ldr	r1, [r3, #12]
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	687a      	ldr	r2, [r7, #4]
 800e0e2:	430a      	orrs	r2, r1
 800e0e4:	60da      	str	r2, [r3, #12]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	68da      	ldr	r2, [r3, #12]
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e0f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	2200      	movs	r2, #0
 800e0fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	2220      	movs	r2, #32
 800e100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	2220      	movs	r2, #32
 800e108:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	2200      	movs	r2, #0
 800e110:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800e112:	2300      	movs	r3, #0
}
 800e114:	4618      	mov	r0, r3
 800e116:	3710      	adds	r7, #16
 800e118:	46bd      	mov	sp, r7
 800e11a:	bd80      	pop	{r7, pc}

0800e11c <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800e11c:	b580      	push	{r7, lr}
 800e11e:	b082      	sub	sp, #8
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	2b00      	cmp	r3, #0
 800e128:	d101      	bne.n	800e12e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800e12a:	2301      	movs	r3, #1
 800e12c:	e024      	b.n	800e178 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	2224      	movs	r2, #36	@ 0x24
 800e132:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	68da      	ldr	r2, [r3, #12]
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e144:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800e146:	6878      	ldr	r0, [r7, #4]
 800e148:	f7f2 fca4 	bl	8000a94 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	2200      	movs	r2, #0
 800e150:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	2200      	movs	r2, #0
 800e156:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	2200      	movs	r2, #0
 800e15e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	2200      	movs	r2, #0
 800e166:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	2200      	movs	r2, #0
 800e16c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	2200      	movs	r2, #0
 800e172:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800e176:	2300      	movs	r3, #0
}
 800e178:	4618      	mov	r0, r3
 800e17a:	3708      	adds	r7, #8
 800e17c:	46bd      	mov	sp, r7
 800e17e:	bd80      	pop	{r7, pc}
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800e180:	b480      	push	{r7}
 800e182:	b083      	sub	sp, #12
 800e184:	af00      	add	r7, sp, #0
 800e186:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 800e188:	bf00      	nop
 800e18a:	370c      	adds	r7, #12
 800e18c:	46bd      	mov	sp, r7
 800e18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e192:	4770      	bx	lr
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
 800e194:	b480      	push	{r7}
 800e196:	b083      	sub	sp, #12
 800e198:	af00      	add	r7, sp, #0
 800e19a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspDeInit could be implemented in the user file
   */
}
 800e19c:	bf00      	nop
 800e19e:	370c      	adds	r7, #12
 800e1a0:	46bd      	mov	sp, r7
 800e1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a6:	4770      	bx	lr

0800e1a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e1a8:	b580      	push	{r7, lr}
 800e1aa:	b08a      	sub	sp, #40	@ 0x28
 800e1ac:	af02      	add	r7, sp, #8
 800e1ae:	60f8      	str	r0, [r7, #12]
 800e1b0:	60b9      	str	r1, [r7, #8]
 800e1b2:	603b      	str	r3, [r7, #0]
 800e1b4:	4613      	mov	r3, r2
 800e1b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800e1b8:	2300      	movs	r3, #0
 800e1ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e1c2:	b2db      	uxtb	r3, r3
 800e1c4:	2b20      	cmp	r3, #32
 800e1c6:	d175      	bne.n	800e2b4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800e1c8:	68bb      	ldr	r3, [r7, #8]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d002      	beq.n	800e1d4 <HAL_UART_Transmit+0x2c>
 800e1ce:	88fb      	ldrh	r3, [r7, #6]
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d101      	bne.n	800e1d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800e1d4:	2301      	movs	r3, #1
 800e1d6:	e06e      	b.n	800e2b6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	2200      	movs	r2, #0
 800e1dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	2221      	movs	r2, #33	@ 0x21
 800e1e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e1e6:	f7f2 ff2d 	bl	8001044 <HAL_GetTick>
 800e1ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	88fa      	ldrh	r2, [r7, #6]
 800e1f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	88fa      	ldrh	r2, [r7, #6]
 800e1f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	689b      	ldr	r3, [r3, #8]
 800e1fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e200:	d108      	bne.n	800e214 <HAL_UART_Transmit+0x6c>
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	691b      	ldr	r3, [r3, #16]
 800e206:	2b00      	cmp	r3, #0
 800e208:	d104      	bne.n	800e214 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800e20a:	2300      	movs	r3, #0
 800e20c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800e20e:	68bb      	ldr	r3, [r7, #8]
 800e210:	61bb      	str	r3, [r7, #24]
 800e212:	e003      	b.n	800e21c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800e214:	68bb      	ldr	r3, [r7, #8]
 800e216:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e218:	2300      	movs	r3, #0
 800e21a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800e21c:	e02e      	b.n	800e27c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e21e:	683b      	ldr	r3, [r7, #0]
 800e220:	9300      	str	r3, [sp, #0]
 800e222:	697b      	ldr	r3, [r7, #20]
 800e224:	2200      	movs	r2, #0
 800e226:	2180      	movs	r1, #128	@ 0x80
 800e228:	68f8      	ldr	r0, [r7, #12]
 800e22a:	f001 fed6 	bl	800ffda <UART_WaitOnFlagUntilTimeout>
 800e22e:	4603      	mov	r3, r0
 800e230:	2b00      	cmp	r3, #0
 800e232:	d005      	beq.n	800e240 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	2220      	movs	r2, #32
 800e238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800e23c:	2303      	movs	r3, #3
 800e23e:	e03a      	b.n	800e2b6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800e240:	69fb      	ldr	r3, [r7, #28]
 800e242:	2b00      	cmp	r3, #0
 800e244:	d10b      	bne.n	800e25e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e246:	69bb      	ldr	r3, [r7, #24]
 800e248:	881b      	ldrh	r3, [r3, #0]
 800e24a:	461a      	mov	r2, r3
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	681b      	ldr	r3, [r3, #0]
 800e250:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e254:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800e256:	69bb      	ldr	r3, [r7, #24]
 800e258:	3302      	adds	r3, #2
 800e25a:	61bb      	str	r3, [r7, #24]
 800e25c:	e007      	b.n	800e26e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800e25e:	69fb      	ldr	r3, [r7, #28]
 800e260:	781a      	ldrb	r2, [r3, #0]
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800e268:	69fb      	ldr	r3, [r7, #28]
 800e26a:	3301      	adds	r3, #1
 800e26c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800e272:	b29b      	uxth	r3, r3
 800e274:	3b01      	subs	r3, #1
 800e276:	b29a      	uxth	r2, r3
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800e280:	b29b      	uxth	r3, r3
 800e282:	2b00      	cmp	r3, #0
 800e284:	d1cb      	bne.n	800e21e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e286:	683b      	ldr	r3, [r7, #0]
 800e288:	9300      	str	r3, [sp, #0]
 800e28a:	697b      	ldr	r3, [r7, #20]
 800e28c:	2200      	movs	r2, #0
 800e28e:	2140      	movs	r1, #64	@ 0x40
 800e290:	68f8      	ldr	r0, [r7, #12]
 800e292:	f001 fea2 	bl	800ffda <UART_WaitOnFlagUntilTimeout>
 800e296:	4603      	mov	r3, r0
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d005      	beq.n	800e2a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	2220      	movs	r2, #32
 800e2a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800e2a4:	2303      	movs	r3, #3
 800e2a6:	e006      	b.n	800e2b6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	2220      	movs	r2, #32
 800e2ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800e2b0:	2300      	movs	r3, #0
 800e2b2:	e000      	b.n	800e2b6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800e2b4:	2302      	movs	r3, #2
  }
}
 800e2b6:	4618      	mov	r0, r3
 800e2b8:	3720      	adds	r7, #32
 800e2ba:	46bd      	mov	sp, r7
 800e2bc:	bd80      	pop	{r7, pc}

0800e2be <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e2be:	b580      	push	{r7, lr}
 800e2c0:	b08a      	sub	sp, #40	@ 0x28
 800e2c2:	af02      	add	r7, sp, #8
 800e2c4:	60f8      	str	r0, [r7, #12]
 800e2c6:	60b9      	str	r1, [r7, #8]
 800e2c8:	603b      	str	r3, [r7, #0]
 800e2ca:	4613      	mov	r3, r2
 800e2cc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e2d8:	b2db      	uxtb	r3, r3
 800e2da:	2b20      	cmp	r3, #32
 800e2dc:	f040 8081 	bne.w	800e3e2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800e2e0:	68bb      	ldr	r3, [r7, #8]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d002      	beq.n	800e2ec <HAL_UART_Receive+0x2e>
 800e2e6:	88fb      	ldrh	r3, [r7, #6]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d101      	bne.n	800e2f0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800e2ec:	2301      	movs	r3, #1
 800e2ee:	e079      	b.n	800e3e4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	2200      	movs	r2, #0
 800e2f4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	2222      	movs	r2, #34	@ 0x22
 800e2fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	2200      	movs	r2, #0
 800e302:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e304:	f7f2 fe9e 	bl	8001044 <HAL_GetTick>
 800e308:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	88fa      	ldrh	r2, [r7, #6]
 800e30e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	88fa      	ldrh	r2, [r7, #6]
 800e314:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	689b      	ldr	r3, [r3, #8]
 800e31a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e31e:	d108      	bne.n	800e332 <HAL_UART_Receive+0x74>
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	691b      	ldr	r3, [r3, #16]
 800e324:	2b00      	cmp	r3, #0
 800e326:	d104      	bne.n	800e332 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800e328:	2300      	movs	r3, #0
 800e32a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800e32c:	68bb      	ldr	r3, [r7, #8]
 800e32e:	61bb      	str	r3, [r7, #24]
 800e330:	e003      	b.n	800e33a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800e332:	68bb      	ldr	r3, [r7, #8]
 800e334:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e336:	2300      	movs	r3, #0
 800e338:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800e33a:	e047      	b.n	800e3cc <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800e33c:	683b      	ldr	r3, [r7, #0]
 800e33e:	9300      	str	r3, [sp, #0]
 800e340:	697b      	ldr	r3, [r7, #20]
 800e342:	2200      	movs	r2, #0
 800e344:	2120      	movs	r1, #32
 800e346:	68f8      	ldr	r0, [r7, #12]
 800e348:	f001 fe47 	bl	800ffda <UART_WaitOnFlagUntilTimeout>
 800e34c:	4603      	mov	r3, r0
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d005      	beq.n	800e35e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	2220      	movs	r2, #32
 800e356:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800e35a:	2303      	movs	r3, #3
 800e35c:	e042      	b.n	800e3e4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800e35e:	69fb      	ldr	r3, [r7, #28]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d10c      	bne.n	800e37e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	681b      	ldr	r3, [r3, #0]
 800e368:	685b      	ldr	r3, [r3, #4]
 800e36a:	b29b      	uxth	r3, r3
 800e36c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e370:	b29a      	uxth	r2, r3
 800e372:	69bb      	ldr	r3, [r7, #24]
 800e374:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800e376:	69bb      	ldr	r3, [r7, #24]
 800e378:	3302      	adds	r3, #2
 800e37a:	61bb      	str	r3, [r7, #24]
 800e37c:	e01f      	b.n	800e3be <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	689b      	ldr	r3, [r3, #8]
 800e382:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e386:	d007      	beq.n	800e398 <HAL_UART_Receive+0xda>
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	689b      	ldr	r3, [r3, #8]
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d10a      	bne.n	800e3a6 <HAL_UART_Receive+0xe8>
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	691b      	ldr	r3, [r3, #16]
 800e394:	2b00      	cmp	r3, #0
 800e396:	d106      	bne.n	800e3a6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800e398:	68fb      	ldr	r3, [r7, #12]
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	685b      	ldr	r3, [r3, #4]
 800e39e:	b2da      	uxtb	r2, r3
 800e3a0:	69fb      	ldr	r3, [r7, #28]
 800e3a2:	701a      	strb	r2, [r3, #0]
 800e3a4:	e008      	b.n	800e3b8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	685b      	ldr	r3, [r3, #4]
 800e3ac:	b2db      	uxtb	r3, r3
 800e3ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e3b2:	b2da      	uxtb	r2, r3
 800e3b4:	69fb      	ldr	r3, [r7, #28]
 800e3b6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800e3b8:	69fb      	ldr	r3, [r7, #28]
 800e3ba:	3301      	adds	r3, #1
 800e3bc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e3c2:	b29b      	uxth	r3, r3
 800e3c4:	3b01      	subs	r3, #1
 800e3c6:	b29a      	uxth	r2, r3
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800e3d0:	b29b      	uxth	r3, r3
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d1b2      	bne.n	800e33c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	2220      	movs	r2, #32
 800e3da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800e3de:	2300      	movs	r3, #0
 800e3e0:	e000      	b.n	800e3e4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800e3e2:	2302      	movs	r3, #2
  }
}
 800e3e4:	4618      	mov	r0, r3
 800e3e6:	3720      	adds	r7, #32
 800e3e8:	46bd      	mov	sp, r7
 800e3ea:	bd80      	pop	{r7, pc}

0800e3ec <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800e3ec:	b480      	push	{r7}
 800e3ee:	b085      	sub	sp, #20
 800e3f0:	af00      	add	r7, sp, #0
 800e3f2:	60f8      	str	r0, [r7, #12]
 800e3f4:	60b9      	str	r1, [r7, #8]
 800e3f6:	4613      	mov	r3, r2
 800e3f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e400:	b2db      	uxtb	r3, r3
 800e402:	2b20      	cmp	r3, #32
 800e404:	d121      	bne.n	800e44a <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800e406:	68bb      	ldr	r3, [r7, #8]
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d002      	beq.n	800e412 <HAL_UART_Transmit_IT+0x26>
 800e40c:	88fb      	ldrh	r3, [r7, #6]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d101      	bne.n	800e416 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800e412:	2301      	movs	r3, #1
 800e414:	e01a      	b.n	800e44c <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	68ba      	ldr	r2, [r7, #8]
 800e41a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	88fa      	ldrh	r2, [r7, #6]
 800e420:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	88fa      	ldrh	r2, [r7, #6]
 800e426:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	2200      	movs	r2, #0
 800e42c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	2221      	movs	r2, #33	@ 0x21
 800e432:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	68da      	ldr	r2, [r3, #12]
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800e444:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800e446:	2300      	movs	r3, #0
 800e448:	e000      	b.n	800e44c <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800e44a:	2302      	movs	r3, #2
  }
}
 800e44c:	4618      	mov	r0, r3
 800e44e:	3714      	adds	r7, #20
 800e450:	46bd      	mov	sp, r7
 800e452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e456:	4770      	bx	lr

0800e458 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e458:	b580      	push	{r7, lr}
 800e45a:	b084      	sub	sp, #16
 800e45c:	af00      	add	r7, sp, #0
 800e45e:	60f8      	str	r0, [r7, #12]
 800e460:	60b9      	str	r1, [r7, #8]
 800e462:	4613      	mov	r3, r2
 800e464:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e46c:	b2db      	uxtb	r3, r3
 800e46e:	2b20      	cmp	r3, #32
 800e470:	d112      	bne.n	800e498 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800e472:	68bb      	ldr	r3, [r7, #8]
 800e474:	2b00      	cmp	r3, #0
 800e476:	d002      	beq.n	800e47e <HAL_UART_Receive_IT+0x26>
 800e478:	88fb      	ldrh	r3, [r7, #6]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d101      	bne.n	800e482 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800e47e:	2301      	movs	r3, #1
 800e480:	e00b      	b.n	800e49a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	2200      	movs	r2, #0
 800e486:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800e488:	88fb      	ldrh	r3, [r7, #6]
 800e48a:	461a      	mov	r2, r3
 800e48c:	68b9      	ldr	r1, [r7, #8]
 800e48e:	68f8      	ldr	r0, [r7, #12]
 800e490:	f001 fdfc 	bl	801008c <UART_Start_Receive_IT>
 800e494:	4603      	mov	r3, r0
 800e496:	e000      	b.n	800e49a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800e498:	2302      	movs	r3, #2
  }
}
 800e49a:	4618      	mov	r0, r3
 800e49c:	3710      	adds	r7, #16
 800e49e:	46bd      	mov	sp, r7
 800e4a0:	bd80      	pop	{r7, pc}

0800e4a2 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800e4a2:	b580      	push	{r7, lr}
 800e4a4:	b08c      	sub	sp, #48	@ 0x30
 800e4a6:	af00      	add	r7, sp, #0
 800e4a8:	60f8      	str	r0, [r7, #12]
 800e4aa:	60b9      	str	r1, [r7, #8]
 800e4ac:	4613      	mov	r3, r2
 800e4ae:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e4b6:	b2db      	uxtb	r3, r3
 800e4b8:	2b20      	cmp	r3, #32
 800e4ba:	d156      	bne.n	800e56a <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 800e4bc:	68bb      	ldr	r3, [r7, #8]
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d002      	beq.n	800e4c8 <HAL_UART_Transmit_DMA+0x26>
 800e4c2:	88fb      	ldrh	r3, [r7, #6]
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d101      	bne.n	800e4cc <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800e4c8:	2301      	movs	r3, #1
 800e4ca:	e04f      	b.n	800e56c <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 800e4cc:	68ba      	ldr	r2, [r7, #8]
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	88fa      	ldrh	r2, [r7, #6]
 800e4d6:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	88fa      	ldrh	r2, [r7, #6]
 800e4dc:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	2200      	movs	r2, #0
 800e4e2:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	2221      	movs	r2, #33	@ 0x21
 800e4e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e4f0:	4a20      	ldr	r2, [pc, #128]	@ (800e574 <HAL_UART_Transmit_DMA+0xd2>)
 800e4f2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e4f8:	4a1f      	ldr	r2, [pc, #124]	@ (800e578 <HAL_UART_Transmit_DMA+0xd6>)
 800e4fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e500:	4a1e      	ldr	r2, [pc, #120]	@ (800e57c <HAL_UART_Transmit_DMA+0xda>)
 800e502:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e508:	2200      	movs	r2, #0
 800e50a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800e50c:	f107 0308 	add.w	r3, r7, #8
 800e510:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800e516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e518:	6819      	ldr	r1, [r3, #0]
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	3304      	adds	r3, #4
 800e520:	461a      	mov	r2, r3
 800e522:	88fb      	ldrh	r3, [r7, #6]
 800e524:	f7f4 f865 	bl	80025f2 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e530:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	3314      	adds	r3, #20
 800e538:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e53a:	69bb      	ldr	r3, [r7, #24]
 800e53c:	e853 3f00 	ldrex	r3, [r3]
 800e540:	617b      	str	r3, [r7, #20]
   return(result);
 800e542:	697b      	ldr	r3, [r7, #20]
 800e544:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e548:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	3314      	adds	r3, #20
 800e550:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e552:	627a      	str	r2, [r7, #36]	@ 0x24
 800e554:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e556:	6a39      	ldr	r1, [r7, #32]
 800e558:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e55a:	e841 2300 	strex	r3, r2, [r1]
 800e55e:	61fb      	str	r3, [r7, #28]
   return(result);
 800e560:	69fb      	ldr	r3, [r7, #28]
 800e562:	2b00      	cmp	r3, #0
 800e564:	d1e5      	bne.n	800e532 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800e566:	2300      	movs	r3, #0
 800e568:	e000      	b.n	800e56c <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 800e56a:	2302      	movs	r3, #2
  }
}
 800e56c:	4618      	mov	r0, r3
 800e56e:	3730      	adds	r7, #48	@ 0x30
 800e570:	46bd      	mov	sp, r7
 800e572:	bd80      	pop	{r7, pc}
 800e574:	0800fd29 	.word	0x0800fd29
 800e578:	0800fdc3 	.word	0x0800fdc3
 800e57c:	0800ff47 	.word	0x0800ff47

0800e580 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e580:	b580      	push	{r7, lr}
 800e582:	b084      	sub	sp, #16
 800e584:	af00      	add	r7, sp, #0
 800e586:	60f8      	str	r0, [r7, #12]
 800e588:	60b9      	str	r1, [r7, #8]
 800e58a:	4613      	mov	r3, r2
 800e58c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e594:	b2db      	uxtb	r3, r3
 800e596:	2b20      	cmp	r3, #32
 800e598:	d112      	bne.n	800e5c0 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800e59a:	68bb      	ldr	r3, [r7, #8]
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d002      	beq.n	800e5a6 <HAL_UART_Receive_DMA+0x26>
 800e5a0:	88fb      	ldrh	r3, [r7, #6]
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d101      	bne.n	800e5aa <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800e5a6:	2301      	movs	r3, #1
 800e5a8:	e00b      	b.n	800e5c2 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	2200      	movs	r2, #0
 800e5ae:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800e5b0:	88fb      	ldrh	r3, [r7, #6]
 800e5b2:	461a      	mov	r2, r3
 800e5b4:	68b9      	ldr	r1, [r7, #8]
 800e5b6:	68f8      	ldr	r0, [r7, #12]
 800e5b8:	f001 fda2 	bl	8010100 <UART_Start_Receive_DMA>
 800e5bc:	4603      	mov	r3, r0
 800e5be:	e000      	b.n	800e5c2 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800e5c0:	2302      	movs	r3, #2
  }
}
 800e5c2:	4618      	mov	r0, r3
 800e5c4:	3710      	adds	r7, #16
 800e5c6:	46bd      	mov	sp, r7
 800e5c8:	bd80      	pop	{r7, pc}

0800e5ca <HAL_UART_DMAPause>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 800e5ca:	b480      	push	{r7}
 800e5cc:	b09d      	sub	sp, #116	@ 0x74
 800e5ce:	af00      	add	r7, sp, #0
 800e5d0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	695b      	ldr	r3, [r3, #20]
 800e5dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e5e0:	2b80      	cmp	r3, #128	@ 0x80
 800e5e2:	bf0c      	ite	eq
 800e5e4:	2301      	moveq	r3, #1
 800e5e6:	2300      	movne	r3, #0
 800e5e8:	b2db      	uxtb	r3, r3
 800e5ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e5f2:	b2db      	uxtb	r3, r3
 800e5f4:	2b21      	cmp	r3, #33	@ 0x21
 800e5f6:	d11c      	bne.n	800e632 <HAL_UART_DMAPause+0x68>
 800e5f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d019      	beq.n	800e632 <HAL_UART_DMAPause+0x68>
  {
    /* Disable the UART DMA Tx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	3314      	adds	r3, #20
 800e604:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e606:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e608:	e853 3f00 	ldrex	r3, [r3]
 800e60c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e60e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e610:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e614:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	3314      	adds	r3, #20
 800e61c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e61e:	65ba      	str	r2, [r7, #88]	@ 0x58
 800e620:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e622:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e624:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e626:	e841 2300 	strex	r3, r2, [r1]
 800e62a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e62c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d1e5      	bne.n	800e5fe <HAL_UART_DMAPause+0x34>
  }

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	695b      	ldr	r3, [r3, #20]
 800e638:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e63c:	2b40      	cmp	r3, #64	@ 0x40
 800e63e:	bf0c      	ite	eq
 800e640:	2301      	moveq	r3, #1
 800e642:	2300      	movne	r3, #0
 800e644:	b2db      	uxtb	r3, r3
 800e646:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e64e:	b2db      	uxtb	r3, r3
 800e650:	2b22      	cmp	r3, #34	@ 0x22
 800e652:	d150      	bne.n	800e6f6 <HAL_UART_DMAPause+0x12c>
 800e654:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e656:	2b00      	cmp	r3, #0
 800e658:	d04d      	beq.n	800e6f6 <HAL_UART_DMAPause+0x12c>
  {
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	330c      	adds	r3, #12
 800e660:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e664:	e853 3f00 	ldrex	r3, [r3]
 800e668:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e66a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e66c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e670:	667b      	str	r3, [r7, #100]	@ 0x64
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	330c      	adds	r3, #12
 800e678:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e67a:	647a      	str	r2, [r7, #68]	@ 0x44
 800e67c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e67e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e680:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e682:	e841 2300 	strex	r3, r2, [r1]
 800e686:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d1e5      	bne.n	800e65a <HAL_UART_DMAPause+0x90>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	3314      	adds	r3, #20
 800e694:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e698:	e853 3f00 	ldrex	r3, [r3]
 800e69c:	623b      	str	r3, [r7, #32]
   return(result);
 800e69e:	6a3b      	ldr	r3, [r7, #32]
 800e6a0:	f023 0301 	bic.w	r3, r3, #1
 800e6a4:	663b      	str	r3, [r7, #96]	@ 0x60
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	3314      	adds	r3, #20
 800e6ac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e6ae:	633a      	str	r2, [r7, #48]	@ 0x30
 800e6b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e6b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e6b6:	e841 2300 	strex	r3, r2, [r1]
 800e6ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e6bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d1e5      	bne.n	800e68e <HAL_UART_DMAPause+0xc4>

    /* Disable the UART DMA Rx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	3314      	adds	r3, #20
 800e6c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6ca:	693b      	ldr	r3, [r7, #16]
 800e6cc:	e853 3f00 	ldrex	r3, [r3]
 800e6d0:	60fb      	str	r3, [r7, #12]
   return(result);
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e6d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	3314      	adds	r3, #20
 800e6e0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e6e2:	61fa      	str	r2, [r7, #28]
 800e6e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6e6:	69b9      	ldr	r1, [r7, #24]
 800e6e8:	69fa      	ldr	r2, [r7, #28]
 800e6ea:	e841 2300 	strex	r3, r2, [r1]
 800e6ee:	617b      	str	r3, [r7, #20]
   return(result);
 800e6f0:	697b      	ldr	r3, [r7, #20]
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d1e5      	bne.n	800e6c2 <HAL_UART_DMAPause+0xf8>
  }

  return HAL_OK;
 800e6f6:	2300      	movs	r3, #0
}
 800e6f8:	4618      	mov	r0, r3
 800e6fa:	3774      	adds	r7, #116	@ 0x74
 800e6fc:	46bd      	mov	sp, r7
 800e6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e702:	4770      	bx	lr

0800e704 <HAL_UART_DMAResume>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 800e704:	b480      	push	{r7}
 800e706:	b09d      	sub	sp, #116	@ 0x74
 800e708:	af00      	add	r7, sp, #0
 800e70a:	6078      	str	r0, [r7, #4]

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e712:	b2db      	uxtb	r3, r3
 800e714:	2b21      	cmp	r3, #33	@ 0x21
 800e716:	d119      	bne.n	800e74c <HAL_UART_DMAResume+0x48>
  {
    /* Enable the UART DMA Tx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	3314      	adds	r3, #20
 800e71e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e720:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e722:	e853 3f00 	ldrex	r3, [r3]
 800e726:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e728:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e72a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e72e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	3314      	adds	r3, #20
 800e736:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e738:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800e73a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e73c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e73e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e740:	e841 2300 	strex	r3, r2, [r1]
 800e744:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800e746:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d1e5      	bne.n	800e718 <HAL_UART_DMAResume+0x14>
  }

  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e752:	b2db      	uxtb	r3, r3
 800e754:	2b22      	cmp	r3, #34	@ 0x22
 800e756:	d15c      	bne.n	800e812 <HAL_UART_DMAResume+0x10e>
  {
    /* Clear the Overrun flag before resuming the Rx transfer*/
    __HAL_UART_CLEAR_OREFLAG(huart);
 800e758:	2300      	movs	r3, #0
 800e75a:	60fb      	str	r3, [r7, #12]
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	60fb      	str	r3, [r7, #12]
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	685b      	ldr	r3, [r3, #4]
 800e76a:	60fb      	str	r3, [r7, #12]
 800e76c:	68fb      	ldr	r3, [r7, #12]

    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	691b      	ldr	r3, [r3, #16]
 800e772:	2b00      	cmp	r3, #0
 800e774:	d019      	beq.n	800e7aa <HAL_UART_DMAResume+0xa6>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	330c      	adds	r3, #12
 800e77c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e77e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e780:	e853 3f00 	ldrex	r3, [r3]
 800e784:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e788:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e78c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	330c      	adds	r3, #12
 800e794:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e796:	64ba      	str	r2, [r7, #72]	@ 0x48
 800e798:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e79a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e79c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e79e:	e841 2300 	strex	r3, r2, [r1]
 800e7a2:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800e7a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d1e5      	bne.n	800e776 <HAL_UART_DMAResume+0x72>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	3314      	adds	r3, #20
 800e7b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7b4:	e853 3f00 	ldrex	r3, [r3]
 800e7b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e7ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7bc:	f043 0301 	orr.w	r3, r3, #1
 800e7c0:	667b      	str	r3, [r7, #100]	@ 0x64
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	3314      	adds	r3, #20
 800e7c8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e7ca:	637a      	str	r2, [r7, #52]	@ 0x34
 800e7cc:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e7d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e7d2:	e841 2300 	strex	r3, r2, [r1]
 800e7d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e7d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d1e5      	bne.n	800e7aa <HAL_UART_DMAResume+0xa6>

    /* Enable the UART DMA Rx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	3314      	adds	r3, #20
 800e7e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7e6:	697b      	ldr	r3, [r7, #20]
 800e7e8:	e853 3f00 	ldrex	r3, [r3]
 800e7ec:	613b      	str	r3, [r7, #16]
   return(result);
 800e7ee:	693b      	ldr	r3, [r7, #16]
 800e7f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7f4:	663b      	str	r3, [r7, #96]	@ 0x60
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	3314      	adds	r3, #20
 800e7fc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e7fe:	623a      	str	r2, [r7, #32]
 800e800:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e802:	69f9      	ldr	r1, [r7, #28]
 800e804:	6a3a      	ldr	r2, [r7, #32]
 800e806:	e841 2300 	strex	r3, r2, [r1]
 800e80a:	61bb      	str	r3, [r7, #24]
   return(result);
 800e80c:	69bb      	ldr	r3, [r7, #24]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d1e5      	bne.n	800e7de <HAL_UART_DMAResume+0xda>
  }

  return HAL_OK;
 800e812:	2300      	movs	r3, #0
}
 800e814:	4618      	mov	r0, r3
 800e816:	3774      	adds	r7, #116	@ 0x74
 800e818:	46bd      	mov	sp, r7
 800e81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e81e:	4770      	bx	lr

0800e820 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800e820:	b580      	push	{r7, lr}
 800e822:	b090      	sub	sp, #64	@ 0x40
 800e824:	af00      	add	r7, sp, #0
 800e826:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800e828:	2300      	movs	r3, #0
 800e82a:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	695b      	ldr	r3, [r3, #20]
 800e832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e836:	2b80      	cmp	r3, #128	@ 0x80
 800e838:	bf0c      	ite	eq
 800e83a:	2301      	moveq	r3, #1
 800e83c:	2300      	movne	r3, #0
 800e83e:	b2db      	uxtb	r3, r3
 800e840:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e848:	b2db      	uxtb	r3, r3
 800e84a:	2b21      	cmp	r3, #33	@ 0x21
 800e84c:	d128      	bne.n	800e8a0 <HAL_UART_DMAStop+0x80>
 800e84e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e850:	2b00      	cmp	r3, #0
 800e852:	d025      	beq.n	800e8a0 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	3314      	adds	r3, #20
 800e85a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e85c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e85e:	e853 3f00 	ldrex	r3, [r3]
 800e862:	623b      	str	r3, [r7, #32]
   return(result);
 800e864:	6a3b      	ldr	r3, [r7, #32]
 800e866:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e86a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	3314      	adds	r3, #20
 800e872:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e874:	633a      	str	r2, [r7, #48]	@ 0x30
 800e876:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e878:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e87a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e87c:	e841 2300 	strex	r3, r2, [r1]
 800e880:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e884:	2b00      	cmp	r3, #0
 800e886:	d1e5      	bne.n	800e854 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d004      	beq.n	800e89a <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e894:	4618      	mov	r0, r3
 800e896:	f7f3 ff04 	bl	80026a2 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800e89a:	6878      	ldr	r0, [r7, #4]
 800e89c:	f001 fcca 	bl	8010234 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	695b      	ldr	r3, [r3, #20]
 800e8a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e8aa:	2b40      	cmp	r3, #64	@ 0x40
 800e8ac:	bf0c      	ite	eq
 800e8ae:	2301      	moveq	r3, #1
 800e8b0:	2300      	movne	r3, #0
 800e8b2:	b2db      	uxtb	r3, r3
 800e8b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e8bc:	b2db      	uxtb	r3, r3
 800e8be:	2b22      	cmp	r3, #34	@ 0x22
 800e8c0:	d128      	bne.n	800e914 <HAL_UART_DMAStop+0xf4>
 800e8c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d025      	beq.n	800e914 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	3314      	adds	r3, #20
 800e8ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8d0:	693b      	ldr	r3, [r7, #16]
 800e8d2:	e853 3f00 	ldrex	r3, [r3]
 800e8d6:	60fb      	str	r3, [r7, #12]
   return(result);
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e8de:	637b      	str	r3, [r7, #52]	@ 0x34
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	3314      	adds	r3, #20
 800e8e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e8e8:	61fa      	str	r2, [r7, #28]
 800e8ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8ec:	69b9      	ldr	r1, [r7, #24]
 800e8ee:	69fa      	ldr	r2, [r7, #28]
 800e8f0:	e841 2300 	strex	r3, r2, [r1]
 800e8f4:	617b      	str	r3, [r7, #20]
   return(result);
 800e8f6:	697b      	ldr	r3, [r7, #20]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d1e5      	bne.n	800e8c8 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e900:	2b00      	cmp	r3, #0
 800e902:	d004      	beq.n	800e90e <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e908:	4618      	mov	r0, r3
 800e90a:	f7f3 feca 	bl	80026a2 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800e90e:	6878      	ldr	r0, [r7, #4]
 800e910:	f001 fcb8 	bl	8010284 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800e914:	2300      	movs	r3, #0
}
 800e916:	4618      	mov	r0, r3
 800e918:	3740      	adds	r7, #64	@ 0x40
 800e91a:	46bd      	mov	sp, r7
 800e91c:	bd80      	pop	{r7, pc}

0800e91e <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 800e91e:	b580      	push	{r7, lr}
 800e920:	b088      	sub	sp, #32
 800e922:	af00      	add	r7, sp, #0
 800e924:	60f8      	str	r0, [r7, #12]
 800e926:	60b9      	str	r1, [r7, #8]
 800e928:	603b      	str	r3, [r7, #0]
 800e92a:	4613      	mov	r3, r2
 800e92c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e934:	b2db      	uxtb	r3, r3
 800e936:	2b20      	cmp	r3, #32
 800e938:	f040 80c0 	bne.w	800eabc <HAL_UARTEx_ReceiveToIdle+0x19e>
  {
    if ((pData == NULL) || (Size == 0U))
 800e93c:	68bb      	ldr	r3, [r7, #8]
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d002      	beq.n	800e948 <HAL_UARTEx_ReceiveToIdle+0x2a>
 800e942:	88fb      	ldrh	r3, [r7, #6]
 800e944:	2b00      	cmp	r3, #0
 800e946:	d101      	bne.n	800e94c <HAL_UARTEx_ReceiveToIdle+0x2e>
    {
      return  HAL_ERROR;
 800e948:	2301      	movs	r3, #1
 800e94a:	e0b8      	b.n	800eabe <HAL_UARTEx_ReceiveToIdle+0x1a0>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	2200      	movs	r2, #0
 800e950:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	2222      	movs	r2, #34	@ 0x22
 800e956:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	2201      	movs	r2, #1
 800e95e:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	2200      	movs	r2, #0
 800e964:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e966:	f7f2 fb6d 	bl	8001044 <HAL_GetTick>
 800e96a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800e96c:	68fb      	ldr	r3, [r7, #12]
 800e96e:	88fa      	ldrh	r2, [r7, #6]
 800e970:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	88fa      	ldrh	r2, [r7, #6]
 800e976:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	689b      	ldr	r3, [r3, #8]
 800e97c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e980:	d108      	bne.n	800e994 <HAL_UARTEx_ReceiveToIdle+0x76>
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	691b      	ldr	r3, [r3, #16]
 800e986:	2b00      	cmp	r3, #0
 800e988:	d104      	bne.n	800e994 <HAL_UARTEx_ReceiveToIdle+0x76>
    {
      pdata8bits  = NULL;
 800e98a:	2300      	movs	r3, #0
 800e98c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800e98e:	68bb      	ldr	r3, [r7, #8]
 800e990:	61bb      	str	r3, [r7, #24]
 800e992:	e003      	b.n	800e99c <HAL_UARTEx_ReceiveToIdle+0x7e>
    }
    else
    {
      pdata8bits  = pData;
 800e994:	68bb      	ldr	r3, [r7, #8]
 800e996:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e998:	2300      	movs	r3, #0
 800e99a:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
 800e99c:	683b      	ldr	r3, [r7, #0]
 800e99e:	2200      	movs	r2, #0
 800e9a0:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800e9a2:	e077      	b.n	800ea94 <HAL_UARTEx_ReceiveToIdle+0x176>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	f003 0310 	and.w	r3, r3, #16
 800e9ae:	2b10      	cmp	r3, #16
 800e9b0:	d117      	bne.n	800e9e2 <HAL_UARTEx_ReceiveToIdle+0xc4>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800e9b2:	2300      	movs	r3, #0
 800e9b4:	613b      	str	r3, [r7, #16]
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	613b      	str	r3, [r7, #16]
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	681b      	ldr	r3, [r3, #0]
 800e9c2:	685b      	ldr	r3, [r3, #4]
 800e9c4:	613b      	str	r3, [r7, #16]
 800e9c6:	693b      	ldr	r3, [r7, #16]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 800e9c8:	683b      	ldr	r3, [r7, #0]
 800e9ca:	881b      	ldrh	r3, [r3, #0]
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d008      	beq.n	800e9e2 <HAL_UARTEx_ReceiveToIdle+0xc4>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	2202      	movs	r2, #2
 800e9d4:	635a      	str	r2, [r3, #52]	@ 0x34
          huart->RxState = HAL_UART_STATE_READY;
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	2220      	movs	r2, #32
 800e9da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          return HAL_OK;
 800e9de:	2300      	movs	r3, #0
 800e9e0:	e06d      	b.n	800eabe <HAL_UARTEx_ReceiveToIdle+0x1a0>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 800e9e2:	68fb      	ldr	r3, [r7, #12]
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	681b      	ldr	r3, [r3, #0]
 800e9e8:	f003 0320 	and.w	r3, r3, #32
 800e9ec:	2b20      	cmp	r3, #32
 800e9ee:	d13c      	bne.n	800ea6a <HAL_UARTEx_ReceiveToIdle+0x14c>
      {
        if (pdata8bits == NULL)
 800e9f0:	69fb      	ldr	r3, [r7, #28]
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d10c      	bne.n	800ea10 <HAL_UARTEx_ReceiveToIdle+0xf2>
        {
          *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	685b      	ldr	r3, [r3, #4]
 800e9fc:	b29b      	uxth	r3, r3
 800e9fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea02:	b29a      	uxth	r2, r3
 800ea04:	69bb      	ldr	r3, [r7, #24]
 800ea06:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 800ea08:	69bb      	ldr	r3, [r7, #24]
 800ea0a:	3302      	adds	r3, #2
 800ea0c:	61bb      	str	r3, [r7, #24]
 800ea0e:	e01f      	b.n	800ea50 <HAL_UARTEx_ReceiveToIdle+0x132>
        }
        else
        {
          if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	689b      	ldr	r3, [r3, #8]
 800ea14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ea18:	d007      	beq.n	800ea2a <HAL_UARTEx_ReceiveToIdle+0x10c>
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	689b      	ldr	r3, [r3, #8]
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d10a      	bne.n	800ea38 <HAL_UARTEx_ReceiveToIdle+0x11a>
 800ea22:	68fb      	ldr	r3, [r7, #12]
 800ea24:	691b      	ldr	r3, [r3, #16]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d106      	bne.n	800ea38 <HAL_UARTEx_ReceiveToIdle+0x11a>
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	685b      	ldr	r3, [r3, #4]
 800ea30:	b2da      	uxtb	r2, r3
 800ea32:	69fb      	ldr	r3, [r7, #28]
 800ea34:	701a      	strb	r2, [r3, #0]
 800ea36:	e008      	b.n	800ea4a <HAL_UARTEx_ReceiveToIdle+0x12c>
          }
          else
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	685b      	ldr	r3, [r3, #4]
 800ea3e:	b2db      	uxtb	r3, r3
 800ea40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ea44:	b2da      	uxtb	r2, r3
 800ea46:	69fb      	ldr	r3, [r7, #28]
 800ea48:	701a      	strb	r2, [r3, #0]
          }

          pdata8bits++;
 800ea4a:	69fb      	ldr	r3, [r7, #28]
 800ea4c:	3301      	adds	r3, #1
 800ea4e:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 800ea50:	683b      	ldr	r3, [r7, #0]
 800ea52:	881b      	ldrh	r3, [r3, #0]
 800ea54:	3301      	adds	r3, #1
 800ea56:	b29a      	uxth	r2, r3
 800ea58:	683b      	ldr	r3, [r7, #0]
 800ea5a:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ea60:	b29b      	uxth	r3, r3
 800ea62:	3b01      	subs	r3, #1
 800ea64:	b29a      	uxth	r2, r3
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	85da      	strh	r2, [r3, #46]	@ 0x2e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800ea6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea70:	d010      	beq.n	800ea94 <HAL_UARTEx_ReceiveToIdle+0x176>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800ea72:	f7f2 fae7 	bl	8001044 <HAL_GetTick>
 800ea76:	4602      	mov	r2, r0
 800ea78:	697b      	ldr	r3, [r7, #20]
 800ea7a:	1ad3      	subs	r3, r2, r3
 800ea7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ea7e:	429a      	cmp	r2, r3
 800ea80:	d302      	bcc.n	800ea88 <HAL_UARTEx_ReceiveToIdle+0x16a>
 800ea82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d105      	bne.n	800ea94 <HAL_UARTEx_ReceiveToIdle+0x176>
        {
          huart->RxState = HAL_UART_STATE_READY;
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	2220      	movs	r2, #32
 800ea8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          return HAL_TIMEOUT;
 800ea90:	2303      	movs	r3, #3
 800ea92:	e014      	b.n	800eabe <HAL_UARTEx_ReceiveToIdle+0x1a0>
    while (huart->RxXferCount > 0U)
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ea98:	b29b      	uxth	r3, r3
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d182      	bne.n	800e9a4 <HAL_UARTEx_ReceiveToIdle+0x86>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800eaa6:	b29b      	uxth	r3, r3
 800eaa8:	1ad3      	subs	r3, r2, r3
 800eaaa:	b29a      	uxth	r2, r3
 800eaac:	683b      	ldr	r3, [r7, #0]
 800eaae:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	2220      	movs	r2, #32
 800eab4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800eab8:	2300      	movs	r3, #0
 800eaba:	e000      	b.n	800eabe <HAL_UARTEx_ReceiveToIdle+0x1a0>
  }
  else
  {
    return HAL_BUSY;
 800eabc:	2302      	movs	r3, #2
  }
}
 800eabe:	4618      	mov	r0, r3
 800eac0:	3720      	adds	r7, #32
 800eac2:	46bd      	mov	sp, r7
 800eac4:	bd80      	pop	{r7, pc}

0800eac6 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800eac6:	b580      	push	{r7, lr}
 800eac8:	b08c      	sub	sp, #48	@ 0x30
 800eaca:	af00      	add	r7, sp, #0
 800eacc:	60f8      	str	r0, [r7, #12]
 800eace:	60b9      	str	r1, [r7, #8]
 800ead0:	4613      	mov	r3, r2
 800ead2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800eada:	b2db      	uxtb	r3, r3
 800eadc:	2b20      	cmp	r3, #32
 800eade:	d14a      	bne.n	800eb76 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800eae0:	68bb      	ldr	r3, [r7, #8]
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d002      	beq.n	800eaec <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 800eae6:	88fb      	ldrh	r3, [r7, #6]
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d101      	bne.n	800eaf0 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800eaec:	2301      	movs	r3, #1
 800eaee:	e043      	b.n	800eb78 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	2201      	movs	r2, #1
 800eaf4:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	2200      	movs	r2, #0
 800eafa:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 800eafc:	88fb      	ldrh	r3, [r7, #6]
 800eafe:	461a      	mov	r2, r3
 800eb00:	68b9      	ldr	r1, [r7, #8]
 800eb02:	68f8      	ldr	r0, [r7, #12]
 800eb04:	f001 fac2 	bl	801008c <UART_Start_Receive_IT>
 800eb08:	4603      	mov	r3, r0
 800eb0a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800eb0e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d12c      	bne.n	800eb70 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eb1a:	2b01      	cmp	r3, #1
 800eb1c:	d125      	bne.n	800eb6a <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800eb1e:	2300      	movs	r3, #0
 800eb20:	613b      	str	r3, [r7, #16]
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	613b      	str	r3, [r7, #16]
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	685b      	ldr	r3, [r3, #4]
 800eb30:	613b      	str	r3, [r7, #16]
 800eb32:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	330c      	adds	r3, #12
 800eb3a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb3c:	69bb      	ldr	r3, [r7, #24]
 800eb3e:	e853 3f00 	ldrex	r3, [r3]
 800eb42:	617b      	str	r3, [r7, #20]
   return(result);
 800eb44:	697b      	ldr	r3, [r7, #20]
 800eb46:	f043 0310 	orr.w	r3, r3, #16
 800eb4a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	330c      	adds	r3, #12
 800eb52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eb54:	627a      	str	r2, [r7, #36]	@ 0x24
 800eb56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb58:	6a39      	ldr	r1, [r7, #32]
 800eb5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eb5c:	e841 2300 	strex	r3, r2, [r1]
 800eb60:	61fb      	str	r3, [r7, #28]
   return(result);
 800eb62:	69fb      	ldr	r3, [r7, #28]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d1e5      	bne.n	800eb34 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 800eb68:	e002      	b.n	800eb70 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800eb6a:	2301      	movs	r3, #1
 800eb6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800eb70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800eb74:	e000      	b.n	800eb78 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800eb76:	2302      	movs	r3, #2
  }
}
 800eb78:	4618      	mov	r0, r3
 800eb7a:	3730      	adds	r7, #48	@ 0x30
 800eb7c:	46bd      	mov	sp, r7
 800eb7e:	bd80      	pop	{r7, pc}

0800eb80 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800eb80:	b580      	push	{r7, lr}
 800eb82:	b08c      	sub	sp, #48	@ 0x30
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	60f8      	str	r0, [r7, #12]
 800eb88:	60b9      	str	r1, [r7, #8]
 800eb8a:	4613      	mov	r3, r2
 800eb8c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800eb94:	b2db      	uxtb	r3, r3
 800eb96:	2b20      	cmp	r3, #32
 800eb98:	d14a      	bne.n	800ec30 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800eb9a:	68bb      	ldr	r3, [r7, #8]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d002      	beq.n	800eba6 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800eba0:	88fb      	ldrh	r3, [r7, #6]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d101      	bne.n	800ebaa <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800eba6:	2301      	movs	r3, #1
 800eba8:	e043      	b.n	800ec32 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	2201      	movs	r2, #1
 800ebae:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	2200      	movs	r2, #0
 800ebb4:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800ebb6:	88fb      	ldrh	r3, [r7, #6]
 800ebb8:	461a      	mov	r2, r3
 800ebba:	68b9      	ldr	r1, [r7, #8]
 800ebbc:	68f8      	ldr	r0, [r7, #12]
 800ebbe:	f001 fa9f 	bl	8010100 <UART_Start_Receive_DMA>
 800ebc2:	4603      	mov	r3, r0
 800ebc4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800ebc8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d12c      	bne.n	800ec2a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebd4:	2b01      	cmp	r3, #1
 800ebd6:	d125      	bne.n	800ec24 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ebd8:	2300      	movs	r3, #0
 800ebda:	613b      	str	r3, [r7, #16]
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	681b      	ldr	r3, [r3, #0]
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	613b      	str	r3, [r7, #16]
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	685b      	ldr	r3, [r3, #4]
 800ebea:	613b      	str	r3, [r7, #16]
 800ebec:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	681b      	ldr	r3, [r3, #0]
 800ebf2:	330c      	adds	r3, #12
 800ebf4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebf6:	69bb      	ldr	r3, [r7, #24]
 800ebf8:	e853 3f00 	ldrex	r3, [r3]
 800ebfc:	617b      	str	r3, [r7, #20]
   return(result);
 800ebfe:	697b      	ldr	r3, [r7, #20]
 800ec00:	f043 0310 	orr.w	r3, r3, #16
 800ec04:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	330c      	adds	r3, #12
 800ec0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ec0e:	627a      	str	r2, [r7, #36]	@ 0x24
 800ec10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec12:	6a39      	ldr	r1, [r7, #32]
 800ec14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ec16:	e841 2300 	strex	r3, r2, [r1]
 800ec1a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ec1c:	69fb      	ldr	r3, [r7, #28]
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d1e5      	bne.n	800ebee <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800ec22:	e002      	b.n	800ec2a <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800ec24:	2301      	movs	r3, #1
 800ec26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800ec2a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ec2e:	e000      	b.n	800ec32 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800ec30:	2302      	movs	r3, #2
  }
}
 800ec32:	4618      	mov	r0, r3
 800ec34:	3730      	adds	r7, #48	@ 0x30
 800ec36:	46bd      	mov	sp, r7
 800ec38:	bd80      	pop	{r7, pc}

0800ec3a <HAL_UARTEx_GetRxEventType>:
  *        When DMA is configured in Circular Mode, HT, TC or IDLE events don't stop Reception process;
  * @param  huart UART handle.
  * @retval Rx Event Type (returned value will be a value of @ref UART_RxEvent_Type_Values)
  */
HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(UART_HandleTypeDef *huart)
{
 800ec3a:	b480      	push	{r7}
 800ec3c:	b083      	sub	sp, #12
 800ec3e:	af00      	add	r7, sp, #0
 800ec40:	6078      	str	r0, [r7, #4]
  /* Return Rx Event type value, as stored in UART handle */
  return(huart->RxEventType);
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 800ec46:	4618      	mov	r0, r3
 800ec48:	370c      	adds	r7, #12
 800ec4a:	46bd      	mov	sp, r7
 800ec4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec50:	4770      	bx	lr

0800ec52 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800ec52:	b580      	push	{r7, lr}
 800ec54:	b0a0      	sub	sp, #128	@ 0x80
 800ec56:	af00      	add	r7, sp, #0
 800ec58:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	330c      	adds	r3, #12
 800ec60:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ec64:	e853 3f00 	ldrex	r3, [r3]
 800ec68:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800ec6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ec6c:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800ec70:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	330c      	adds	r3, #12
 800ec78:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ec7a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800ec7c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec7e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800ec80:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ec82:	e841 2300 	strex	r3, r2, [r1]
 800ec86:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800ec88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	d1e5      	bne.n	800ec5a <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	3314      	adds	r3, #20
 800ec94:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ec98:	e853 3f00 	ldrex	r3, [r3]
 800ec9c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ec9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eca0:	f023 0301 	bic.w	r3, r3, #1
 800eca4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	3314      	adds	r3, #20
 800ecac:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800ecae:	657a      	str	r2, [r7, #84]	@ 0x54
 800ecb0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecb2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ecb4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ecb6:	e841 2300 	strex	r3, r2, [r1]
 800ecba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ecbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d1e5      	bne.n	800ec8e <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ecc6:	2b01      	cmp	r3, #1
 800ecc8:	d119      	bne.n	800ecfe <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	330c      	adds	r3, #12
 800ecd0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ecd4:	e853 3f00 	ldrex	r3, [r3]
 800ecd8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ecda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecdc:	f023 0310 	bic.w	r3, r3, #16
 800ece0:	677b      	str	r3, [r7, #116]	@ 0x74
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	330c      	adds	r3, #12
 800ece8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800ecea:	643a      	str	r2, [r7, #64]	@ 0x40
 800ecec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ecf0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ecf2:	e841 2300 	strex	r3, r2, [r1]
 800ecf6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ecf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d1e5      	bne.n	800ecca <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	695b      	ldr	r3, [r3, #20]
 800ed04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ed08:	2b80      	cmp	r3, #128	@ 0x80
 800ed0a:	d136      	bne.n	800ed7a <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	3314      	adds	r3, #20
 800ed12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed14:	6a3b      	ldr	r3, [r7, #32]
 800ed16:	e853 3f00 	ldrex	r3, [r3]
 800ed1a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ed1c:	69fb      	ldr	r3, [r7, #28]
 800ed1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ed22:	673b      	str	r3, [r7, #112]	@ 0x70
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	3314      	adds	r3, #20
 800ed2a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800ed2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ed2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ed32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ed34:	e841 2300 	strex	r3, r2, [r1]
 800ed38:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ed3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d1e5      	bne.n	800ed0c <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d018      	beq.n	800ed7a <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed4c:	2200      	movs	r2, #0
 800ed4e:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed54:	4618      	mov	r0, r3
 800ed56:	f7f3 fca4 	bl	80026a2 <HAL_DMA_Abort>
 800ed5a:	4603      	mov	r3, r0
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d00c      	beq.n	800ed7a <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed64:	4618      	mov	r0, r3
 800ed66:	f7f4 f862 	bl	8002e2e <HAL_DMA_GetError>
 800ed6a:	4603      	mov	r3, r0
 800ed6c:	2b20      	cmp	r3, #32
 800ed6e:	d104      	bne.n	800ed7a <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	2210      	movs	r2, #16
 800ed74:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800ed76:	2303      	movs	r3, #3
 800ed78:	e052      	b.n	800ee20 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	695b      	ldr	r3, [r3, #20]
 800ed80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ed84:	2b40      	cmp	r3, #64	@ 0x40
 800ed86:	d136      	bne.n	800edf6 <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	3314      	adds	r3, #20
 800ed8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	e853 3f00 	ldrex	r3, [r3]
 800ed96:	60bb      	str	r3, [r7, #8]
   return(result);
 800ed98:	68bb      	ldr	r3, [r7, #8]
 800ed9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ed9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	3314      	adds	r3, #20
 800eda6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800eda8:	61ba      	str	r2, [r7, #24]
 800edaa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800edac:	6979      	ldr	r1, [r7, #20]
 800edae:	69ba      	ldr	r2, [r7, #24]
 800edb0:	e841 2300 	strex	r3, r2, [r1]
 800edb4:	613b      	str	r3, [r7, #16]
   return(result);
 800edb6:	693b      	ldr	r3, [r7, #16]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d1e5      	bne.n	800ed88 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d018      	beq.n	800edf6 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800edc8:	2200      	movs	r2, #0
 800edca:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800edd0:	4618      	mov	r0, r3
 800edd2:	f7f3 fc66 	bl	80026a2 <HAL_DMA_Abort>
 800edd6:	4603      	mov	r3, r0
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d00c      	beq.n	800edf6 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ede0:	4618      	mov	r0, r3
 800ede2:	f7f4 f824 	bl	8002e2e <HAL_DMA_GetError>
 800ede6:	4603      	mov	r3, r0
 800ede8:	2b20      	cmp	r3, #32
 800edea:	d104      	bne.n	800edf6 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	2210      	movs	r2, #16
 800edf0:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800edf2:	2303      	movs	r3, #3
 800edf4:	e014      	b.n	800ee20 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	2200      	movs	r2, #0
 800edfa:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	2200      	movs	r2, #0
 800ee00:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	2200      	movs	r2, #0
 800ee06:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	2220      	movs	r2, #32
 800ee0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	2220      	movs	r2, #32
 800ee14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	2200      	movs	r2, #0
 800ee1c:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800ee1e:	2300      	movs	r3, #0
}
 800ee20:	4618      	mov	r0, r3
 800ee22:	3780      	adds	r7, #128	@ 0x80
 800ee24:	46bd      	mov	sp, r7
 800ee26:	bd80      	pop	{r7, pc}

0800ee28 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 800ee28:	b580      	push	{r7, lr}
 800ee2a:	b08e      	sub	sp, #56	@ 0x38
 800ee2c:	af00      	add	r7, sp, #0
 800ee2e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	330c      	adds	r3, #12
 800ee36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee38:	6a3b      	ldr	r3, [r7, #32]
 800ee3a:	e853 3f00 	ldrex	r3, [r3]
 800ee3e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ee40:	69fb      	ldr	r3, [r7, #28]
 800ee42:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800ee46:	637b      	str	r3, [r7, #52]	@ 0x34
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	330c      	adds	r3, #12
 800ee4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ee50:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ee52:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ee56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ee58:	e841 2300 	strex	r3, r2, [r1]
 800ee5c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ee5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d1e5      	bne.n	800ee30 <HAL_UART_AbortTransmit+0x8>

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	695b      	ldr	r3, [r3, #20]
 800ee6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ee6e:	2b80      	cmp	r3, #128	@ 0x80
 800ee70:	d136      	bne.n	800eee0 <HAL_UART_AbortTransmit+0xb8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	3314      	adds	r3, #20
 800ee78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	e853 3f00 	ldrex	r3, [r3]
 800ee80:	60bb      	str	r3, [r7, #8]
   return(result);
 800ee82:	68bb      	ldr	r3, [r7, #8]
 800ee84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ee88:	633b      	str	r3, [r7, #48]	@ 0x30
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	3314      	adds	r3, #20
 800ee90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ee92:	61ba      	str	r2, [r7, #24]
 800ee94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee96:	6979      	ldr	r1, [r7, #20]
 800ee98:	69ba      	ldr	r2, [r7, #24]
 800ee9a:	e841 2300 	strex	r3, r2, [r1]
 800ee9e:	613b      	str	r3, [r7, #16]
   return(result);
 800eea0:	693b      	ldr	r3, [r7, #16]
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d1e5      	bne.n	800ee72 <HAL_UART_AbortTransmit+0x4a>

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d018      	beq.n	800eee0 <HAL_UART_AbortTransmit+0xb8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eeb2:	2200      	movs	r2, #0
 800eeb4:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eeba:	4618      	mov	r0, r3
 800eebc:	f7f3 fbf1 	bl	80026a2 <HAL_DMA_Abort>
 800eec0:	4603      	mov	r3, r0
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d00c      	beq.n	800eee0 <HAL_UART_AbortTransmit+0xb8>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eeca:	4618      	mov	r0, r3
 800eecc:	f7f3 ffaf 	bl	8002e2e <HAL_DMA_GetError>
 800eed0:	4603      	mov	r3, r0
 800eed2:	2b20      	cmp	r3, #32
 800eed4:	d104      	bne.n	800eee0 <HAL_UART_AbortTransmit+0xb8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	2210      	movs	r2, #16
 800eeda:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800eedc:	2303      	movs	r3, #3
 800eede:	e007      	b.n	800eef0 <HAL_UART_AbortTransmit+0xc8>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0x00U;
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	2200      	movs	r2, #0
 800eee4:	84da      	strh	r2, [r3, #38]	@ 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	2220      	movs	r2, #32
 800eeea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800eeee:	2300      	movs	r3, #0
}
 800eef0:	4618      	mov	r0, r3
 800eef2:	3738      	adds	r7, #56	@ 0x38
 800eef4:	46bd      	mov	sp, r7
 800eef6:	bd80      	pop	{r7, pc}

0800eef8 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800eef8:	b580      	push	{r7, lr}
 800eefa:	b09a      	sub	sp, #104	@ 0x68
 800eefc:	af00      	add	r7, sp, #0
 800eefe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	330c      	adds	r3, #12
 800ef06:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ef0a:	e853 3f00 	ldrex	r3, [r3]
 800ef0e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ef10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ef12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ef16:	667b      	str	r3, [r7, #100]	@ 0x64
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	330c      	adds	r3, #12
 800ef1e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ef20:	657a      	str	r2, [r7, #84]	@ 0x54
 800ef22:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef24:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ef26:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ef28:	e841 2300 	strex	r3, r2, [r1]
 800ef2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ef2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d1e5      	bne.n	800ef00 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	681b      	ldr	r3, [r3, #0]
 800ef38:	3314      	adds	r3, #20
 800ef3a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef3e:	e853 3f00 	ldrex	r3, [r3]
 800ef42:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ef44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef46:	f023 0301 	bic.w	r3, r3, #1
 800ef4a:	663b      	str	r3, [r7, #96]	@ 0x60
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	3314      	adds	r3, #20
 800ef52:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ef54:	643a      	str	r2, [r7, #64]	@ 0x40
 800ef56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef58:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ef5a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ef5c:	e841 2300 	strex	r3, r2, [r1]
 800ef60:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ef62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d1e5      	bne.n	800ef34 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ef6c:	2b01      	cmp	r3, #1
 800ef6e:	d119      	bne.n	800efa4 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	330c      	adds	r3, #12
 800ef76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef78:	6a3b      	ldr	r3, [r7, #32]
 800ef7a:	e853 3f00 	ldrex	r3, [r3]
 800ef7e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ef80:	69fb      	ldr	r3, [r7, #28]
 800ef82:	f023 0310 	bic.w	r3, r3, #16
 800ef86:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	330c      	adds	r3, #12
 800ef8e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ef90:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ef92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ef96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ef98:	e841 2300 	strex	r3, r2, [r1]
 800ef9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ef9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d1e5      	bne.n	800ef70 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	695b      	ldr	r3, [r3, #20]
 800efaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800efae:	2b40      	cmp	r3, #64	@ 0x40
 800efb0:	d136      	bne.n	800f020 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	3314      	adds	r3, #20
 800efb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	e853 3f00 	ldrex	r3, [r3]
 800efc0:	60bb      	str	r3, [r7, #8]
   return(result);
 800efc2:	68bb      	ldr	r3, [r7, #8]
 800efc4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800efc8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	3314      	adds	r3, #20
 800efd0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800efd2:	61ba      	str	r2, [r7, #24]
 800efd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efd6:	6979      	ldr	r1, [r7, #20]
 800efd8:	69ba      	ldr	r2, [r7, #24]
 800efda:	e841 2300 	strex	r3, r2, [r1]
 800efde:	613b      	str	r3, [r7, #16]
   return(result);
 800efe0:	693b      	ldr	r3, [r7, #16]
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d1e5      	bne.n	800efb2 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800efea:	2b00      	cmp	r3, #0
 800efec:	d018      	beq.n	800f020 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eff2:	2200      	movs	r2, #0
 800eff4:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800effa:	4618      	mov	r0, r3
 800effc:	f7f3 fb51 	bl	80026a2 <HAL_DMA_Abort>
 800f000:	4603      	mov	r3, r0
 800f002:	2b00      	cmp	r3, #0
 800f004:	d00c      	beq.n	800f020 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f00a:	4618      	mov	r0, r3
 800f00c:	f7f3 ff0f 	bl	8002e2e <HAL_DMA_GetError>
 800f010:	4603      	mov	r3, r0
 800f012:	2b20      	cmp	r3, #32
 800f014:	d104      	bne.n	800f020 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	2210      	movs	r2, #16
 800f01a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800f01c:	2303      	movs	r3, #3
 800f01e:	e00a      	b.n	800f036 <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	2200      	movs	r2, #0
 800f024:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	2220      	movs	r2, #32
 800f02a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	2200      	movs	r2, #0
 800f032:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800f034:	2300      	movs	r3, #0
}
 800f036:	4618      	mov	r0, r3
 800f038:	3768      	adds	r7, #104	@ 0x68
 800f03a:	46bd      	mov	sp, r7
 800f03c:	bd80      	pop	{r7, pc}

0800f03e <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 800f03e:	b580      	push	{r7, lr}
 800f040:	b0a2      	sub	sp, #136	@ 0x88
 800f042:	af00      	add	r7, sp, #0
 800f044:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 800f046:	2301      	movs	r3, #1
 800f048:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	330c      	adds	r3, #12
 800f052:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f054:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f056:	e853 3f00 	ldrex	r3, [r3]
 800f05a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f05c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f05e:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800f062:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	330c      	adds	r3, #12
 800f06c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f070:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f072:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f074:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f076:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f078:	e841 2300 	strex	r3, r2, [r1]
 800f07c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f07e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f080:	2b00      	cmp	r3, #0
 800f082:	d1e3      	bne.n	800f04c <HAL_UART_Abort_IT+0xe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	3314      	adds	r3, #20
 800f08a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f08c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f08e:	e853 3f00 	ldrex	r3, [r3]
 800f092:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f094:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f096:	f023 0301 	bic.w	r3, r3, #1
 800f09a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	3314      	adds	r3, #20
 800f0a2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800f0a4:	65ba      	str	r2, [r7, #88]	@ 0x58
 800f0a6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0a8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f0aa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f0ac:	e841 2300 	strex	r3, r2, [r1]
 800f0b0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f0b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d1e5      	bne.n	800f084 <HAL_UART_Abort_IT+0x46>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f0bc:	2b01      	cmp	r3, #1
 800f0be:	d119      	bne.n	800f0f4 <HAL_UART_Abort_IT+0xb6>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	330c      	adds	r3, #12
 800f0c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f0c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0ca:	e853 3f00 	ldrex	r3, [r3]
 800f0ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f0d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0d2:	f023 0310 	bic.w	r3, r3, #16
 800f0d6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	330c      	adds	r3, #12
 800f0de:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800f0e0:	647a      	str	r2, [r7, #68]	@ 0x44
 800f0e2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f0e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f0e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f0e8:	e841 2300 	strex	r3, r2, [r1]
 800f0ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f0ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d1e5      	bne.n	800f0c0 <HAL_UART_Abort_IT+0x82>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d00f      	beq.n	800f11c <HAL_UART_Abort_IT+0xde>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	695b      	ldr	r3, [r3, #20]
 800f102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f106:	2b80      	cmp	r3, #128	@ 0x80
 800f108:	d104      	bne.n	800f114 <HAL_UART_Abort_IT+0xd6>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f10e:	4a54      	ldr	r2, [pc, #336]	@ (800f260 <HAL_UART_Abort_IT+0x222>)
 800f110:	651a      	str	r2, [r3, #80]	@ 0x50
 800f112:	e003      	b.n	800f11c <HAL_UART_Abort_IT+0xde>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f118:	2200      	movs	r2, #0
 800f11a:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f120:	2b00      	cmp	r3, #0
 800f122:	d00f      	beq.n	800f144 <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	695b      	ldr	r3, [r3, #20]
 800f12a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f12e:	2b40      	cmp	r3, #64	@ 0x40
 800f130:	d104      	bne.n	800f13c <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f136:	4a4b      	ldr	r2, [pc, #300]	@ (800f264 <HAL_UART_Abort_IT+0x226>)
 800f138:	651a      	str	r2, [r3, #80]	@ 0x50
 800f13a:	e003      	b.n	800f144 <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f140:	2200      	movs	r2, #0
 800f142:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	695b      	ldr	r3, [r3, #20]
 800f14a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f14e:	2b80      	cmp	r3, #128	@ 0x80
 800f150:	d12d      	bne.n	800f1ae <HAL_UART_Abort_IT+0x170>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	3314      	adds	r3, #20
 800f158:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f15c:	e853 3f00 	ldrex	r3, [r3]
 800f160:	623b      	str	r3, [r7, #32]
   return(result);
 800f162:	6a3b      	ldr	r3, [r7, #32]
 800f164:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f168:	677b      	str	r3, [r7, #116]	@ 0x74
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	681b      	ldr	r3, [r3, #0]
 800f16e:	3314      	adds	r3, #20
 800f170:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800f172:	633a      	str	r2, [r7, #48]	@ 0x30
 800f174:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f176:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f178:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f17a:	e841 2300 	strex	r3, r2, [r1]
 800f17e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f182:	2b00      	cmp	r3, #0
 800f184:	d1e5      	bne.n	800f152 <HAL_UART_Abort_IT+0x114>

    /* Abort the UART DMA Tx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d00f      	beq.n	800f1ae <HAL_UART_Abort_IT+0x170>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f192:	4618      	mov	r0, r3
 800f194:	f7f3 faf5 	bl	8002782 <HAL_DMA_Abort_IT>
 800f198:	4603      	mov	r3, r0
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d004      	beq.n	800f1a8 <HAL_UART_Abort_IT+0x16a>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1a2:	2200      	movs	r2, #0
 800f1a4:	651a      	str	r2, [r3, #80]	@ 0x50
 800f1a6:	e002      	b.n	800f1ae <HAL_UART_Abort_IT+0x170>
      }
      else
      {
        AbortCplt = 0x00U;
 800f1a8:	2300      	movs	r3, #0
 800f1aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	695b      	ldr	r3, [r3, #20]
 800f1b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f1b8:	2b40      	cmp	r3, #64	@ 0x40
 800f1ba:	d130      	bne.n	800f21e <HAL_UART_Abort_IT+0x1e0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	3314      	adds	r3, #20
 800f1c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1c4:	693b      	ldr	r3, [r7, #16]
 800f1c6:	e853 3f00 	ldrex	r3, [r3]
 800f1ca:	60fb      	str	r3, [r7, #12]
   return(result);
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f1d2:	673b      	str	r3, [r7, #112]	@ 0x70
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	3314      	adds	r3, #20
 800f1da:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f1dc:	61fa      	str	r2, [r7, #28]
 800f1de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1e0:	69b9      	ldr	r1, [r7, #24]
 800f1e2:	69fa      	ldr	r2, [r7, #28]
 800f1e4:	e841 2300 	strex	r3, r2, [r1]
 800f1e8:	617b      	str	r3, [r7, #20]
   return(result);
 800f1ea:	697b      	ldr	r3, [r7, #20]
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d1e5      	bne.n	800f1bc <HAL_UART_Abort_IT+0x17e>

    /* Abort the UART DMA Rx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d012      	beq.n	800f21e <HAL_UART_Abort_IT+0x1e0>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f1fc:	4618      	mov	r0, r3
 800f1fe:	f7f3 fac0 	bl	8002782 <HAL_DMA_Abort_IT>
 800f202:	4603      	mov	r3, r0
 800f204:	2b00      	cmp	r3, #0
 800f206:	d007      	beq.n	800f218 <HAL_UART_Abort_IT+0x1da>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f20c:	2200      	movs	r2, #0
 800f20e:	651a      	str	r2, [r3, #80]	@ 0x50
        AbortCplt = 0x01U;
 800f210:	2301      	movs	r3, #1
 800f212:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f216:	e002      	b.n	800f21e <HAL_UART_Abort_IT+0x1e0>
      }
      else
      {
        AbortCplt = 0x00U;
 800f218:	2300      	movs	r3, #0
 800f21a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 800f21e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f222:	2b01      	cmp	r3, #1
 800f224:	d116      	bne.n	800f254 <HAL_UART_Abort_IT+0x216>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	2200      	movs	r2, #0
 800f22a:	84da      	strh	r2, [r3, #38]	@ 0x26
    huart->RxXferCount = 0x00U;
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	2200      	movs	r2, #0
 800f230:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	2200      	movs	r2, #0
 800f236:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	2220      	movs	r2, #32
 800f23c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    huart->RxState = HAL_UART_STATE_READY;
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	2220      	movs	r2, #32
 800f244:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	2200      	movs	r2, #0
 800f24c:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 800f24e:	6878      	ldr	r0, [r7, #4]
 800f250:	f000 fbf4 	bl	800fa3c <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800f254:	2300      	movs	r3, #0
}
 800f256:	4618      	mov	r0, r3
 800f258:	3788      	adds	r7, #136	@ 0x88
 800f25a:	46bd      	mov	sp, r7
 800f25c:	bd80      	pop	{r7, pc}
 800f25e:	bf00      	nop
 800f260:	08010373 	.word	0x08010373
 800f264:	080103d3 	.word	0x080103d3

0800f268 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 800f268:	b580      	push	{r7, lr}
 800f26a:	b08e      	sub	sp, #56	@ 0x38
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	330c      	adds	r3, #12
 800f276:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f278:	6a3b      	ldr	r3, [r7, #32]
 800f27a:	e853 3f00 	ldrex	r3, [r3]
 800f27e:	61fb      	str	r3, [r7, #28]
   return(result);
 800f280:	69fb      	ldr	r3, [r7, #28]
 800f282:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800f286:	637b      	str	r3, [r7, #52]	@ 0x34
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	330c      	adds	r3, #12
 800f28e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f290:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f292:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f294:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f296:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f298:	e841 2300 	strex	r3, r2, [r1]
 800f29c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d1e5      	bne.n	800f270 <HAL_UART_AbortTransmit_IT+0x8>

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	695b      	ldr	r3, [r3, #20]
 800f2aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f2ae:	2b80      	cmp	r3, #128	@ 0x80
 800f2b0:	d13c      	bne.n	800f32c <HAL_UART_AbortTransmit_IT+0xc4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	3314      	adds	r3, #20
 800f2b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2ba:	68fb      	ldr	r3, [r7, #12]
 800f2bc:	e853 3f00 	ldrex	r3, [r3]
 800f2c0:	60bb      	str	r3, [r7, #8]
   return(result);
 800f2c2:	68bb      	ldr	r3, [r7, #8]
 800f2c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f2c8:	633b      	str	r3, [r7, #48]	@ 0x30
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	3314      	adds	r3, #20
 800f2d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f2d2:	61ba      	str	r2, [r7, #24]
 800f2d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2d6:	6979      	ldr	r1, [r7, #20]
 800f2d8:	69ba      	ldr	r2, [r7, #24]
 800f2da:	e841 2300 	strex	r3, r2, [r1]
 800f2de:	613b      	str	r3, [r7, #16]
   return(result);
 800f2e0:	693b      	ldr	r3, [r7, #16]
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d1e5      	bne.n	800f2b2 <HAL_UART_AbortTransmit_IT+0x4a>

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d013      	beq.n	800f316 <HAL_UART_AbortTransmit_IT+0xae>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f2f2:	4a16      	ldr	r2, [pc, #88]	@ (800f34c <HAL_UART_AbortTransmit_IT+0xe4>)
 800f2f4:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f2fa:	4618      	mov	r0, r3
 800f2fc:	f7f3 fa41 	bl	8002782 <HAL_DMA_Abort_IT>
 800f300:	4603      	mov	r3, r0
 800f302:	2b00      	cmp	r3, #0
 800f304:	d01c      	beq.n	800f340 <HAL_UART_AbortTransmit_IT+0xd8>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f30a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f30c:	687a      	ldr	r2, [r7, #4]
 800f30e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800f310:	4610      	mov	r0, r2
 800f312:	4798      	blx	r3
 800f314:	e014      	b.n	800f340 <HAL_UART_AbortTransmit_IT+0xd8>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0x00U;
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	2200      	movs	r2, #0
 800f31a:	84da      	strh	r2, [r3, #38]	@ 0x26

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	2220      	movs	r2, #32
 800f320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 800f324:	6878      	ldr	r0, [r7, #4]
 800f326:	f000 fb93 	bl	800fa50 <HAL_UART_AbortTransmitCpltCallback>
 800f32a:	e009      	b.n	800f340 <HAL_UART_AbortTransmit_IT+0xd8>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0x00U;
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	2200      	movs	r2, #0
 800f330:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	2220      	movs	r2, #32
 800f336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 800f33a:	6878      	ldr	r0, [r7, #4]
 800f33c:	f000 fb88 	bl	800fa50 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800f340:	2300      	movs	r3, #0
}
 800f342:	4618      	mov	r0, r3
 800f344:	3738      	adds	r7, #56	@ 0x38
 800f346:	46bd      	mov	sp, r7
 800f348:	bd80      	pop	{r7, pc}
 800f34a:	bf00      	nop
 800f34c:	08010433 	.word	0x08010433

0800f350 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 800f350:	b580      	push	{r7, lr}
 800f352:	b09a      	sub	sp, #104	@ 0x68
 800f354:	af00      	add	r7, sp, #0
 800f356:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	330c      	adds	r3, #12
 800f35e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f360:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f362:	e853 3f00 	ldrex	r3, [r3]
 800f366:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800f368:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f36a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f36e:	667b      	str	r3, [r7, #100]	@ 0x64
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	330c      	adds	r3, #12
 800f376:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f378:	657a      	str	r2, [r7, #84]	@ 0x54
 800f37a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f37c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f37e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f380:	e841 2300 	strex	r3, r2, [r1]
 800f384:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f386:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d1e5      	bne.n	800f358 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	3314      	adds	r3, #20
 800f392:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f396:	e853 3f00 	ldrex	r3, [r3]
 800f39a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f39c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f39e:	f023 0301 	bic.w	r3, r3, #1
 800f3a2:	663b      	str	r3, [r7, #96]	@ 0x60
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	3314      	adds	r3, #20
 800f3aa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800f3ac:	643a      	str	r2, [r7, #64]	@ 0x40
 800f3ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f3b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f3b4:	e841 2300 	strex	r3, r2, [r1]
 800f3b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f3ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d1e5      	bne.n	800f38c <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f3c4:	2b01      	cmp	r3, #1
 800f3c6:	d119      	bne.n	800f3fc <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	330c      	adds	r3, #12
 800f3ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f3d0:	6a3b      	ldr	r3, [r7, #32]
 800f3d2:	e853 3f00 	ldrex	r3, [r3]
 800f3d6:	61fb      	str	r3, [r7, #28]
   return(result);
 800f3d8:	69fb      	ldr	r3, [r7, #28]
 800f3da:	f023 0310 	bic.w	r3, r3, #16
 800f3de:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	330c      	adds	r3, #12
 800f3e6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800f3e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f3ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f3ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f3f0:	e841 2300 	strex	r3, r2, [r1]
 800f3f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f3f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d1e5      	bne.n	800f3c8 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	695b      	ldr	r3, [r3, #20]
 800f402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f406:	2b40      	cmp	r3, #64	@ 0x40
 800f408:	d13f      	bne.n	800f48a <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	3314      	adds	r3, #20
 800f410:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f412:	68fb      	ldr	r3, [r7, #12]
 800f414:	e853 3f00 	ldrex	r3, [r3]
 800f418:	60bb      	str	r3, [r7, #8]
   return(result);
 800f41a:	68bb      	ldr	r3, [r7, #8]
 800f41c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f420:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	3314      	adds	r3, #20
 800f428:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f42a:	61ba      	str	r2, [r7, #24]
 800f42c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f42e:	6979      	ldr	r1, [r7, #20]
 800f430:	69ba      	ldr	r2, [r7, #24]
 800f432:	e841 2300 	strex	r3, r2, [r1]
 800f436:	613b      	str	r3, [r7, #16]
   return(result);
 800f438:	693b      	ldr	r3, [r7, #16]
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d1e5      	bne.n	800f40a <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f442:	2b00      	cmp	r3, #0
 800f444:	d013      	beq.n	800f46e <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f44a:	4a19      	ldr	r2, [pc, #100]	@ (800f4b0 <HAL_UART_AbortReceive_IT+0x160>)
 800f44c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f452:	4618      	mov	r0, r3
 800f454:	f7f3 f995 	bl	8002782 <HAL_DMA_Abort_IT>
 800f458:	4603      	mov	r3, r0
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d022      	beq.n	800f4a4 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f464:	687a      	ldr	r2, [r7, #4]
 800f466:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800f468:	4610      	mov	r0, r2
 800f46a:	4798      	blx	r3
 800f46c:	e01a      	b.n	800f4a4 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	2200      	movs	r2, #0
 800f472:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	2220      	movs	r2, #32
 800f478:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	2200      	movs	r2, #0
 800f480:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800f482:	6878      	ldr	r0, [r7, #4]
 800f484:	f000 faee 	bl	800fa64 <HAL_UART_AbortReceiveCpltCallback>
 800f488:	e00c      	b.n	800f4a4 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	2200      	movs	r2, #0
 800f48e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	2220      	movs	r2, #32
 800f494:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	2200      	movs	r2, #0
 800f49c:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800f49e:	6878      	ldr	r0, [r7, #4]
 800f4a0:	f000 fae0 	bl	800fa64 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800f4a4:	2300      	movs	r3, #0
}
 800f4a6:	4618      	mov	r0, r3
 800f4a8:	3768      	adds	r7, #104	@ 0x68
 800f4aa:	46bd      	mov	sp, r7
 800f4ac:	bd80      	pop	{r7, pc}
 800f4ae:	bf00      	nop
 800f4b0:	0801045d 	.word	0x0801045d

0800f4b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f4b4:	b580      	push	{r7, lr}
 800f4b6:	b0ba      	sub	sp, #232	@ 0xe8
 800f4b8:	af00      	add	r7, sp, #0
 800f4ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	681b      	ldr	r3, [r3, #0]
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	68db      	ldr	r3, [r3, #12]
 800f4cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	695b      	ldr	r3, [r3, #20]
 800f4d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800f4da:	2300      	movs	r3, #0
 800f4dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800f4e0:	2300      	movs	r3, #0
 800f4e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800f4e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f4ea:	f003 030f 	and.w	r3, r3, #15
 800f4ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800f4f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d10f      	bne.n	800f51a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f4fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f4fe:	f003 0320 	and.w	r3, r3, #32
 800f502:	2b00      	cmp	r3, #0
 800f504:	d009      	beq.n	800f51a <HAL_UART_IRQHandler+0x66>
 800f506:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f50a:	f003 0320 	and.w	r3, r3, #32
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d003      	beq.n	800f51a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800f512:	6878      	ldr	r0, [r7, #4]
 800f514:	f001 f822 	bl	801055c <UART_Receive_IT>
      return;
 800f518:	e25b      	b.n	800f9d2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800f51a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f51e:	2b00      	cmp	r3, #0
 800f520:	f000 80de 	beq.w	800f6e0 <HAL_UART_IRQHandler+0x22c>
 800f524:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f528:	f003 0301 	and.w	r3, r3, #1
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	d106      	bne.n	800f53e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800f530:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f534:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800f538:	2b00      	cmp	r3, #0
 800f53a:	f000 80d1 	beq.w	800f6e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800f53e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f542:	f003 0301 	and.w	r3, r3, #1
 800f546:	2b00      	cmp	r3, #0
 800f548:	d00b      	beq.n	800f562 <HAL_UART_IRQHandler+0xae>
 800f54a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f54e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f552:	2b00      	cmp	r3, #0
 800f554:	d005      	beq.n	800f562 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f55a:	f043 0201 	orr.w	r2, r3, #1
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f562:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f566:	f003 0304 	and.w	r3, r3, #4
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d00b      	beq.n	800f586 <HAL_UART_IRQHandler+0xd2>
 800f56e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f572:	f003 0301 	and.w	r3, r3, #1
 800f576:	2b00      	cmp	r3, #0
 800f578:	d005      	beq.n	800f586 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f57e:	f043 0202 	orr.w	r2, r3, #2
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f58a:	f003 0302 	and.w	r3, r3, #2
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d00b      	beq.n	800f5aa <HAL_UART_IRQHandler+0xf6>
 800f592:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f596:	f003 0301 	and.w	r3, r3, #1
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d005      	beq.n	800f5aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f5a2:	f043 0204 	orr.w	r2, r3, #4
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800f5aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f5ae:	f003 0308 	and.w	r3, r3, #8
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d011      	beq.n	800f5da <HAL_UART_IRQHandler+0x126>
 800f5b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5ba:	f003 0320 	and.w	r3, r3, #32
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d105      	bne.n	800f5ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800f5c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f5c6:	f003 0301 	and.w	r3, r3, #1
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d005      	beq.n	800f5da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f5d2:	f043 0208 	orr.w	r2, r3, #8
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	f000 81f2 	beq.w	800f9c8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f5e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f5e8:	f003 0320 	and.w	r3, r3, #32
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d008      	beq.n	800f602 <HAL_UART_IRQHandler+0x14e>
 800f5f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f5f4:	f003 0320 	and.w	r3, r3, #32
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d002      	beq.n	800f602 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800f5fc:	6878      	ldr	r0, [r7, #4]
 800f5fe:	f000 ffad 	bl	801055c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	681b      	ldr	r3, [r3, #0]
 800f606:	695b      	ldr	r3, [r3, #20]
 800f608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f60c:	2b40      	cmp	r3, #64	@ 0x40
 800f60e:	bf0c      	ite	eq
 800f610:	2301      	moveq	r3, #1
 800f612:	2300      	movne	r3, #0
 800f614:	b2db      	uxtb	r3, r3
 800f616:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f61e:	f003 0308 	and.w	r3, r3, #8
 800f622:	2b00      	cmp	r3, #0
 800f624:	d103      	bne.n	800f62e <HAL_UART_IRQHandler+0x17a>
 800f626:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d04f      	beq.n	800f6ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f62e:	6878      	ldr	r0, [r7, #4]
 800f630:	f000 fe28 	bl	8010284 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	695b      	ldr	r3, [r3, #20]
 800f63a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f63e:	2b40      	cmp	r3, #64	@ 0x40
 800f640:	d141      	bne.n	800f6c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	3314      	adds	r3, #20
 800f648:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f64c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f650:	e853 3f00 	ldrex	r3, [r3]
 800f654:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f658:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f65c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f660:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	681b      	ldr	r3, [r3, #0]
 800f668:	3314      	adds	r3, #20
 800f66a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f66e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f672:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f676:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f67a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f67e:	e841 2300 	strex	r3, r2, [r1]
 800f682:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f686:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d1d9      	bne.n	800f642 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f692:	2b00      	cmp	r3, #0
 800f694:	d013      	beq.n	800f6be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f69a:	4a7e      	ldr	r2, [pc, #504]	@ (800f894 <HAL_UART_IRQHandler+0x3e0>)
 800f69c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6a2:	4618      	mov	r0, r3
 800f6a4:	f7f3 f86d 	bl	8002782 <HAL_DMA_Abort_IT>
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d016      	beq.n	800f6dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f6b4:	687a      	ldr	r2, [r7, #4]
 800f6b6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800f6b8:	4610      	mov	r0, r2
 800f6ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f6bc:	e00e      	b.n	800f6dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f6be:	6878      	ldr	r0, [r7, #4]
 800f6c0:	f000 f9b2 	bl	800fa28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f6c4:	e00a      	b.n	800f6dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f6c6:	6878      	ldr	r0, [r7, #4]
 800f6c8:	f000 f9ae 	bl	800fa28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f6cc:	e006      	b.n	800f6dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f6ce:	6878      	ldr	r0, [r7, #4]
 800f6d0:	f000 f9aa 	bl	800fa28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	2200      	movs	r2, #0
 800f6d8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800f6da:	e175      	b.n	800f9c8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f6dc:	bf00      	nop
    return;
 800f6de:	e173      	b.n	800f9c8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f6e4:	2b01      	cmp	r3, #1
 800f6e6:	f040 814f 	bne.w	800f988 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800f6ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f6ee:	f003 0310 	and.w	r3, r3, #16
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	f000 8148 	beq.w	800f988 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800f6f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f6fc:	f003 0310 	and.w	r3, r3, #16
 800f700:	2b00      	cmp	r3, #0
 800f702:	f000 8141 	beq.w	800f988 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800f706:	2300      	movs	r3, #0
 800f708:	60bb      	str	r3, [r7, #8]
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	681b      	ldr	r3, [r3, #0]
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	60bb      	str	r3, [r7, #8]
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	685b      	ldr	r3, [r3, #4]
 800f718:	60bb      	str	r3, [r7, #8]
 800f71a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	695b      	ldr	r3, [r3, #20]
 800f722:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f726:	2b40      	cmp	r3, #64	@ 0x40
 800f728:	f040 80b6 	bne.w	800f898 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	685b      	ldr	r3, [r3, #4]
 800f734:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f738:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	f000 8145 	beq.w	800f9cc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800f746:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f74a:	429a      	cmp	r2, r3
 800f74c:	f080 813e 	bcs.w	800f9cc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f756:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f75c:	69db      	ldr	r3, [r3, #28]
 800f75e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f762:	f000 8088 	beq.w	800f876 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	330c      	adds	r3, #12
 800f76c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f770:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f774:	e853 3f00 	ldrex	r3, [r3]
 800f778:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f77c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f780:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f784:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	330c      	adds	r3, #12
 800f78e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800f792:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800f796:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f79a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f79e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f7a2:	e841 2300 	strex	r3, r2, [r1]
 800f7a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f7aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d1d9      	bne.n	800f766 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	3314      	adds	r3, #20
 800f7b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f7bc:	e853 3f00 	ldrex	r3, [r3]
 800f7c0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f7c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f7c4:	f023 0301 	bic.w	r3, r3, #1
 800f7c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	3314      	adds	r3, #20
 800f7d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f7d6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f7da:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7dc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f7de:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f7e2:	e841 2300 	strex	r3, r2, [r1]
 800f7e6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f7e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d1e1      	bne.n	800f7b2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	3314      	adds	r3, #20
 800f7f4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f7f8:	e853 3f00 	ldrex	r3, [r3]
 800f7fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f7fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f800:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f804:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	3314      	adds	r3, #20
 800f80e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f812:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f814:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f816:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f818:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f81a:	e841 2300 	strex	r3, r2, [r1]
 800f81e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f820:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f822:	2b00      	cmp	r3, #0
 800f824:	d1e3      	bne.n	800f7ee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	2220      	movs	r2, #32
 800f82a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	2200      	movs	r2, #0
 800f832:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	681b      	ldr	r3, [r3, #0]
 800f838:	330c      	adds	r3, #12
 800f83a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f83c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f83e:	e853 3f00 	ldrex	r3, [r3]
 800f842:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f844:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f846:	f023 0310 	bic.w	r3, r3, #16
 800f84a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	330c      	adds	r3, #12
 800f854:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800f858:	65ba      	str	r2, [r7, #88]	@ 0x58
 800f85a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f85c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f85e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f860:	e841 2300 	strex	r3, r2, [r1]
 800f864:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f866:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d1e3      	bne.n	800f834 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f870:	4618      	mov	r0, r3
 800f872:	f7f2 ff16 	bl	80026a2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	2202      	movs	r2, #2
 800f87a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800f884:	b29b      	uxth	r3, r3
 800f886:	1ad3      	subs	r3, r2, r3
 800f888:	b29b      	uxth	r3, r3
 800f88a:	4619      	mov	r1, r3
 800f88c:	6878      	ldr	r0, [r7, #4]
 800f88e:	f000 f8f3 	bl	800fa78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800f892:	e09b      	b.n	800f9cc <HAL_UART_IRQHandler+0x518>
 800f894:	0801034b 	.word	0x0801034b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800f8a0:	b29b      	uxth	r3, r3
 800f8a2:	1ad3      	subs	r3, r2, r3
 800f8a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800f8ac:	b29b      	uxth	r3, r3
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	f000 808e 	beq.w	800f9d0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800f8b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	f000 8089 	beq.w	800f9d0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	330c      	adds	r3, #12
 800f8c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8c8:	e853 3f00 	ldrex	r3, [r3]
 800f8cc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f8ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f8d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	330c      	adds	r3, #12
 800f8de:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800f8e2:	647a      	str	r2, [r7, #68]	@ 0x44
 800f8e4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f8e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f8ea:	e841 2300 	strex	r3, r2, [r1]
 800f8ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f8f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d1e3      	bne.n	800f8be <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	3314      	adds	r3, #20
 800f8fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f900:	e853 3f00 	ldrex	r3, [r3]
 800f904:	623b      	str	r3, [r7, #32]
   return(result);
 800f906:	6a3b      	ldr	r3, [r7, #32]
 800f908:	f023 0301 	bic.w	r3, r3, #1
 800f90c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	3314      	adds	r3, #20
 800f916:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f91a:	633a      	str	r2, [r7, #48]	@ 0x30
 800f91c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f91e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f920:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f922:	e841 2300 	strex	r3, r2, [r1]
 800f926:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d1e3      	bne.n	800f8f6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	2220      	movs	r2, #32
 800f932:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	2200      	movs	r2, #0
 800f93a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	330c      	adds	r3, #12
 800f942:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f944:	693b      	ldr	r3, [r7, #16]
 800f946:	e853 3f00 	ldrex	r3, [r3]
 800f94a:	60fb      	str	r3, [r7, #12]
   return(result);
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	f023 0310 	bic.w	r3, r3, #16
 800f952:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	681b      	ldr	r3, [r3, #0]
 800f95a:	330c      	adds	r3, #12
 800f95c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800f960:	61fa      	str	r2, [r7, #28]
 800f962:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f964:	69b9      	ldr	r1, [r7, #24]
 800f966:	69fa      	ldr	r2, [r7, #28]
 800f968:	e841 2300 	strex	r3, r2, [r1]
 800f96c:	617b      	str	r3, [r7, #20]
   return(result);
 800f96e:	697b      	ldr	r3, [r7, #20]
 800f970:	2b00      	cmp	r3, #0
 800f972:	d1e3      	bne.n	800f93c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	2202      	movs	r2, #2
 800f978:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f97a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f97e:	4619      	mov	r1, r3
 800f980:	6878      	ldr	r0, [r7, #4]
 800f982:	f000 f879 	bl	800fa78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800f986:	e023      	b.n	800f9d0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800f988:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f98c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f990:	2b00      	cmp	r3, #0
 800f992:	d009      	beq.n	800f9a8 <HAL_UART_IRQHandler+0x4f4>
 800f994:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f998:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d003      	beq.n	800f9a8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800f9a0:	6878      	ldr	r0, [r7, #4]
 800f9a2:	f000 fd73 	bl	801048c <UART_Transmit_IT>
    return;
 800f9a6:	e014      	b.n	800f9d2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800f9a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f9ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d00e      	beq.n	800f9d2 <HAL_UART_IRQHandler+0x51e>
 800f9b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f9b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d008      	beq.n	800f9d2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800f9c0:	6878      	ldr	r0, [r7, #4]
 800f9c2:	f000 fdb3 	bl	801052c <UART_EndTransmit_IT>
    return;
 800f9c6:	e004      	b.n	800f9d2 <HAL_UART_IRQHandler+0x51e>
    return;
 800f9c8:	bf00      	nop
 800f9ca:	e002      	b.n	800f9d2 <HAL_UART_IRQHandler+0x51e>
      return;
 800f9cc:	bf00      	nop
 800f9ce:	e000      	b.n	800f9d2 <HAL_UART_IRQHandler+0x51e>
      return;
 800f9d0:	bf00      	nop
  }
}
 800f9d2:	37e8      	adds	r7, #232	@ 0xe8
 800f9d4:	46bd      	mov	sp, r7
 800f9d6:	bd80      	pop	{r7, pc}

0800f9d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f9d8:	b480      	push	{r7}
 800f9da:	b083      	sub	sp, #12
 800f9dc:	af00      	add	r7, sp, #0
 800f9de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800f9e0:	bf00      	nop
 800f9e2:	370c      	adds	r7, #12
 800f9e4:	46bd      	mov	sp, r7
 800f9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ea:	4770      	bx	lr

0800f9ec <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f9ec:	b480      	push	{r7}
 800f9ee:	b083      	sub	sp, #12
 800f9f0:	af00      	add	r7, sp, #0
 800f9f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800f9f4:	bf00      	nop
 800f9f6:	370c      	adds	r7, #12
 800f9f8:	46bd      	mov	sp, r7
 800f9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9fe:	4770      	bx	lr
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800fa00:	b480      	push	{r7}
 800fa02:	b083      	sub	sp, #12
 800fa04:	af00      	add	r7, sp, #0
 800fa06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800fa08:	bf00      	nop
 800fa0a:	370c      	adds	r7, #12
 800fa0c:	46bd      	mov	sp, r7
 800fa0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa12:	4770      	bx	lr

0800fa14 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800fa14:	b480      	push	{r7}
 800fa16:	b083      	sub	sp, #12
 800fa18:	af00      	add	r7, sp, #0
 800fa1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800fa1c:	bf00      	nop
 800fa1e:	370c      	adds	r7, #12
 800fa20:	46bd      	mov	sp, r7
 800fa22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa26:	4770      	bx	lr

0800fa28 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800fa28:	b480      	push	{r7}
 800fa2a:	b083      	sub	sp, #12
 800fa2c:	af00      	add	r7, sp, #0
 800fa2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800fa30:	bf00      	nop
 800fa32:	370c      	adds	r7, #12
 800fa34:	46bd      	mov	sp, r7
 800fa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa3a:	4770      	bx	lr

0800fa3c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800fa3c:	b480      	push	{r7}
 800fa3e:	b083      	sub	sp, #12
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800fa44:	bf00      	nop
 800fa46:	370c      	adds	r7, #12
 800fa48:	46bd      	mov	sp, r7
 800fa4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4e:	4770      	bx	lr

0800fa50 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800fa50:	b480      	push	{r7}
 800fa52:	b083      	sub	sp, #12
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800fa58:	bf00      	nop
 800fa5a:	370c      	adds	r7, #12
 800fa5c:	46bd      	mov	sp, r7
 800fa5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa62:	4770      	bx	lr

0800fa64 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800fa64:	b480      	push	{r7}
 800fa66:	b083      	sub	sp, #12
 800fa68:	af00      	add	r7, sp, #0
 800fa6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800fa6c:	bf00      	nop
 800fa6e:	370c      	adds	r7, #12
 800fa70:	46bd      	mov	sp, r7
 800fa72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa76:	4770      	bx	lr

0800fa78 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800fa78:	b480      	push	{r7}
 800fa7a:	b083      	sub	sp, #12
 800fa7c:	af00      	add	r7, sp, #0
 800fa7e:	6078      	str	r0, [r7, #4]
 800fa80:	460b      	mov	r3, r1
 800fa82:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800fa84:	bf00      	nop
 800fa86:	370c      	adds	r7, #12
 800fa88:	46bd      	mov	sp, r7
 800fa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa8e:	4770      	bx	lr

0800fa90 <HAL_LIN_SendBreak>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
{
 800fa90:	b480      	push	{r7}
 800fa92:	b089      	sub	sp, #36	@ 0x24
 800fa94:	af00      	add	r7, sp, #0
 800fa96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fa9e:	2b01      	cmp	r3, #1
 800faa0:	d101      	bne.n	800faa6 <HAL_LIN_SendBreak+0x16>
 800faa2:	2302      	movs	r3, #2
 800faa4:	e02a      	b.n	800fafc <HAL_LIN_SendBreak+0x6c>
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	2201      	movs	r2, #1
 800faaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	2224      	movs	r2, #36	@ 0x24
 800fab2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Send break characters */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	330c      	adds	r3, #12
 800fabc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fabe:	68fb      	ldr	r3, [r7, #12]
 800fac0:	e853 3f00 	ldrex	r3, [r3]
 800fac4:	60bb      	str	r3, [r7, #8]
   return(result);
 800fac6:	68bb      	ldr	r3, [r7, #8]
 800fac8:	f043 0301 	orr.w	r3, r3, #1
 800facc:	61fb      	str	r3, [r7, #28]
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	330c      	adds	r3, #12
 800fad4:	69fa      	ldr	r2, [r7, #28]
 800fad6:	61ba      	str	r2, [r7, #24]
 800fad8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fada:	6979      	ldr	r1, [r7, #20]
 800fadc:	69ba      	ldr	r2, [r7, #24]
 800fade:	e841 2300 	strex	r3, r2, [r1]
 800fae2:	613b      	str	r3, [r7, #16]
   return(result);
 800fae4:	693b      	ldr	r3, [r7, #16]
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d1e5      	bne.n	800fab6 <HAL_LIN_SendBreak+0x26>

  huart->gState = HAL_UART_STATE_READY;
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	2220      	movs	r2, #32
 800faee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	2200      	movs	r2, #0
 800faf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800fafa:	2300      	movs	r3, #0
}
 800fafc:	4618      	mov	r0, r3
 800fafe:	3724      	adds	r7, #36	@ 0x24
 800fb00:	46bd      	mov	sp, r7
 800fb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb06:	4770      	bx	lr

0800fb08 <HAL_MultiProcessor_EnterMuteMode>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart)
{
 800fb08:	b480      	push	{r7}
 800fb0a:	b089      	sub	sp, #36	@ 0x24
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fb16:	2b01      	cmp	r3, #1
 800fb18:	d101      	bne.n	800fb1e <HAL_MultiProcessor_EnterMuteMode+0x16>
 800fb1a:	2302      	movs	r3, #2
 800fb1c:	e02d      	b.n	800fb7a <HAL_MultiProcessor_EnterMuteMode+0x72>
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	2201      	movs	r2, #1
 800fb22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	2224      	movs	r2, #36	@ 0x24
 800fb2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	330c      	adds	r3, #12
 800fb34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	e853 3f00 	ldrex	r3, [r3]
 800fb3c:	60bb      	str	r3, [r7, #8]
   return(result);
 800fb3e:	68bb      	ldr	r3, [r7, #8]
 800fb40:	f043 0302 	orr.w	r3, r3, #2
 800fb44:	61fb      	str	r3, [r7, #28]
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	681b      	ldr	r3, [r3, #0]
 800fb4a:	330c      	adds	r3, #12
 800fb4c:	69fa      	ldr	r2, [r7, #28]
 800fb4e:	61ba      	str	r2, [r7, #24]
 800fb50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb52:	6979      	ldr	r1, [r7, #20]
 800fb54:	69ba      	ldr	r2, [r7, #24]
 800fb56:	e841 2300 	strex	r3, r2, [r1]
 800fb5a:	613b      	str	r3, [r7, #16]
   return(result);
 800fb5c:	693b      	ldr	r3, [r7, #16]
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d1e5      	bne.n	800fb2e <HAL_MultiProcessor_EnterMuteMode+0x26>

  huart->gState = HAL_UART_STATE_READY;
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	2220      	movs	r2, #32
 800fb66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	2200      	movs	r2, #0
 800fb6e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	2200      	movs	r2, #0
 800fb74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800fb78:	2300      	movs	r3, #0
}
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	3724      	adds	r7, #36	@ 0x24
 800fb7e:	46bd      	mov	sp, r7
 800fb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb84:	4770      	bx	lr

0800fb86 <HAL_MultiProcessor_ExitMuteMode>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *huart)
{
 800fb86:	b480      	push	{r7}
 800fb88:	b089      	sub	sp, #36	@ 0x24
 800fb8a:	af00      	add	r7, sp, #0
 800fb8c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fb94:	2b01      	cmp	r3, #1
 800fb96:	d101      	bne.n	800fb9c <HAL_MultiProcessor_ExitMuteMode+0x16>
 800fb98:	2302      	movs	r3, #2
 800fb9a:	e02d      	b.n	800fbf8 <HAL_MultiProcessor_ExitMuteMode+0x72>
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	2201      	movs	r2, #1
 800fba0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	2224      	movs	r2, #36	@ 0x24
 800fba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	330c      	adds	r3, #12
 800fbb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	e853 3f00 	ldrex	r3, [r3]
 800fbba:	60bb      	str	r3, [r7, #8]
   return(result);
 800fbbc:	68bb      	ldr	r3, [r7, #8]
 800fbbe:	f023 0302 	bic.w	r3, r3, #2
 800fbc2:	61fb      	str	r3, [r7, #28]
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	330c      	adds	r3, #12
 800fbca:	69fa      	ldr	r2, [r7, #28]
 800fbcc:	61ba      	str	r2, [r7, #24]
 800fbce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbd0:	6979      	ldr	r1, [r7, #20]
 800fbd2:	69ba      	ldr	r2, [r7, #24]
 800fbd4:	e841 2300 	strex	r3, r2, [r1]
 800fbd8:	613b      	str	r3, [r7, #16]
   return(result);
 800fbda:	693b      	ldr	r3, [r7, #16]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d1e5      	bne.n	800fbac <HAL_MultiProcessor_ExitMuteMode+0x26>

  huart->gState = HAL_UART_STATE_READY;
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	2220      	movs	r2, #32
 800fbe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	2200      	movs	r2, #0
 800fbec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	2200      	movs	r2, #0
 800fbf2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800fbf6:	2300      	movs	r3, #0
}
 800fbf8:	4618      	mov	r0, r3
 800fbfa:	3724      	adds	r7, #36	@ 0x24
 800fbfc:	46bd      	mov	sp, r7
 800fbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc02:	4770      	bx	lr

0800fc04 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 800fc04:	b480      	push	{r7}
 800fc06:	b085      	sub	sp, #20
 800fc08:	af00      	add	r7, sp, #0
 800fc0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800fc0c:	2300      	movs	r3, #0
 800fc0e:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fc16:	2b01      	cmp	r3, #1
 800fc18:	d101      	bne.n	800fc1e <HAL_HalfDuplex_EnableTransmitter+0x1a>
 800fc1a:	2302      	movs	r3, #2
 800fc1c:	e020      	b.n	800fc60 <HAL_HalfDuplex_EnableTransmitter+0x5c>
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	2201      	movs	r2, #1
 800fc22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	2224      	movs	r2, #36	@ 0x24
 800fc2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	681b      	ldr	r3, [r3, #0]
 800fc32:	68db      	ldr	r3, [r3, #12]
 800fc34:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	f023 030c 	bic.w	r3, r3, #12
 800fc3c:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 800fc3e:	68fb      	ldr	r3, [r7, #12]
 800fc40:	f043 0308 	orr.w	r3, r3, #8
 800fc44:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	681b      	ldr	r3, [r3, #0]
 800fc4a:	68fa      	ldr	r2, [r7, #12]
 800fc4c:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	2220      	movs	r2, #32
 800fc52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	2200      	movs	r2, #0
 800fc5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800fc5e:	2300      	movs	r3, #0
}
 800fc60:	4618      	mov	r0, r3
 800fc62:	3714      	adds	r7, #20
 800fc64:	46bd      	mov	sp, r7
 800fc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc6a:	4770      	bx	lr

0800fc6c <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 800fc6c:	b480      	push	{r7}
 800fc6e:	b085      	sub	sp, #20
 800fc70:	af00      	add	r7, sp, #0
 800fc72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800fc74:	2300      	movs	r3, #0
 800fc76:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fc7e:	2b01      	cmp	r3, #1
 800fc80:	d101      	bne.n	800fc86 <HAL_HalfDuplex_EnableReceiver+0x1a>
 800fc82:	2302      	movs	r3, #2
 800fc84:	e020      	b.n	800fcc8 <HAL_HalfDuplex_EnableReceiver+0x5c>
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	2201      	movs	r2, #1
 800fc8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	2224      	movs	r2, #36	@ 0x24
 800fc92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	681b      	ldr	r3, [r3, #0]
 800fc9a:	68db      	ldr	r3, [r3, #12]
 800fc9c:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800fc9e:	68fb      	ldr	r3, [r7, #12]
 800fca0:	f023 030c 	bic.w	r3, r3, #12
 800fca4:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	f043 0304 	orr.w	r3, r3, #4
 800fcac:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	68fa      	ldr	r2, [r7, #12]
 800fcb4:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	2220      	movs	r2, #32
 800fcba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	2200      	movs	r2, #0
 800fcc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800fcc6:	2300      	movs	r3, #0
}
 800fcc8:	4618      	mov	r0, r3
 800fcca:	3714      	adds	r7, #20
 800fccc:	46bd      	mov	sp, r7
 800fcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcd2:	4770      	bx	lr

0800fcd4 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 800fcd4:	b480      	push	{r7}
 800fcd6:	b085      	sub	sp, #20
 800fcd8:	af00      	add	r7, sp, #0
 800fcda:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 800fcdc:	2300      	movs	r3, #0
 800fcde:	60fb      	str	r3, [r7, #12]
 800fce0:	2300      	movs	r3, #0
 800fce2:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fcea:	b2db      	uxtb	r3, r3
 800fcec:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800fcf4:	b2db      	uxtb	r3, r3
 800fcf6:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	b2da      	uxtb	r2, r3
 800fcfc:	68bb      	ldr	r3, [r7, #8]
 800fcfe:	b2db      	uxtb	r3, r3
 800fd00:	4313      	orrs	r3, r2
 800fd02:	b2db      	uxtb	r3, r3
}
 800fd04:	4618      	mov	r0, r3
 800fd06:	3714      	adds	r7, #20
 800fd08:	46bd      	mov	sp, r7
 800fd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd0e:	4770      	bx	lr

0800fd10 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800fd10:	b480      	push	{r7}
 800fd12:	b083      	sub	sp, #12
 800fd14:	af00      	add	r7, sp, #0
 800fd16:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 800fd1c:	4618      	mov	r0, r3
 800fd1e:	370c      	adds	r7, #12
 800fd20:	46bd      	mov	sp, r7
 800fd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd26:	4770      	bx	lr

0800fd28 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800fd28:	b580      	push	{r7, lr}
 800fd2a:	b090      	sub	sp, #64	@ 0x40
 800fd2c:	af00      	add	r7, sp, #0
 800fd2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	681b      	ldr	r3, [r3, #0]
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d137      	bne.n	800fdb4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800fd44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd46:	2200      	movs	r2, #0
 800fd48:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fd4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	3314      	adds	r3, #20
 800fd50:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd54:	e853 3f00 	ldrex	r3, [r3]
 800fd58:	623b      	str	r3, [r7, #32]
   return(result);
 800fd5a:	6a3b      	ldr	r3, [r7, #32]
 800fd5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fd60:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fd62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd64:	681b      	ldr	r3, [r3, #0]
 800fd66:	3314      	adds	r3, #20
 800fd68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fd6a:	633a      	str	r2, [r7, #48]	@ 0x30
 800fd6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fd70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fd72:	e841 2300 	strex	r3, r2, [r1]
 800fd76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fd78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d1e5      	bne.n	800fd4a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fd7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd80:	681b      	ldr	r3, [r3, #0]
 800fd82:	330c      	adds	r3, #12
 800fd84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd86:	693b      	ldr	r3, [r7, #16]
 800fd88:	e853 3f00 	ldrex	r3, [r3]
 800fd8c:	60fb      	str	r3, [r7, #12]
   return(result);
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fd94:	637b      	str	r3, [r7, #52]	@ 0x34
 800fd96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	330c      	adds	r3, #12
 800fd9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fd9e:	61fa      	str	r2, [r7, #28]
 800fda0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fda2:	69b9      	ldr	r1, [r7, #24]
 800fda4:	69fa      	ldr	r2, [r7, #28]
 800fda6:	e841 2300 	strex	r3, r2, [r1]
 800fdaa:	617b      	str	r3, [r7, #20]
   return(result);
 800fdac:	697b      	ldr	r3, [r7, #20]
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d1e5      	bne.n	800fd7e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fdb2:	e002      	b.n	800fdba <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800fdb4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800fdb6:	f7ff fe0f 	bl	800f9d8 <HAL_UART_TxCpltCallback>
}
 800fdba:	bf00      	nop
 800fdbc:	3740      	adds	r7, #64	@ 0x40
 800fdbe:	46bd      	mov	sp, r7
 800fdc0:	bd80      	pop	{r7, pc}

0800fdc2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fdc2:	b580      	push	{r7, lr}
 800fdc4:	b084      	sub	sp, #16
 800fdc6:	af00      	add	r7, sp, #0
 800fdc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdce:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800fdd0:	68f8      	ldr	r0, [r7, #12]
 800fdd2:	f7ff fe0b 	bl	800f9ec <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fdd6:	bf00      	nop
 800fdd8:	3710      	adds	r7, #16
 800fdda:	46bd      	mov	sp, r7
 800fddc:	bd80      	pop	{r7, pc}

0800fdde <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800fdde:	b580      	push	{r7, lr}
 800fde0:	b09c      	sub	sp, #112	@ 0x70
 800fde2:	af00      	add	r7, sp, #0
 800fde4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdea:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	681b      	ldr	r3, [r3, #0]
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d172      	bne.n	800fee0 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800fdfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fdfc:	2200      	movs	r2, #0
 800fdfe:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fe00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	330c      	adds	r3, #12
 800fe06:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fe0a:	e853 3f00 	ldrex	r3, [r3]
 800fe0e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fe10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fe12:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fe16:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fe18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe1a:	681b      	ldr	r3, [r3, #0]
 800fe1c:	330c      	adds	r3, #12
 800fe1e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800fe20:	65ba      	str	r2, [r7, #88]	@ 0x58
 800fe22:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe24:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fe26:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fe28:	e841 2300 	strex	r3, r2, [r1]
 800fe2c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fe2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d1e5      	bne.n	800fe00 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fe34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	3314      	adds	r3, #20
 800fe3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe3e:	e853 3f00 	ldrex	r3, [r3]
 800fe42:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fe44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe46:	f023 0301 	bic.w	r3, r3, #1
 800fe4a:	667b      	str	r3, [r7, #100]	@ 0x64
 800fe4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	3314      	adds	r3, #20
 800fe52:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800fe54:	647a      	str	r2, [r7, #68]	@ 0x44
 800fe56:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fe5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fe5c:	e841 2300 	strex	r3, r2, [r1]
 800fe60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fe62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d1e5      	bne.n	800fe34 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fe68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	3314      	adds	r3, #20
 800fe6e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe72:	e853 3f00 	ldrex	r3, [r3]
 800fe76:	623b      	str	r3, [r7, #32]
   return(result);
 800fe78:	6a3b      	ldr	r3, [r7, #32]
 800fe7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fe7e:	663b      	str	r3, [r7, #96]	@ 0x60
 800fe80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	3314      	adds	r3, #20
 800fe86:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800fe88:	633a      	str	r2, [r7, #48]	@ 0x30
 800fe8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fe8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe90:	e841 2300 	strex	r3, r2, [r1]
 800fe94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fe96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	d1e5      	bne.n	800fe68 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800fe9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe9e:	2220      	movs	r2, #32
 800fea0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fea4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fea8:	2b01      	cmp	r3, #1
 800feaa:	d119      	bne.n	800fee0 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800feac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	330c      	adds	r3, #12
 800feb2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800feb4:	693b      	ldr	r3, [r7, #16]
 800feb6:	e853 3f00 	ldrex	r3, [r3]
 800feba:	60fb      	str	r3, [r7, #12]
   return(result);
 800febc:	68fb      	ldr	r3, [r7, #12]
 800febe:	f023 0310 	bic.w	r3, r3, #16
 800fec2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fec4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	330c      	adds	r3, #12
 800feca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800fecc:	61fa      	str	r2, [r7, #28]
 800fece:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fed0:	69b9      	ldr	r1, [r7, #24]
 800fed2:	69fa      	ldr	r2, [r7, #28]
 800fed4:	e841 2300 	strex	r3, r2, [r1]
 800fed8:	617b      	str	r3, [r7, #20]
   return(result);
 800feda:	697b      	ldr	r3, [r7, #20]
 800fedc:	2b00      	cmp	r3, #0
 800fede:	d1e5      	bne.n	800feac <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fee0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fee2:	2200      	movs	r2, #0
 800fee4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fee6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800feea:	2b01      	cmp	r3, #1
 800feec:	d106      	bne.n	800fefc <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800feee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fef0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800fef2:	4619      	mov	r1, r3
 800fef4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fef6:	f7ff fdbf 	bl	800fa78 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fefa:	e002      	b.n	800ff02 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800fefc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fefe:	f7f0 fc79 	bl	80007f4 <HAL_UART_RxCpltCallback>
}
 800ff02:	bf00      	nop
 800ff04:	3770      	adds	r7, #112	@ 0x70
 800ff06:	46bd      	mov	sp, r7
 800ff08:	bd80      	pop	{r7, pc}

0800ff0a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ff0a:	b580      	push	{r7, lr}
 800ff0c:	b084      	sub	sp, #16
 800ff0e:	af00      	add	r7, sp, #0
 800ff10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff16:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ff18:	68fb      	ldr	r3, [r7, #12]
 800ff1a:	2201      	movs	r2, #1
 800ff1c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ff1e:	68fb      	ldr	r3, [r7, #12]
 800ff20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ff22:	2b01      	cmp	r3, #1
 800ff24:	d108      	bne.n	800ff38 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ff2a:	085b      	lsrs	r3, r3, #1
 800ff2c:	b29b      	uxth	r3, r3
 800ff2e:	4619      	mov	r1, r3
 800ff30:	68f8      	ldr	r0, [r7, #12]
 800ff32:	f7ff fda1 	bl	800fa78 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ff36:	e002      	b.n	800ff3e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800ff38:	68f8      	ldr	r0, [r7, #12]
 800ff3a:	f7ff fd6b 	bl	800fa14 <HAL_UART_RxHalfCpltCallback>
}
 800ff3e:	bf00      	nop
 800ff40:	3710      	adds	r7, #16
 800ff42:	46bd      	mov	sp, r7
 800ff44:	bd80      	pop	{r7, pc}

0800ff46 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ff46:	b580      	push	{r7, lr}
 800ff48:	b084      	sub	sp, #16
 800ff4a:	af00      	add	r7, sp, #0
 800ff4c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800ff4e:	2300      	movs	r3, #0
 800ff50:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff56:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800ff58:	68bb      	ldr	r3, [r7, #8]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	695b      	ldr	r3, [r3, #20]
 800ff5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ff62:	2b80      	cmp	r3, #128	@ 0x80
 800ff64:	bf0c      	ite	eq
 800ff66:	2301      	moveq	r3, #1
 800ff68:	2300      	movne	r3, #0
 800ff6a:	b2db      	uxtb	r3, r3
 800ff6c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800ff6e:	68bb      	ldr	r3, [r7, #8]
 800ff70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ff74:	b2db      	uxtb	r3, r3
 800ff76:	2b21      	cmp	r3, #33	@ 0x21
 800ff78:	d108      	bne.n	800ff8c <UART_DMAError+0x46>
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d005      	beq.n	800ff8c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800ff80:	68bb      	ldr	r3, [r7, #8]
 800ff82:	2200      	movs	r2, #0
 800ff84:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800ff86:	68b8      	ldr	r0, [r7, #8]
 800ff88:	f000 f954 	bl	8010234 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ff8c:	68bb      	ldr	r3, [r7, #8]
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	695b      	ldr	r3, [r3, #20]
 800ff92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ff96:	2b40      	cmp	r3, #64	@ 0x40
 800ff98:	bf0c      	ite	eq
 800ff9a:	2301      	moveq	r3, #1
 800ff9c:	2300      	movne	r3, #0
 800ff9e:	b2db      	uxtb	r3, r3
 800ffa0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800ffa2:	68bb      	ldr	r3, [r7, #8]
 800ffa4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ffa8:	b2db      	uxtb	r3, r3
 800ffaa:	2b22      	cmp	r3, #34	@ 0x22
 800ffac:	d108      	bne.n	800ffc0 <UART_DMAError+0x7a>
 800ffae:	68fb      	ldr	r3, [r7, #12]
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d005      	beq.n	800ffc0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800ffb4:	68bb      	ldr	r3, [r7, #8]
 800ffb6:	2200      	movs	r2, #0
 800ffb8:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800ffba:	68b8      	ldr	r0, [r7, #8]
 800ffbc:	f000 f962 	bl	8010284 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ffc0:	68bb      	ldr	r3, [r7, #8]
 800ffc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ffc4:	f043 0210 	orr.w	r2, r3, #16
 800ffc8:	68bb      	ldr	r3, [r7, #8]
 800ffca:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ffcc:	68b8      	ldr	r0, [r7, #8]
 800ffce:	f7ff fd2b 	bl	800fa28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ffd2:	bf00      	nop
 800ffd4:	3710      	adds	r7, #16
 800ffd6:	46bd      	mov	sp, r7
 800ffd8:	bd80      	pop	{r7, pc}

0800ffda <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800ffda:	b580      	push	{r7, lr}
 800ffdc:	b086      	sub	sp, #24
 800ffde:	af00      	add	r7, sp, #0
 800ffe0:	60f8      	str	r0, [r7, #12]
 800ffe2:	60b9      	str	r1, [r7, #8]
 800ffe4:	603b      	str	r3, [r7, #0]
 800ffe6:	4613      	mov	r3, r2
 800ffe8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ffea:	e03b      	b.n	8010064 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ffec:	6a3b      	ldr	r3, [r7, #32]
 800ffee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fff2:	d037      	beq.n	8010064 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fff4:	f7f1 f826 	bl	8001044 <HAL_GetTick>
 800fff8:	4602      	mov	r2, r0
 800fffa:	683b      	ldr	r3, [r7, #0]
 800fffc:	1ad3      	subs	r3, r2, r3
 800fffe:	6a3a      	ldr	r2, [r7, #32]
 8010000:	429a      	cmp	r2, r3
 8010002:	d302      	bcc.n	801000a <UART_WaitOnFlagUntilTimeout+0x30>
 8010004:	6a3b      	ldr	r3, [r7, #32]
 8010006:	2b00      	cmp	r3, #0
 8010008:	d101      	bne.n	801000e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801000a:	2303      	movs	r3, #3
 801000c:	e03a      	b.n	8010084 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	68db      	ldr	r3, [r3, #12]
 8010014:	f003 0304 	and.w	r3, r3, #4
 8010018:	2b00      	cmp	r3, #0
 801001a:	d023      	beq.n	8010064 <UART_WaitOnFlagUntilTimeout+0x8a>
 801001c:	68bb      	ldr	r3, [r7, #8]
 801001e:	2b80      	cmp	r3, #128	@ 0x80
 8010020:	d020      	beq.n	8010064 <UART_WaitOnFlagUntilTimeout+0x8a>
 8010022:	68bb      	ldr	r3, [r7, #8]
 8010024:	2b40      	cmp	r3, #64	@ 0x40
 8010026:	d01d      	beq.n	8010064 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	f003 0308 	and.w	r3, r3, #8
 8010032:	2b08      	cmp	r3, #8
 8010034:	d116      	bne.n	8010064 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8010036:	2300      	movs	r3, #0
 8010038:	617b      	str	r3, [r7, #20]
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	681b      	ldr	r3, [r3, #0]
 801003e:	681b      	ldr	r3, [r3, #0]
 8010040:	617b      	str	r3, [r7, #20]
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	685b      	ldr	r3, [r3, #4]
 8010048:	617b      	str	r3, [r7, #20]
 801004a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801004c:	68f8      	ldr	r0, [r7, #12]
 801004e:	f000 f919 	bl	8010284 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	2208      	movs	r2, #8
 8010056:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	2200      	movs	r2, #0
 801005c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8010060:	2301      	movs	r3, #1
 8010062:	e00f      	b.n	8010084 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	681a      	ldr	r2, [r3, #0]
 801006a:	68bb      	ldr	r3, [r7, #8]
 801006c:	4013      	ands	r3, r2
 801006e:	68ba      	ldr	r2, [r7, #8]
 8010070:	429a      	cmp	r2, r3
 8010072:	bf0c      	ite	eq
 8010074:	2301      	moveq	r3, #1
 8010076:	2300      	movne	r3, #0
 8010078:	b2db      	uxtb	r3, r3
 801007a:	461a      	mov	r2, r3
 801007c:	79fb      	ldrb	r3, [r7, #7]
 801007e:	429a      	cmp	r2, r3
 8010080:	d0b4      	beq.n	800ffec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010082:	2300      	movs	r3, #0
}
 8010084:	4618      	mov	r0, r3
 8010086:	3718      	adds	r7, #24
 8010088:	46bd      	mov	sp, r7
 801008a:	bd80      	pop	{r7, pc}

0801008c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801008c:	b480      	push	{r7}
 801008e:	b085      	sub	sp, #20
 8010090:	af00      	add	r7, sp, #0
 8010092:	60f8      	str	r0, [r7, #12]
 8010094:	60b9      	str	r1, [r7, #8]
 8010096:	4613      	mov	r3, r2
 8010098:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801009a:	68fb      	ldr	r3, [r7, #12]
 801009c:	68ba      	ldr	r2, [r7, #8]
 801009e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	88fa      	ldrh	r2, [r7, #6]
 80100a4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80100a6:	68fb      	ldr	r3, [r7, #12]
 80100a8:	88fa      	ldrh	r2, [r7, #6]
 80100aa:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80100ac:	68fb      	ldr	r3, [r7, #12]
 80100ae:	2200      	movs	r2, #0
 80100b0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	2222      	movs	r2, #34	@ 0x22
 80100b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80100ba:	68fb      	ldr	r3, [r7, #12]
 80100bc:	691b      	ldr	r3, [r3, #16]
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d007      	beq.n	80100d2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	68da      	ldr	r2, [r3, #12]
 80100c8:	68fb      	ldr	r3, [r7, #12]
 80100ca:	681b      	ldr	r3, [r3, #0]
 80100cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80100d0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	695a      	ldr	r2, [r3, #20]
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	f042 0201 	orr.w	r2, r2, #1
 80100e0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	68da      	ldr	r2, [r3, #12]
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	681b      	ldr	r3, [r3, #0]
 80100ec:	f042 0220 	orr.w	r2, r2, #32
 80100f0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80100f2:	2300      	movs	r3, #0
}
 80100f4:	4618      	mov	r0, r3
 80100f6:	3714      	adds	r7, #20
 80100f8:	46bd      	mov	sp, r7
 80100fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100fe:	4770      	bx	lr

08010100 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010100:	b580      	push	{r7, lr}
 8010102:	b098      	sub	sp, #96	@ 0x60
 8010104:	af00      	add	r7, sp, #0
 8010106:	60f8      	str	r0, [r7, #12]
 8010108:	60b9      	str	r1, [r7, #8]
 801010a:	4613      	mov	r3, r2
 801010c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 801010e:	68ba      	ldr	r2, [r7, #8]
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8010114:	68fb      	ldr	r3, [r7, #12]
 8010116:	88fa      	ldrh	r2, [r7, #6]
 8010118:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	2200      	movs	r2, #0
 801011e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	2222      	movs	r2, #34	@ 0x22
 8010124:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010128:	68fb      	ldr	r3, [r7, #12]
 801012a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801012c:	4a3e      	ldr	r2, [pc, #248]	@ (8010228 <UART_Start_Receive_DMA+0x128>)
 801012e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010130:	68fb      	ldr	r3, [r7, #12]
 8010132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010134:	4a3d      	ldr	r2, [pc, #244]	@ (801022c <UART_Start_Receive_DMA+0x12c>)
 8010136:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801013c:	4a3c      	ldr	r2, [pc, #240]	@ (8010230 <UART_Start_Receive_DMA+0x130>)
 801013e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8010140:	68fb      	ldr	r3, [r7, #12]
 8010142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010144:	2200      	movs	r2, #0
 8010146:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8010148:	f107 0308 	add.w	r3, r7, #8
 801014c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8010152:	68fb      	ldr	r3, [r7, #12]
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	3304      	adds	r3, #4
 8010158:	4619      	mov	r1, r3
 801015a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801015c:	681a      	ldr	r2, [r3, #0]
 801015e:	88fb      	ldrh	r3, [r7, #6]
 8010160:	f7f2 fa47 	bl	80025f2 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8010164:	2300      	movs	r3, #0
 8010166:	613b      	str	r3, [r7, #16]
 8010168:	68fb      	ldr	r3, [r7, #12]
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	681b      	ldr	r3, [r3, #0]
 801016e:	613b      	str	r3, [r7, #16]
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	681b      	ldr	r3, [r3, #0]
 8010174:	685b      	ldr	r3, [r3, #4]
 8010176:	613b      	str	r3, [r7, #16]
 8010178:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 801017a:	68fb      	ldr	r3, [r7, #12]
 801017c:	691b      	ldr	r3, [r3, #16]
 801017e:	2b00      	cmp	r3, #0
 8010180:	d019      	beq.n	80101b6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	330c      	adds	r3, #12
 8010188:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801018a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801018c:	e853 3f00 	ldrex	r3, [r3]
 8010190:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010192:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010194:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010198:	65bb      	str	r3, [r7, #88]	@ 0x58
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	330c      	adds	r3, #12
 80101a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80101a2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80101a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101a6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80101a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80101aa:	e841 2300 	strex	r3, r2, [r1]
 80101ae:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80101b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d1e5      	bne.n	8010182 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80101b6:	68fb      	ldr	r3, [r7, #12]
 80101b8:	681b      	ldr	r3, [r3, #0]
 80101ba:	3314      	adds	r3, #20
 80101bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101c0:	e853 3f00 	ldrex	r3, [r3]
 80101c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80101c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101c8:	f043 0301 	orr.w	r3, r3, #1
 80101cc:	657b      	str	r3, [r7, #84]	@ 0x54
 80101ce:	68fb      	ldr	r3, [r7, #12]
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	3314      	adds	r3, #20
 80101d4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80101d6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80101d8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101da:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80101dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80101de:	e841 2300 	strex	r3, r2, [r1]
 80101e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80101e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d1e5      	bne.n	80101b6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80101ea:	68fb      	ldr	r3, [r7, #12]
 80101ec:	681b      	ldr	r3, [r3, #0]
 80101ee:	3314      	adds	r3, #20
 80101f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101f2:	69bb      	ldr	r3, [r7, #24]
 80101f4:	e853 3f00 	ldrex	r3, [r3]
 80101f8:	617b      	str	r3, [r7, #20]
   return(result);
 80101fa:	697b      	ldr	r3, [r7, #20]
 80101fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010200:	653b      	str	r3, [r7, #80]	@ 0x50
 8010202:	68fb      	ldr	r3, [r7, #12]
 8010204:	681b      	ldr	r3, [r3, #0]
 8010206:	3314      	adds	r3, #20
 8010208:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801020a:	627a      	str	r2, [r7, #36]	@ 0x24
 801020c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801020e:	6a39      	ldr	r1, [r7, #32]
 8010210:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010212:	e841 2300 	strex	r3, r2, [r1]
 8010216:	61fb      	str	r3, [r7, #28]
   return(result);
 8010218:	69fb      	ldr	r3, [r7, #28]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d1e5      	bne.n	80101ea <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 801021e:	2300      	movs	r3, #0
}
 8010220:	4618      	mov	r0, r3
 8010222:	3760      	adds	r7, #96	@ 0x60
 8010224:	46bd      	mov	sp, r7
 8010226:	bd80      	pop	{r7, pc}
 8010228:	0800fddf 	.word	0x0800fddf
 801022c:	0800ff0b 	.word	0x0800ff0b
 8010230:	0800ff47 	.word	0x0800ff47

08010234 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010234:	b480      	push	{r7}
 8010236:	b089      	sub	sp, #36	@ 0x24
 8010238:	af00      	add	r7, sp, #0
 801023a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	681b      	ldr	r3, [r3, #0]
 8010240:	330c      	adds	r3, #12
 8010242:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	e853 3f00 	ldrex	r3, [r3]
 801024a:	60bb      	str	r3, [r7, #8]
   return(result);
 801024c:	68bb      	ldr	r3, [r7, #8]
 801024e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8010252:	61fb      	str	r3, [r7, #28]
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	681b      	ldr	r3, [r3, #0]
 8010258:	330c      	adds	r3, #12
 801025a:	69fa      	ldr	r2, [r7, #28]
 801025c:	61ba      	str	r2, [r7, #24]
 801025e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010260:	6979      	ldr	r1, [r7, #20]
 8010262:	69ba      	ldr	r2, [r7, #24]
 8010264:	e841 2300 	strex	r3, r2, [r1]
 8010268:	613b      	str	r3, [r7, #16]
   return(result);
 801026a:	693b      	ldr	r3, [r7, #16]
 801026c:	2b00      	cmp	r3, #0
 801026e:	d1e5      	bne.n	801023c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	2220      	movs	r2, #32
 8010274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8010278:	bf00      	nop
 801027a:	3724      	adds	r7, #36	@ 0x24
 801027c:	46bd      	mov	sp, r7
 801027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010282:	4770      	bx	lr

08010284 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010284:	b480      	push	{r7}
 8010286:	b095      	sub	sp, #84	@ 0x54
 8010288:	af00      	add	r7, sp, #0
 801028a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	330c      	adds	r3, #12
 8010292:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010294:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010296:	e853 3f00 	ldrex	r3, [r3]
 801029a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801029c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801029e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80102a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	330c      	adds	r3, #12
 80102aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80102ac:	643a      	str	r2, [r7, #64]	@ 0x40
 80102ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80102b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80102b4:	e841 2300 	strex	r3, r2, [r1]
 80102b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80102ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d1e5      	bne.n	801028c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	3314      	adds	r3, #20
 80102c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102c8:	6a3b      	ldr	r3, [r7, #32]
 80102ca:	e853 3f00 	ldrex	r3, [r3]
 80102ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80102d0:	69fb      	ldr	r3, [r7, #28]
 80102d2:	f023 0301 	bic.w	r3, r3, #1
 80102d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	3314      	adds	r3, #20
 80102de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80102e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80102e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80102e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80102e8:	e841 2300 	strex	r3, r2, [r1]
 80102ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80102ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d1e5      	bne.n	80102c0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80102f8:	2b01      	cmp	r3, #1
 80102fa:	d119      	bne.n	8010330 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80102fc:	687b      	ldr	r3, [r7, #4]
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	330c      	adds	r3, #12
 8010302:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	e853 3f00 	ldrex	r3, [r3]
 801030a:	60bb      	str	r3, [r7, #8]
   return(result);
 801030c:	68bb      	ldr	r3, [r7, #8]
 801030e:	f023 0310 	bic.w	r3, r3, #16
 8010312:	647b      	str	r3, [r7, #68]	@ 0x44
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	330c      	adds	r3, #12
 801031a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801031c:	61ba      	str	r2, [r7, #24]
 801031e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010320:	6979      	ldr	r1, [r7, #20]
 8010322:	69ba      	ldr	r2, [r7, #24]
 8010324:	e841 2300 	strex	r3, r2, [r1]
 8010328:	613b      	str	r3, [r7, #16]
   return(result);
 801032a:	693b      	ldr	r3, [r7, #16]
 801032c:	2b00      	cmp	r3, #0
 801032e:	d1e5      	bne.n	80102fc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	2220      	movs	r2, #32
 8010334:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	2200      	movs	r2, #0
 801033c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 801033e:	bf00      	nop
 8010340:	3754      	adds	r7, #84	@ 0x54
 8010342:	46bd      	mov	sp, r7
 8010344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010348:	4770      	bx	lr

0801034a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801034a:	b580      	push	{r7, lr}
 801034c:	b084      	sub	sp, #16
 801034e:	af00      	add	r7, sp, #0
 8010350:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010356:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8010358:	68fb      	ldr	r3, [r7, #12]
 801035a:	2200      	movs	r2, #0
 801035c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	2200      	movs	r2, #0
 8010362:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010364:	68f8      	ldr	r0, [r7, #12]
 8010366:	f7ff fb5f 	bl	800fa28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801036a:	bf00      	nop
 801036c:	3710      	adds	r7, #16
 801036e:	46bd      	mov	sp, r7
 8010370:	bd80      	pop	{r7, pc}

08010372 <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8010372:	b580      	push	{r7, lr}
 8010374:	b084      	sub	sp, #16
 8010376:	af00      	add	r7, sp, #0
 8010378:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801037e:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 8010380:	68fb      	ldr	r3, [r7, #12]
 8010382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010384:	2200      	movs	r2, #0
 8010386:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 8010388:	68fb      	ldr	r3, [r7, #12]
 801038a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801038c:	2b00      	cmp	r3, #0
 801038e:	d004      	beq.n	801039a <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 8010390:	68fb      	ldr	r3, [r7, #12]
 8010392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010394:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010396:	2b00      	cmp	r3, #0
 8010398:	d117      	bne.n	80103ca <UART_DMATxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	2200      	movs	r2, #0
 801039e:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	2200      	movs	r2, #0
 80103a4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80103a6:	68fb      	ldr	r3, [r7, #12]
 80103a8:	2200      	movs	r2, #0
 80103aa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80103ac:	68fb      	ldr	r3, [r7, #12]
 80103ae:	2220      	movs	r2, #32
 80103b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80103b4:	68fb      	ldr	r3, [r7, #12]
 80103b6:	2220      	movs	r2, #32
 80103b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80103bc:	68fb      	ldr	r3, [r7, #12]
 80103be:	2200      	movs	r2, #0
 80103c0:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 80103c2:	68f8      	ldr	r0, [r7, #12]
 80103c4:	f7ff fb3a 	bl	800fa3c <HAL_UART_AbortCpltCallback>
 80103c8:	e000      	b.n	80103cc <UART_DMATxAbortCallback+0x5a>
      return;
 80103ca:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80103cc:	3710      	adds	r7, #16
 80103ce:	46bd      	mov	sp, r7
 80103d0:	bd80      	pop	{r7, pc}

080103d2 <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 80103d2:	b580      	push	{r7, lr}
 80103d4:	b084      	sub	sp, #16
 80103d6:	af00      	add	r7, sp, #0
 80103d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80103de:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80103e4:	2200      	movs	r2, #0
 80103e6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 80103e8:	68fb      	ldr	r3, [r7, #12]
 80103ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d004      	beq.n	80103fa <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80103f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d117      	bne.n	801042a <UART_DMARxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 80103fa:	68fb      	ldr	r3, [r7, #12]
 80103fc:	2200      	movs	r2, #0
 80103fe:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 8010400:	68fb      	ldr	r3, [r7, #12]
 8010402:	2200      	movs	r2, #0
 8010404:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	2200      	movs	r2, #0
 801040a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 801040c:	68fb      	ldr	r3, [r7, #12]
 801040e:	2220      	movs	r2, #32
 8010410:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8010414:	68fb      	ldr	r3, [r7, #12]
 8010416:	2220      	movs	r2, #32
 8010418:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801041c:	68fb      	ldr	r3, [r7, #12]
 801041e:	2200      	movs	r2, #0
 8010420:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8010422:	68f8      	ldr	r0, [r7, #12]
 8010424:	f7ff fb0a 	bl	800fa3c <HAL_UART_AbortCpltCallback>
 8010428:	e000      	b.n	801042c <UART_DMARxAbortCallback+0x5a>
      return;
 801042a:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801042c:	3710      	adds	r7, #16
 801042e:	46bd      	mov	sp, r7
 8010430:	bd80      	pop	{r7, pc}

08010432 <UART_DMATxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8010432:	b580      	push	{r7, lr}
 8010434:	b084      	sub	sp, #16
 8010436:	af00      	add	r7, sp, #0
 8010438:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801043e:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0x00U;
 8010440:	68fb      	ldr	r3, [r7, #12]
 8010442:	2200      	movs	r2, #0
 8010444:	84da      	strh	r2, [r3, #38]	@ 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	2220      	movs	r2, #32
 801044a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 801044e:	68f8      	ldr	r0, [r7, #12]
 8010450:	f7ff fafe 	bl	800fa50 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010454:	bf00      	nop
 8010456:	3710      	adds	r7, #16
 8010458:	46bd      	mov	sp, r7
 801045a:	bd80      	pop	{r7, pc}

0801045c <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 801045c:	b580      	push	{r7, lr}
 801045e:	b084      	sub	sp, #16
 8010460:	af00      	add	r7, sp, #0
 8010462:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010468:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 801046a:	68fb      	ldr	r3, [r7, #12]
 801046c:	2200      	movs	r2, #0
 801046e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010470:	68fb      	ldr	r3, [r7, #12]
 8010472:	2220      	movs	r2, #32
 8010474:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	2200      	movs	r2, #0
 801047c:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 801047e:	68f8      	ldr	r0, [r7, #12]
 8010480:	f7ff faf0 	bl	800fa64 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010484:	bf00      	nop
 8010486:	3710      	adds	r7, #16
 8010488:	46bd      	mov	sp, r7
 801048a:	bd80      	pop	{r7, pc}

0801048c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 801048c:	b480      	push	{r7}
 801048e:	b085      	sub	sp, #20
 8010490:	af00      	add	r7, sp, #0
 8010492:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801049a:	b2db      	uxtb	r3, r3
 801049c:	2b21      	cmp	r3, #33	@ 0x21
 801049e:	d13e      	bne.n	801051e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	689b      	ldr	r3, [r3, #8]
 80104a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80104a8:	d114      	bne.n	80104d4 <UART_Transmit_IT+0x48>
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	691b      	ldr	r3, [r3, #16]
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d110      	bne.n	80104d4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	6a1b      	ldr	r3, [r3, #32]
 80104b6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80104b8:	68fb      	ldr	r3, [r7, #12]
 80104ba:	881b      	ldrh	r3, [r3, #0]
 80104bc:	461a      	mov	r2, r3
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	681b      	ldr	r3, [r3, #0]
 80104c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80104c6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	6a1b      	ldr	r3, [r3, #32]
 80104cc:	1c9a      	adds	r2, r3, #2
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	621a      	str	r2, [r3, #32]
 80104d2:	e008      	b.n	80104e6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	6a1b      	ldr	r3, [r3, #32]
 80104d8:	1c59      	adds	r1, r3, #1
 80104da:	687a      	ldr	r2, [r7, #4]
 80104dc:	6211      	str	r1, [r2, #32]
 80104de:	781a      	ldrb	r2, [r3, #0]
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80104ea:	b29b      	uxth	r3, r3
 80104ec:	3b01      	subs	r3, #1
 80104ee:	b29b      	uxth	r3, r3
 80104f0:	687a      	ldr	r2, [r7, #4]
 80104f2:	4619      	mov	r1, r3
 80104f4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d10f      	bne.n	801051a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	68da      	ldr	r2, [r3, #12]
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	681b      	ldr	r3, [r3, #0]
 8010504:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8010508:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	681b      	ldr	r3, [r3, #0]
 801050e:	68da      	ldr	r2, [r3, #12]
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010518:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 801051a:	2300      	movs	r3, #0
 801051c:	e000      	b.n	8010520 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 801051e:	2302      	movs	r3, #2
  }
}
 8010520:	4618      	mov	r0, r3
 8010522:	3714      	adds	r7, #20
 8010524:	46bd      	mov	sp, r7
 8010526:	f85d 7b04 	ldr.w	r7, [sp], #4
 801052a:	4770      	bx	lr

0801052c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801052c:	b580      	push	{r7, lr}
 801052e:	b082      	sub	sp, #8
 8010530:	af00      	add	r7, sp, #0
 8010532:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	68da      	ldr	r2, [r3, #12]
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8010542:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	2220      	movs	r2, #32
 8010548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801054c:	6878      	ldr	r0, [r7, #4]
 801054e:	f7ff fa43 	bl	800f9d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8010552:	2300      	movs	r3, #0
}
 8010554:	4618      	mov	r0, r3
 8010556:	3708      	adds	r7, #8
 8010558:	46bd      	mov	sp, r7
 801055a:	bd80      	pop	{r7, pc}

0801055c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 801055c:	b580      	push	{r7, lr}
 801055e:	b08c      	sub	sp, #48	@ 0x30
 8010560:	af00      	add	r7, sp, #0
 8010562:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801056a:	b2db      	uxtb	r3, r3
 801056c:	2b22      	cmp	r3, #34	@ 0x22
 801056e:	f040 80ae 	bne.w	80106ce <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	689b      	ldr	r3, [r3, #8]
 8010576:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801057a:	d117      	bne.n	80105ac <UART_Receive_IT+0x50>
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	691b      	ldr	r3, [r3, #16]
 8010580:	2b00      	cmp	r3, #0
 8010582:	d113      	bne.n	80105ac <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8010584:	2300      	movs	r3, #0
 8010586:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801058c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	681b      	ldr	r3, [r3, #0]
 8010592:	685b      	ldr	r3, [r3, #4]
 8010594:	b29b      	uxth	r3, r3
 8010596:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801059a:	b29a      	uxth	r2, r3
 801059c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801059e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105a4:	1c9a      	adds	r2, r3, #2
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	629a      	str	r2, [r3, #40]	@ 0x28
 80105aa:	e026      	b.n	80105fa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80105b2:	2300      	movs	r3, #0
 80105b4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	689b      	ldr	r3, [r3, #8]
 80105ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80105be:	d007      	beq.n	80105d0 <UART_Receive_IT+0x74>
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	689b      	ldr	r3, [r3, #8]
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d10a      	bne.n	80105de <UART_Receive_IT+0x82>
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	691b      	ldr	r3, [r3, #16]
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d106      	bne.n	80105de <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	681b      	ldr	r3, [r3, #0]
 80105d4:	685b      	ldr	r3, [r3, #4]
 80105d6:	b2da      	uxtb	r2, r3
 80105d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105da:	701a      	strb	r2, [r3, #0]
 80105dc:	e008      	b.n	80105f0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	685b      	ldr	r3, [r3, #4]
 80105e4:	b2db      	uxtb	r3, r3
 80105e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80105ea:	b2da      	uxtb	r2, r3
 80105ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105ee:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80105f4:	1c5a      	adds	r2, r3, #1
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80105fe:	b29b      	uxth	r3, r3
 8010600:	3b01      	subs	r3, #1
 8010602:	b29b      	uxth	r3, r3
 8010604:	687a      	ldr	r2, [r7, #4]
 8010606:	4619      	mov	r1, r3
 8010608:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 801060a:	2b00      	cmp	r3, #0
 801060c:	d15d      	bne.n	80106ca <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	68da      	ldr	r2, [r3, #12]
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	f022 0220 	bic.w	r2, r2, #32
 801061c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	681b      	ldr	r3, [r3, #0]
 8010622:	68da      	ldr	r2, [r3, #12]
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	681b      	ldr	r3, [r3, #0]
 8010628:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 801062c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	681b      	ldr	r3, [r3, #0]
 8010632:	695a      	ldr	r2, [r3, #20]
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	f022 0201 	bic.w	r2, r2, #1
 801063c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	2220      	movs	r2, #32
 8010642:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	2200      	movs	r2, #0
 801064a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010650:	2b01      	cmp	r3, #1
 8010652:	d135      	bne.n	80106c0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	2200      	movs	r2, #0
 8010658:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	330c      	adds	r3, #12
 8010660:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010662:	697b      	ldr	r3, [r7, #20]
 8010664:	e853 3f00 	ldrex	r3, [r3]
 8010668:	613b      	str	r3, [r7, #16]
   return(result);
 801066a:	693b      	ldr	r3, [r7, #16]
 801066c:	f023 0310 	bic.w	r3, r3, #16
 8010670:	627b      	str	r3, [r7, #36]	@ 0x24
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	330c      	adds	r3, #12
 8010678:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801067a:	623a      	str	r2, [r7, #32]
 801067c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801067e:	69f9      	ldr	r1, [r7, #28]
 8010680:	6a3a      	ldr	r2, [r7, #32]
 8010682:	e841 2300 	strex	r3, r2, [r1]
 8010686:	61bb      	str	r3, [r7, #24]
   return(result);
 8010688:	69bb      	ldr	r3, [r7, #24]
 801068a:	2b00      	cmp	r3, #0
 801068c:	d1e5      	bne.n	801065a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	681b      	ldr	r3, [r3, #0]
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	f003 0310 	and.w	r3, r3, #16
 8010698:	2b10      	cmp	r3, #16
 801069a:	d10a      	bne.n	80106b2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 801069c:	2300      	movs	r3, #0
 801069e:	60fb      	str	r3, [r7, #12]
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	681b      	ldr	r3, [r3, #0]
 80106a6:	60fb      	str	r3, [r7, #12]
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	681b      	ldr	r3, [r3, #0]
 80106ac:	685b      	ldr	r3, [r3, #4]
 80106ae:	60fb      	str	r3, [r7, #12]
 80106b0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80106b6:	4619      	mov	r1, r3
 80106b8:	6878      	ldr	r0, [r7, #4]
 80106ba:	f7ff f9dd 	bl	800fa78 <HAL_UARTEx_RxEventCallback>
 80106be:	e002      	b.n	80106c6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80106c0:	6878      	ldr	r0, [r7, #4]
 80106c2:	f7f0 f897 	bl	80007f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80106c6:	2300      	movs	r3, #0
 80106c8:	e002      	b.n	80106d0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80106ca:	2300      	movs	r3, #0
 80106cc:	e000      	b.n	80106d0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80106ce:	2302      	movs	r3, #2
  }
}
 80106d0:	4618      	mov	r0, r3
 80106d2:	3730      	adds	r7, #48	@ 0x30
 80106d4:	46bd      	mov	sp, r7
 80106d6:	bd80      	pop	{r7, pc}

080106d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80106d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80106dc:	b0c0      	sub	sp, #256	@ 0x100
 80106de:	af00      	add	r7, sp, #0
 80106e0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80106e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	691b      	ldr	r3, [r3, #16]
 80106ec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80106f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80106f4:	68d9      	ldr	r1, [r3, #12]
 80106f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80106fa:	681a      	ldr	r2, [r3, #0]
 80106fc:	ea40 0301 	orr.w	r3, r0, r1
 8010700:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010706:	689a      	ldr	r2, [r3, #8]
 8010708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801070c:	691b      	ldr	r3, [r3, #16]
 801070e:	431a      	orrs	r2, r3
 8010710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010714:	695b      	ldr	r3, [r3, #20]
 8010716:	431a      	orrs	r2, r3
 8010718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801071c:	69db      	ldr	r3, [r3, #28]
 801071e:	4313      	orrs	r3, r2
 8010720:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8010724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010728:	681b      	ldr	r3, [r3, #0]
 801072a:	68db      	ldr	r3, [r3, #12]
 801072c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8010730:	f021 010c 	bic.w	r1, r1, #12
 8010734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010738:	681a      	ldr	r2, [r3, #0]
 801073a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 801073e:	430b      	orrs	r3, r1
 8010740:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8010742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010746:	681b      	ldr	r3, [r3, #0]
 8010748:	695b      	ldr	r3, [r3, #20]
 801074a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 801074e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010752:	6999      	ldr	r1, [r3, #24]
 8010754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010758:	681a      	ldr	r2, [r3, #0]
 801075a:	ea40 0301 	orr.w	r3, r0, r1
 801075e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8010760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010764:	681a      	ldr	r2, [r3, #0]
 8010766:	4b8f      	ldr	r3, [pc, #572]	@ (80109a4 <UART_SetConfig+0x2cc>)
 8010768:	429a      	cmp	r2, r3
 801076a:	d005      	beq.n	8010778 <UART_SetConfig+0xa0>
 801076c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010770:	681a      	ldr	r2, [r3, #0]
 8010772:	4b8d      	ldr	r3, [pc, #564]	@ (80109a8 <UART_SetConfig+0x2d0>)
 8010774:	429a      	cmp	r2, r3
 8010776:	d104      	bne.n	8010782 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8010778:	f7f3 fc38 	bl	8003fec <HAL_RCC_GetPCLK2Freq>
 801077c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8010780:	e003      	b.n	801078a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8010782:	f7f3 fc1f 	bl	8003fc4 <HAL_RCC_GetPCLK1Freq>
 8010786:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801078a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801078e:	69db      	ldr	r3, [r3, #28]
 8010790:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010794:	f040 810c 	bne.w	80109b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8010798:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801079c:	2200      	movs	r2, #0
 801079e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80107a2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80107a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80107aa:	4622      	mov	r2, r4
 80107ac:	462b      	mov	r3, r5
 80107ae:	1891      	adds	r1, r2, r2
 80107b0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80107b2:	415b      	adcs	r3, r3
 80107b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80107b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80107ba:	4621      	mov	r1, r4
 80107bc:	eb12 0801 	adds.w	r8, r2, r1
 80107c0:	4629      	mov	r1, r5
 80107c2:	eb43 0901 	adc.w	r9, r3, r1
 80107c6:	f04f 0200 	mov.w	r2, #0
 80107ca:	f04f 0300 	mov.w	r3, #0
 80107ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80107d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80107d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80107da:	4690      	mov	r8, r2
 80107dc:	4699      	mov	r9, r3
 80107de:	4623      	mov	r3, r4
 80107e0:	eb18 0303 	adds.w	r3, r8, r3
 80107e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80107e8:	462b      	mov	r3, r5
 80107ea:	eb49 0303 	adc.w	r3, r9, r3
 80107ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80107f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80107f6:	685b      	ldr	r3, [r3, #4]
 80107f8:	2200      	movs	r2, #0
 80107fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80107fe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8010802:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8010806:	460b      	mov	r3, r1
 8010808:	18db      	adds	r3, r3, r3
 801080a:	653b      	str	r3, [r7, #80]	@ 0x50
 801080c:	4613      	mov	r3, r2
 801080e:	eb42 0303 	adc.w	r3, r2, r3
 8010812:	657b      	str	r3, [r7, #84]	@ 0x54
 8010814:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8010818:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 801081c:	f000 ff2c 	bl	8011678 <__aeabi_uldivmod>
 8010820:	4602      	mov	r2, r0
 8010822:	460b      	mov	r3, r1
 8010824:	4b61      	ldr	r3, [pc, #388]	@ (80109ac <UART_SetConfig+0x2d4>)
 8010826:	fba3 2302 	umull	r2, r3, r3, r2
 801082a:	095b      	lsrs	r3, r3, #5
 801082c:	011c      	lsls	r4, r3, #4
 801082e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010832:	2200      	movs	r2, #0
 8010834:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010838:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 801083c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8010840:	4642      	mov	r2, r8
 8010842:	464b      	mov	r3, r9
 8010844:	1891      	adds	r1, r2, r2
 8010846:	64b9      	str	r1, [r7, #72]	@ 0x48
 8010848:	415b      	adcs	r3, r3
 801084a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801084c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8010850:	4641      	mov	r1, r8
 8010852:	eb12 0a01 	adds.w	sl, r2, r1
 8010856:	4649      	mov	r1, r9
 8010858:	eb43 0b01 	adc.w	fp, r3, r1
 801085c:	f04f 0200 	mov.w	r2, #0
 8010860:	f04f 0300 	mov.w	r3, #0
 8010864:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8010868:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 801086c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010870:	4692      	mov	sl, r2
 8010872:	469b      	mov	fp, r3
 8010874:	4643      	mov	r3, r8
 8010876:	eb1a 0303 	adds.w	r3, sl, r3
 801087a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801087e:	464b      	mov	r3, r9
 8010880:	eb4b 0303 	adc.w	r3, fp, r3
 8010884:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8010888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801088c:	685b      	ldr	r3, [r3, #4]
 801088e:	2200      	movs	r2, #0
 8010890:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8010894:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8010898:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 801089c:	460b      	mov	r3, r1
 801089e:	18db      	adds	r3, r3, r3
 80108a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80108a2:	4613      	mov	r3, r2
 80108a4:	eb42 0303 	adc.w	r3, r2, r3
 80108a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80108aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80108ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80108b2:	f000 fee1 	bl	8011678 <__aeabi_uldivmod>
 80108b6:	4602      	mov	r2, r0
 80108b8:	460b      	mov	r3, r1
 80108ba:	4611      	mov	r1, r2
 80108bc:	4b3b      	ldr	r3, [pc, #236]	@ (80109ac <UART_SetConfig+0x2d4>)
 80108be:	fba3 2301 	umull	r2, r3, r3, r1
 80108c2:	095b      	lsrs	r3, r3, #5
 80108c4:	2264      	movs	r2, #100	@ 0x64
 80108c6:	fb02 f303 	mul.w	r3, r2, r3
 80108ca:	1acb      	subs	r3, r1, r3
 80108cc:	00db      	lsls	r3, r3, #3
 80108ce:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80108d2:	4b36      	ldr	r3, [pc, #216]	@ (80109ac <UART_SetConfig+0x2d4>)
 80108d4:	fba3 2302 	umull	r2, r3, r3, r2
 80108d8:	095b      	lsrs	r3, r3, #5
 80108da:	005b      	lsls	r3, r3, #1
 80108dc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80108e0:	441c      	add	r4, r3
 80108e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80108e6:	2200      	movs	r2, #0
 80108e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80108ec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80108f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80108f4:	4642      	mov	r2, r8
 80108f6:	464b      	mov	r3, r9
 80108f8:	1891      	adds	r1, r2, r2
 80108fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80108fc:	415b      	adcs	r3, r3
 80108fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010900:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8010904:	4641      	mov	r1, r8
 8010906:	1851      	adds	r1, r2, r1
 8010908:	6339      	str	r1, [r7, #48]	@ 0x30
 801090a:	4649      	mov	r1, r9
 801090c:	414b      	adcs	r3, r1
 801090e:	637b      	str	r3, [r7, #52]	@ 0x34
 8010910:	f04f 0200 	mov.w	r2, #0
 8010914:	f04f 0300 	mov.w	r3, #0
 8010918:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 801091c:	4659      	mov	r1, fp
 801091e:	00cb      	lsls	r3, r1, #3
 8010920:	4651      	mov	r1, sl
 8010922:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8010926:	4651      	mov	r1, sl
 8010928:	00ca      	lsls	r2, r1, #3
 801092a:	4610      	mov	r0, r2
 801092c:	4619      	mov	r1, r3
 801092e:	4603      	mov	r3, r0
 8010930:	4642      	mov	r2, r8
 8010932:	189b      	adds	r3, r3, r2
 8010934:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010938:	464b      	mov	r3, r9
 801093a:	460a      	mov	r2, r1
 801093c:	eb42 0303 	adc.w	r3, r2, r3
 8010940:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010948:	685b      	ldr	r3, [r3, #4]
 801094a:	2200      	movs	r2, #0
 801094c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8010950:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8010954:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8010958:	460b      	mov	r3, r1
 801095a:	18db      	adds	r3, r3, r3
 801095c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801095e:	4613      	mov	r3, r2
 8010960:	eb42 0303 	adc.w	r3, r2, r3
 8010964:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010966:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 801096a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 801096e:	f000 fe83 	bl	8011678 <__aeabi_uldivmod>
 8010972:	4602      	mov	r2, r0
 8010974:	460b      	mov	r3, r1
 8010976:	4b0d      	ldr	r3, [pc, #52]	@ (80109ac <UART_SetConfig+0x2d4>)
 8010978:	fba3 1302 	umull	r1, r3, r3, r2
 801097c:	095b      	lsrs	r3, r3, #5
 801097e:	2164      	movs	r1, #100	@ 0x64
 8010980:	fb01 f303 	mul.w	r3, r1, r3
 8010984:	1ad3      	subs	r3, r2, r3
 8010986:	00db      	lsls	r3, r3, #3
 8010988:	3332      	adds	r3, #50	@ 0x32
 801098a:	4a08      	ldr	r2, [pc, #32]	@ (80109ac <UART_SetConfig+0x2d4>)
 801098c:	fba2 2303 	umull	r2, r3, r2, r3
 8010990:	095b      	lsrs	r3, r3, #5
 8010992:	f003 0207 	and.w	r2, r3, #7
 8010996:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	4422      	add	r2, r4
 801099e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80109a0:	e106      	b.n	8010bb0 <UART_SetConfig+0x4d8>
 80109a2:	bf00      	nop
 80109a4:	40011000 	.word	0x40011000
 80109a8:	40011400 	.word	0x40011400
 80109ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80109b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80109b4:	2200      	movs	r2, #0
 80109b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80109ba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80109be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80109c2:	4642      	mov	r2, r8
 80109c4:	464b      	mov	r3, r9
 80109c6:	1891      	adds	r1, r2, r2
 80109c8:	6239      	str	r1, [r7, #32]
 80109ca:	415b      	adcs	r3, r3
 80109cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80109ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80109d2:	4641      	mov	r1, r8
 80109d4:	1854      	adds	r4, r2, r1
 80109d6:	4649      	mov	r1, r9
 80109d8:	eb43 0501 	adc.w	r5, r3, r1
 80109dc:	f04f 0200 	mov.w	r2, #0
 80109e0:	f04f 0300 	mov.w	r3, #0
 80109e4:	00eb      	lsls	r3, r5, #3
 80109e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80109ea:	00e2      	lsls	r2, r4, #3
 80109ec:	4614      	mov	r4, r2
 80109ee:	461d      	mov	r5, r3
 80109f0:	4643      	mov	r3, r8
 80109f2:	18e3      	adds	r3, r4, r3
 80109f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80109f8:	464b      	mov	r3, r9
 80109fa:	eb45 0303 	adc.w	r3, r5, r3
 80109fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010a06:	685b      	ldr	r3, [r3, #4]
 8010a08:	2200      	movs	r2, #0
 8010a0a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010a0e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8010a12:	f04f 0200 	mov.w	r2, #0
 8010a16:	f04f 0300 	mov.w	r3, #0
 8010a1a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8010a1e:	4629      	mov	r1, r5
 8010a20:	008b      	lsls	r3, r1, #2
 8010a22:	4621      	mov	r1, r4
 8010a24:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8010a28:	4621      	mov	r1, r4
 8010a2a:	008a      	lsls	r2, r1, #2
 8010a2c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8010a30:	f000 fe22 	bl	8011678 <__aeabi_uldivmod>
 8010a34:	4602      	mov	r2, r0
 8010a36:	460b      	mov	r3, r1
 8010a38:	4b60      	ldr	r3, [pc, #384]	@ (8010bbc <UART_SetConfig+0x4e4>)
 8010a3a:	fba3 2302 	umull	r2, r3, r3, r2
 8010a3e:	095b      	lsrs	r3, r3, #5
 8010a40:	011c      	lsls	r4, r3, #4
 8010a42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010a46:	2200      	movs	r2, #0
 8010a48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010a4c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8010a50:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8010a54:	4642      	mov	r2, r8
 8010a56:	464b      	mov	r3, r9
 8010a58:	1891      	adds	r1, r2, r2
 8010a5a:	61b9      	str	r1, [r7, #24]
 8010a5c:	415b      	adcs	r3, r3
 8010a5e:	61fb      	str	r3, [r7, #28]
 8010a60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8010a64:	4641      	mov	r1, r8
 8010a66:	1851      	adds	r1, r2, r1
 8010a68:	6139      	str	r1, [r7, #16]
 8010a6a:	4649      	mov	r1, r9
 8010a6c:	414b      	adcs	r3, r1
 8010a6e:	617b      	str	r3, [r7, #20]
 8010a70:	f04f 0200 	mov.w	r2, #0
 8010a74:	f04f 0300 	mov.w	r3, #0
 8010a78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8010a7c:	4659      	mov	r1, fp
 8010a7e:	00cb      	lsls	r3, r1, #3
 8010a80:	4651      	mov	r1, sl
 8010a82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8010a86:	4651      	mov	r1, sl
 8010a88:	00ca      	lsls	r2, r1, #3
 8010a8a:	4610      	mov	r0, r2
 8010a8c:	4619      	mov	r1, r3
 8010a8e:	4603      	mov	r3, r0
 8010a90:	4642      	mov	r2, r8
 8010a92:	189b      	adds	r3, r3, r2
 8010a94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010a98:	464b      	mov	r3, r9
 8010a9a:	460a      	mov	r2, r1
 8010a9c:	eb42 0303 	adc.w	r3, r2, r3
 8010aa0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010aa8:	685b      	ldr	r3, [r3, #4]
 8010aaa:	2200      	movs	r2, #0
 8010aac:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010aae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8010ab0:	f04f 0200 	mov.w	r2, #0
 8010ab4:	f04f 0300 	mov.w	r3, #0
 8010ab8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8010abc:	4649      	mov	r1, r9
 8010abe:	008b      	lsls	r3, r1, #2
 8010ac0:	4641      	mov	r1, r8
 8010ac2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8010ac6:	4641      	mov	r1, r8
 8010ac8:	008a      	lsls	r2, r1, #2
 8010aca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8010ace:	f000 fdd3 	bl	8011678 <__aeabi_uldivmod>
 8010ad2:	4602      	mov	r2, r0
 8010ad4:	460b      	mov	r3, r1
 8010ad6:	4611      	mov	r1, r2
 8010ad8:	4b38      	ldr	r3, [pc, #224]	@ (8010bbc <UART_SetConfig+0x4e4>)
 8010ada:	fba3 2301 	umull	r2, r3, r3, r1
 8010ade:	095b      	lsrs	r3, r3, #5
 8010ae0:	2264      	movs	r2, #100	@ 0x64
 8010ae2:	fb02 f303 	mul.w	r3, r2, r3
 8010ae6:	1acb      	subs	r3, r1, r3
 8010ae8:	011b      	lsls	r3, r3, #4
 8010aea:	3332      	adds	r3, #50	@ 0x32
 8010aec:	4a33      	ldr	r2, [pc, #204]	@ (8010bbc <UART_SetConfig+0x4e4>)
 8010aee:	fba2 2303 	umull	r2, r3, r2, r3
 8010af2:	095b      	lsrs	r3, r3, #5
 8010af4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010af8:	441c      	add	r4, r3
 8010afa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010afe:	2200      	movs	r2, #0
 8010b00:	673b      	str	r3, [r7, #112]	@ 0x70
 8010b02:	677a      	str	r2, [r7, #116]	@ 0x74
 8010b04:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8010b08:	4642      	mov	r2, r8
 8010b0a:	464b      	mov	r3, r9
 8010b0c:	1891      	adds	r1, r2, r2
 8010b0e:	60b9      	str	r1, [r7, #8]
 8010b10:	415b      	adcs	r3, r3
 8010b12:	60fb      	str	r3, [r7, #12]
 8010b14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8010b18:	4641      	mov	r1, r8
 8010b1a:	1851      	adds	r1, r2, r1
 8010b1c:	6039      	str	r1, [r7, #0]
 8010b1e:	4649      	mov	r1, r9
 8010b20:	414b      	adcs	r3, r1
 8010b22:	607b      	str	r3, [r7, #4]
 8010b24:	f04f 0200 	mov.w	r2, #0
 8010b28:	f04f 0300 	mov.w	r3, #0
 8010b2c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8010b30:	4659      	mov	r1, fp
 8010b32:	00cb      	lsls	r3, r1, #3
 8010b34:	4651      	mov	r1, sl
 8010b36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8010b3a:	4651      	mov	r1, sl
 8010b3c:	00ca      	lsls	r2, r1, #3
 8010b3e:	4610      	mov	r0, r2
 8010b40:	4619      	mov	r1, r3
 8010b42:	4603      	mov	r3, r0
 8010b44:	4642      	mov	r2, r8
 8010b46:	189b      	adds	r3, r3, r2
 8010b48:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010b4a:	464b      	mov	r3, r9
 8010b4c:	460a      	mov	r2, r1
 8010b4e:	eb42 0303 	adc.w	r3, r2, r3
 8010b52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8010b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010b58:	685b      	ldr	r3, [r3, #4]
 8010b5a:	2200      	movs	r2, #0
 8010b5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8010b5e:	667a      	str	r2, [r7, #100]	@ 0x64
 8010b60:	f04f 0200 	mov.w	r2, #0
 8010b64:	f04f 0300 	mov.w	r3, #0
 8010b68:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8010b6c:	4649      	mov	r1, r9
 8010b6e:	008b      	lsls	r3, r1, #2
 8010b70:	4641      	mov	r1, r8
 8010b72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8010b76:	4641      	mov	r1, r8
 8010b78:	008a      	lsls	r2, r1, #2
 8010b7a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8010b7e:	f000 fd7b 	bl	8011678 <__aeabi_uldivmod>
 8010b82:	4602      	mov	r2, r0
 8010b84:	460b      	mov	r3, r1
 8010b86:	4b0d      	ldr	r3, [pc, #52]	@ (8010bbc <UART_SetConfig+0x4e4>)
 8010b88:	fba3 1302 	umull	r1, r3, r3, r2
 8010b8c:	095b      	lsrs	r3, r3, #5
 8010b8e:	2164      	movs	r1, #100	@ 0x64
 8010b90:	fb01 f303 	mul.w	r3, r1, r3
 8010b94:	1ad3      	subs	r3, r2, r3
 8010b96:	011b      	lsls	r3, r3, #4
 8010b98:	3332      	adds	r3, #50	@ 0x32
 8010b9a:	4a08      	ldr	r2, [pc, #32]	@ (8010bbc <UART_SetConfig+0x4e4>)
 8010b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8010ba0:	095b      	lsrs	r3, r3, #5
 8010ba2:	f003 020f 	and.w	r2, r3, #15
 8010ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010baa:	681b      	ldr	r3, [r3, #0]
 8010bac:	4422      	add	r2, r4
 8010bae:	609a      	str	r2, [r3, #8]
}
 8010bb0:	bf00      	nop
 8010bb2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8010bb6:	46bd      	mov	sp, r7
 8010bb8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010bbc:	51eb851f 	.word	0x51eb851f

08010bc0 <memchr>:
 8010bc0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8010bc4:	2a10      	cmp	r2, #16
 8010bc6:	db2b      	blt.n	8010c20 <memchr+0x60>
 8010bc8:	f010 0f07 	tst.w	r0, #7
 8010bcc:	d008      	beq.n	8010be0 <memchr+0x20>
 8010bce:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010bd2:	3a01      	subs	r2, #1
 8010bd4:	428b      	cmp	r3, r1
 8010bd6:	d02d      	beq.n	8010c34 <memchr+0x74>
 8010bd8:	f010 0f07 	tst.w	r0, #7
 8010bdc:	b342      	cbz	r2, 8010c30 <memchr+0x70>
 8010bde:	d1f6      	bne.n	8010bce <memchr+0xe>
 8010be0:	b4f0      	push	{r4, r5, r6, r7}
 8010be2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8010be6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8010bea:	f022 0407 	bic.w	r4, r2, #7
 8010bee:	f07f 0700 	mvns.w	r7, #0
 8010bf2:	2300      	movs	r3, #0
 8010bf4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8010bf8:	3c08      	subs	r4, #8
 8010bfa:	ea85 0501 	eor.w	r5, r5, r1
 8010bfe:	ea86 0601 	eor.w	r6, r6, r1
 8010c02:	fa85 f547 	uadd8	r5, r5, r7
 8010c06:	faa3 f587 	sel	r5, r3, r7
 8010c0a:	fa86 f647 	uadd8	r6, r6, r7
 8010c0e:	faa5 f687 	sel	r6, r5, r7
 8010c12:	b98e      	cbnz	r6, 8010c38 <memchr+0x78>
 8010c14:	d1ee      	bne.n	8010bf4 <memchr+0x34>
 8010c16:	bcf0      	pop	{r4, r5, r6, r7}
 8010c18:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8010c1c:	f002 0207 	and.w	r2, r2, #7
 8010c20:	b132      	cbz	r2, 8010c30 <memchr+0x70>
 8010c22:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010c26:	3a01      	subs	r2, #1
 8010c28:	ea83 0301 	eor.w	r3, r3, r1
 8010c2c:	b113      	cbz	r3, 8010c34 <memchr+0x74>
 8010c2e:	d1f8      	bne.n	8010c22 <memchr+0x62>
 8010c30:	2000      	movs	r0, #0
 8010c32:	4770      	bx	lr
 8010c34:	3801      	subs	r0, #1
 8010c36:	4770      	bx	lr
 8010c38:	2d00      	cmp	r5, #0
 8010c3a:	bf06      	itte	eq
 8010c3c:	4635      	moveq	r5, r6
 8010c3e:	3803      	subeq	r0, #3
 8010c40:	3807      	subne	r0, #7
 8010c42:	f015 0f01 	tst.w	r5, #1
 8010c46:	d107      	bne.n	8010c58 <memchr+0x98>
 8010c48:	3001      	adds	r0, #1
 8010c4a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8010c4e:	bf02      	ittt	eq
 8010c50:	3001      	addeq	r0, #1
 8010c52:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8010c56:	3001      	addeq	r0, #1
 8010c58:	bcf0      	pop	{r4, r5, r6, r7}
 8010c5a:	3801      	subs	r0, #1
 8010c5c:	4770      	bx	lr
 8010c5e:	bf00      	nop

08010c60 <strlen>:
 8010c60:	4603      	mov	r3, r0
 8010c62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010c66:	2a00      	cmp	r2, #0
 8010c68:	d1fb      	bne.n	8010c62 <strlen+0x2>
 8010c6a:	1a18      	subs	r0, r3, r0
 8010c6c:	3801      	subs	r0, #1
 8010c6e:	4770      	bx	lr

08010c70 <__aeabi_drsub>:
 8010c70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8010c74:	e002      	b.n	8010c7c <__adddf3>
 8010c76:	bf00      	nop

08010c78 <__aeabi_dsub>:
 8010c78:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08010c7c <__adddf3>:
 8010c7c:	b530      	push	{r4, r5, lr}
 8010c7e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8010c82:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8010c86:	ea94 0f05 	teq	r4, r5
 8010c8a:	bf08      	it	eq
 8010c8c:	ea90 0f02 	teqeq	r0, r2
 8010c90:	bf1f      	itttt	ne
 8010c92:	ea54 0c00 	orrsne.w	ip, r4, r0
 8010c96:	ea55 0c02 	orrsne.w	ip, r5, r2
 8010c9a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8010c9e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8010ca2:	f000 80e2 	beq.w	8010e6a <__adddf3+0x1ee>
 8010ca6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8010caa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8010cae:	bfb8      	it	lt
 8010cb0:	426d      	neglt	r5, r5
 8010cb2:	dd0c      	ble.n	8010cce <__adddf3+0x52>
 8010cb4:	442c      	add	r4, r5
 8010cb6:	ea80 0202 	eor.w	r2, r0, r2
 8010cba:	ea81 0303 	eor.w	r3, r1, r3
 8010cbe:	ea82 0000 	eor.w	r0, r2, r0
 8010cc2:	ea83 0101 	eor.w	r1, r3, r1
 8010cc6:	ea80 0202 	eor.w	r2, r0, r2
 8010cca:	ea81 0303 	eor.w	r3, r1, r3
 8010cce:	2d36      	cmp	r5, #54	@ 0x36
 8010cd0:	bf88      	it	hi
 8010cd2:	bd30      	pophi	{r4, r5, pc}
 8010cd4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8010cd8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8010cdc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8010ce0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8010ce4:	d002      	beq.n	8010cec <__adddf3+0x70>
 8010ce6:	4240      	negs	r0, r0
 8010ce8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8010cec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8010cf0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8010cf4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8010cf8:	d002      	beq.n	8010d00 <__adddf3+0x84>
 8010cfa:	4252      	negs	r2, r2
 8010cfc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8010d00:	ea94 0f05 	teq	r4, r5
 8010d04:	f000 80a7 	beq.w	8010e56 <__adddf3+0x1da>
 8010d08:	f1a4 0401 	sub.w	r4, r4, #1
 8010d0c:	f1d5 0e20 	rsbs	lr, r5, #32
 8010d10:	db0d      	blt.n	8010d2e <__adddf3+0xb2>
 8010d12:	fa02 fc0e 	lsl.w	ip, r2, lr
 8010d16:	fa22 f205 	lsr.w	r2, r2, r5
 8010d1a:	1880      	adds	r0, r0, r2
 8010d1c:	f141 0100 	adc.w	r1, r1, #0
 8010d20:	fa03 f20e 	lsl.w	r2, r3, lr
 8010d24:	1880      	adds	r0, r0, r2
 8010d26:	fa43 f305 	asr.w	r3, r3, r5
 8010d2a:	4159      	adcs	r1, r3
 8010d2c:	e00e      	b.n	8010d4c <__adddf3+0xd0>
 8010d2e:	f1a5 0520 	sub.w	r5, r5, #32
 8010d32:	f10e 0e20 	add.w	lr, lr, #32
 8010d36:	2a01      	cmp	r2, #1
 8010d38:	fa03 fc0e 	lsl.w	ip, r3, lr
 8010d3c:	bf28      	it	cs
 8010d3e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8010d42:	fa43 f305 	asr.w	r3, r3, r5
 8010d46:	18c0      	adds	r0, r0, r3
 8010d48:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8010d4c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8010d50:	d507      	bpl.n	8010d62 <__adddf3+0xe6>
 8010d52:	f04f 0e00 	mov.w	lr, #0
 8010d56:	f1dc 0c00 	rsbs	ip, ip, #0
 8010d5a:	eb7e 0000 	sbcs.w	r0, lr, r0
 8010d5e:	eb6e 0101 	sbc.w	r1, lr, r1
 8010d62:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8010d66:	d31b      	bcc.n	8010da0 <__adddf3+0x124>
 8010d68:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8010d6c:	d30c      	bcc.n	8010d88 <__adddf3+0x10c>
 8010d6e:	0849      	lsrs	r1, r1, #1
 8010d70:	ea5f 0030 	movs.w	r0, r0, rrx
 8010d74:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8010d78:	f104 0401 	add.w	r4, r4, #1
 8010d7c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8010d80:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8010d84:	f080 809a 	bcs.w	8010ebc <__adddf3+0x240>
 8010d88:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8010d8c:	bf08      	it	eq
 8010d8e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8010d92:	f150 0000 	adcs.w	r0, r0, #0
 8010d96:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8010d9a:	ea41 0105 	orr.w	r1, r1, r5
 8010d9e:	bd30      	pop	{r4, r5, pc}
 8010da0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8010da4:	4140      	adcs	r0, r0
 8010da6:	eb41 0101 	adc.w	r1, r1, r1
 8010daa:	3c01      	subs	r4, #1
 8010dac:	bf28      	it	cs
 8010dae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8010db2:	d2e9      	bcs.n	8010d88 <__adddf3+0x10c>
 8010db4:	f091 0f00 	teq	r1, #0
 8010db8:	bf04      	itt	eq
 8010dba:	4601      	moveq	r1, r0
 8010dbc:	2000      	moveq	r0, #0
 8010dbe:	fab1 f381 	clz	r3, r1
 8010dc2:	bf08      	it	eq
 8010dc4:	3320      	addeq	r3, #32
 8010dc6:	f1a3 030b 	sub.w	r3, r3, #11
 8010dca:	f1b3 0220 	subs.w	r2, r3, #32
 8010dce:	da0c      	bge.n	8010dea <__adddf3+0x16e>
 8010dd0:	320c      	adds	r2, #12
 8010dd2:	dd08      	ble.n	8010de6 <__adddf3+0x16a>
 8010dd4:	f102 0c14 	add.w	ip, r2, #20
 8010dd8:	f1c2 020c 	rsb	r2, r2, #12
 8010ddc:	fa01 f00c 	lsl.w	r0, r1, ip
 8010de0:	fa21 f102 	lsr.w	r1, r1, r2
 8010de4:	e00c      	b.n	8010e00 <__adddf3+0x184>
 8010de6:	f102 0214 	add.w	r2, r2, #20
 8010dea:	bfd8      	it	le
 8010dec:	f1c2 0c20 	rsble	ip, r2, #32
 8010df0:	fa01 f102 	lsl.w	r1, r1, r2
 8010df4:	fa20 fc0c 	lsr.w	ip, r0, ip
 8010df8:	bfdc      	itt	le
 8010dfa:	ea41 010c 	orrle.w	r1, r1, ip
 8010dfe:	4090      	lslle	r0, r2
 8010e00:	1ae4      	subs	r4, r4, r3
 8010e02:	bfa2      	ittt	ge
 8010e04:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8010e08:	4329      	orrge	r1, r5
 8010e0a:	bd30      	popge	{r4, r5, pc}
 8010e0c:	ea6f 0404 	mvn.w	r4, r4
 8010e10:	3c1f      	subs	r4, #31
 8010e12:	da1c      	bge.n	8010e4e <__adddf3+0x1d2>
 8010e14:	340c      	adds	r4, #12
 8010e16:	dc0e      	bgt.n	8010e36 <__adddf3+0x1ba>
 8010e18:	f104 0414 	add.w	r4, r4, #20
 8010e1c:	f1c4 0220 	rsb	r2, r4, #32
 8010e20:	fa20 f004 	lsr.w	r0, r0, r4
 8010e24:	fa01 f302 	lsl.w	r3, r1, r2
 8010e28:	ea40 0003 	orr.w	r0, r0, r3
 8010e2c:	fa21 f304 	lsr.w	r3, r1, r4
 8010e30:	ea45 0103 	orr.w	r1, r5, r3
 8010e34:	bd30      	pop	{r4, r5, pc}
 8010e36:	f1c4 040c 	rsb	r4, r4, #12
 8010e3a:	f1c4 0220 	rsb	r2, r4, #32
 8010e3e:	fa20 f002 	lsr.w	r0, r0, r2
 8010e42:	fa01 f304 	lsl.w	r3, r1, r4
 8010e46:	ea40 0003 	orr.w	r0, r0, r3
 8010e4a:	4629      	mov	r1, r5
 8010e4c:	bd30      	pop	{r4, r5, pc}
 8010e4e:	fa21 f004 	lsr.w	r0, r1, r4
 8010e52:	4629      	mov	r1, r5
 8010e54:	bd30      	pop	{r4, r5, pc}
 8010e56:	f094 0f00 	teq	r4, #0
 8010e5a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8010e5e:	bf06      	itte	eq
 8010e60:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8010e64:	3401      	addeq	r4, #1
 8010e66:	3d01      	subne	r5, #1
 8010e68:	e74e      	b.n	8010d08 <__adddf3+0x8c>
 8010e6a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8010e6e:	bf18      	it	ne
 8010e70:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8010e74:	d029      	beq.n	8010eca <__adddf3+0x24e>
 8010e76:	ea94 0f05 	teq	r4, r5
 8010e7a:	bf08      	it	eq
 8010e7c:	ea90 0f02 	teqeq	r0, r2
 8010e80:	d005      	beq.n	8010e8e <__adddf3+0x212>
 8010e82:	ea54 0c00 	orrs.w	ip, r4, r0
 8010e86:	bf04      	itt	eq
 8010e88:	4619      	moveq	r1, r3
 8010e8a:	4610      	moveq	r0, r2
 8010e8c:	bd30      	pop	{r4, r5, pc}
 8010e8e:	ea91 0f03 	teq	r1, r3
 8010e92:	bf1e      	ittt	ne
 8010e94:	2100      	movne	r1, #0
 8010e96:	2000      	movne	r0, #0
 8010e98:	bd30      	popne	{r4, r5, pc}
 8010e9a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8010e9e:	d105      	bne.n	8010eac <__adddf3+0x230>
 8010ea0:	0040      	lsls	r0, r0, #1
 8010ea2:	4149      	adcs	r1, r1
 8010ea4:	bf28      	it	cs
 8010ea6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8010eaa:	bd30      	pop	{r4, r5, pc}
 8010eac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8010eb0:	bf3c      	itt	cc
 8010eb2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8010eb6:	bd30      	popcc	{r4, r5, pc}
 8010eb8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8010ebc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8010ec0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8010ec4:	f04f 0000 	mov.w	r0, #0
 8010ec8:	bd30      	pop	{r4, r5, pc}
 8010eca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8010ece:	bf1a      	itte	ne
 8010ed0:	4619      	movne	r1, r3
 8010ed2:	4610      	movne	r0, r2
 8010ed4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8010ed8:	bf1c      	itt	ne
 8010eda:	460b      	movne	r3, r1
 8010edc:	4602      	movne	r2, r0
 8010ede:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8010ee2:	bf06      	itte	eq
 8010ee4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8010ee8:	ea91 0f03 	teqeq	r1, r3
 8010eec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8010ef0:	bd30      	pop	{r4, r5, pc}
 8010ef2:	bf00      	nop

08010ef4 <__aeabi_ui2d>:
 8010ef4:	f090 0f00 	teq	r0, #0
 8010ef8:	bf04      	itt	eq
 8010efa:	2100      	moveq	r1, #0
 8010efc:	4770      	bxeq	lr
 8010efe:	b530      	push	{r4, r5, lr}
 8010f00:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8010f04:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8010f08:	f04f 0500 	mov.w	r5, #0
 8010f0c:	f04f 0100 	mov.w	r1, #0
 8010f10:	e750      	b.n	8010db4 <__adddf3+0x138>
 8010f12:	bf00      	nop

08010f14 <__aeabi_i2d>:
 8010f14:	f090 0f00 	teq	r0, #0
 8010f18:	bf04      	itt	eq
 8010f1a:	2100      	moveq	r1, #0
 8010f1c:	4770      	bxeq	lr
 8010f1e:	b530      	push	{r4, r5, lr}
 8010f20:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8010f24:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8010f28:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8010f2c:	bf48      	it	mi
 8010f2e:	4240      	negmi	r0, r0
 8010f30:	f04f 0100 	mov.w	r1, #0
 8010f34:	e73e      	b.n	8010db4 <__adddf3+0x138>
 8010f36:	bf00      	nop

08010f38 <__aeabi_f2d>:
 8010f38:	0042      	lsls	r2, r0, #1
 8010f3a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8010f3e:	ea4f 0131 	mov.w	r1, r1, rrx
 8010f42:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8010f46:	bf1f      	itttt	ne
 8010f48:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8010f4c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8010f50:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8010f54:	4770      	bxne	lr
 8010f56:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8010f5a:	bf08      	it	eq
 8010f5c:	4770      	bxeq	lr
 8010f5e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8010f62:	bf04      	itt	eq
 8010f64:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8010f68:	4770      	bxeq	lr
 8010f6a:	b530      	push	{r4, r5, lr}
 8010f6c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8010f70:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8010f74:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8010f78:	e71c      	b.n	8010db4 <__adddf3+0x138>
 8010f7a:	bf00      	nop

08010f7c <__aeabi_ul2d>:
 8010f7c:	ea50 0201 	orrs.w	r2, r0, r1
 8010f80:	bf08      	it	eq
 8010f82:	4770      	bxeq	lr
 8010f84:	b530      	push	{r4, r5, lr}
 8010f86:	f04f 0500 	mov.w	r5, #0
 8010f8a:	e00a      	b.n	8010fa2 <__aeabi_l2d+0x16>

08010f8c <__aeabi_l2d>:
 8010f8c:	ea50 0201 	orrs.w	r2, r0, r1
 8010f90:	bf08      	it	eq
 8010f92:	4770      	bxeq	lr
 8010f94:	b530      	push	{r4, r5, lr}
 8010f96:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8010f9a:	d502      	bpl.n	8010fa2 <__aeabi_l2d+0x16>
 8010f9c:	4240      	negs	r0, r0
 8010f9e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8010fa2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8010fa6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8010faa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8010fae:	f43f aed8 	beq.w	8010d62 <__adddf3+0xe6>
 8010fb2:	f04f 0203 	mov.w	r2, #3
 8010fb6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8010fba:	bf18      	it	ne
 8010fbc:	3203      	addne	r2, #3
 8010fbe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8010fc2:	bf18      	it	ne
 8010fc4:	3203      	addne	r2, #3
 8010fc6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8010fca:	f1c2 0320 	rsb	r3, r2, #32
 8010fce:	fa00 fc03 	lsl.w	ip, r0, r3
 8010fd2:	fa20 f002 	lsr.w	r0, r0, r2
 8010fd6:	fa01 fe03 	lsl.w	lr, r1, r3
 8010fda:	ea40 000e 	orr.w	r0, r0, lr
 8010fde:	fa21 f102 	lsr.w	r1, r1, r2
 8010fe2:	4414      	add	r4, r2
 8010fe4:	e6bd      	b.n	8010d62 <__adddf3+0xe6>
 8010fe6:	bf00      	nop

08010fe8 <__aeabi_dmul>:
 8010fe8:	b570      	push	{r4, r5, r6, lr}
 8010fea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8010fee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8010ff2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8010ff6:	bf1d      	ittte	ne
 8010ff8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8010ffc:	ea94 0f0c 	teqne	r4, ip
 8011000:	ea95 0f0c 	teqne	r5, ip
 8011004:	f000 f8de 	bleq	80111c4 <__aeabi_dmul+0x1dc>
 8011008:	442c      	add	r4, r5
 801100a:	ea81 0603 	eor.w	r6, r1, r3
 801100e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8011012:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8011016:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 801101a:	bf18      	it	ne
 801101c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8011020:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8011024:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011028:	d038      	beq.n	801109c <__aeabi_dmul+0xb4>
 801102a:	fba0 ce02 	umull	ip, lr, r0, r2
 801102e:	f04f 0500 	mov.w	r5, #0
 8011032:	fbe1 e502 	umlal	lr, r5, r1, r2
 8011036:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 801103a:	fbe0 e503 	umlal	lr, r5, r0, r3
 801103e:	f04f 0600 	mov.w	r6, #0
 8011042:	fbe1 5603 	umlal	r5, r6, r1, r3
 8011046:	f09c 0f00 	teq	ip, #0
 801104a:	bf18      	it	ne
 801104c:	f04e 0e01 	orrne.w	lr, lr, #1
 8011050:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8011054:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8011058:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 801105c:	d204      	bcs.n	8011068 <__aeabi_dmul+0x80>
 801105e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8011062:	416d      	adcs	r5, r5
 8011064:	eb46 0606 	adc.w	r6, r6, r6
 8011068:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 801106c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8011070:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8011074:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8011078:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 801107c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8011080:	bf88      	it	hi
 8011082:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8011086:	d81e      	bhi.n	80110c6 <__aeabi_dmul+0xde>
 8011088:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 801108c:	bf08      	it	eq
 801108e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8011092:	f150 0000 	adcs.w	r0, r0, #0
 8011096:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 801109a:	bd70      	pop	{r4, r5, r6, pc}
 801109c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80110a0:	ea46 0101 	orr.w	r1, r6, r1
 80110a4:	ea40 0002 	orr.w	r0, r0, r2
 80110a8:	ea81 0103 	eor.w	r1, r1, r3
 80110ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80110b0:	bfc2      	ittt	gt
 80110b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80110b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80110ba:	bd70      	popgt	{r4, r5, r6, pc}
 80110bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80110c0:	f04f 0e00 	mov.w	lr, #0
 80110c4:	3c01      	subs	r4, #1
 80110c6:	f300 80ab 	bgt.w	8011220 <__aeabi_dmul+0x238>
 80110ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80110ce:	bfde      	ittt	le
 80110d0:	2000      	movle	r0, #0
 80110d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80110d6:	bd70      	pople	{r4, r5, r6, pc}
 80110d8:	f1c4 0400 	rsb	r4, r4, #0
 80110dc:	3c20      	subs	r4, #32
 80110de:	da35      	bge.n	801114c <__aeabi_dmul+0x164>
 80110e0:	340c      	adds	r4, #12
 80110e2:	dc1b      	bgt.n	801111c <__aeabi_dmul+0x134>
 80110e4:	f104 0414 	add.w	r4, r4, #20
 80110e8:	f1c4 0520 	rsb	r5, r4, #32
 80110ec:	fa00 f305 	lsl.w	r3, r0, r5
 80110f0:	fa20 f004 	lsr.w	r0, r0, r4
 80110f4:	fa01 f205 	lsl.w	r2, r1, r5
 80110f8:	ea40 0002 	orr.w	r0, r0, r2
 80110fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8011100:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8011104:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8011108:	fa21 f604 	lsr.w	r6, r1, r4
 801110c:	eb42 0106 	adc.w	r1, r2, r6
 8011110:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8011114:	bf08      	it	eq
 8011116:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 801111a:	bd70      	pop	{r4, r5, r6, pc}
 801111c:	f1c4 040c 	rsb	r4, r4, #12
 8011120:	f1c4 0520 	rsb	r5, r4, #32
 8011124:	fa00 f304 	lsl.w	r3, r0, r4
 8011128:	fa20 f005 	lsr.w	r0, r0, r5
 801112c:	fa01 f204 	lsl.w	r2, r1, r4
 8011130:	ea40 0002 	orr.w	r0, r0, r2
 8011134:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8011138:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 801113c:	f141 0100 	adc.w	r1, r1, #0
 8011140:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8011144:	bf08      	it	eq
 8011146:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 801114a:	bd70      	pop	{r4, r5, r6, pc}
 801114c:	f1c4 0520 	rsb	r5, r4, #32
 8011150:	fa00 f205 	lsl.w	r2, r0, r5
 8011154:	ea4e 0e02 	orr.w	lr, lr, r2
 8011158:	fa20 f304 	lsr.w	r3, r0, r4
 801115c:	fa01 f205 	lsl.w	r2, r1, r5
 8011160:	ea43 0302 	orr.w	r3, r3, r2
 8011164:	fa21 f004 	lsr.w	r0, r1, r4
 8011168:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 801116c:	fa21 f204 	lsr.w	r2, r1, r4
 8011170:	ea20 0002 	bic.w	r0, r0, r2
 8011174:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8011178:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 801117c:	bf08      	it	eq
 801117e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8011182:	bd70      	pop	{r4, r5, r6, pc}
 8011184:	f094 0f00 	teq	r4, #0
 8011188:	d10f      	bne.n	80111aa <__aeabi_dmul+0x1c2>
 801118a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 801118e:	0040      	lsls	r0, r0, #1
 8011190:	eb41 0101 	adc.w	r1, r1, r1
 8011194:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8011198:	bf08      	it	eq
 801119a:	3c01      	subeq	r4, #1
 801119c:	d0f7      	beq.n	801118e <__aeabi_dmul+0x1a6>
 801119e:	ea41 0106 	orr.w	r1, r1, r6
 80111a2:	f095 0f00 	teq	r5, #0
 80111a6:	bf18      	it	ne
 80111a8:	4770      	bxne	lr
 80111aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80111ae:	0052      	lsls	r2, r2, #1
 80111b0:	eb43 0303 	adc.w	r3, r3, r3
 80111b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80111b8:	bf08      	it	eq
 80111ba:	3d01      	subeq	r5, #1
 80111bc:	d0f7      	beq.n	80111ae <__aeabi_dmul+0x1c6>
 80111be:	ea43 0306 	orr.w	r3, r3, r6
 80111c2:	4770      	bx	lr
 80111c4:	ea94 0f0c 	teq	r4, ip
 80111c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80111cc:	bf18      	it	ne
 80111ce:	ea95 0f0c 	teqne	r5, ip
 80111d2:	d00c      	beq.n	80111ee <__aeabi_dmul+0x206>
 80111d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80111d8:	bf18      	it	ne
 80111da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80111de:	d1d1      	bne.n	8011184 <__aeabi_dmul+0x19c>
 80111e0:	ea81 0103 	eor.w	r1, r1, r3
 80111e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80111e8:	f04f 0000 	mov.w	r0, #0
 80111ec:	bd70      	pop	{r4, r5, r6, pc}
 80111ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80111f2:	bf06      	itte	eq
 80111f4:	4610      	moveq	r0, r2
 80111f6:	4619      	moveq	r1, r3
 80111f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80111fc:	d019      	beq.n	8011232 <__aeabi_dmul+0x24a>
 80111fe:	ea94 0f0c 	teq	r4, ip
 8011202:	d102      	bne.n	801120a <__aeabi_dmul+0x222>
 8011204:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8011208:	d113      	bne.n	8011232 <__aeabi_dmul+0x24a>
 801120a:	ea95 0f0c 	teq	r5, ip
 801120e:	d105      	bne.n	801121c <__aeabi_dmul+0x234>
 8011210:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8011214:	bf1c      	itt	ne
 8011216:	4610      	movne	r0, r2
 8011218:	4619      	movne	r1, r3
 801121a:	d10a      	bne.n	8011232 <__aeabi_dmul+0x24a>
 801121c:	ea81 0103 	eor.w	r1, r1, r3
 8011220:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8011224:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8011228:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801122c:	f04f 0000 	mov.w	r0, #0
 8011230:	bd70      	pop	{r4, r5, r6, pc}
 8011232:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8011236:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 801123a:	bd70      	pop	{r4, r5, r6, pc}

0801123c <__aeabi_ddiv>:
 801123c:	b570      	push	{r4, r5, r6, lr}
 801123e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8011242:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8011246:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 801124a:	bf1d      	ittte	ne
 801124c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8011250:	ea94 0f0c 	teqne	r4, ip
 8011254:	ea95 0f0c 	teqne	r5, ip
 8011258:	f000 f8a7 	bleq	80113aa <__aeabi_ddiv+0x16e>
 801125c:	eba4 0405 	sub.w	r4, r4, r5
 8011260:	ea81 0e03 	eor.w	lr, r1, r3
 8011264:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8011268:	ea4f 3101 	mov.w	r1, r1, lsl #12
 801126c:	f000 8088 	beq.w	8011380 <__aeabi_ddiv+0x144>
 8011270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8011274:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8011278:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 801127c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8011280:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8011284:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8011288:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 801128c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8011290:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8011294:	429d      	cmp	r5, r3
 8011296:	bf08      	it	eq
 8011298:	4296      	cmpeq	r6, r2
 801129a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 801129e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80112a2:	d202      	bcs.n	80112aa <__aeabi_ddiv+0x6e>
 80112a4:	085b      	lsrs	r3, r3, #1
 80112a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80112aa:	1ab6      	subs	r6, r6, r2
 80112ac:	eb65 0503 	sbc.w	r5, r5, r3
 80112b0:	085b      	lsrs	r3, r3, #1
 80112b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80112b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80112ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80112be:	ebb6 0e02 	subs.w	lr, r6, r2
 80112c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80112c6:	bf22      	ittt	cs
 80112c8:	1ab6      	subcs	r6, r6, r2
 80112ca:	4675      	movcs	r5, lr
 80112cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80112d0:	085b      	lsrs	r3, r3, #1
 80112d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80112d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80112da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80112de:	bf22      	ittt	cs
 80112e0:	1ab6      	subcs	r6, r6, r2
 80112e2:	4675      	movcs	r5, lr
 80112e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80112e8:	085b      	lsrs	r3, r3, #1
 80112ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80112ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80112f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80112f6:	bf22      	ittt	cs
 80112f8:	1ab6      	subcs	r6, r6, r2
 80112fa:	4675      	movcs	r5, lr
 80112fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8011300:	085b      	lsrs	r3, r3, #1
 8011302:	ea4f 0232 	mov.w	r2, r2, rrx
 8011306:	ebb6 0e02 	subs.w	lr, r6, r2
 801130a:	eb75 0e03 	sbcs.w	lr, r5, r3
 801130e:	bf22      	ittt	cs
 8011310:	1ab6      	subcs	r6, r6, r2
 8011312:	4675      	movcs	r5, lr
 8011314:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8011318:	ea55 0e06 	orrs.w	lr, r5, r6
 801131c:	d018      	beq.n	8011350 <__aeabi_ddiv+0x114>
 801131e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8011322:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8011326:	ea4f 1606 	mov.w	r6, r6, lsl #4
 801132a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801132e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8011332:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8011336:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 801133a:	d1c0      	bne.n	80112be <__aeabi_ddiv+0x82>
 801133c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8011340:	d10b      	bne.n	801135a <__aeabi_ddiv+0x11e>
 8011342:	ea41 0100 	orr.w	r1, r1, r0
 8011346:	f04f 0000 	mov.w	r0, #0
 801134a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801134e:	e7b6      	b.n	80112be <__aeabi_ddiv+0x82>
 8011350:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8011354:	bf04      	itt	eq
 8011356:	4301      	orreq	r1, r0
 8011358:	2000      	moveq	r0, #0
 801135a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 801135e:	bf88      	it	hi
 8011360:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8011364:	f63f aeaf 	bhi.w	80110c6 <__aeabi_dmul+0xde>
 8011368:	ebb5 0c03 	subs.w	ip, r5, r3
 801136c:	bf04      	itt	eq
 801136e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8011372:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8011376:	f150 0000 	adcs.w	r0, r0, #0
 801137a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 801137e:	bd70      	pop	{r4, r5, r6, pc}
 8011380:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8011384:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8011388:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 801138c:	bfc2      	ittt	gt
 801138e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8011392:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8011396:	bd70      	popgt	{r4, r5, r6, pc}
 8011398:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 801139c:	f04f 0e00 	mov.w	lr, #0
 80113a0:	3c01      	subs	r4, #1
 80113a2:	e690      	b.n	80110c6 <__aeabi_dmul+0xde>
 80113a4:	ea45 0e06 	orr.w	lr, r5, r6
 80113a8:	e68d      	b.n	80110c6 <__aeabi_dmul+0xde>
 80113aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80113ae:	ea94 0f0c 	teq	r4, ip
 80113b2:	bf08      	it	eq
 80113b4:	ea95 0f0c 	teqeq	r5, ip
 80113b8:	f43f af3b 	beq.w	8011232 <__aeabi_dmul+0x24a>
 80113bc:	ea94 0f0c 	teq	r4, ip
 80113c0:	d10a      	bne.n	80113d8 <__aeabi_ddiv+0x19c>
 80113c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80113c6:	f47f af34 	bne.w	8011232 <__aeabi_dmul+0x24a>
 80113ca:	ea95 0f0c 	teq	r5, ip
 80113ce:	f47f af25 	bne.w	801121c <__aeabi_dmul+0x234>
 80113d2:	4610      	mov	r0, r2
 80113d4:	4619      	mov	r1, r3
 80113d6:	e72c      	b.n	8011232 <__aeabi_dmul+0x24a>
 80113d8:	ea95 0f0c 	teq	r5, ip
 80113dc:	d106      	bne.n	80113ec <__aeabi_ddiv+0x1b0>
 80113de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80113e2:	f43f aefd 	beq.w	80111e0 <__aeabi_dmul+0x1f8>
 80113e6:	4610      	mov	r0, r2
 80113e8:	4619      	mov	r1, r3
 80113ea:	e722      	b.n	8011232 <__aeabi_dmul+0x24a>
 80113ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80113f0:	bf18      	it	ne
 80113f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80113f6:	f47f aec5 	bne.w	8011184 <__aeabi_dmul+0x19c>
 80113fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80113fe:	f47f af0d 	bne.w	801121c <__aeabi_dmul+0x234>
 8011402:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8011406:	f47f aeeb 	bne.w	80111e0 <__aeabi_dmul+0x1f8>
 801140a:	e712      	b.n	8011232 <__aeabi_dmul+0x24a>

0801140c <__gedf2>:
 801140c:	f04f 3cff 	mov.w	ip, #4294967295
 8011410:	e006      	b.n	8011420 <__cmpdf2+0x4>
 8011412:	bf00      	nop

08011414 <__ledf2>:
 8011414:	f04f 0c01 	mov.w	ip, #1
 8011418:	e002      	b.n	8011420 <__cmpdf2+0x4>
 801141a:	bf00      	nop

0801141c <__cmpdf2>:
 801141c:	f04f 0c01 	mov.w	ip, #1
 8011420:	f84d cd04 	str.w	ip, [sp, #-4]!
 8011424:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8011428:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 801142c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8011430:	bf18      	it	ne
 8011432:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8011436:	d01b      	beq.n	8011470 <__cmpdf2+0x54>
 8011438:	b001      	add	sp, #4
 801143a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 801143e:	bf0c      	ite	eq
 8011440:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8011444:	ea91 0f03 	teqne	r1, r3
 8011448:	bf02      	ittt	eq
 801144a:	ea90 0f02 	teqeq	r0, r2
 801144e:	2000      	moveq	r0, #0
 8011450:	4770      	bxeq	lr
 8011452:	f110 0f00 	cmn.w	r0, #0
 8011456:	ea91 0f03 	teq	r1, r3
 801145a:	bf58      	it	pl
 801145c:	4299      	cmppl	r1, r3
 801145e:	bf08      	it	eq
 8011460:	4290      	cmpeq	r0, r2
 8011462:	bf2c      	ite	cs
 8011464:	17d8      	asrcs	r0, r3, #31
 8011466:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 801146a:	f040 0001 	orr.w	r0, r0, #1
 801146e:	4770      	bx	lr
 8011470:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8011474:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8011478:	d102      	bne.n	8011480 <__cmpdf2+0x64>
 801147a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 801147e:	d107      	bne.n	8011490 <__cmpdf2+0x74>
 8011480:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8011484:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8011488:	d1d6      	bne.n	8011438 <__cmpdf2+0x1c>
 801148a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 801148e:	d0d3      	beq.n	8011438 <__cmpdf2+0x1c>
 8011490:	f85d 0b04 	ldr.w	r0, [sp], #4
 8011494:	4770      	bx	lr
 8011496:	bf00      	nop

08011498 <__aeabi_cdrcmple>:
 8011498:	4684      	mov	ip, r0
 801149a:	4610      	mov	r0, r2
 801149c:	4662      	mov	r2, ip
 801149e:	468c      	mov	ip, r1
 80114a0:	4619      	mov	r1, r3
 80114a2:	4663      	mov	r3, ip
 80114a4:	e000      	b.n	80114a8 <__aeabi_cdcmpeq>
 80114a6:	bf00      	nop

080114a8 <__aeabi_cdcmpeq>:
 80114a8:	b501      	push	{r0, lr}
 80114aa:	f7ff ffb7 	bl	801141c <__cmpdf2>
 80114ae:	2800      	cmp	r0, #0
 80114b0:	bf48      	it	mi
 80114b2:	f110 0f00 	cmnmi.w	r0, #0
 80114b6:	bd01      	pop	{r0, pc}

080114b8 <__aeabi_dcmpeq>:
 80114b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80114bc:	f7ff fff4 	bl	80114a8 <__aeabi_cdcmpeq>
 80114c0:	bf0c      	ite	eq
 80114c2:	2001      	moveq	r0, #1
 80114c4:	2000      	movne	r0, #0
 80114c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80114ca:	bf00      	nop

080114cc <__aeabi_dcmplt>:
 80114cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80114d0:	f7ff ffea 	bl	80114a8 <__aeabi_cdcmpeq>
 80114d4:	bf34      	ite	cc
 80114d6:	2001      	movcc	r0, #1
 80114d8:	2000      	movcs	r0, #0
 80114da:	f85d fb08 	ldr.w	pc, [sp], #8
 80114de:	bf00      	nop

080114e0 <__aeabi_dcmple>:
 80114e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80114e4:	f7ff ffe0 	bl	80114a8 <__aeabi_cdcmpeq>
 80114e8:	bf94      	ite	ls
 80114ea:	2001      	movls	r0, #1
 80114ec:	2000      	movhi	r0, #0
 80114ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80114f2:	bf00      	nop

080114f4 <__aeabi_dcmpge>:
 80114f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80114f8:	f7ff ffce 	bl	8011498 <__aeabi_cdrcmple>
 80114fc:	bf94      	ite	ls
 80114fe:	2001      	movls	r0, #1
 8011500:	2000      	movhi	r0, #0
 8011502:	f85d fb08 	ldr.w	pc, [sp], #8
 8011506:	bf00      	nop

08011508 <__aeabi_dcmpgt>:
 8011508:	f84d ed08 	str.w	lr, [sp, #-8]!
 801150c:	f7ff ffc4 	bl	8011498 <__aeabi_cdrcmple>
 8011510:	bf34      	ite	cc
 8011512:	2001      	movcc	r0, #1
 8011514:	2000      	movcs	r0, #0
 8011516:	f85d fb08 	ldr.w	pc, [sp], #8
 801151a:	bf00      	nop

0801151c <__aeabi_dcmpun>:
 801151c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8011520:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8011524:	d102      	bne.n	801152c <__aeabi_dcmpun+0x10>
 8011526:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 801152a:	d10a      	bne.n	8011542 <__aeabi_dcmpun+0x26>
 801152c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8011530:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8011534:	d102      	bne.n	801153c <__aeabi_dcmpun+0x20>
 8011536:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 801153a:	d102      	bne.n	8011542 <__aeabi_dcmpun+0x26>
 801153c:	f04f 0000 	mov.w	r0, #0
 8011540:	4770      	bx	lr
 8011542:	f04f 0001 	mov.w	r0, #1
 8011546:	4770      	bx	lr

08011548 <__aeabi_d2iz>:
 8011548:	ea4f 0241 	mov.w	r2, r1, lsl #1
 801154c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8011550:	d215      	bcs.n	801157e <__aeabi_d2iz+0x36>
 8011552:	d511      	bpl.n	8011578 <__aeabi_d2iz+0x30>
 8011554:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8011558:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 801155c:	d912      	bls.n	8011584 <__aeabi_d2iz+0x3c>
 801155e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8011562:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8011566:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 801156a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 801156e:	fa23 f002 	lsr.w	r0, r3, r2
 8011572:	bf18      	it	ne
 8011574:	4240      	negne	r0, r0
 8011576:	4770      	bx	lr
 8011578:	f04f 0000 	mov.w	r0, #0
 801157c:	4770      	bx	lr
 801157e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8011582:	d105      	bne.n	8011590 <__aeabi_d2iz+0x48>
 8011584:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8011588:	bf08      	it	eq
 801158a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 801158e:	4770      	bx	lr
 8011590:	f04f 0000 	mov.w	r0, #0
 8011594:	4770      	bx	lr
 8011596:	bf00      	nop

08011598 <__aeabi_d2uiz>:
 8011598:	004a      	lsls	r2, r1, #1
 801159a:	d211      	bcs.n	80115c0 <__aeabi_d2uiz+0x28>
 801159c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80115a0:	d211      	bcs.n	80115c6 <__aeabi_d2uiz+0x2e>
 80115a2:	d50d      	bpl.n	80115c0 <__aeabi_d2uiz+0x28>
 80115a4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80115a8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80115ac:	d40e      	bmi.n	80115cc <__aeabi_d2uiz+0x34>
 80115ae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80115b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80115b6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80115ba:	fa23 f002 	lsr.w	r0, r3, r2
 80115be:	4770      	bx	lr
 80115c0:	f04f 0000 	mov.w	r0, #0
 80115c4:	4770      	bx	lr
 80115c6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80115ca:	d102      	bne.n	80115d2 <__aeabi_d2uiz+0x3a>
 80115cc:	f04f 30ff 	mov.w	r0, #4294967295
 80115d0:	4770      	bx	lr
 80115d2:	f04f 0000 	mov.w	r0, #0
 80115d6:	4770      	bx	lr

080115d8 <__aeabi_d2f>:
 80115d8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80115dc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80115e0:	bf24      	itt	cs
 80115e2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80115e6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80115ea:	d90d      	bls.n	8011608 <__aeabi_d2f+0x30>
 80115ec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80115f0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80115f4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80115f8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80115fc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8011600:	bf08      	it	eq
 8011602:	f020 0001 	biceq.w	r0, r0, #1
 8011606:	4770      	bx	lr
 8011608:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 801160c:	d121      	bne.n	8011652 <__aeabi_d2f+0x7a>
 801160e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8011612:	bfbc      	itt	lt
 8011614:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8011618:	4770      	bxlt	lr
 801161a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 801161e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8011622:	f1c2 0218 	rsb	r2, r2, #24
 8011626:	f1c2 0c20 	rsb	ip, r2, #32
 801162a:	fa10 f30c 	lsls.w	r3, r0, ip
 801162e:	fa20 f002 	lsr.w	r0, r0, r2
 8011632:	bf18      	it	ne
 8011634:	f040 0001 	orrne.w	r0, r0, #1
 8011638:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 801163c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8011640:	fa03 fc0c 	lsl.w	ip, r3, ip
 8011644:	ea40 000c 	orr.w	r0, r0, ip
 8011648:	fa23 f302 	lsr.w	r3, r3, r2
 801164c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011650:	e7cc      	b.n	80115ec <__aeabi_d2f+0x14>
 8011652:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8011656:	d107      	bne.n	8011668 <__aeabi_d2f+0x90>
 8011658:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 801165c:	bf1e      	ittt	ne
 801165e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8011662:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8011666:	4770      	bxne	lr
 8011668:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 801166c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8011670:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8011674:	4770      	bx	lr
 8011676:	bf00      	nop

08011678 <__aeabi_uldivmod>:
 8011678:	b953      	cbnz	r3, 8011690 <__aeabi_uldivmod+0x18>
 801167a:	b94a      	cbnz	r2, 8011690 <__aeabi_uldivmod+0x18>
 801167c:	2900      	cmp	r1, #0
 801167e:	bf08      	it	eq
 8011680:	2800      	cmpeq	r0, #0
 8011682:	bf1c      	itt	ne
 8011684:	f04f 31ff 	movne.w	r1, #4294967295
 8011688:	f04f 30ff 	movne.w	r0, #4294967295
 801168c:	f000 b9a0 	b.w	80119d0 <__aeabi_idiv0>
 8011690:	f1ad 0c08 	sub.w	ip, sp, #8
 8011694:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8011698:	f000 f83c 	bl	8011714 <__udivmoddi4>
 801169c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80116a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80116a4:	b004      	add	sp, #16
 80116a6:	4770      	bx	lr

080116a8 <__aeabi_d2lz>:
 80116a8:	b538      	push	{r3, r4, r5, lr}
 80116aa:	2200      	movs	r2, #0
 80116ac:	2300      	movs	r3, #0
 80116ae:	4604      	mov	r4, r0
 80116b0:	460d      	mov	r5, r1
 80116b2:	f7ff ff0b 	bl	80114cc <__aeabi_dcmplt>
 80116b6:	b928      	cbnz	r0, 80116c4 <__aeabi_d2lz+0x1c>
 80116b8:	4620      	mov	r0, r4
 80116ba:	4629      	mov	r1, r5
 80116bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80116c0:	f000 b80a 	b.w	80116d8 <__aeabi_d2ulz>
 80116c4:	4620      	mov	r0, r4
 80116c6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 80116ca:	f000 f805 	bl	80116d8 <__aeabi_d2ulz>
 80116ce:	4240      	negs	r0, r0
 80116d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80116d4:	bd38      	pop	{r3, r4, r5, pc}
 80116d6:	bf00      	nop

080116d8 <__aeabi_d2ulz>:
 80116d8:	b5d0      	push	{r4, r6, r7, lr}
 80116da:	4b0c      	ldr	r3, [pc, #48]	@ (801170c <__aeabi_d2ulz+0x34>)
 80116dc:	2200      	movs	r2, #0
 80116de:	4606      	mov	r6, r0
 80116e0:	460f      	mov	r7, r1
 80116e2:	f7ff fc81 	bl	8010fe8 <__aeabi_dmul>
 80116e6:	f7ff ff57 	bl	8011598 <__aeabi_d2uiz>
 80116ea:	4604      	mov	r4, r0
 80116ec:	f7ff fc02 	bl	8010ef4 <__aeabi_ui2d>
 80116f0:	4b07      	ldr	r3, [pc, #28]	@ (8011710 <__aeabi_d2ulz+0x38>)
 80116f2:	2200      	movs	r2, #0
 80116f4:	f7ff fc78 	bl	8010fe8 <__aeabi_dmul>
 80116f8:	4602      	mov	r2, r0
 80116fa:	460b      	mov	r3, r1
 80116fc:	4630      	mov	r0, r6
 80116fe:	4639      	mov	r1, r7
 8011700:	f7ff faba 	bl	8010c78 <__aeabi_dsub>
 8011704:	f7ff ff48 	bl	8011598 <__aeabi_d2uiz>
 8011708:	4621      	mov	r1, r4
 801170a:	bdd0      	pop	{r4, r6, r7, pc}
 801170c:	3df00000 	.word	0x3df00000
 8011710:	41f00000 	.word	0x41f00000

08011714 <__udivmoddi4>:
 8011714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011718:	9d08      	ldr	r5, [sp, #32]
 801171a:	460c      	mov	r4, r1
 801171c:	2b00      	cmp	r3, #0
 801171e:	d14e      	bne.n	80117be <__udivmoddi4+0xaa>
 8011720:	4694      	mov	ip, r2
 8011722:	458c      	cmp	ip, r1
 8011724:	4686      	mov	lr, r0
 8011726:	fab2 f282 	clz	r2, r2
 801172a:	d962      	bls.n	80117f2 <__udivmoddi4+0xde>
 801172c:	b14a      	cbz	r2, 8011742 <__udivmoddi4+0x2e>
 801172e:	f1c2 0320 	rsb	r3, r2, #32
 8011732:	4091      	lsls	r1, r2
 8011734:	fa20 f303 	lsr.w	r3, r0, r3
 8011738:	fa0c fc02 	lsl.w	ip, ip, r2
 801173c:	4319      	orrs	r1, r3
 801173e:	fa00 fe02 	lsl.w	lr, r0, r2
 8011742:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8011746:	fa1f f68c 	uxth.w	r6, ip
 801174a:	fbb1 f4f7 	udiv	r4, r1, r7
 801174e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8011752:	fb07 1114 	mls	r1, r7, r4, r1
 8011756:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 801175a:	fb04 f106 	mul.w	r1, r4, r6
 801175e:	4299      	cmp	r1, r3
 8011760:	d90a      	bls.n	8011778 <__udivmoddi4+0x64>
 8011762:	eb1c 0303 	adds.w	r3, ip, r3
 8011766:	f104 30ff 	add.w	r0, r4, #4294967295
 801176a:	f080 8112 	bcs.w	8011992 <__udivmoddi4+0x27e>
 801176e:	4299      	cmp	r1, r3
 8011770:	f240 810f 	bls.w	8011992 <__udivmoddi4+0x27e>
 8011774:	3c02      	subs	r4, #2
 8011776:	4463      	add	r3, ip
 8011778:	1a59      	subs	r1, r3, r1
 801177a:	fa1f f38e 	uxth.w	r3, lr
 801177e:	fbb1 f0f7 	udiv	r0, r1, r7
 8011782:	fb07 1110 	mls	r1, r7, r0, r1
 8011786:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 801178a:	fb00 f606 	mul.w	r6, r0, r6
 801178e:	429e      	cmp	r6, r3
 8011790:	d90a      	bls.n	80117a8 <__udivmoddi4+0x94>
 8011792:	eb1c 0303 	adds.w	r3, ip, r3
 8011796:	f100 31ff 	add.w	r1, r0, #4294967295
 801179a:	f080 80fc 	bcs.w	8011996 <__udivmoddi4+0x282>
 801179e:	429e      	cmp	r6, r3
 80117a0:	f240 80f9 	bls.w	8011996 <__udivmoddi4+0x282>
 80117a4:	4463      	add	r3, ip
 80117a6:	3802      	subs	r0, #2
 80117a8:	1b9b      	subs	r3, r3, r6
 80117aa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80117ae:	2100      	movs	r1, #0
 80117b0:	b11d      	cbz	r5, 80117ba <__udivmoddi4+0xa6>
 80117b2:	40d3      	lsrs	r3, r2
 80117b4:	2200      	movs	r2, #0
 80117b6:	e9c5 3200 	strd	r3, r2, [r5]
 80117ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80117be:	428b      	cmp	r3, r1
 80117c0:	d905      	bls.n	80117ce <__udivmoddi4+0xba>
 80117c2:	b10d      	cbz	r5, 80117c8 <__udivmoddi4+0xb4>
 80117c4:	e9c5 0100 	strd	r0, r1, [r5]
 80117c8:	2100      	movs	r1, #0
 80117ca:	4608      	mov	r0, r1
 80117cc:	e7f5      	b.n	80117ba <__udivmoddi4+0xa6>
 80117ce:	fab3 f183 	clz	r1, r3
 80117d2:	2900      	cmp	r1, #0
 80117d4:	d146      	bne.n	8011864 <__udivmoddi4+0x150>
 80117d6:	42a3      	cmp	r3, r4
 80117d8:	d302      	bcc.n	80117e0 <__udivmoddi4+0xcc>
 80117da:	4290      	cmp	r0, r2
 80117dc:	f0c0 80f0 	bcc.w	80119c0 <__udivmoddi4+0x2ac>
 80117e0:	1a86      	subs	r6, r0, r2
 80117e2:	eb64 0303 	sbc.w	r3, r4, r3
 80117e6:	2001      	movs	r0, #1
 80117e8:	2d00      	cmp	r5, #0
 80117ea:	d0e6      	beq.n	80117ba <__udivmoddi4+0xa6>
 80117ec:	e9c5 6300 	strd	r6, r3, [r5]
 80117f0:	e7e3      	b.n	80117ba <__udivmoddi4+0xa6>
 80117f2:	2a00      	cmp	r2, #0
 80117f4:	f040 8090 	bne.w	8011918 <__udivmoddi4+0x204>
 80117f8:	eba1 040c 	sub.w	r4, r1, ip
 80117fc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8011800:	fa1f f78c 	uxth.w	r7, ip
 8011804:	2101      	movs	r1, #1
 8011806:	fbb4 f6f8 	udiv	r6, r4, r8
 801180a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 801180e:	fb08 4416 	mls	r4, r8, r6, r4
 8011812:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011816:	fb07 f006 	mul.w	r0, r7, r6
 801181a:	4298      	cmp	r0, r3
 801181c:	d908      	bls.n	8011830 <__udivmoddi4+0x11c>
 801181e:	eb1c 0303 	adds.w	r3, ip, r3
 8011822:	f106 34ff 	add.w	r4, r6, #4294967295
 8011826:	d202      	bcs.n	801182e <__udivmoddi4+0x11a>
 8011828:	4298      	cmp	r0, r3
 801182a:	f200 80cd 	bhi.w	80119c8 <__udivmoddi4+0x2b4>
 801182e:	4626      	mov	r6, r4
 8011830:	1a1c      	subs	r4, r3, r0
 8011832:	fa1f f38e 	uxth.w	r3, lr
 8011836:	fbb4 f0f8 	udiv	r0, r4, r8
 801183a:	fb08 4410 	mls	r4, r8, r0, r4
 801183e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011842:	fb00 f707 	mul.w	r7, r0, r7
 8011846:	429f      	cmp	r7, r3
 8011848:	d908      	bls.n	801185c <__udivmoddi4+0x148>
 801184a:	eb1c 0303 	adds.w	r3, ip, r3
 801184e:	f100 34ff 	add.w	r4, r0, #4294967295
 8011852:	d202      	bcs.n	801185a <__udivmoddi4+0x146>
 8011854:	429f      	cmp	r7, r3
 8011856:	f200 80b0 	bhi.w	80119ba <__udivmoddi4+0x2a6>
 801185a:	4620      	mov	r0, r4
 801185c:	1bdb      	subs	r3, r3, r7
 801185e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8011862:	e7a5      	b.n	80117b0 <__udivmoddi4+0x9c>
 8011864:	f1c1 0620 	rsb	r6, r1, #32
 8011868:	408b      	lsls	r3, r1
 801186a:	fa22 f706 	lsr.w	r7, r2, r6
 801186e:	431f      	orrs	r7, r3
 8011870:	fa20 fc06 	lsr.w	ip, r0, r6
 8011874:	fa04 f301 	lsl.w	r3, r4, r1
 8011878:	ea43 030c 	orr.w	r3, r3, ip
 801187c:	40f4      	lsrs	r4, r6
 801187e:	fa00 f801 	lsl.w	r8, r0, r1
 8011882:	0c38      	lsrs	r0, r7, #16
 8011884:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8011888:	fbb4 fef0 	udiv	lr, r4, r0
 801188c:	fa1f fc87 	uxth.w	ip, r7
 8011890:	fb00 441e 	mls	r4, r0, lr, r4
 8011894:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8011898:	fb0e f90c 	mul.w	r9, lr, ip
 801189c:	45a1      	cmp	r9, r4
 801189e:	fa02 f201 	lsl.w	r2, r2, r1
 80118a2:	d90a      	bls.n	80118ba <__udivmoddi4+0x1a6>
 80118a4:	193c      	adds	r4, r7, r4
 80118a6:	f10e 3aff 	add.w	sl, lr, #4294967295
 80118aa:	f080 8084 	bcs.w	80119b6 <__udivmoddi4+0x2a2>
 80118ae:	45a1      	cmp	r9, r4
 80118b0:	f240 8081 	bls.w	80119b6 <__udivmoddi4+0x2a2>
 80118b4:	f1ae 0e02 	sub.w	lr, lr, #2
 80118b8:	443c      	add	r4, r7
 80118ba:	eba4 0409 	sub.w	r4, r4, r9
 80118be:	fa1f f983 	uxth.w	r9, r3
 80118c2:	fbb4 f3f0 	udiv	r3, r4, r0
 80118c6:	fb00 4413 	mls	r4, r0, r3, r4
 80118ca:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80118ce:	fb03 fc0c 	mul.w	ip, r3, ip
 80118d2:	45a4      	cmp	ip, r4
 80118d4:	d907      	bls.n	80118e6 <__udivmoddi4+0x1d2>
 80118d6:	193c      	adds	r4, r7, r4
 80118d8:	f103 30ff 	add.w	r0, r3, #4294967295
 80118dc:	d267      	bcs.n	80119ae <__udivmoddi4+0x29a>
 80118de:	45a4      	cmp	ip, r4
 80118e0:	d965      	bls.n	80119ae <__udivmoddi4+0x29a>
 80118e2:	3b02      	subs	r3, #2
 80118e4:	443c      	add	r4, r7
 80118e6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80118ea:	fba0 9302 	umull	r9, r3, r0, r2
 80118ee:	eba4 040c 	sub.w	r4, r4, ip
 80118f2:	429c      	cmp	r4, r3
 80118f4:	46ce      	mov	lr, r9
 80118f6:	469c      	mov	ip, r3
 80118f8:	d351      	bcc.n	801199e <__udivmoddi4+0x28a>
 80118fa:	d04e      	beq.n	801199a <__udivmoddi4+0x286>
 80118fc:	b155      	cbz	r5, 8011914 <__udivmoddi4+0x200>
 80118fe:	ebb8 030e 	subs.w	r3, r8, lr
 8011902:	eb64 040c 	sbc.w	r4, r4, ip
 8011906:	fa04 f606 	lsl.w	r6, r4, r6
 801190a:	40cb      	lsrs	r3, r1
 801190c:	431e      	orrs	r6, r3
 801190e:	40cc      	lsrs	r4, r1
 8011910:	e9c5 6400 	strd	r6, r4, [r5]
 8011914:	2100      	movs	r1, #0
 8011916:	e750      	b.n	80117ba <__udivmoddi4+0xa6>
 8011918:	f1c2 0320 	rsb	r3, r2, #32
 801191c:	fa20 f103 	lsr.w	r1, r0, r3
 8011920:	fa0c fc02 	lsl.w	ip, ip, r2
 8011924:	fa24 f303 	lsr.w	r3, r4, r3
 8011928:	4094      	lsls	r4, r2
 801192a:	430c      	orrs	r4, r1
 801192c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8011930:	fa00 fe02 	lsl.w	lr, r0, r2
 8011934:	fa1f f78c 	uxth.w	r7, ip
 8011938:	fbb3 f0f8 	udiv	r0, r3, r8
 801193c:	fb08 3110 	mls	r1, r8, r0, r3
 8011940:	0c23      	lsrs	r3, r4, #16
 8011942:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8011946:	fb00 f107 	mul.w	r1, r0, r7
 801194a:	4299      	cmp	r1, r3
 801194c:	d908      	bls.n	8011960 <__udivmoddi4+0x24c>
 801194e:	eb1c 0303 	adds.w	r3, ip, r3
 8011952:	f100 36ff 	add.w	r6, r0, #4294967295
 8011956:	d22c      	bcs.n	80119b2 <__udivmoddi4+0x29e>
 8011958:	4299      	cmp	r1, r3
 801195a:	d92a      	bls.n	80119b2 <__udivmoddi4+0x29e>
 801195c:	3802      	subs	r0, #2
 801195e:	4463      	add	r3, ip
 8011960:	1a5b      	subs	r3, r3, r1
 8011962:	b2a4      	uxth	r4, r4
 8011964:	fbb3 f1f8 	udiv	r1, r3, r8
 8011968:	fb08 3311 	mls	r3, r8, r1, r3
 801196c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8011970:	fb01 f307 	mul.w	r3, r1, r7
 8011974:	42a3      	cmp	r3, r4
 8011976:	d908      	bls.n	801198a <__udivmoddi4+0x276>
 8011978:	eb1c 0404 	adds.w	r4, ip, r4
 801197c:	f101 36ff 	add.w	r6, r1, #4294967295
 8011980:	d213      	bcs.n	80119aa <__udivmoddi4+0x296>
 8011982:	42a3      	cmp	r3, r4
 8011984:	d911      	bls.n	80119aa <__udivmoddi4+0x296>
 8011986:	3902      	subs	r1, #2
 8011988:	4464      	add	r4, ip
 801198a:	1ae4      	subs	r4, r4, r3
 801198c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011990:	e739      	b.n	8011806 <__udivmoddi4+0xf2>
 8011992:	4604      	mov	r4, r0
 8011994:	e6f0      	b.n	8011778 <__udivmoddi4+0x64>
 8011996:	4608      	mov	r0, r1
 8011998:	e706      	b.n	80117a8 <__udivmoddi4+0x94>
 801199a:	45c8      	cmp	r8, r9
 801199c:	d2ae      	bcs.n	80118fc <__udivmoddi4+0x1e8>
 801199e:	ebb9 0e02 	subs.w	lr, r9, r2
 80119a2:	eb63 0c07 	sbc.w	ip, r3, r7
 80119a6:	3801      	subs	r0, #1
 80119a8:	e7a8      	b.n	80118fc <__udivmoddi4+0x1e8>
 80119aa:	4631      	mov	r1, r6
 80119ac:	e7ed      	b.n	801198a <__udivmoddi4+0x276>
 80119ae:	4603      	mov	r3, r0
 80119b0:	e799      	b.n	80118e6 <__udivmoddi4+0x1d2>
 80119b2:	4630      	mov	r0, r6
 80119b4:	e7d4      	b.n	8011960 <__udivmoddi4+0x24c>
 80119b6:	46d6      	mov	lr, sl
 80119b8:	e77f      	b.n	80118ba <__udivmoddi4+0x1a6>
 80119ba:	4463      	add	r3, ip
 80119bc:	3802      	subs	r0, #2
 80119be:	e74d      	b.n	801185c <__udivmoddi4+0x148>
 80119c0:	4606      	mov	r6, r0
 80119c2:	4623      	mov	r3, r4
 80119c4:	4608      	mov	r0, r1
 80119c6:	e70f      	b.n	80117e8 <__udivmoddi4+0xd4>
 80119c8:	3e02      	subs	r6, #2
 80119ca:	4463      	add	r3, ip
 80119cc:	e730      	b.n	8011830 <__udivmoddi4+0x11c>
 80119ce:	bf00      	nop

080119d0 <__aeabi_idiv0>:
 80119d0:	4770      	bx	lr
 80119d2:	bf00      	nop

080119d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80119d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8011a0c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80119d8:	f7ef fa00 	bl	8000ddc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80119dc:	480c      	ldr	r0, [pc, #48]	@ (8011a10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80119de:	490d      	ldr	r1, [pc, #52]	@ (8011a14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80119e0:	4a0d      	ldr	r2, [pc, #52]	@ (8011a18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80119e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80119e4:	e002      	b.n	80119ec <LoopCopyDataInit>

080119e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80119e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80119e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80119ea:	3304      	adds	r3, #4

080119ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80119ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80119ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80119f0:	d3f9      	bcc.n	80119e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80119f2:	4a0a      	ldr	r2, [pc, #40]	@ (8011a1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80119f4:	4c0a      	ldr	r4, [pc, #40]	@ (8011a20 <LoopFillZerobss+0x22>)
  movs r3, #0
 80119f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80119f8:	e001      	b.n	80119fe <LoopFillZerobss>

080119fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80119fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80119fc:	3204      	adds	r2, #4

080119fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80119fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8011a00:	d3fb      	bcc.n	80119fa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8011a02:	f000 fff9 	bl	80129f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8011a06:	f7ee fc03 	bl	8000210 <main>
  bx  lr    
 8011a0a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8011a0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8011a10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8011a14:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8011a18:	080177a8 	.word	0x080177a8
  ldr r2, =_sbss
 8011a1c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8011a20:	20000404 	.word	0x20000404

08011a24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8011a24:	e7fe      	b.n	8011a24 <ADC_IRQHandler>

08011a26 <__cvt>:
 8011a26:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011a2a:	ec57 6b10 	vmov	r6, r7, d0
 8011a2e:	2f00      	cmp	r7, #0
 8011a30:	460c      	mov	r4, r1
 8011a32:	4619      	mov	r1, r3
 8011a34:	463b      	mov	r3, r7
 8011a36:	bfbb      	ittet	lt
 8011a38:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8011a3c:	461f      	movlt	r7, r3
 8011a3e:	2300      	movge	r3, #0
 8011a40:	232d      	movlt	r3, #45	@ 0x2d
 8011a42:	700b      	strb	r3, [r1, #0]
 8011a44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011a46:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8011a4a:	4691      	mov	r9, r2
 8011a4c:	f023 0820 	bic.w	r8, r3, #32
 8011a50:	bfbc      	itt	lt
 8011a52:	4632      	movlt	r2, r6
 8011a54:	4616      	movlt	r6, r2
 8011a56:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011a5a:	d005      	beq.n	8011a68 <__cvt+0x42>
 8011a5c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011a60:	d100      	bne.n	8011a64 <__cvt+0x3e>
 8011a62:	3401      	adds	r4, #1
 8011a64:	2102      	movs	r1, #2
 8011a66:	e000      	b.n	8011a6a <__cvt+0x44>
 8011a68:	2103      	movs	r1, #3
 8011a6a:	ab03      	add	r3, sp, #12
 8011a6c:	9301      	str	r3, [sp, #4]
 8011a6e:	ab02      	add	r3, sp, #8
 8011a70:	9300      	str	r3, [sp, #0]
 8011a72:	ec47 6b10 	vmov	d0, r6, r7
 8011a76:	4653      	mov	r3, sl
 8011a78:	4622      	mov	r2, r4
 8011a7a:	f001 f875 	bl	8012b68 <_dtoa_r>
 8011a7e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011a82:	4605      	mov	r5, r0
 8011a84:	d119      	bne.n	8011aba <__cvt+0x94>
 8011a86:	f019 0f01 	tst.w	r9, #1
 8011a8a:	d00e      	beq.n	8011aaa <__cvt+0x84>
 8011a8c:	eb00 0904 	add.w	r9, r0, r4
 8011a90:	2200      	movs	r2, #0
 8011a92:	2300      	movs	r3, #0
 8011a94:	4630      	mov	r0, r6
 8011a96:	4639      	mov	r1, r7
 8011a98:	f7ff fd0e 	bl	80114b8 <__aeabi_dcmpeq>
 8011a9c:	b108      	cbz	r0, 8011aa2 <__cvt+0x7c>
 8011a9e:	f8cd 900c 	str.w	r9, [sp, #12]
 8011aa2:	2230      	movs	r2, #48	@ 0x30
 8011aa4:	9b03      	ldr	r3, [sp, #12]
 8011aa6:	454b      	cmp	r3, r9
 8011aa8:	d31e      	bcc.n	8011ae8 <__cvt+0xc2>
 8011aaa:	9b03      	ldr	r3, [sp, #12]
 8011aac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011aae:	1b5b      	subs	r3, r3, r5
 8011ab0:	4628      	mov	r0, r5
 8011ab2:	6013      	str	r3, [r2, #0]
 8011ab4:	b004      	add	sp, #16
 8011ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011aba:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011abe:	eb00 0904 	add.w	r9, r0, r4
 8011ac2:	d1e5      	bne.n	8011a90 <__cvt+0x6a>
 8011ac4:	7803      	ldrb	r3, [r0, #0]
 8011ac6:	2b30      	cmp	r3, #48	@ 0x30
 8011ac8:	d10a      	bne.n	8011ae0 <__cvt+0xba>
 8011aca:	2200      	movs	r2, #0
 8011acc:	2300      	movs	r3, #0
 8011ace:	4630      	mov	r0, r6
 8011ad0:	4639      	mov	r1, r7
 8011ad2:	f7ff fcf1 	bl	80114b8 <__aeabi_dcmpeq>
 8011ad6:	b918      	cbnz	r0, 8011ae0 <__cvt+0xba>
 8011ad8:	f1c4 0401 	rsb	r4, r4, #1
 8011adc:	f8ca 4000 	str.w	r4, [sl]
 8011ae0:	f8da 3000 	ldr.w	r3, [sl]
 8011ae4:	4499      	add	r9, r3
 8011ae6:	e7d3      	b.n	8011a90 <__cvt+0x6a>
 8011ae8:	1c59      	adds	r1, r3, #1
 8011aea:	9103      	str	r1, [sp, #12]
 8011aec:	701a      	strb	r2, [r3, #0]
 8011aee:	e7d9      	b.n	8011aa4 <__cvt+0x7e>

08011af0 <__exponent>:
 8011af0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011af2:	2900      	cmp	r1, #0
 8011af4:	bfba      	itte	lt
 8011af6:	4249      	neglt	r1, r1
 8011af8:	232d      	movlt	r3, #45	@ 0x2d
 8011afa:	232b      	movge	r3, #43	@ 0x2b
 8011afc:	2909      	cmp	r1, #9
 8011afe:	7002      	strb	r2, [r0, #0]
 8011b00:	7043      	strb	r3, [r0, #1]
 8011b02:	dd29      	ble.n	8011b58 <__exponent+0x68>
 8011b04:	f10d 0307 	add.w	r3, sp, #7
 8011b08:	461d      	mov	r5, r3
 8011b0a:	270a      	movs	r7, #10
 8011b0c:	461a      	mov	r2, r3
 8011b0e:	fbb1 f6f7 	udiv	r6, r1, r7
 8011b12:	fb07 1416 	mls	r4, r7, r6, r1
 8011b16:	3430      	adds	r4, #48	@ 0x30
 8011b18:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011b1c:	460c      	mov	r4, r1
 8011b1e:	2c63      	cmp	r4, #99	@ 0x63
 8011b20:	f103 33ff 	add.w	r3, r3, #4294967295
 8011b24:	4631      	mov	r1, r6
 8011b26:	dcf1      	bgt.n	8011b0c <__exponent+0x1c>
 8011b28:	3130      	adds	r1, #48	@ 0x30
 8011b2a:	1e94      	subs	r4, r2, #2
 8011b2c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011b30:	1c41      	adds	r1, r0, #1
 8011b32:	4623      	mov	r3, r4
 8011b34:	42ab      	cmp	r3, r5
 8011b36:	d30a      	bcc.n	8011b4e <__exponent+0x5e>
 8011b38:	f10d 0309 	add.w	r3, sp, #9
 8011b3c:	1a9b      	subs	r3, r3, r2
 8011b3e:	42ac      	cmp	r4, r5
 8011b40:	bf88      	it	hi
 8011b42:	2300      	movhi	r3, #0
 8011b44:	3302      	adds	r3, #2
 8011b46:	4403      	add	r3, r0
 8011b48:	1a18      	subs	r0, r3, r0
 8011b4a:	b003      	add	sp, #12
 8011b4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b4e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011b52:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011b56:	e7ed      	b.n	8011b34 <__exponent+0x44>
 8011b58:	2330      	movs	r3, #48	@ 0x30
 8011b5a:	3130      	adds	r1, #48	@ 0x30
 8011b5c:	7083      	strb	r3, [r0, #2]
 8011b5e:	70c1      	strb	r1, [r0, #3]
 8011b60:	1d03      	adds	r3, r0, #4
 8011b62:	e7f1      	b.n	8011b48 <__exponent+0x58>

08011b64 <_printf_float>:
 8011b64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b68:	b08d      	sub	sp, #52	@ 0x34
 8011b6a:	460c      	mov	r4, r1
 8011b6c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011b70:	4616      	mov	r6, r2
 8011b72:	461f      	mov	r7, r3
 8011b74:	4605      	mov	r5, r0
 8011b76:	f000 feef 	bl	8012958 <_localeconv_r>
 8011b7a:	6803      	ldr	r3, [r0, #0]
 8011b7c:	9304      	str	r3, [sp, #16]
 8011b7e:	4618      	mov	r0, r3
 8011b80:	f7ff f86e 	bl	8010c60 <strlen>
 8011b84:	2300      	movs	r3, #0
 8011b86:	930a      	str	r3, [sp, #40]	@ 0x28
 8011b88:	f8d8 3000 	ldr.w	r3, [r8]
 8011b8c:	9005      	str	r0, [sp, #20]
 8011b8e:	3307      	adds	r3, #7
 8011b90:	f023 0307 	bic.w	r3, r3, #7
 8011b94:	f103 0208 	add.w	r2, r3, #8
 8011b98:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011b9c:	f8d4 b000 	ldr.w	fp, [r4]
 8011ba0:	f8c8 2000 	str.w	r2, [r8]
 8011ba4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011ba8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011bac:	9307      	str	r3, [sp, #28]
 8011bae:	f8cd 8018 	str.w	r8, [sp, #24]
 8011bb2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8011bb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011bba:	4b9c      	ldr	r3, [pc, #624]	@ (8011e2c <_printf_float+0x2c8>)
 8011bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8011bc0:	f7ff fcac 	bl	801151c <__aeabi_dcmpun>
 8011bc4:	bb70      	cbnz	r0, 8011c24 <_printf_float+0xc0>
 8011bc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011bca:	4b98      	ldr	r3, [pc, #608]	@ (8011e2c <_printf_float+0x2c8>)
 8011bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8011bd0:	f7ff fc86 	bl	80114e0 <__aeabi_dcmple>
 8011bd4:	bb30      	cbnz	r0, 8011c24 <_printf_float+0xc0>
 8011bd6:	2200      	movs	r2, #0
 8011bd8:	2300      	movs	r3, #0
 8011bda:	4640      	mov	r0, r8
 8011bdc:	4649      	mov	r1, r9
 8011bde:	f7ff fc75 	bl	80114cc <__aeabi_dcmplt>
 8011be2:	b110      	cbz	r0, 8011bea <_printf_float+0x86>
 8011be4:	232d      	movs	r3, #45	@ 0x2d
 8011be6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011bea:	4a91      	ldr	r2, [pc, #580]	@ (8011e30 <_printf_float+0x2cc>)
 8011bec:	4b91      	ldr	r3, [pc, #580]	@ (8011e34 <_printf_float+0x2d0>)
 8011bee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011bf2:	bf94      	ite	ls
 8011bf4:	4690      	movls	r8, r2
 8011bf6:	4698      	movhi	r8, r3
 8011bf8:	2303      	movs	r3, #3
 8011bfa:	6123      	str	r3, [r4, #16]
 8011bfc:	f02b 0304 	bic.w	r3, fp, #4
 8011c00:	6023      	str	r3, [r4, #0]
 8011c02:	f04f 0900 	mov.w	r9, #0
 8011c06:	9700      	str	r7, [sp, #0]
 8011c08:	4633      	mov	r3, r6
 8011c0a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011c0c:	4621      	mov	r1, r4
 8011c0e:	4628      	mov	r0, r5
 8011c10:	f000 f9d2 	bl	8011fb8 <_printf_common>
 8011c14:	3001      	adds	r0, #1
 8011c16:	f040 808d 	bne.w	8011d34 <_printf_float+0x1d0>
 8011c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8011c1e:	b00d      	add	sp, #52	@ 0x34
 8011c20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c24:	4642      	mov	r2, r8
 8011c26:	464b      	mov	r3, r9
 8011c28:	4640      	mov	r0, r8
 8011c2a:	4649      	mov	r1, r9
 8011c2c:	f7ff fc76 	bl	801151c <__aeabi_dcmpun>
 8011c30:	b140      	cbz	r0, 8011c44 <_printf_float+0xe0>
 8011c32:	464b      	mov	r3, r9
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	bfbc      	itt	lt
 8011c38:	232d      	movlt	r3, #45	@ 0x2d
 8011c3a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011c3e:	4a7e      	ldr	r2, [pc, #504]	@ (8011e38 <_printf_float+0x2d4>)
 8011c40:	4b7e      	ldr	r3, [pc, #504]	@ (8011e3c <_printf_float+0x2d8>)
 8011c42:	e7d4      	b.n	8011bee <_printf_float+0x8a>
 8011c44:	6863      	ldr	r3, [r4, #4]
 8011c46:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8011c4a:	9206      	str	r2, [sp, #24]
 8011c4c:	1c5a      	adds	r2, r3, #1
 8011c4e:	d13b      	bne.n	8011cc8 <_printf_float+0x164>
 8011c50:	2306      	movs	r3, #6
 8011c52:	6063      	str	r3, [r4, #4]
 8011c54:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011c58:	2300      	movs	r3, #0
 8011c5a:	6022      	str	r2, [r4, #0]
 8011c5c:	9303      	str	r3, [sp, #12]
 8011c5e:	ab0a      	add	r3, sp, #40	@ 0x28
 8011c60:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011c64:	ab09      	add	r3, sp, #36	@ 0x24
 8011c66:	9300      	str	r3, [sp, #0]
 8011c68:	6861      	ldr	r1, [r4, #4]
 8011c6a:	ec49 8b10 	vmov	d0, r8, r9
 8011c6e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011c72:	4628      	mov	r0, r5
 8011c74:	f7ff fed7 	bl	8011a26 <__cvt>
 8011c78:	9b06      	ldr	r3, [sp, #24]
 8011c7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011c7c:	2b47      	cmp	r3, #71	@ 0x47
 8011c7e:	4680      	mov	r8, r0
 8011c80:	d129      	bne.n	8011cd6 <_printf_float+0x172>
 8011c82:	1cc8      	adds	r0, r1, #3
 8011c84:	db02      	blt.n	8011c8c <_printf_float+0x128>
 8011c86:	6863      	ldr	r3, [r4, #4]
 8011c88:	4299      	cmp	r1, r3
 8011c8a:	dd41      	ble.n	8011d10 <_printf_float+0x1ac>
 8011c8c:	f1aa 0a02 	sub.w	sl, sl, #2
 8011c90:	fa5f fa8a 	uxtb.w	sl, sl
 8011c94:	3901      	subs	r1, #1
 8011c96:	4652      	mov	r2, sl
 8011c98:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011c9c:	9109      	str	r1, [sp, #36]	@ 0x24
 8011c9e:	f7ff ff27 	bl	8011af0 <__exponent>
 8011ca2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011ca4:	1813      	adds	r3, r2, r0
 8011ca6:	2a01      	cmp	r2, #1
 8011ca8:	4681      	mov	r9, r0
 8011caa:	6123      	str	r3, [r4, #16]
 8011cac:	dc02      	bgt.n	8011cb4 <_printf_float+0x150>
 8011cae:	6822      	ldr	r2, [r4, #0]
 8011cb0:	07d2      	lsls	r2, r2, #31
 8011cb2:	d501      	bpl.n	8011cb8 <_printf_float+0x154>
 8011cb4:	3301      	adds	r3, #1
 8011cb6:	6123      	str	r3, [r4, #16]
 8011cb8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	d0a2      	beq.n	8011c06 <_printf_float+0xa2>
 8011cc0:	232d      	movs	r3, #45	@ 0x2d
 8011cc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011cc6:	e79e      	b.n	8011c06 <_printf_float+0xa2>
 8011cc8:	9a06      	ldr	r2, [sp, #24]
 8011cca:	2a47      	cmp	r2, #71	@ 0x47
 8011ccc:	d1c2      	bne.n	8011c54 <_printf_float+0xf0>
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d1c0      	bne.n	8011c54 <_printf_float+0xf0>
 8011cd2:	2301      	movs	r3, #1
 8011cd4:	e7bd      	b.n	8011c52 <_printf_float+0xee>
 8011cd6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011cda:	d9db      	bls.n	8011c94 <_printf_float+0x130>
 8011cdc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011ce0:	d118      	bne.n	8011d14 <_printf_float+0x1b0>
 8011ce2:	2900      	cmp	r1, #0
 8011ce4:	6863      	ldr	r3, [r4, #4]
 8011ce6:	dd0b      	ble.n	8011d00 <_printf_float+0x19c>
 8011ce8:	6121      	str	r1, [r4, #16]
 8011cea:	b913      	cbnz	r3, 8011cf2 <_printf_float+0x18e>
 8011cec:	6822      	ldr	r2, [r4, #0]
 8011cee:	07d0      	lsls	r0, r2, #31
 8011cf0:	d502      	bpl.n	8011cf8 <_printf_float+0x194>
 8011cf2:	3301      	adds	r3, #1
 8011cf4:	440b      	add	r3, r1
 8011cf6:	6123      	str	r3, [r4, #16]
 8011cf8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011cfa:	f04f 0900 	mov.w	r9, #0
 8011cfe:	e7db      	b.n	8011cb8 <_printf_float+0x154>
 8011d00:	b913      	cbnz	r3, 8011d08 <_printf_float+0x1a4>
 8011d02:	6822      	ldr	r2, [r4, #0]
 8011d04:	07d2      	lsls	r2, r2, #31
 8011d06:	d501      	bpl.n	8011d0c <_printf_float+0x1a8>
 8011d08:	3302      	adds	r3, #2
 8011d0a:	e7f4      	b.n	8011cf6 <_printf_float+0x192>
 8011d0c:	2301      	movs	r3, #1
 8011d0e:	e7f2      	b.n	8011cf6 <_printf_float+0x192>
 8011d10:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011d14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011d16:	4299      	cmp	r1, r3
 8011d18:	db05      	blt.n	8011d26 <_printf_float+0x1c2>
 8011d1a:	6823      	ldr	r3, [r4, #0]
 8011d1c:	6121      	str	r1, [r4, #16]
 8011d1e:	07d8      	lsls	r0, r3, #31
 8011d20:	d5ea      	bpl.n	8011cf8 <_printf_float+0x194>
 8011d22:	1c4b      	adds	r3, r1, #1
 8011d24:	e7e7      	b.n	8011cf6 <_printf_float+0x192>
 8011d26:	2900      	cmp	r1, #0
 8011d28:	bfd4      	ite	le
 8011d2a:	f1c1 0202 	rsble	r2, r1, #2
 8011d2e:	2201      	movgt	r2, #1
 8011d30:	4413      	add	r3, r2
 8011d32:	e7e0      	b.n	8011cf6 <_printf_float+0x192>
 8011d34:	6823      	ldr	r3, [r4, #0]
 8011d36:	055a      	lsls	r2, r3, #21
 8011d38:	d407      	bmi.n	8011d4a <_printf_float+0x1e6>
 8011d3a:	6923      	ldr	r3, [r4, #16]
 8011d3c:	4642      	mov	r2, r8
 8011d3e:	4631      	mov	r1, r6
 8011d40:	4628      	mov	r0, r5
 8011d42:	47b8      	blx	r7
 8011d44:	3001      	adds	r0, #1
 8011d46:	d12b      	bne.n	8011da0 <_printf_float+0x23c>
 8011d48:	e767      	b.n	8011c1a <_printf_float+0xb6>
 8011d4a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011d4e:	f240 80dd 	bls.w	8011f0c <_printf_float+0x3a8>
 8011d52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011d56:	2200      	movs	r2, #0
 8011d58:	2300      	movs	r3, #0
 8011d5a:	f7ff fbad 	bl	80114b8 <__aeabi_dcmpeq>
 8011d5e:	2800      	cmp	r0, #0
 8011d60:	d033      	beq.n	8011dca <_printf_float+0x266>
 8011d62:	4a37      	ldr	r2, [pc, #220]	@ (8011e40 <_printf_float+0x2dc>)
 8011d64:	2301      	movs	r3, #1
 8011d66:	4631      	mov	r1, r6
 8011d68:	4628      	mov	r0, r5
 8011d6a:	47b8      	blx	r7
 8011d6c:	3001      	adds	r0, #1
 8011d6e:	f43f af54 	beq.w	8011c1a <_printf_float+0xb6>
 8011d72:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011d76:	4543      	cmp	r3, r8
 8011d78:	db02      	blt.n	8011d80 <_printf_float+0x21c>
 8011d7a:	6823      	ldr	r3, [r4, #0]
 8011d7c:	07d8      	lsls	r0, r3, #31
 8011d7e:	d50f      	bpl.n	8011da0 <_printf_float+0x23c>
 8011d80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011d84:	4631      	mov	r1, r6
 8011d86:	4628      	mov	r0, r5
 8011d88:	47b8      	blx	r7
 8011d8a:	3001      	adds	r0, #1
 8011d8c:	f43f af45 	beq.w	8011c1a <_printf_float+0xb6>
 8011d90:	f04f 0900 	mov.w	r9, #0
 8011d94:	f108 38ff 	add.w	r8, r8, #4294967295
 8011d98:	f104 0a1a 	add.w	sl, r4, #26
 8011d9c:	45c8      	cmp	r8, r9
 8011d9e:	dc09      	bgt.n	8011db4 <_printf_float+0x250>
 8011da0:	6823      	ldr	r3, [r4, #0]
 8011da2:	079b      	lsls	r3, r3, #30
 8011da4:	f100 8103 	bmi.w	8011fae <_printf_float+0x44a>
 8011da8:	68e0      	ldr	r0, [r4, #12]
 8011daa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011dac:	4298      	cmp	r0, r3
 8011dae:	bfb8      	it	lt
 8011db0:	4618      	movlt	r0, r3
 8011db2:	e734      	b.n	8011c1e <_printf_float+0xba>
 8011db4:	2301      	movs	r3, #1
 8011db6:	4652      	mov	r2, sl
 8011db8:	4631      	mov	r1, r6
 8011dba:	4628      	mov	r0, r5
 8011dbc:	47b8      	blx	r7
 8011dbe:	3001      	adds	r0, #1
 8011dc0:	f43f af2b 	beq.w	8011c1a <_printf_float+0xb6>
 8011dc4:	f109 0901 	add.w	r9, r9, #1
 8011dc8:	e7e8      	b.n	8011d9c <_printf_float+0x238>
 8011dca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	dc39      	bgt.n	8011e44 <_printf_float+0x2e0>
 8011dd0:	4a1b      	ldr	r2, [pc, #108]	@ (8011e40 <_printf_float+0x2dc>)
 8011dd2:	2301      	movs	r3, #1
 8011dd4:	4631      	mov	r1, r6
 8011dd6:	4628      	mov	r0, r5
 8011dd8:	47b8      	blx	r7
 8011dda:	3001      	adds	r0, #1
 8011ddc:	f43f af1d 	beq.w	8011c1a <_printf_float+0xb6>
 8011de0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011de4:	ea59 0303 	orrs.w	r3, r9, r3
 8011de8:	d102      	bne.n	8011df0 <_printf_float+0x28c>
 8011dea:	6823      	ldr	r3, [r4, #0]
 8011dec:	07d9      	lsls	r1, r3, #31
 8011dee:	d5d7      	bpl.n	8011da0 <_printf_float+0x23c>
 8011df0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011df4:	4631      	mov	r1, r6
 8011df6:	4628      	mov	r0, r5
 8011df8:	47b8      	blx	r7
 8011dfa:	3001      	adds	r0, #1
 8011dfc:	f43f af0d 	beq.w	8011c1a <_printf_float+0xb6>
 8011e00:	f04f 0a00 	mov.w	sl, #0
 8011e04:	f104 0b1a 	add.w	fp, r4, #26
 8011e08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011e0a:	425b      	negs	r3, r3
 8011e0c:	4553      	cmp	r3, sl
 8011e0e:	dc01      	bgt.n	8011e14 <_printf_float+0x2b0>
 8011e10:	464b      	mov	r3, r9
 8011e12:	e793      	b.n	8011d3c <_printf_float+0x1d8>
 8011e14:	2301      	movs	r3, #1
 8011e16:	465a      	mov	r2, fp
 8011e18:	4631      	mov	r1, r6
 8011e1a:	4628      	mov	r0, r5
 8011e1c:	47b8      	blx	r7
 8011e1e:	3001      	adds	r0, #1
 8011e20:	f43f aefb 	beq.w	8011c1a <_printf_float+0xb6>
 8011e24:	f10a 0a01 	add.w	sl, sl, #1
 8011e28:	e7ee      	b.n	8011e08 <_printf_float+0x2a4>
 8011e2a:	bf00      	nop
 8011e2c:	7fefffff 	.word	0x7fefffff
 8011e30:	08017190 	.word	0x08017190
 8011e34:	08017194 	.word	0x08017194
 8011e38:	08017198 	.word	0x08017198
 8011e3c:	0801719c 	.word	0x0801719c
 8011e40:	080171a0 	.word	0x080171a0
 8011e44:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011e46:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011e4a:	4553      	cmp	r3, sl
 8011e4c:	bfa8      	it	ge
 8011e4e:	4653      	movge	r3, sl
 8011e50:	2b00      	cmp	r3, #0
 8011e52:	4699      	mov	r9, r3
 8011e54:	dc36      	bgt.n	8011ec4 <_printf_float+0x360>
 8011e56:	f04f 0b00 	mov.w	fp, #0
 8011e5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011e5e:	f104 021a 	add.w	r2, r4, #26
 8011e62:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011e64:	9306      	str	r3, [sp, #24]
 8011e66:	eba3 0309 	sub.w	r3, r3, r9
 8011e6a:	455b      	cmp	r3, fp
 8011e6c:	dc31      	bgt.n	8011ed2 <_printf_float+0x36e>
 8011e6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011e70:	459a      	cmp	sl, r3
 8011e72:	dc3a      	bgt.n	8011eea <_printf_float+0x386>
 8011e74:	6823      	ldr	r3, [r4, #0]
 8011e76:	07da      	lsls	r2, r3, #31
 8011e78:	d437      	bmi.n	8011eea <_printf_float+0x386>
 8011e7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011e7c:	ebaa 0903 	sub.w	r9, sl, r3
 8011e80:	9b06      	ldr	r3, [sp, #24]
 8011e82:	ebaa 0303 	sub.w	r3, sl, r3
 8011e86:	4599      	cmp	r9, r3
 8011e88:	bfa8      	it	ge
 8011e8a:	4699      	movge	r9, r3
 8011e8c:	f1b9 0f00 	cmp.w	r9, #0
 8011e90:	dc33      	bgt.n	8011efa <_printf_float+0x396>
 8011e92:	f04f 0800 	mov.w	r8, #0
 8011e96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011e9a:	f104 0b1a 	add.w	fp, r4, #26
 8011e9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ea0:	ebaa 0303 	sub.w	r3, sl, r3
 8011ea4:	eba3 0309 	sub.w	r3, r3, r9
 8011ea8:	4543      	cmp	r3, r8
 8011eaa:	f77f af79 	ble.w	8011da0 <_printf_float+0x23c>
 8011eae:	2301      	movs	r3, #1
 8011eb0:	465a      	mov	r2, fp
 8011eb2:	4631      	mov	r1, r6
 8011eb4:	4628      	mov	r0, r5
 8011eb6:	47b8      	blx	r7
 8011eb8:	3001      	adds	r0, #1
 8011eba:	f43f aeae 	beq.w	8011c1a <_printf_float+0xb6>
 8011ebe:	f108 0801 	add.w	r8, r8, #1
 8011ec2:	e7ec      	b.n	8011e9e <_printf_float+0x33a>
 8011ec4:	4642      	mov	r2, r8
 8011ec6:	4631      	mov	r1, r6
 8011ec8:	4628      	mov	r0, r5
 8011eca:	47b8      	blx	r7
 8011ecc:	3001      	adds	r0, #1
 8011ece:	d1c2      	bne.n	8011e56 <_printf_float+0x2f2>
 8011ed0:	e6a3      	b.n	8011c1a <_printf_float+0xb6>
 8011ed2:	2301      	movs	r3, #1
 8011ed4:	4631      	mov	r1, r6
 8011ed6:	4628      	mov	r0, r5
 8011ed8:	9206      	str	r2, [sp, #24]
 8011eda:	47b8      	blx	r7
 8011edc:	3001      	adds	r0, #1
 8011ede:	f43f ae9c 	beq.w	8011c1a <_printf_float+0xb6>
 8011ee2:	9a06      	ldr	r2, [sp, #24]
 8011ee4:	f10b 0b01 	add.w	fp, fp, #1
 8011ee8:	e7bb      	b.n	8011e62 <_printf_float+0x2fe>
 8011eea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011eee:	4631      	mov	r1, r6
 8011ef0:	4628      	mov	r0, r5
 8011ef2:	47b8      	blx	r7
 8011ef4:	3001      	adds	r0, #1
 8011ef6:	d1c0      	bne.n	8011e7a <_printf_float+0x316>
 8011ef8:	e68f      	b.n	8011c1a <_printf_float+0xb6>
 8011efa:	9a06      	ldr	r2, [sp, #24]
 8011efc:	464b      	mov	r3, r9
 8011efe:	4442      	add	r2, r8
 8011f00:	4631      	mov	r1, r6
 8011f02:	4628      	mov	r0, r5
 8011f04:	47b8      	blx	r7
 8011f06:	3001      	adds	r0, #1
 8011f08:	d1c3      	bne.n	8011e92 <_printf_float+0x32e>
 8011f0a:	e686      	b.n	8011c1a <_printf_float+0xb6>
 8011f0c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011f10:	f1ba 0f01 	cmp.w	sl, #1
 8011f14:	dc01      	bgt.n	8011f1a <_printf_float+0x3b6>
 8011f16:	07db      	lsls	r3, r3, #31
 8011f18:	d536      	bpl.n	8011f88 <_printf_float+0x424>
 8011f1a:	2301      	movs	r3, #1
 8011f1c:	4642      	mov	r2, r8
 8011f1e:	4631      	mov	r1, r6
 8011f20:	4628      	mov	r0, r5
 8011f22:	47b8      	blx	r7
 8011f24:	3001      	adds	r0, #1
 8011f26:	f43f ae78 	beq.w	8011c1a <_printf_float+0xb6>
 8011f2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011f2e:	4631      	mov	r1, r6
 8011f30:	4628      	mov	r0, r5
 8011f32:	47b8      	blx	r7
 8011f34:	3001      	adds	r0, #1
 8011f36:	f43f ae70 	beq.w	8011c1a <_printf_float+0xb6>
 8011f3a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011f3e:	2200      	movs	r2, #0
 8011f40:	2300      	movs	r3, #0
 8011f42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011f46:	f7ff fab7 	bl	80114b8 <__aeabi_dcmpeq>
 8011f4a:	b9c0      	cbnz	r0, 8011f7e <_printf_float+0x41a>
 8011f4c:	4653      	mov	r3, sl
 8011f4e:	f108 0201 	add.w	r2, r8, #1
 8011f52:	4631      	mov	r1, r6
 8011f54:	4628      	mov	r0, r5
 8011f56:	47b8      	blx	r7
 8011f58:	3001      	adds	r0, #1
 8011f5a:	d10c      	bne.n	8011f76 <_printf_float+0x412>
 8011f5c:	e65d      	b.n	8011c1a <_printf_float+0xb6>
 8011f5e:	2301      	movs	r3, #1
 8011f60:	465a      	mov	r2, fp
 8011f62:	4631      	mov	r1, r6
 8011f64:	4628      	mov	r0, r5
 8011f66:	47b8      	blx	r7
 8011f68:	3001      	adds	r0, #1
 8011f6a:	f43f ae56 	beq.w	8011c1a <_printf_float+0xb6>
 8011f6e:	f108 0801 	add.w	r8, r8, #1
 8011f72:	45d0      	cmp	r8, sl
 8011f74:	dbf3      	blt.n	8011f5e <_printf_float+0x3fa>
 8011f76:	464b      	mov	r3, r9
 8011f78:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011f7c:	e6df      	b.n	8011d3e <_printf_float+0x1da>
 8011f7e:	f04f 0800 	mov.w	r8, #0
 8011f82:	f104 0b1a 	add.w	fp, r4, #26
 8011f86:	e7f4      	b.n	8011f72 <_printf_float+0x40e>
 8011f88:	2301      	movs	r3, #1
 8011f8a:	4642      	mov	r2, r8
 8011f8c:	e7e1      	b.n	8011f52 <_printf_float+0x3ee>
 8011f8e:	2301      	movs	r3, #1
 8011f90:	464a      	mov	r2, r9
 8011f92:	4631      	mov	r1, r6
 8011f94:	4628      	mov	r0, r5
 8011f96:	47b8      	blx	r7
 8011f98:	3001      	adds	r0, #1
 8011f9a:	f43f ae3e 	beq.w	8011c1a <_printf_float+0xb6>
 8011f9e:	f108 0801 	add.w	r8, r8, #1
 8011fa2:	68e3      	ldr	r3, [r4, #12]
 8011fa4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011fa6:	1a5b      	subs	r3, r3, r1
 8011fa8:	4543      	cmp	r3, r8
 8011faa:	dcf0      	bgt.n	8011f8e <_printf_float+0x42a>
 8011fac:	e6fc      	b.n	8011da8 <_printf_float+0x244>
 8011fae:	f04f 0800 	mov.w	r8, #0
 8011fb2:	f104 0919 	add.w	r9, r4, #25
 8011fb6:	e7f4      	b.n	8011fa2 <_printf_float+0x43e>

08011fb8 <_printf_common>:
 8011fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011fbc:	4616      	mov	r6, r2
 8011fbe:	4698      	mov	r8, r3
 8011fc0:	688a      	ldr	r2, [r1, #8]
 8011fc2:	690b      	ldr	r3, [r1, #16]
 8011fc4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011fc8:	4293      	cmp	r3, r2
 8011fca:	bfb8      	it	lt
 8011fcc:	4613      	movlt	r3, r2
 8011fce:	6033      	str	r3, [r6, #0]
 8011fd0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011fd4:	4607      	mov	r7, r0
 8011fd6:	460c      	mov	r4, r1
 8011fd8:	b10a      	cbz	r2, 8011fde <_printf_common+0x26>
 8011fda:	3301      	adds	r3, #1
 8011fdc:	6033      	str	r3, [r6, #0]
 8011fde:	6823      	ldr	r3, [r4, #0]
 8011fe0:	0699      	lsls	r1, r3, #26
 8011fe2:	bf42      	ittt	mi
 8011fe4:	6833      	ldrmi	r3, [r6, #0]
 8011fe6:	3302      	addmi	r3, #2
 8011fe8:	6033      	strmi	r3, [r6, #0]
 8011fea:	6825      	ldr	r5, [r4, #0]
 8011fec:	f015 0506 	ands.w	r5, r5, #6
 8011ff0:	d106      	bne.n	8012000 <_printf_common+0x48>
 8011ff2:	f104 0a19 	add.w	sl, r4, #25
 8011ff6:	68e3      	ldr	r3, [r4, #12]
 8011ff8:	6832      	ldr	r2, [r6, #0]
 8011ffa:	1a9b      	subs	r3, r3, r2
 8011ffc:	42ab      	cmp	r3, r5
 8011ffe:	dc26      	bgt.n	801204e <_printf_common+0x96>
 8012000:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012004:	6822      	ldr	r2, [r4, #0]
 8012006:	3b00      	subs	r3, #0
 8012008:	bf18      	it	ne
 801200a:	2301      	movne	r3, #1
 801200c:	0692      	lsls	r2, r2, #26
 801200e:	d42b      	bmi.n	8012068 <_printf_common+0xb0>
 8012010:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012014:	4641      	mov	r1, r8
 8012016:	4638      	mov	r0, r7
 8012018:	47c8      	blx	r9
 801201a:	3001      	adds	r0, #1
 801201c:	d01e      	beq.n	801205c <_printf_common+0xa4>
 801201e:	6823      	ldr	r3, [r4, #0]
 8012020:	6922      	ldr	r2, [r4, #16]
 8012022:	f003 0306 	and.w	r3, r3, #6
 8012026:	2b04      	cmp	r3, #4
 8012028:	bf02      	ittt	eq
 801202a:	68e5      	ldreq	r5, [r4, #12]
 801202c:	6833      	ldreq	r3, [r6, #0]
 801202e:	1aed      	subeq	r5, r5, r3
 8012030:	68a3      	ldr	r3, [r4, #8]
 8012032:	bf0c      	ite	eq
 8012034:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012038:	2500      	movne	r5, #0
 801203a:	4293      	cmp	r3, r2
 801203c:	bfc4      	itt	gt
 801203e:	1a9b      	subgt	r3, r3, r2
 8012040:	18ed      	addgt	r5, r5, r3
 8012042:	2600      	movs	r6, #0
 8012044:	341a      	adds	r4, #26
 8012046:	42b5      	cmp	r5, r6
 8012048:	d11a      	bne.n	8012080 <_printf_common+0xc8>
 801204a:	2000      	movs	r0, #0
 801204c:	e008      	b.n	8012060 <_printf_common+0xa8>
 801204e:	2301      	movs	r3, #1
 8012050:	4652      	mov	r2, sl
 8012052:	4641      	mov	r1, r8
 8012054:	4638      	mov	r0, r7
 8012056:	47c8      	blx	r9
 8012058:	3001      	adds	r0, #1
 801205a:	d103      	bne.n	8012064 <_printf_common+0xac>
 801205c:	f04f 30ff 	mov.w	r0, #4294967295
 8012060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012064:	3501      	adds	r5, #1
 8012066:	e7c6      	b.n	8011ff6 <_printf_common+0x3e>
 8012068:	18e1      	adds	r1, r4, r3
 801206a:	1c5a      	adds	r2, r3, #1
 801206c:	2030      	movs	r0, #48	@ 0x30
 801206e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012072:	4422      	add	r2, r4
 8012074:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012078:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801207c:	3302      	adds	r3, #2
 801207e:	e7c7      	b.n	8012010 <_printf_common+0x58>
 8012080:	2301      	movs	r3, #1
 8012082:	4622      	mov	r2, r4
 8012084:	4641      	mov	r1, r8
 8012086:	4638      	mov	r0, r7
 8012088:	47c8      	blx	r9
 801208a:	3001      	adds	r0, #1
 801208c:	d0e6      	beq.n	801205c <_printf_common+0xa4>
 801208e:	3601      	adds	r6, #1
 8012090:	e7d9      	b.n	8012046 <_printf_common+0x8e>
	...

08012094 <_printf_i>:
 8012094:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012098:	7e0f      	ldrb	r7, [r1, #24]
 801209a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801209c:	2f78      	cmp	r7, #120	@ 0x78
 801209e:	4691      	mov	r9, r2
 80120a0:	4680      	mov	r8, r0
 80120a2:	460c      	mov	r4, r1
 80120a4:	469a      	mov	sl, r3
 80120a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80120aa:	d807      	bhi.n	80120bc <_printf_i+0x28>
 80120ac:	2f62      	cmp	r7, #98	@ 0x62
 80120ae:	d80a      	bhi.n	80120c6 <_printf_i+0x32>
 80120b0:	2f00      	cmp	r7, #0
 80120b2:	f000 80d2 	beq.w	801225a <_printf_i+0x1c6>
 80120b6:	2f58      	cmp	r7, #88	@ 0x58
 80120b8:	f000 80b9 	beq.w	801222e <_printf_i+0x19a>
 80120bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80120c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80120c4:	e03a      	b.n	801213c <_printf_i+0xa8>
 80120c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80120ca:	2b15      	cmp	r3, #21
 80120cc:	d8f6      	bhi.n	80120bc <_printf_i+0x28>
 80120ce:	a101      	add	r1, pc, #4	@ (adr r1, 80120d4 <_printf_i+0x40>)
 80120d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80120d4:	0801212d 	.word	0x0801212d
 80120d8:	08012141 	.word	0x08012141
 80120dc:	080120bd 	.word	0x080120bd
 80120e0:	080120bd 	.word	0x080120bd
 80120e4:	080120bd 	.word	0x080120bd
 80120e8:	080120bd 	.word	0x080120bd
 80120ec:	08012141 	.word	0x08012141
 80120f0:	080120bd 	.word	0x080120bd
 80120f4:	080120bd 	.word	0x080120bd
 80120f8:	080120bd 	.word	0x080120bd
 80120fc:	080120bd 	.word	0x080120bd
 8012100:	08012241 	.word	0x08012241
 8012104:	0801216b 	.word	0x0801216b
 8012108:	080121fb 	.word	0x080121fb
 801210c:	080120bd 	.word	0x080120bd
 8012110:	080120bd 	.word	0x080120bd
 8012114:	08012263 	.word	0x08012263
 8012118:	080120bd 	.word	0x080120bd
 801211c:	0801216b 	.word	0x0801216b
 8012120:	080120bd 	.word	0x080120bd
 8012124:	080120bd 	.word	0x080120bd
 8012128:	08012203 	.word	0x08012203
 801212c:	6833      	ldr	r3, [r6, #0]
 801212e:	1d1a      	adds	r2, r3, #4
 8012130:	681b      	ldr	r3, [r3, #0]
 8012132:	6032      	str	r2, [r6, #0]
 8012134:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012138:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801213c:	2301      	movs	r3, #1
 801213e:	e09d      	b.n	801227c <_printf_i+0x1e8>
 8012140:	6833      	ldr	r3, [r6, #0]
 8012142:	6820      	ldr	r0, [r4, #0]
 8012144:	1d19      	adds	r1, r3, #4
 8012146:	6031      	str	r1, [r6, #0]
 8012148:	0606      	lsls	r6, r0, #24
 801214a:	d501      	bpl.n	8012150 <_printf_i+0xbc>
 801214c:	681d      	ldr	r5, [r3, #0]
 801214e:	e003      	b.n	8012158 <_printf_i+0xc4>
 8012150:	0645      	lsls	r5, r0, #25
 8012152:	d5fb      	bpl.n	801214c <_printf_i+0xb8>
 8012154:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012158:	2d00      	cmp	r5, #0
 801215a:	da03      	bge.n	8012164 <_printf_i+0xd0>
 801215c:	232d      	movs	r3, #45	@ 0x2d
 801215e:	426d      	negs	r5, r5
 8012160:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012164:	4859      	ldr	r0, [pc, #356]	@ (80122cc <_printf_i+0x238>)
 8012166:	230a      	movs	r3, #10
 8012168:	e011      	b.n	801218e <_printf_i+0xfa>
 801216a:	6821      	ldr	r1, [r4, #0]
 801216c:	6833      	ldr	r3, [r6, #0]
 801216e:	0608      	lsls	r0, r1, #24
 8012170:	f853 5b04 	ldr.w	r5, [r3], #4
 8012174:	d402      	bmi.n	801217c <_printf_i+0xe8>
 8012176:	0649      	lsls	r1, r1, #25
 8012178:	bf48      	it	mi
 801217a:	b2ad      	uxthmi	r5, r5
 801217c:	2f6f      	cmp	r7, #111	@ 0x6f
 801217e:	4853      	ldr	r0, [pc, #332]	@ (80122cc <_printf_i+0x238>)
 8012180:	6033      	str	r3, [r6, #0]
 8012182:	bf14      	ite	ne
 8012184:	230a      	movne	r3, #10
 8012186:	2308      	moveq	r3, #8
 8012188:	2100      	movs	r1, #0
 801218a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801218e:	6866      	ldr	r6, [r4, #4]
 8012190:	60a6      	str	r6, [r4, #8]
 8012192:	2e00      	cmp	r6, #0
 8012194:	bfa2      	ittt	ge
 8012196:	6821      	ldrge	r1, [r4, #0]
 8012198:	f021 0104 	bicge.w	r1, r1, #4
 801219c:	6021      	strge	r1, [r4, #0]
 801219e:	b90d      	cbnz	r5, 80121a4 <_printf_i+0x110>
 80121a0:	2e00      	cmp	r6, #0
 80121a2:	d04b      	beq.n	801223c <_printf_i+0x1a8>
 80121a4:	4616      	mov	r6, r2
 80121a6:	fbb5 f1f3 	udiv	r1, r5, r3
 80121aa:	fb03 5711 	mls	r7, r3, r1, r5
 80121ae:	5dc7      	ldrb	r7, [r0, r7]
 80121b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80121b4:	462f      	mov	r7, r5
 80121b6:	42bb      	cmp	r3, r7
 80121b8:	460d      	mov	r5, r1
 80121ba:	d9f4      	bls.n	80121a6 <_printf_i+0x112>
 80121bc:	2b08      	cmp	r3, #8
 80121be:	d10b      	bne.n	80121d8 <_printf_i+0x144>
 80121c0:	6823      	ldr	r3, [r4, #0]
 80121c2:	07df      	lsls	r7, r3, #31
 80121c4:	d508      	bpl.n	80121d8 <_printf_i+0x144>
 80121c6:	6923      	ldr	r3, [r4, #16]
 80121c8:	6861      	ldr	r1, [r4, #4]
 80121ca:	4299      	cmp	r1, r3
 80121cc:	bfde      	ittt	le
 80121ce:	2330      	movle	r3, #48	@ 0x30
 80121d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80121d4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80121d8:	1b92      	subs	r2, r2, r6
 80121da:	6122      	str	r2, [r4, #16]
 80121dc:	f8cd a000 	str.w	sl, [sp]
 80121e0:	464b      	mov	r3, r9
 80121e2:	aa03      	add	r2, sp, #12
 80121e4:	4621      	mov	r1, r4
 80121e6:	4640      	mov	r0, r8
 80121e8:	f7ff fee6 	bl	8011fb8 <_printf_common>
 80121ec:	3001      	adds	r0, #1
 80121ee:	d14a      	bne.n	8012286 <_printf_i+0x1f2>
 80121f0:	f04f 30ff 	mov.w	r0, #4294967295
 80121f4:	b004      	add	sp, #16
 80121f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80121fa:	6823      	ldr	r3, [r4, #0]
 80121fc:	f043 0320 	orr.w	r3, r3, #32
 8012200:	6023      	str	r3, [r4, #0]
 8012202:	4833      	ldr	r0, [pc, #204]	@ (80122d0 <_printf_i+0x23c>)
 8012204:	2778      	movs	r7, #120	@ 0x78
 8012206:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801220a:	6823      	ldr	r3, [r4, #0]
 801220c:	6831      	ldr	r1, [r6, #0]
 801220e:	061f      	lsls	r7, r3, #24
 8012210:	f851 5b04 	ldr.w	r5, [r1], #4
 8012214:	d402      	bmi.n	801221c <_printf_i+0x188>
 8012216:	065f      	lsls	r7, r3, #25
 8012218:	bf48      	it	mi
 801221a:	b2ad      	uxthmi	r5, r5
 801221c:	6031      	str	r1, [r6, #0]
 801221e:	07d9      	lsls	r1, r3, #31
 8012220:	bf44      	itt	mi
 8012222:	f043 0320 	orrmi.w	r3, r3, #32
 8012226:	6023      	strmi	r3, [r4, #0]
 8012228:	b11d      	cbz	r5, 8012232 <_printf_i+0x19e>
 801222a:	2310      	movs	r3, #16
 801222c:	e7ac      	b.n	8012188 <_printf_i+0xf4>
 801222e:	4827      	ldr	r0, [pc, #156]	@ (80122cc <_printf_i+0x238>)
 8012230:	e7e9      	b.n	8012206 <_printf_i+0x172>
 8012232:	6823      	ldr	r3, [r4, #0]
 8012234:	f023 0320 	bic.w	r3, r3, #32
 8012238:	6023      	str	r3, [r4, #0]
 801223a:	e7f6      	b.n	801222a <_printf_i+0x196>
 801223c:	4616      	mov	r6, r2
 801223e:	e7bd      	b.n	80121bc <_printf_i+0x128>
 8012240:	6833      	ldr	r3, [r6, #0]
 8012242:	6825      	ldr	r5, [r4, #0]
 8012244:	6961      	ldr	r1, [r4, #20]
 8012246:	1d18      	adds	r0, r3, #4
 8012248:	6030      	str	r0, [r6, #0]
 801224a:	062e      	lsls	r6, r5, #24
 801224c:	681b      	ldr	r3, [r3, #0]
 801224e:	d501      	bpl.n	8012254 <_printf_i+0x1c0>
 8012250:	6019      	str	r1, [r3, #0]
 8012252:	e002      	b.n	801225a <_printf_i+0x1c6>
 8012254:	0668      	lsls	r0, r5, #25
 8012256:	d5fb      	bpl.n	8012250 <_printf_i+0x1bc>
 8012258:	8019      	strh	r1, [r3, #0]
 801225a:	2300      	movs	r3, #0
 801225c:	6123      	str	r3, [r4, #16]
 801225e:	4616      	mov	r6, r2
 8012260:	e7bc      	b.n	80121dc <_printf_i+0x148>
 8012262:	6833      	ldr	r3, [r6, #0]
 8012264:	1d1a      	adds	r2, r3, #4
 8012266:	6032      	str	r2, [r6, #0]
 8012268:	681e      	ldr	r6, [r3, #0]
 801226a:	6862      	ldr	r2, [r4, #4]
 801226c:	2100      	movs	r1, #0
 801226e:	4630      	mov	r0, r6
 8012270:	f7fe fca6 	bl	8010bc0 <memchr>
 8012274:	b108      	cbz	r0, 801227a <_printf_i+0x1e6>
 8012276:	1b80      	subs	r0, r0, r6
 8012278:	6060      	str	r0, [r4, #4]
 801227a:	6863      	ldr	r3, [r4, #4]
 801227c:	6123      	str	r3, [r4, #16]
 801227e:	2300      	movs	r3, #0
 8012280:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012284:	e7aa      	b.n	80121dc <_printf_i+0x148>
 8012286:	6923      	ldr	r3, [r4, #16]
 8012288:	4632      	mov	r2, r6
 801228a:	4649      	mov	r1, r9
 801228c:	4640      	mov	r0, r8
 801228e:	47d0      	blx	sl
 8012290:	3001      	adds	r0, #1
 8012292:	d0ad      	beq.n	80121f0 <_printf_i+0x15c>
 8012294:	6823      	ldr	r3, [r4, #0]
 8012296:	079b      	lsls	r3, r3, #30
 8012298:	d413      	bmi.n	80122c2 <_printf_i+0x22e>
 801229a:	68e0      	ldr	r0, [r4, #12]
 801229c:	9b03      	ldr	r3, [sp, #12]
 801229e:	4298      	cmp	r0, r3
 80122a0:	bfb8      	it	lt
 80122a2:	4618      	movlt	r0, r3
 80122a4:	e7a6      	b.n	80121f4 <_printf_i+0x160>
 80122a6:	2301      	movs	r3, #1
 80122a8:	4632      	mov	r2, r6
 80122aa:	4649      	mov	r1, r9
 80122ac:	4640      	mov	r0, r8
 80122ae:	47d0      	blx	sl
 80122b0:	3001      	adds	r0, #1
 80122b2:	d09d      	beq.n	80121f0 <_printf_i+0x15c>
 80122b4:	3501      	adds	r5, #1
 80122b6:	68e3      	ldr	r3, [r4, #12]
 80122b8:	9903      	ldr	r1, [sp, #12]
 80122ba:	1a5b      	subs	r3, r3, r1
 80122bc:	42ab      	cmp	r3, r5
 80122be:	dcf2      	bgt.n	80122a6 <_printf_i+0x212>
 80122c0:	e7eb      	b.n	801229a <_printf_i+0x206>
 80122c2:	2500      	movs	r5, #0
 80122c4:	f104 0619 	add.w	r6, r4, #25
 80122c8:	e7f5      	b.n	80122b6 <_printf_i+0x222>
 80122ca:	bf00      	nop
 80122cc:	080171a2 	.word	0x080171a2
 80122d0:	080171b3 	.word	0x080171b3

080122d4 <_scanf_float>:
 80122d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122d8:	b087      	sub	sp, #28
 80122da:	4617      	mov	r7, r2
 80122dc:	9303      	str	r3, [sp, #12]
 80122de:	688b      	ldr	r3, [r1, #8]
 80122e0:	1e5a      	subs	r2, r3, #1
 80122e2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80122e6:	bf81      	itttt	hi
 80122e8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80122ec:	eb03 0b05 	addhi.w	fp, r3, r5
 80122f0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80122f4:	608b      	strhi	r3, [r1, #8]
 80122f6:	680b      	ldr	r3, [r1, #0]
 80122f8:	460a      	mov	r2, r1
 80122fa:	f04f 0500 	mov.w	r5, #0
 80122fe:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8012302:	f842 3b1c 	str.w	r3, [r2], #28
 8012306:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801230a:	4680      	mov	r8, r0
 801230c:	460c      	mov	r4, r1
 801230e:	bf98      	it	ls
 8012310:	f04f 0b00 	movls.w	fp, #0
 8012314:	9201      	str	r2, [sp, #4]
 8012316:	4616      	mov	r6, r2
 8012318:	46aa      	mov	sl, r5
 801231a:	46a9      	mov	r9, r5
 801231c:	9502      	str	r5, [sp, #8]
 801231e:	68a2      	ldr	r2, [r4, #8]
 8012320:	b152      	cbz	r2, 8012338 <_scanf_float+0x64>
 8012322:	683b      	ldr	r3, [r7, #0]
 8012324:	781b      	ldrb	r3, [r3, #0]
 8012326:	2b4e      	cmp	r3, #78	@ 0x4e
 8012328:	d864      	bhi.n	80123f4 <_scanf_float+0x120>
 801232a:	2b40      	cmp	r3, #64	@ 0x40
 801232c:	d83c      	bhi.n	80123a8 <_scanf_float+0xd4>
 801232e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8012332:	b2c8      	uxtb	r0, r1
 8012334:	280e      	cmp	r0, #14
 8012336:	d93a      	bls.n	80123ae <_scanf_float+0xda>
 8012338:	f1b9 0f00 	cmp.w	r9, #0
 801233c:	d003      	beq.n	8012346 <_scanf_float+0x72>
 801233e:	6823      	ldr	r3, [r4, #0]
 8012340:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012344:	6023      	str	r3, [r4, #0]
 8012346:	f10a 3aff 	add.w	sl, sl, #4294967295
 801234a:	f1ba 0f01 	cmp.w	sl, #1
 801234e:	f200 8117 	bhi.w	8012580 <_scanf_float+0x2ac>
 8012352:	9b01      	ldr	r3, [sp, #4]
 8012354:	429e      	cmp	r6, r3
 8012356:	f200 8108 	bhi.w	801256a <_scanf_float+0x296>
 801235a:	2001      	movs	r0, #1
 801235c:	b007      	add	sp, #28
 801235e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012362:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8012366:	2a0d      	cmp	r2, #13
 8012368:	d8e6      	bhi.n	8012338 <_scanf_float+0x64>
 801236a:	a101      	add	r1, pc, #4	@ (adr r1, 8012370 <_scanf_float+0x9c>)
 801236c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012370:	080124b7 	.word	0x080124b7
 8012374:	08012339 	.word	0x08012339
 8012378:	08012339 	.word	0x08012339
 801237c:	08012339 	.word	0x08012339
 8012380:	08012517 	.word	0x08012517
 8012384:	080124ef 	.word	0x080124ef
 8012388:	08012339 	.word	0x08012339
 801238c:	08012339 	.word	0x08012339
 8012390:	080124c5 	.word	0x080124c5
 8012394:	08012339 	.word	0x08012339
 8012398:	08012339 	.word	0x08012339
 801239c:	08012339 	.word	0x08012339
 80123a0:	08012339 	.word	0x08012339
 80123a4:	0801247d 	.word	0x0801247d
 80123a8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80123ac:	e7db      	b.n	8012366 <_scanf_float+0x92>
 80123ae:	290e      	cmp	r1, #14
 80123b0:	d8c2      	bhi.n	8012338 <_scanf_float+0x64>
 80123b2:	a001      	add	r0, pc, #4	@ (adr r0, 80123b8 <_scanf_float+0xe4>)
 80123b4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80123b8:	0801246d 	.word	0x0801246d
 80123bc:	08012339 	.word	0x08012339
 80123c0:	0801246d 	.word	0x0801246d
 80123c4:	08012503 	.word	0x08012503
 80123c8:	08012339 	.word	0x08012339
 80123cc:	08012415 	.word	0x08012415
 80123d0:	08012453 	.word	0x08012453
 80123d4:	08012453 	.word	0x08012453
 80123d8:	08012453 	.word	0x08012453
 80123dc:	08012453 	.word	0x08012453
 80123e0:	08012453 	.word	0x08012453
 80123e4:	08012453 	.word	0x08012453
 80123e8:	08012453 	.word	0x08012453
 80123ec:	08012453 	.word	0x08012453
 80123f0:	08012453 	.word	0x08012453
 80123f4:	2b6e      	cmp	r3, #110	@ 0x6e
 80123f6:	d809      	bhi.n	801240c <_scanf_float+0x138>
 80123f8:	2b60      	cmp	r3, #96	@ 0x60
 80123fa:	d8b2      	bhi.n	8012362 <_scanf_float+0x8e>
 80123fc:	2b54      	cmp	r3, #84	@ 0x54
 80123fe:	d07b      	beq.n	80124f8 <_scanf_float+0x224>
 8012400:	2b59      	cmp	r3, #89	@ 0x59
 8012402:	d199      	bne.n	8012338 <_scanf_float+0x64>
 8012404:	2d07      	cmp	r5, #7
 8012406:	d197      	bne.n	8012338 <_scanf_float+0x64>
 8012408:	2508      	movs	r5, #8
 801240a:	e02c      	b.n	8012466 <_scanf_float+0x192>
 801240c:	2b74      	cmp	r3, #116	@ 0x74
 801240e:	d073      	beq.n	80124f8 <_scanf_float+0x224>
 8012410:	2b79      	cmp	r3, #121	@ 0x79
 8012412:	e7f6      	b.n	8012402 <_scanf_float+0x12e>
 8012414:	6821      	ldr	r1, [r4, #0]
 8012416:	05c8      	lsls	r0, r1, #23
 8012418:	d51b      	bpl.n	8012452 <_scanf_float+0x17e>
 801241a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801241e:	6021      	str	r1, [r4, #0]
 8012420:	f109 0901 	add.w	r9, r9, #1
 8012424:	f1bb 0f00 	cmp.w	fp, #0
 8012428:	d003      	beq.n	8012432 <_scanf_float+0x15e>
 801242a:	3201      	adds	r2, #1
 801242c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012430:	60a2      	str	r2, [r4, #8]
 8012432:	68a3      	ldr	r3, [r4, #8]
 8012434:	3b01      	subs	r3, #1
 8012436:	60a3      	str	r3, [r4, #8]
 8012438:	6923      	ldr	r3, [r4, #16]
 801243a:	3301      	adds	r3, #1
 801243c:	6123      	str	r3, [r4, #16]
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	3b01      	subs	r3, #1
 8012442:	2b00      	cmp	r3, #0
 8012444:	607b      	str	r3, [r7, #4]
 8012446:	f340 8087 	ble.w	8012558 <_scanf_float+0x284>
 801244a:	683b      	ldr	r3, [r7, #0]
 801244c:	3301      	adds	r3, #1
 801244e:	603b      	str	r3, [r7, #0]
 8012450:	e765      	b.n	801231e <_scanf_float+0x4a>
 8012452:	eb1a 0105 	adds.w	r1, sl, r5
 8012456:	f47f af6f 	bne.w	8012338 <_scanf_float+0x64>
 801245a:	6822      	ldr	r2, [r4, #0]
 801245c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8012460:	6022      	str	r2, [r4, #0]
 8012462:	460d      	mov	r5, r1
 8012464:	468a      	mov	sl, r1
 8012466:	f806 3b01 	strb.w	r3, [r6], #1
 801246a:	e7e2      	b.n	8012432 <_scanf_float+0x15e>
 801246c:	6822      	ldr	r2, [r4, #0]
 801246e:	0610      	lsls	r0, r2, #24
 8012470:	f57f af62 	bpl.w	8012338 <_scanf_float+0x64>
 8012474:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8012478:	6022      	str	r2, [r4, #0]
 801247a:	e7f4      	b.n	8012466 <_scanf_float+0x192>
 801247c:	f1ba 0f00 	cmp.w	sl, #0
 8012480:	d10e      	bne.n	80124a0 <_scanf_float+0x1cc>
 8012482:	f1b9 0f00 	cmp.w	r9, #0
 8012486:	d10e      	bne.n	80124a6 <_scanf_float+0x1d2>
 8012488:	6822      	ldr	r2, [r4, #0]
 801248a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801248e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012492:	d108      	bne.n	80124a6 <_scanf_float+0x1d2>
 8012494:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012498:	6022      	str	r2, [r4, #0]
 801249a:	f04f 0a01 	mov.w	sl, #1
 801249e:	e7e2      	b.n	8012466 <_scanf_float+0x192>
 80124a0:	f1ba 0f02 	cmp.w	sl, #2
 80124a4:	d055      	beq.n	8012552 <_scanf_float+0x27e>
 80124a6:	2d01      	cmp	r5, #1
 80124a8:	d002      	beq.n	80124b0 <_scanf_float+0x1dc>
 80124aa:	2d04      	cmp	r5, #4
 80124ac:	f47f af44 	bne.w	8012338 <_scanf_float+0x64>
 80124b0:	3501      	adds	r5, #1
 80124b2:	b2ed      	uxtb	r5, r5
 80124b4:	e7d7      	b.n	8012466 <_scanf_float+0x192>
 80124b6:	f1ba 0f01 	cmp.w	sl, #1
 80124ba:	f47f af3d 	bne.w	8012338 <_scanf_float+0x64>
 80124be:	f04f 0a02 	mov.w	sl, #2
 80124c2:	e7d0      	b.n	8012466 <_scanf_float+0x192>
 80124c4:	b97d      	cbnz	r5, 80124e6 <_scanf_float+0x212>
 80124c6:	f1b9 0f00 	cmp.w	r9, #0
 80124ca:	f47f af38 	bne.w	801233e <_scanf_float+0x6a>
 80124ce:	6822      	ldr	r2, [r4, #0]
 80124d0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80124d4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80124d8:	f040 8108 	bne.w	80126ec <_scanf_float+0x418>
 80124dc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80124e0:	6022      	str	r2, [r4, #0]
 80124e2:	2501      	movs	r5, #1
 80124e4:	e7bf      	b.n	8012466 <_scanf_float+0x192>
 80124e6:	2d03      	cmp	r5, #3
 80124e8:	d0e2      	beq.n	80124b0 <_scanf_float+0x1dc>
 80124ea:	2d05      	cmp	r5, #5
 80124ec:	e7de      	b.n	80124ac <_scanf_float+0x1d8>
 80124ee:	2d02      	cmp	r5, #2
 80124f0:	f47f af22 	bne.w	8012338 <_scanf_float+0x64>
 80124f4:	2503      	movs	r5, #3
 80124f6:	e7b6      	b.n	8012466 <_scanf_float+0x192>
 80124f8:	2d06      	cmp	r5, #6
 80124fa:	f47f af1d 	bne.w	8012338 <_scanf_float+0x64>
 80124fe:	2507      	movs	r5, #7
 8012500:	e7b1      	b.n	8012466 <_scanf_float+0x192>
 8012502:	6822      	ldr	r2, [r4, #0]
 8012504:	0591      	lsls	r1, r2, #22
 8012506:	f57f af17 	bpl.w	8012338 <_scanf_float+0x64>
 801250a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801250e:	6022      	str	r2, [r4, #0]
 8012510:	f8cd 9008 	str.w	r9, [sp, #8]
 8012514:	e7a7      	b.n	8012466 <_scanf_float+0x192>
 8012516:	6822      	ldr	r2, [r4, #0]
 8012518:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801251c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8012520:	d006      	beq.n	8012530 <_scanf_float+0x25c>
 8012522:	0550      	lsls	r0, r2, #21
 8012524:	f57f af08 	bpl.w	8012338 <_scanf_float+0x64>
 8012528:	f1b9 0f00 	cmp.w	r9, #0
 801252c:	f000 80de 	beq.w	80126ec <_scanf_float+0x418>
 8012530:	0591      	lsls	r1, r2, #22
 8012532:	bf58      	it	pl
 8012534:	9902      	ldrpl	r1, [sp, #8]
 8012536:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801253a:	bf58      	it	pl
 801253c:	eba9 0101 	subpl.w	r1, r9, r1
 8012540:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8012544:	bf58      	it	pl
 8012546:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801254a:	6022      	str	r2, [r4, #0]
 801254c:	f04f 0900 	mov.w	r9, #0
 8012550:	e789      	b.n	8012466 <_scanf_float+0x192>
 8012552:	f04f 0a03 	mov.w	sl, #3
 8012556:	e786      	b.n	8012466 <_scanf_float+0x192>
 8012558:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801255c:	4639      	mov	r1, r7
 801255e:	4640      	mov	r0, r8
 8012560:	4798      	blx	r3
 8012562:	2800      	cmp	r0, #0
 8012564:	f43f aedb 	beq.w	801231e <_scanf_float+0x4a>
 8012568:	e6e6      	b.n	8012338 <_scanf_float+0x64>
 801256a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801256e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012572:	463a      	mov	r2, r7
 8012574:	4640      	mov	r0, r8
 8012576:	4798      	blx	r3
 8012578:	6923      	ldr	r3, [r4, #16]
 801257a:	3b01      	subs	r3, #1
 801257c:	6123      	str	r3, [r4, #16]
 801257e:	e6e8      	b.n	8012352 <_scanf_float+0x7e>
 8012580:	1e6b      	subs	r3, r5, #1
 8012582:	2b06      	cmp	r3, #6
 8012584:	d824      	bhi.n	80125d0 <_scanf_float+0x2fc>
 8012586:	2d02      	cmp	r5, #2
 8012588:	d836      	bhi.n	80125f8 <_scanf_float+0x324>
 801258a:	9b01      	ldr	r3, [sp, #4]
 801258c:	429e      	cmp	r6, r3
 801258e:	f67f aee4 	bls.w	801235a <_scanf_float+0x86>
 8012592:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012596:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801259a:	463a      	mov	r2, r7
 801259c:	4640      	mov	r0, r8
 801259e:	4798      	blx	r3
 80125a0:	6923      	ldr	r3, [r4, #16]
 80125a2:	3b01      	subs	r3, #1
 80125a4:	6123      	str	r3, [r4, #16]
 80125a6:	e7f0      	b.n	801258a <_scanf_float+0x2b6>
 80125a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80125ac:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80125b0:	463a      	mov	r2, r7
 80125b2:	4640      	mov	r0, r8
 80125b4:	4798      	blx	r3
 80125b6:	6923      	ldr	r3, [r4, #16]
 80125b8:	3b01      	subs	r3, #1
 80125ba:	6123      	str	r3, [r4, #16]
 80125bc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80125c0:	fa5f fa8a 	uxtb.w	sl, sl
 80125c4:	f1ba 0f02 	cmp.w	sl, #2
 80125c8:	d1ee      	bne.n	80125a8 <_scanf_float+0x2d4>
 80125ca:	3d03      	subs	r5, #3
 80125cc:	b2ed      	uxtb	r5, r5
 80125ce:	1b76      	subs	r6, r6, r5
 80125d0:	6823      	ldr	r3, [r4, #0]
 80125d2:	05da      	lsls	r2, r3, #23
 80125d4:	d530      	bpl.n	8012638 <_scanf_float+0x364>
 80125d6:	055b      	lsls	r3, r3, #21
 80125d8:	d511      	bpl.n	80125fe <_scanf_float+0x32a>
 80125da:	9b01      	ldr	r3, [sp, #4]
 80125dc:	429e      	cmp	r6, r3
 80125de:	f67f aebc 	bls.w	801235a <_scanf_float+0x86>
 80125e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80125e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80125ea:	463a      	mov	r2, r7
 80125ec:	4640      	mov	r0, r8
 80125ee:	4798      	blx	r3
 80125f0:	6923      	ldr	r3, [r4, #16]
 80125f2:	3b01      	subs	r3, #1
 80125f4:	6123      	str	r3, [r4, #16]
 80125f6:	e7f0      	b.n	80125da <_scanf_float+0x306>
 80125f8:	46aa      	mov	sl, r5
 80125fa:	46b3      	mov	fp, r6
 80125fc:	e7de      	b.n	80125bc <_scanf_float+0x2e8>
 80125fe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8012602:	6923      	ldr	r3, [r4, #16]
 8012604:	2965      	cmp	r1, #101	@ 0x65
 8012606:	f103 33ff 	add.w	r3, r3, #4294967295
 801260a:	f106 35ff 	add.w	r5, r6, #4294967295
 801260e:	6123      	str	r3, [r4, #16]
 8012610:	d00c      	beq.n	801262c <_scanf_float+0x358>
 8012612:	2945      	cmp	r1, #69	@ 0x45
 8012614:	d00a      	beq.n	801262c <_scanf_float+0x358>
 8012616:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801261a:	463a      	mov	r2, r7
 801261c:	4640      	mov	r0, r8
 801261e:	4798      	blx	r3
 8012620:	6923      	ldr	r3, [r4, #16]
 8012622:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8012626:	3b01      	subs	r3, #1
 8012628:	1eb5      	subs	r5, r6, #2
 801262a:	6123      	str	r3, [r4, #16]
 801262c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012630:	463a      	mov	r2, r7
 8012632:	4640      	mov	r0, r8
 8012634:	4798      	blx	r3
 8012636:	462e      	mov	r6, r5
 8012638:	6822      	ldr	r2, [r4, #0]
 801263a:	f012 0210 	ands.w	r2, r2, #16
 801263e:	d001      	beq.n	8012644 <_scanf_float+0x370>
 8012640:	2000      	movs	r0, #0
 8012642:	e68b      	b.n	801235c <_scanf_float+0x88>
 8012644:	7032      	strb	r2, [r6, #0]
 8012646:	6823      	ldr	r3, [r4, #0]
 8012648:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801264c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012650:	d11c      	bne.n	801268c <_scanf_float+0x3b8>
 8012652:	9b02      	ldr	r3, [sp, #8]
 8012654:	454b      	cmp	r3, r9
 8012656:	eba3 0209 	sub.w	r2, r3, r9
 801265a:	d123      	bne.n	80126a4 <_scanf_float+0x3d0>
 801265c:	9901      	ldr	r1, [sp, #4]
 801265e:	2200      	movs	r2, #0
 8012660:	4640      	mov	r0, r8
 8012662:	f002 fbf9 	bl	8014e58 <_strtod_r>
 8012666:	9b03      	ldr	r3, [sp, #12]
 8012668:	6821      	ldr	r1, [r4, #0]
 801266a:	681b      	ldr	r3, [r3, #0]
 801266c:	f011 0f02 	tst.w	r1, #2
 8012670:	ec57 6b10 	vmov	r6, r7, d0
 8012674:	f103 0204 	add.w	r2, r3, #4
 8012678:	d01f      	beq.n	80126ba <_scanf_float+0x3e6>
 801267a:	9903      	ldr	r1, [sp, #12]
 801267c:	600a      	str	r2, [r1, #0]
 801267e:	681b      	ldr	r3, [r3, #0]
 8012680:	e9c3 6700 	strd	r6, r7, [r3]
 8012684:	68e3      	ldr	r3, [r4, #12]
 8012686:	3301      	adds	r3, #1
 8012688:	60e3      	str	r3, [r4, #12]
 801268a:	e7d9      	b.n	8012640 <_scanf_float+0x36c>
 801268c:	9b04      	ldr	r3, [sp, #16]
 801268e:	2b00      	cmp	r3, #0
 8012690:	d0e4      	beq.n	801265c <_scanf_float+0x388>
 8012692:	9905      	ldr	r1, [sp, #20]
 8012694:	230a      	movs	r3, #10
 8012696:	3101      	adds	r1, #1
 8012698:	4640      	mov	r0, r8
 801269a:	f002 fc5d 	bl	8014f58 <_strtol_r>
 801269e:	9b04      	ldr	r3, [sp, #16]
 80126a0:	9e05      	ldr	r6, [sp, #20]
 80126a2:	1ac2      	subs	r2, r0, r3
 80126a4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80126a8:	429e      	cmp	r6, r3
 80126aa:	bf28      	it	cs
 80126ac:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80126b0:	4910      	ldr	r1, [pc, #64]	@ (80126f4 <_scanf_float+0x420>)
 80126b2:	4630      	mov	r0, r6
 80126b4:	f000 f8e4 	bl	8012880 <siprintf>
 80126b8:	e7d0      	b.n	801265c <_scanf_float+0x388>
 80126ba:	f011 0f04 	tst.w	r1, #4
 80126be:	9903      	ldr	r1, [sp, #12]
 80126c0:	600a      	str	r2, [r1, #0]
 80126c2:	d1dc      	bne.n	801267e <_scanf_float+0x3aa>
 80126c4:	681d      	ldr	r5, [r3, #0]
 80126c6:	4632      	mov	r2, r6
 80126c8:	463b      	mov	r3, r7
 80126ca:	4630      	mov	r0, r6
 80126cc:	4639      	mov	r1, r7
 80126ce:	f7fe ff25 	bl	801151c <__aeabi_dcmpun>
 80126d2:	b128      	cbz	r0, 80126e0 <_scanf_float+0x40c>
 80126d4:	4808      	ldr	r0, [pc, #32]	@ (80126f8 <_scanf_float+0x424>)
 80126d6:	f000 f9b7 	bl	8012a48 <nanf>
 80126da:	ed85 0a00 	vstr	s0, [r5]
 80126de:	e7d1      	b.n	8012684 <_scanf_float+0x3b0>
 80126e0:	4630      	mov	r0, r6
 80126e2:	4639      	mov	r1, r7
 80126e4:	f7fe ff78 	bl	80115d8 <__aeabi_d2f>
 80126e8:	6028      	str	r0, [r5, #0]
 80126ea:	e7cb      	b.n	8012684 <_scanf_float+0x3b0>
 80126ec:	f04f 0900 	mov.w	r9, #0
 80126f0:	e629      	b.n	8012346 <_scanf_float+0x72>
 80126f2:	bf00      	nop
 80126f4:	080171c4 	.word	0x080171c4
 80126f8:	0801755d 	.word	0x0801755d

080126fc <std>:
 80126fc:	2300      	movs	r3, #0
 80126fe:	b510      	push	{r4, lr}
 8012700:	4604      	mov	r4, r0
 8012702:	e9c0 3300 	strd	r3, r3, [r0]
 8012706:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801270a:	6083      	str	r3, [r0, #8]
 801270c:	8181      	strh	r1, [r0, #12]
 801270e:	6643      	str	r3, [r0, #100]	@ 0x64
 8012710:	81c2      	strh	r2, [r0, #14]
 8012712:	6183      	str	r3, [r0, #24]
 8012714:	4619      	mov	r1, r3
 8012716:	2208      	movs	r2, #8
 8012718:	305c      	adds	r0, #92	@ 0x5c
 801271a:	f000 f914 	bl	8012946 <memset>
 801271e:	4b0d      	ldr	r3, [pc, #52]	@ (8012754 <std+0x58>)
 8012720:	6263      	str	r3, [r4, #36]	@ 0x24
 8012722:	4b0d      	ldr	r3, [pc, #52]	@ (8012758 <std+0x5c>)
 8012724:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012726:	4b0d      	ldr	r3, [pc, #52]	@ (801275c <std+0x60>)
 8012728:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801272a:	4b0d      	ldr	r3, [pc, #52]	@ (8012760 <std+0x64>)
 801272c:	6323      	str	r3, [r4, #48]	@ 0x30
 801272e:	4b0d      	ldr	r3, [pc, #52]	@ (8012764 <std+0x68>)
 8012730:	6224      	str	r4, [r4, #32]
 8012732:	429c      	cmp	r4, r3
 8012734:	d006      	beq.n	8012744 <std+0x48>
 8012736:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801273a:	4294      	cmp	r4, r2
 801273c:	d002      	beq.n	8012744 <std+0x48>
 801273e:	33d0      	adds	r3, #208	@ 0xd0
 8012740:	429c      	cmp	r4, r3
 8012742:	d105      	bne.n	8012750 <std+0x54>
 8012744:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801274c:	f000 b978 	b.w	8012a40 <__retarget_lock_init_recursive>
 8012750:	bd10      	pop	{r4, pc}
 8012752:	bf00      	nop
 8012754:	080128c1 	.word	0x080128c1
 8012758:	080128e3 	.word	0x080128e3
 801275c:	0801291b 	.word	0x0801291b
 8012760:	0801293f 	.word	0x0801293f
 8012764:	200002b8 	.word	0x200002b8

08012768 <stdio_exit_handler>:
 8012768:	4a02      	ldr	r2, [pc, #8]	@ (8012774 <stdio_exit_handler+0xc>)
 801276a:	4903      	ldr	r1, [pc, #12]	@ (8012778 <stdio_exit_handler+0x10>)
 801276c:	4803      	ldr	r0, [pc, #12]	@ (801277c <stdio_exit_handler+0x14>)
 801276e:	f000 b869 	b.w	8012844 <_fwalk_sglue>
 8012772:	bf00      	nop
 8012774:	20000014 	.word	0x20000014
 8012778:	08015315 	.word	0x08015315
 801277c:	20000024 	.word	0x20000024

08012780 <cleanup_stdio>:
 8012780:	6841      	ldr	r1, [r0, #4]
 8012782:	4b0c      	ldr	r3, [pc, #48]	@ (80127b4 <cleanup_stdio+0x34>)
 8012784:	4299      	cmp	r1, r3
 8012786:	b510      	push	{r4, lr}
 8012788:	4604      	mov	r4, r0
 801278a:	d001      	beq.n	8012790 <cleanup_stdio+0x10>
 801278c:	f002 fdc2 	bl	8015314 <_fflush_r>
 8012790:	68a1      	ldr	r1, [r4, #8]
 8012792:	4b09      	ldr	r3, [pc, #36]	@ (80127b8 <cleanup_stdio+0x38>)
 8012794:	4299      	cmp	r1, r3
 8012796:	d002      	beq.n	801279e <cleanup_stdio+0x1e>
 8012798:	4620      	mov	r0, r4
 801279a:	f002 fdbb 	bl	8015314 <_fflush_r>
 801279e:	68e1      	ldr	r1, [r4, #12]
 80127a0:	4b06      	ldr	r3, [pc, #24]	@ (80127bc <cleanup_stdio+0x3c>)
 80127a2:	4299      	cmp	r1, r3
 80127a4:	d004      	beq.n	80127b0 <cleanup_stdio+0x30>
 80127a6:	4620      	mov	r0, r4
 80127a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80127ac:	f002 bdb2 	b.w	8015314 <_fflush_r>
 80127b0:	bd10      	pop	{r4, pc}
 80127b2:	bf00      	nop
 80127b4:	200002b8 	.word	0x200002b8
 80127b8:	20000320 	.word	0x20000320
 80127bc:	20000388 	.word	0x20000388

080127c0 <global_stdio_init.part.0>:
 80127c0:	b510      	push	{r4, lr}
 80127c2:	4b0b      	ldr	r3, [pc, #44]	@ (80127f0 <global_stdio_init.part.0+0x30>)
 80127c4:	4c0b      	ldr	r4, [pc, #44]	@ (80127f4 <global_stdio_init.part.0+0x34>)
 80127c6:	4a0c      	ldr	r2, [pc, #48]	@ (80127f8 <global_stdio_init.part.0+0x38>)
 80127c8:	601a      	str	r2, [r3, #0]
 80127ca:	4620      	mov	r0, r4
 80127cc:	2200      	movs	r2, #0
 80127ce:	2104      	movs	r1, #4
 80127d0:	f7ff ff94 	bl	80126fc <std>
 80127d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80127d8:	2201      	movs	r2, #1
 80127da:	2109      	movs	r1, #9
 80127dc:	f7ff ff8e 	bl	80126fc <std>
 80127e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80127e4:	2202      	movs	r2, #2
 80127e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80127ea:	2112      	movs	r1, #18
 80127ec:	f7ff bf86 	b.w	80126fc <std>
 80127f0:	200003f0 	.word	0x200003f0
 80127f4:	200002b8 	.word	0x200002b8
 80127f8:	08012769 	.word	0x08012769

080127fc <__sfp_lock_acquire>:
 80127fc:	4801      	ldr	r0, [pc, #4]	@ (8012804 <__sfp_lock_acquire+0x8>)
 80127fe:	f000 b920 	b.w	8012a42 <__retarget_lock_acquire_recursive>
 8012802:	bf00      	nop
 8012804:	200003f9 	.word	0x200003f9

08012808 <__sfp_lock_release>:
 8012808:	4801      	ldr	r0, [pc, #4]	@ (8012810 <__sfp_lock_release+0x8>)
 801280a:	f000 b91b 	b.w	8012a44 <__retarget_lock_release_recursive>
 801280e:	bf00      	nop
 8012810:	200003f9 	.word	0x200003f9

08012814 <__sinit>:
 8012814:	b510      	push	{r4, lr}
 8012816:	4604      	mov	r4, r0
 8012818:	f7ff fff0 	bl	80127fc <__sfp_lock_acquire>
 801281c:	6a23      	ldr	r3, [r4, #32]
 801281e:	b11b      	cbz	r3, 8012828 <__sinit+0x14>
 8012820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012824:	f7ff bff0 	b.w	8012808 <__sfp_lock_release>
 8012828:	4b04      	ldr	r3, [pc, #16]	@ (801283c <__sinit+0x28>)
 801282a:	6223      	str	r3, [r4, #32]
 801282c:	4b04      	ldr	r3, [pc, #16]	@ (8012840 <__sinit+0x2c>)
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	2b00      	cmp	r3, #0
 8012832:	d1f5      	bne.n	8012820 <__sinit+0xc>
 8012834:	f7ff ffc4 	bl	80127c0 <global_stdio_init.part.0>
 8012838:	e7f2      	b.n	8012820 <__sinit+0xc>
 801283a:	bf00      	nop
 801283c:	08012781 	.word	0x08012781
 8012840:	200003f0 	.word	0x200003f0

08012844 <_fwalk_sglue>:
 8012844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012848:	4607      	mov	r7, r0
 801284a:	4688      	mov	r8, r1
 801284c:	4614      	mov	r4, r2
 801284e:	2600      	movs	r6, #0
 8012850:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012854:	f1b9 0901 	subs.w	r9, r9, #1
 8012858:	d505      	bpl.n	8012866 <_fwalk_sglue+0x22>
 801285a:	6824      	ldr	r4, [r4, #0]
 801285c:	2c00      	cmp	r4, #0
 801285e:	d1f7      	bne.n	8012850 <_fwalk_sglue+0xc>
 8012860:	4630      	mov	r0, r6
 8012862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012866:	89ab      	ldrh	r3, [r5, #12]
 8012868:	2b01      	cmp	r3, #1
 801286a:	d907      	bls.n	801287c <_fwalk_sglue+0x38>
 801286c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012870:	3301      	adds	r3, #1
 8012872:	d003      	beq.n	801287c <_fwalk_sglue+0x38>
 8012874:	4629      	mov	r1, r5
 8012876:	4638      	mov	r0, r7
 8012878:	47c0      	blx	r8
 801287a:	4306      	orrs	r6, r0
 801287c:	3568      	adds	r5, #104	@ 0x68
 801287e:	e7e9      	b.n	8012854 <_fwalk_sglue+0x10>

08012880 <siprintf>:
 8012880:	b40e      	push	{r1, r2, r3}
 8012882:	b500      	push	{lr}
 8012884:	b09c      	sub	sp, #112	@ 0x70
 8012886:	ab1d      	add	r3, sp, #116	@ 0x74
 8012888:	9002      	str	r0, [sp, #8]
 801288a:	9006      	str	r0, [sp, #24]
 801288c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012890:	4809      	ldr	r0, [pc, #36]	@ (80128b8 <siprintf+0x38>)
 8012892:	9107      	str	r1, [sp, #28]
 8012894:	9104      	str	r1, [sp, #16]
 8012896:	4909      	ldr	r1, [pc, #36]	@ (80128bc <siprintf+0x3c>)
 8012898:	f853 2b04 	ldr.w	r2, [r3], #4
 801289c:	9105      	str	r1, [sp, #20]
 801289e:	6800      	ldr	r0, [r0, #0]
 80128a0:	9301      	str	r3, [sp, #4]
 80128a2:	a902      	add	r1, sp, #8
 80128a4:	f002 fbb6 	bl	8015014 <_svfiprintf_r>
 80128a8:	9b02      	ldr	r3, [sp, #8]
 80128aa:	2200      	movs	r2, #0
 80128ac:	701a      	strb	r2, [r3, #0]
 80128ae:	b01c      	add	sp, #112	@ 0x70
 80128b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80128b4:	b003      	add	sp, #12
 80128b6:	4770      	bx	lr
 80128b8:	20000020 	.word	0x20000020
 80128bc:	ffff0208 	.word	0xffff0208

080128c0 <__sread>:
 80128c0:	b510      	push	{r4, lr}
 80128c2:	460c      	mov	r4, r1
 80128c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80128c8:	f000 f86c 	bl	80129a4 <_read_r>
 80128cc:	2800      	cmp	r0, #0
 80128ce:	bfab      	itete	ge
 80128d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80128d2:	89a3      	ldrhlt	r3, [r4, #12]
 80128d4:	181b      	addge	r3, r3, r0
 80128d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80128da:	bfac      	ite	ge
 80128dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80128de:	81a3      	strhlt	r3, [r4, #12]
 80128e0:	bd10      	pop	{r4, pc}

080128e2 <__swrite>:
 80128e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128e6:	461f      	mov	r7, r3
 80128e8:	898b      	ldrh	r3, [r1, #12]
 80128ea:	05db      	lsls	r3, r3, #23
 80128ec:	4605      	mov	r5, r0
 80128ee:	460c      	mov	r4, r1
 80128f0:	4616      	mov	r6, r2
 80128f2:	d505      	bpl.n	8012900 <__swrite+0x1e>
 80128f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80128f8:	2302      	movs	r3, #2
 80128fa:	2200      	movs	r2, #0
 80128fc:	f000 f840 	bl	8012980 <_lseek_r>
 8012900:	89a3      	ldrh	r3, [r4, #12]
 8012902:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012906:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801290a:	81a3      	strh	r3, [r4, #12]
 801290c:	4632      	mov	r2, r6
 801290e:	463b      	mov	r3, r7
 8012910:	4628      	mov	r0, r5
 8012912:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012916:	f000 b857 	b.w	80129c8 <_write_r>

0801291a <__sseek>:
 801291a:	b510      	push	{r4, lr}
 801291c:	460c      	mov	r4, r1
 801291e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012922:	f000 f82d 	bl	8012980 <_lseek_r>
 8012926:	1c43      	adds	r3, r0, #1
 8012928:	89a3      	ldrh	r3, [r4, #12]
 801292a:	bf15      	itete	ne
 801292c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801292e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012932:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012936:	81a3      	strheq	r3, [r4, #12]
 8012938:	bf18      	it	ne
 801293a:	81a3      	strhne	r3, [r4, #12]
 801293c:	bd10      	pop	{r4, pc}

0801293e <__sclose>:
 801293e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012942:	f000 b80d 	b.w	8012960 <_close_r>

08012946 <memset>:
 8012946:	4402      	add	r2, r0
 8012948:	4603      	mov	r3, r0
 801294a:	4293      	cmp	r3, r2
 801294c:	d100      	bne.n	8012950 <memset+0xa>
 801294e:	4770      	bx	lr
 8012950:	f803 1b01 	strb.w	r1, [r3], #1
 8012954:	e7f9      	b.n	801294a <memset+0x4>
	...

08012958 <_localeconv_r>:
 8012958:	4800      	ldr	r0, [pc, #0]	@ (801295c <_localeconv_r+0x4>)
 801295a:	4770      	bx	lr
 801295c:	20000160 	.word	0x20000160

08012960 <_close_r>:
 8012960:	b538      	push	{r3, r4, r5, lr}
 8012962:	4d06      	ldr	r5, [pc, #24]	@ (801297c <_close_r+0x1c>)
 8012964:	2300      	movs	r3, #0
 8012966:	4604      	mov	r4, r0
 8012968:	4608      	mov	r0, r1
 801296a:	602b      	str	r3, [r5, #0]
 801296c:	f7ee f957 	bl	8000c1e <_close>
 8012970:	1c43      	adds	r3, r0, #1
 8012972:	d102      	bne.n	801297a <_close_r+0x1a>
 8012974:	682b      	ldr	r3, [r5, #0]
 8012976:	b103      	cbz	r3, 801297a <_close_r+0x1a>
 8012978:	6023      	str	r3, [r4, #0]
 801297a:	bd38      	pop	{r3, r4, r5, pc}
 801297c:	200003f4 	.word	0x200003f4

08012980 <_lseek_r>:
 8012980:	b538      	push	{r3, r4, r5, lr}
 8012982:	4d07      	ldr	r5, [pc, #28]	@ (80129a0 <_lseek_r+0x20>)
 8012984:	4604      	mov	r4, r0
 8012986:	4608      	mov	r0, r1
 8012988:	4611      	mov	r1, r2
 801298a:	2200      	movs	r2, #0
 801298c:	602a      	str	r2, [r5, #0]
 801298e:	461a      	mov	r2, r3
 8012990:	f7ee f96c 	bl	8000c6c <_lseek>
 8012994:	1c43      	adds	r3, r0, #1
 8012996:	d102      	bne.n	801299e <_lseek_r+0x1e>
 8012998:	682b      	ldr	r3, [r5, #0]
 801299a:	b103      	cbz	r3, 801299e <_lseek_r+0x1e>
 801299c:	6023      	str	r3, [r4, #0]
 801299e:	bd38      	pop	{r3, r4, r5, pc}
 80129a0:	200003f4 	.word	0x200003f4

080129a4 <_read_r>:
 80129a4:	b538      	push	{r3, r4, r5, lr}
 80129a6:	4d07      	ldr	r5, [pc, #28]	@ (80129c4 <_read_r+0x20>)
 80129a8:	4604      	mov	r4, r0
 80129aa:	4608      	mov	r0, r1
 80129ac:	4611      	mov	r1, r2
 80129ae:	2200      	movs	r2, #0
 80129b0:	602a      	str	r2, [r5, #0]
 80129b2:	461a      	mov	r2, r3
 80129b4:	f7ee f8fa 	bl	8000bac <_read>
 80129b8:	1c43      	adds	r3, r0, #1
 80129ba:	d102      	bne.n	80129c2 <_read_r+0x1e>
 80129bc:	682b      	ldr	r3, [r5, #0]
 80129be:	b103      	cbz	r3, 80129c2 <_read_r+0x1e>
 80129c0:	6023      	str	r3, [r4, #0]
 80129c2:	bd38      	pop	{r3, r4, r5, pc}
 80129c4:	200003f4 	.word	0x200003f4

080129c8 <_write_r>:
 80129c8:	b538      	push	{r3, r4, r5, lr}
 80129ca:	4d07      	ldr	r5, [pc, #28]	@ (80129e8 <_write_r+0x20>)
 80129cc:	4604      	mov	r4, r0
 80129ce:	4608      	mov	r0, r1
 80129d0:	4611      	mov	r1, r2
 80129d2:	2200      	movs	r2, #0
 80129d4:	602a      	str	r2, [r5, #0]
 80129d6:	461a      	mov	r2, r3
 80129d8:	f7ee f905 	bl	8000be6 <_write>
 80129dc:	1c43      	adds	r3, r0, #1
 80129de:	d102      	bne.n	80129e6 <_write_r+0x1e>
 80129e0:	682b      	ldr	r3, [r5, #0]
 80129e2:	b103      	cbz	r3, 80129e6 <_write_r+0x1e>
 80129e4:	6023      	str	r3, [r4, #0]
 80129e6:	bd38      	pop	{r3, r4, r5, pc}
 80129e8:	200003f4 	.word	0x200003f4

080129ec <__errno>:
 80129ec:	4b01      	ldr	r3, [pc, #4]	@ (80129f4 <__errno+0x8>)
 80129ee:	6818      	ldr	r0, [r3, #0]
 80129f0:	4770      	bx	lr
 80129f2:	bf00      	nop
 80129f4:	20000020 	.word	0x20000020

080129f8 <__libc_init_array>:
 80129f8:	b570      	push	{r4, r5, r6, lr}
 80129fa:	4d0d      	ldr	r5, [pc, #52]	@ (8012a30 <__libc_init_array+0x38>)
 80129fc:	4c0d      	ldr	r4, [pc, #52]	@ (8012a34 <__libc_init_array+0x3c>)
 80129fe:	1b64      	subs	r4, r4, r5
 8012a00:	10a4      	asrs	r4, r4, #2
 8012a02:	2600      	movs	r6, #0
 8012a04:	42a6      	cmp	r6, r4
 8012a06:	d109      	bne.n	8012a1c <__libc_init_array+0x24>
 8012a08:	4d0b      	ldr	r5, [pc, #44]	@ (8012a38 <__libc_init_array+0x40>)
 8012a0a:	4c0c      	ldr	r4, [pc, #48]	@ (8012a3c <__libc_init_array+0x44>)
 8012a0c:	f004 fba4 	bl	8017158 <_init>
 8012a10:	1b64      	subs	r4, r4, r5
 8012a12:	10a4      	asrs	r4, r4, #2
 8012a14:	2600      	movs	r6, #0
 8012a16:	42a6      	cmp	r6, r4
 8012a18:	d105      	bne.n	8012a26 <__libc_init_array+0x2e>
 8012a1a:	bd70      	pop	{r4, r5, r6, pc}
 8012a1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8012a20:	4798      	blx	r3
 8012a22:	3601      	adds	r6, #1
 8012a24:	e7ee      	b.n	8012a04 <__libc_init_array+0xc>
 8012a26:	f855 3b04 	ldr.w	r3, [r5], #4
 8012a2a:	4798      	blx	r3
 8012a2c:	3601      	adds	r6, #1
 8012a2e:	e7f2      	b.n	8012a16 <__libc_init_array+0x1e>
 8012a30:	080177a0 	.word	0x080177a0
 8012a34:	080177a0 	.word	0x080177a0
 8012a38:	080177a0 	.word	0x080177a0
 8012a3c:	080177a4 	.word	0x080177a4

08012a40 <__retarget_lock_init_recursive>:
 8012a40:	4770      	bx	lr

08012a42 <__retarget_lock_acquire_recursive>:
 8012a42:	4770      	bx	lr

08012a44 <__retarget_lock_release_recursive>:
 8012a44:	4770      	bx	lr
	...

08012a48 <nanf>:
 8012a48:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012a50 <nanf+0x8>
 8012a4c:	4770      	bx	lr
 8012a4e:	bf00      	nop
 8012a50:	7fc00000 	.word	0x7fc00000

08012a54 <quorem>:
 8012a54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a58:	6903      	ldr	r3, [r0, #16]
 8012a5a:	690c      	ldr	r4, [r1, #16]
 8012a5c:	42a3      	cmp	r3, r4
 8012a5e:	4607      	mov	r7, r0
 8012a60:	db7e      	blt.n	8012b60 <quorem+0x10c>
 8012a62:	3c01      	subs	r4, #1
 8012a64:	f101 0814 	add.w	r8, r1, #20
 8012a68:	00a3      	lsls	r3, r4, #2
 8012a6a:	f100 0514 	add.w	r5, r0, #20
 8012a6e:	9300      	str	r3, [sp, #0]
 8012a70:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012a74:	9301      	str	r3, [sp, #4]
 8012a76:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012a7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012a7e:	3301      	adds	r3, #1
 8012a80:	429a      	cmp	r2, r3
 8012a82:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012a86:	fbb2 f6f3 	udiv	r6, r2, r3
 8012a8a:	d32e      	bcc.n	8012aea <quorem+0x96>
 8012a8c:	f04f 0a00 	mov.w	sl, #0
 8012a90:	46c4      	mov	ip, r8
 8012a92:	46ae      	mov	lr, r5
 8012a94:	46d3      	mov	fp, sl
 8012a96:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012a9a:	b298      	uxth	r0, r3
 8012a9c:	fb06 a000 	mla	r0, r6, r0, sl
 8012aa0:	0c02      	lsrs	r2, r0, #16
 8012aa2:	0c1b      	lsrs	r3, r3, #16
 8012aa4:	fb06 2303 	mla	r3, r6, r3, r2
 8012aa8:	f8de 2000 	ldr.w	r2, [lr]
 8012aac:	b280      	uxth	r0, r0
 8012aae:	b292      	uxth	r2, r2
 8012ab0:	1a12      	subs	r2, r2, r0
 8012ab2:	445a      	add	r2, fp
 8012ab4:	f8de 0000 	ldr.w	r0, [lr]
 8012ab8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012abc:	b29b      	uxth	r3, r3
 8012abe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012ac2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012ac6:	b292      	uxth	r2, r2
 8012ac8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012acc:	45e1      	cmp	r9, ip
 8012ace:	f84e 2b04 	str.w	r2, [lr], #4
 8012ad2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012ad6:	d2de      	bcs.n	8012a96 <quorem+0x42>
 8012ad8:	9b00      	ldr	r3, [sp, #0]
 8012ada:	58eb      	ldr	r3, [r5, r3]
 8012adc:	b92b      	cbnz	r3, 8012aea <quorem+0x96>
 8012ade:	9b01      	ldr	r3, [sp, #4]
 8012ae0:	3b04      	subs	r3, #4
 8012ae2:	429d      	cmp	r5, r3
 8012ae4:	461a      	mov	r2, r3
 8012ae6:	d32f      	bcc.n	8012b48 <quorem+0xf4>
 8012ae8:	613c      	str	r4, [r7, #16]
 8012aea:	4638      	mov	r0, r7
 8012aec:	f001 f9c4 	bl	8013e78 <__mcmp>
 8012af0:	2800      	cmp	r0, #0
 8012af2:	db25      	blt.n	8012b40 <quorem+0xec>
 8012af4:	4629      	mov	r1, r5
 8012af6:	2000      	movs	r0, #0
 8012af8:	f858 2b04 	ldr.w	r2, [r8], #4
 8012afc:	f8d1 c000 	ldr.w	ip, [r1]
 8012b00:	fa1f fe82 	uxth.w	lr, r2
 8012b04:	fa1f f38c 	uxth.w	r3, ip
 8012b08:	eba3 030e 	sub.w	r3, r3, lr
 8012b0c:	4403      	add	r3, r0
 8012b0e:	0c12      	lsrs	r2, r2, #16
 8012b10:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012b14:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012b18:	b29b      	uxth	r3, r3
 8012b1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012b1e:	45c1      	cmp	r9, r8
 8012b20:	f841 3b04 	str.w	r3, [r1], #4
 8012b24:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012b28:	d2e6      	bcs.n	8012af8 <quorem+0xa4>
 8012b2a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012b2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012b32:	b922      	cbnz	r2, 8012b3e <quorem+0xea>
 8012b34:	3b04      	subs	r3, #4
 8012b36:	429d      	cmp	r5, r3
 8012b38:	461a      	mov	r2, r3
 8012b3a:	d30b      	bcc.n	8012b54 <quorem+0x100>
 8012b3c:	613c      	str	r4, [r7, #16]
 8012b3e:	3601      	adds	r6, #1
 8012b40:	4630      	mov	r0, r6
 8012b42:	b003      	add	sp, #12
 8012b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b48:	6812      	ldr	r2, [r2, #0]
 8012b4a:	3b04      	subs	r3, #4
 8012b4c:	2a00      	cmp	r2, #0
 8012b4e:	d1cb      	bne.n	8012ae8 <quorem+0x94>
 8012b50:	3c01      	subs	r4, #1
 8012b52:	e7c6      	b.n	8012ae2 <quorem+0x8e>
 8012b54:	6812      	ldr	r2, [r2, #0]
 8012b56:	3b04      	subs	r3, #4
 8012b58:	2a00      	cmp	r2, #0
 8012b5a:	d1ef      	bne.n	8012b3c <quorem+0xe8>
 8012b5c:	3c01      	subs	r4, #1
 8012b5e:	e7ea      	b.n	8012b36 <quorem+0xe2>
 8012b60:	2000      	movs	r0, #0
 8012b62:	e7ee      	b.n	8012b42 <quorem+0xee>
 8012b64:	0000      	movs	r0, r0
	...

08012b68 <_dtoa_r>:
 8012b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b6c:	69c7      	ldr	r7, [r0, #28]
 8012b6e:	b099      	sub	sp, #100	@ 0x64
 8012b70:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012b74:	ec55 4b10 	vmov	r4, r5, d0
 8012b78:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8012b7a:	9109      	str	r1, [sp, #36]	@ 0x24
 8012b7c:	4683      	mov	fp, r0
 8012b7e:	920e      	str	r2, [sp, #56]	@ 0x38
 8012b80:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012b82:	b97f      	cbnz	r7, 8012ba4 <_dtoa_r+0x3c>
 8012b84:	2010      	movs	r0, #16
 8012b86:	f000 fdfd 	bl	8013784 <malloc>
 8012b8a:	4602      	mov	r2, r0
 8012b8c:	f8cb 001c 	str.w	r0, [fp, #28]
 8012b90:	b920      	cbnz	r0, 8012b9c <_dtoa_r+0x34>
 8012b92:	4ba7      	ldr	r3, [pc, #668]	@ (8012e30 <_dtoa_r+0x2c8>)
 8012b94:	21ef      	movs	r1, #239	@ 0xef
 8012b96:	48a7      	ldr	r0, [pc, #668]	@ (8012e34 <_dtoa_r+0x2cc>)
 8012b98:	f002 fc36 	bl	8015408 <__assert_func>
 8012b9c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012ba0:	6007      	str	r7, [r0, #0]
 8012ba2:	60c7      	str	r7, [r0, #12]
 8012ba4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012ba8:	6819      	ldr	r1, [r3, #0]
 8012baa:	b159      	cbz	r1, 8012bc4 <_dtoa_r+0x5c>
 8012bac:	685a      	ldr	r2, [r3, #4]
 8012bae:	604a      	str	r2, [r1, #4]
 8012bb0:	2301      	movs	r3, #1
 8012bb2:	4093      	lsls	r3, r2
 8012bb4:	608b      	str	r3, [r1, #8]
 8012bb6:	4658      	mov	r0, fp
 8012bb8:	f000 feda 	bl	8013970 <_Bfree>
 8012bbc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012bc0:	2200      	movs	r2, #0
 8012bc2:	601a      	str	r2, [r3, #0]
 8012bc4:	1e2b      	subs	r3, r5, #0
 8012bc6:	bfb9      	ittee	lt
 8012bc8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012bcc:	9303      	strlt	r3, [sp, #12]
 8012bce:	2300      	movge	r3, #0
 8012bd0:	6033      	strge	r3, [r6, #0]
 8012bd2:	9f03      	ldr	r7, [sp, #12]
 8012bd4:	4b98      	ldr	r3, [pc, #608]	@ (8012e38 <_dtoa_r+0x2d0>)
 8012bd6:	bfbc      	itt	lt
 8012bd8:	2201      	movlt	r2, #1
 8012bda:	6032      	strlt	r2, [r6, #0]
 8012bdc:	43bb      	bics	r3, r7
 8012bde:	d112      	bne.n	8012c06 <_dtoa_r+0x9e>
 8012be0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012be2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012be6:	6013      	str	r3, [r2, #0]
 8012be8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012bec:	4323      	orrs	r3, r4
 8012bee:	f000 854d 	beq.w	801368c <_dtoa_r+0xb24>
 8012bf2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012bf4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8012e4c <_dtoa_r+0x2e4>
 8012bf8:	2b00      	cmp	r3, #0
 8012bfa:	f000 854f 	beq.w	801369c <_dtoa_r+0xb34>
 8012bfe:	f10a 0303 	add.w	r3, sl, #3
 8012c02:	f000 bd49 	b.w	8013698 <_dtoa_r+0xb30>
 8012c06:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012c0a:	2200      	movs	r2, #0
 8012c0c:	ec51 0b17 	vmov	r0, r1, d7
 8012c10:	2300      	movs	r3, #0
 8012c12:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8012c16:	f7fe fc4f 	bl	80114b8 <__aeabi_dcmpeq>
 8012c1a:	4680      	mov	r8, r0
 8012c1c:	b158      	cbz	r0, 8012c36 <_dtoa_r+0xce>
 8012c1e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012c20:	2301      	movs	r3, #1
 8012c22:	6013      	str	r3, [r2, #0]
 8012c24:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012c26:	b113      	cbz	r3, 8012c2e <_dtoa_r+0xc6>
 8012c28:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8012c2a:	4b84      	ldr	r3, [pc, #528]	@ (8012e3c <_dtoa_r+0x2d4>)
 8012c2c:	6013      	str	r3, [r2, #0]
 8012c2e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8012e50 <_dtoa_r+0x2e8>
 8012c32:	f000 bd33 	b.w	801369c <_dtoa_r+0xb34>
 8012c36:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012c3a:	aa16      	add	r2, sp, #88	@ 0x58
 8012c3c:	a917      	add	r1, sp, #92	@ 0x5c
 8012c3e:	4658      	mov	r0, fp
 8012c40:	f001 fa3a 	bl	80140b8 <__d2b>
 8012c44:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012c48:	4681      	mov	r9, r0
 8012c4a:	2e00      	cmp	r6, #0
 8012c4c:	d077      	beq.n	8012d3e <_dtoa_r+0x1d6>
 8012c4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012c50:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8012c54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012c58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012c5c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012c60:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012c64:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012c68:	4619      	mov	r1, r3
 8012c6a:	2200      	movs	r2, #0
 8012c6c:	4b74      	ldr	r3, [pc, #464]	@ (8012e40 <_dtoa_r+0x2d8>)
 8012c6e:	f7fe f803 	bl	8010c78 <__aeabi_dsub>
 8012c72:	a369      	add	r3, pc, #420	@ (adr r3, 8012e18 <_dtoa_r+0x2b0>)
 8012c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c78:	f7fe f9b6 	bl	8010fe8 <__aeabi_dmul>
 8012c7c:	a368      	add	r3, pc, #416	@ (adr r3, 8012e20 <_dtoa_r+0x2b8>)
 8012c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c82:	f7fd fffb 	bl	8010c7c <__adddf3>
 8012c86:	4604      	mov	r4, r0
 8012c88:	4630      	mov	r0, r6
 8012c8a:	460d      	mov	r5, r1
 8012c8c:	f7fe f942 	bl	8010f14 <__aeabi_i2d>
 8012c90:	a365      	add	r3, pc, #404	@ (adr r3, 8012e28 <_dtoa_r+0x2c0>)
 8012c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c96:	f7fe f9a7 	bl	8010fe8 <__aeabi_dmul>
 8012c9a:	4602      	mov	r2, r0
 8012c9c:	460b      	mov	r3, r1
 8012c9e:	4620      	mov	r0, r4
 8012ca0:	4629      	mov	r1, r5
 8012ca2:	f7fd ffeb 	bl	8010c7c <__adddf3>
 8012ca6:	4604      	mov	r4, r0
 8012ca8:	460d      	mov	r5, r1
 8012caa:	f7fe fc4d 	bl	8011548 <__aeabi_d2iz>
 8012cae:	2200      	movs	r2, #0
 8012cb0:	4607      	mov	r7, r0
 8012cb2:	2300      	movs	r3, #0
 8012cb4:	4620      	mov	r0, r4
 8012cb6:	4629      	mov	r1, r5
 8012cb8:	f7fe fc08 	bl	80114cc <__aeabi_dcmplt>
 8012cbc:	b140      	cbz	r0, 8012cd0 <_dtoa_r+0x168>
 8012cbe:	4638      	mov	r0, r7
 8012cc0:	f7fe f928 	bl	8010f14 <__aeabi_i2d>
 8012cc4:	4622      	mov	r2, r4
 8012cc6:	462b      	mov	r3, r5
 8012cc8:	f7fe fbf6 	bl	80114b8 <__aeabi_dcmpeq>
 8012ccc:	b900      	cbnz	r0, 8012cd0 <_dtoa_r+0x168>
 8012cce:	3f01      	subs	r7, #1
 8012cd0:	2f16      	cmp	r7, #22
 8012cd2:	d851      	bhi.n	8012d78 <_dtoa_r+0x210>
 8012cd4:	4b5b      	ldr	r3, [pc, #364]	@ (8012e44 <_dtoa_r+0x2dc>)
 8012cd6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012ce2:	f7fe fbf3 	bl	80114cc <__aeabi_dcmplt>
 8012ce6:	2800      	cmp	r0, #0
 8012ce8:	d048      	beq.n	8012d7c <_dtoa_r+0x214>
 8012cea:	3f01      	subs	r7, #1
 8012cec:	2300      	movs	r3, #0
 8012cee:	9312      	str	r3, [sp, #72]	@ 0x48
 8012cf0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012cf2:	1b9b      	subs	r3, r3, r6
 8012cf4:	1e5a      	subs	r2, r3, #1
 8012cf6:	bf44      	itt	mi
 8012cf8:	f1c3 0801 	rsbmi	r8, r3, #1
 8012cfc:	2300      	movmi	r3, #0
 8012cfe:	9208      	str	r2, [sp, #32]
 8012d00:	bf54      	ite	pl
 8012d02:	f04f 0800 	movpl.w	r8, #0
 8012d06:	9308      	strmi	r3, [sp, #32]
 8012d08:	2f00      	cmp	r7, #0
 8012d0a:	db39      	blt.n	8012d80 <_dtoa_r+0x218>
 8012d0c:	9b08      	ldr	r3, [sp, #32]
 8012d0e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8012d10:	443b      	add	r3, r7
 8012d12:	9308      	str	r3, [sp, #32]
 8012d14:	2300      	movs	r3, #0
 8012d16:	930a      	str	r3, [sp, #40]	@ 0x28
 8012d18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d1a:	2b09      	cmp	r3, #9
 8012d1c:	d864      	bhi.n	8012de8 <_dtoa_r+0x280>
 8012d1e:	2b05      	cmp	r3, #5
 8012d20:	bfc4      	itt	gt
 8012d22:	3b04      	subgt	r3, #4
 8012d24:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8012d26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d28:	f1a3 0302 	sub.w	r3, r3, #2
 8012d2c:	bfcc      	ite	gt
 8012d2e:	2400      	movgt	r4, #0
 8012d30:	2401      	movle	r4, #1
 8012d32:	2b03      	cmp	r3, #3
 8012d34:	d863      	bhi.n	8012dfe <_dtoa_r+0x296>
 8012d36:	e8df f003 	tbb	[pc, r3]
 8012d3a:	372a      	.short	0x372a
 8012d3c:	5535      	.short	0x5535
 8012d3e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8012d42:	441e      	add	r6, r3
 8012d44:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012d48:	2b20      	cmp	r3, #32
 8012d4a:	bfc1      	itttt	gt
 8012d4c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012d50:	409f      	lslgt	r7, r3
 8012d52:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012d56:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012d5a:	bfd6      	itet	le
 8012d5c:	f1c3 0320 	rsble	r3, r3, #32
 8012d60:	ea47 0003 	orrgt.w	r0, r7, r3
 8012d64:	fa04 f003 	lslle.w	r0, r4, r3
 8012d68:	f7fe f8c4 	bl	8010ef4 <__aeabi_ui2d>
 8012d6c:	2201      	movs	r2, #1
 8012d6e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012d72:	3e01      	subs	r6, #1
 8012d74:	9214      	str	r2, [sp, #80]	@ 0x50
 8012d76:	e777      	b.n	8012c68 <_dtoa_r+0x100>
 8012d78:	2301      	movs	r3, #1
 8012d7a:	e7b8      	b.n	8012cee <_dtoa_r+0x186>
 8012d7c:	9012      	str	r0, [sp, #72]	@ 0x48
 8012d7e:	e7b7      	b.n	8012cf0 <_dtoa_r+0x188>
 8012d80:	427b      	negs	r3, r7
 8012d82:	930a      	str	r3, [sp, #40]	@ 0x28
 8012d84:	2300      	movs	r3, #0
 8012d86:	eba8 0807 	sub.w	r8, r8, r7
 8012d8a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012d8c:	e7c4      	b.n	8012d18 <_dtoa_r+0x1b0>
 8012d8e:	2300      	movs	r3, #0
 8012d90:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012d92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012d94:	2b00      	cmp	r3, #0
 8012d96:	dc35      	bgt.n	8012e04 <_dtoa_r+0x29c>
 8012d98:	2301      	movs	r3, #1
 8012d9a:	9300      	str	r3, [sp, #0]
 8012d9c:	9307      	str	r3, [sp, #28]
 8012d9e:	461a      	mov	r2, r3
 8012da0:	920e      	str	r2, [sp, #56]	@ 0x38
 8012da2:	e00b      	b.n	8012dbc <_dtoa_r+0x254>
 8012da4:	2301      	movs	r3, #1
 8012da6:	e7f3      	b.n	8012d90 <_dtoa_r+0x228>
 8012da8:	2300      	movs	r3, #0
 8012daa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012dac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012dae:	18fb      	adds	r3, r7, r3
 8012db0:	9300      	str	r3, [sp, #0]
 8012db2:	3301      	adds	r3, #1
 8012db4:	2b01      	cmp	r3, #1
 8012db6:	9307      	str	r3, [sp, #28]
 8012db8:	bfb8      	it	lt
 8012dba:	2301      	movlt	r3, #1
 8012dbc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8012dc0:	2100      	movs	r1, #0
 8012dc2:	2204      	movs	r2, #4
 8012dc4:	f102 0514 	add.w	r5, r2, #20
 8012dc8:	429d      	cmp	r5, r3
 8012dca:	d91f      	bls.n	8012e0c <_dtoa_r+0x2a4>
 8012dcc:	6041      	str	r1, [r0, #4]
 8012dce:	4658      	mov	r0, fp
 8012dd0:	f000 fd8e 	bl	80138f0 <_Balloc>
 8012dd4:	4682      	mov	sl, r0
 8012dd6:	2800      	cmp	r0, #0
 8012dd8:	d13c      	bne.n	8012e54 <_dtoa_r+0x2ec>
 8012dda:	4b1b      	ldr	r3, [pc, #108]	@ (8012e48 <_dtoa_r+0x2e0>)
 8012ddc:	4602      	mov	r2, r0
 8012dde:	f240 11af 	movw	r1, #431	@ 0x1af
 8012de2:	e6d8      	b.n	8012b96 <_dtoa_r+0x2e>
 8012de4:	2301      	movs	r3, #1
 8012de6:	e7e0      	b.n	8012daa <_dtoa_r+0x242>
 8012de8:	2401      	movs	r4, #1
 8012dea:	2300      	movs	r3, #0
 8012dec:	9309      	str	r3, [sp, #36]	@ 0x24
 8012dee:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012df0:	f04f 33ff 	mov.w	r3, #4294967295
 8012df4:	9300      	str	r3, [sp, #0]
 8012df6:	9307      	str	r3, [sp, #28]
 8012df8:	2200      	movs	r2, #0
 8012dfa:	2312      	movs	r3, #18
 8012dfc:	e7d0      	b.n	8012da0 <_dtoa_r+0x238>
 8012dfe:	2301      	movs	r3, #1
 8012e00:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012e02:	e7f5      	b.n	8012df0 <_dtoa_r+0x288>
 8012e04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012e06:	9300      	str	r3, [sp, #0]
 8012e08:	9307      	str	r3, [sp, #28]
 8012e0a:	e7d7      	b.n	8012dbc <_dtoa_r+0x254>
 8012e0c:	3101      	adds	r1, #1
 8012e0e:	0052      	lsls	r2, r2, #1
 8012e10:	e7d8      	b.n	8012dc4 <_dtoa_r+0x25c>
 8012e12:	bf00      	nop
 8012e14:	f3af 8000 	nop.w
 8012e18:	636f4361 	.word	0x636f4361
 8012e1c:	3fd287a7 	.word	0x3fd287a7
 8012e20:	8b60c8b3 	.word	0x8b60c8b3
 8012e24:	3fc68a28 	.word	0x3fc68a28
 8012e28:	509f79fb 	.word	0x509f79fb
 8012e2c:	3fd34413 	.word	0x3fd34413
 8012e30:	080171d6 	.word	0x080171d6
 8012e34:	080171ed 	.word	0x080171ed
 8012e38:	7ff00000 	.word	0x7ff00000
 8012e3c:	080171a1 	.word	0x080171a1
 8012e40:	3ff80000 	.word	0x3ff80000
 8012e44:	080172e8 	.word	0x080172e8
 8012e48:	08017245 	.word	0x08017245
 8012e4c:	080171d2 	.word	0x080171d2
 8012e50:	080171a0 	.word	0x080171a0
 8012e54:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012e58:	6018      	str	r0, [r3, #0]
 8012e5a:	9b07      	ldr	r3, [sp, #28]
 8012e5c:	2b0e      	cmp	r3, #14
 8012e5e:	f200 80a4 	bhi.w	8012faa <_dtoa_r+0x442>
 8012e62:	2c00      	cmp	r4, #0
 8012e64:	f000 80a1 	beq.w	8012faa <_dtoa_r+0x442>
 8012e68:	2f00      	cmp	r7, #0
 8012e6a:	dd33      	ble.n	8012ed4 <_dtoa_r+0x36c>
 8012e6c:	4bad      	ldr	r3, [pc, #692]	@ (8013124 <_dtoa_r+0x5bc>)
 8012e6e:	f007 020f 	and.w	r2, r7, #15
 8012e72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012e76:	ed93 7b00 	vldr	d7, [r3]
 8012e7a:	05f8      	lsls	r0, r7, #23
 8012e7c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012e80:	ea4f 1427 	mov.w	r4, r7, asr #4
 8012e84:	d516      	bpl.n	8012eb4 <_dtoa_r+0x34c>
 8012e86:	4ba8      	ldr	r3, [pc, #672]	@ (8013128 <_dtoa_r+0x5c0>)
 8012e88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012e8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012e90:	f7fe f9d4 	bl	801123c <__aeabi_ddiv>
 8012e94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012e98:	f004 040f 	and.w	r4, r4, #15
 8012e9c:	2603      	movs	r6, #3
 8012e9e:	4da2      	ldr	r5, [pc, #648]	@ (8013128 <_dtoa_r+0x5c0>)
 8012ea0:	b954      	cbnz	r4, 8012eb8 <_dtoa_r+0x350>
 8012ea2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012ea6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012eaa:	f7fe f9c7 	bl	801123c <__aeabi_ddiv>
 8012eae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012eb2:	e028      	b.n	8012f06 <_dtoa_r+0x39e>
 8012eb4:	2602      	movs	r6, #2
 8012eb6:	e7f2      	b.n	8012e9e <_dtoa_r+0x336>
 8012eb8:	07e1      	lsls	r1, r4, #31
 8012eba:	d508      	bpl.n	8012ece <_dtoa_r+0x366>
 8012ebc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012ec0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012ec4:	f7fe f890 	bl	8010fe8 <__aeabi_dmul>
 8012ec8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012ecc:	3601      	adds	r6, #1
 8012ece:	1064      	asrs	r4, r4, #1
 8012ed0:	3508      	adds	r5, #8
 8012ed2:	e7e5      	b.n	8012ea0 <_dtoa_r+0x338>
 8012ed4:	f000 80d2 	beq.w	801307c <_dtoa_r+0x514>
 8012ed8:	427c      	negs	r4, r7
 8012eda:	4b92      	ldr	r3, [pc, #584]	@ (8013124 <_dtoa_r+0x5bc>)
 8012edc:	4d92      	ldr	r5, [pc, #584]	@ (8013128 <_dtoa_r+0x5c0>)
 8012ede:	f004 020f 	and.w	r2, r4, #15
 8012ee2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012eea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012eee:	f7fe f87b 	bl	8010fe8 <__aeabi_dmul>
 8012ef2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012ef6:	1124      	asrs	r4, r4, #4
 8012ef8:	2300      	movs	r3, #0
 8012efa:	2602      	movs	r6, #2
 8012efc:	2c00      	cmp	r4, #0
 8012efe:	f040 80b2 	bne.w	8013066 <_dtoa_r+0x4fe>
 8012f02:	2b00      	cmp	r3, #0
 8012f04:	d1d3      	bne.n	8012eae <_dtoa_r+0x346>
 8012f06:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012f08:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	f000 80b7 	beq.w	8013080 <_dtoa_r+0x518>
 8012f12:	4b86      	ldr	r3, [pc, #536]	@ (801312c <_dtoa_r+0x5c4>)
 8012f14:	2200      	movs	r2, #0
 8012f16:	4620      	mov	r0, r4
 8012f18:	4629      	mov	r1, r5
 8012f1a:	f7fe fad7 	bl	80114cc <__aeabi_dcmplt>
 8012f1e:	2800      	cmp	r0, #0
 8012f20:	f000 80ae 	beq.w	8013080 <_dtoa_r+0x518>
 8012f24:	9b07      	ldr	r3, [sp, #28]
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	f000 80aa 	beq.w	8013080 <_dtoa_r+0x518>
 8012f2c:	9b00      	ldr	r3, [sp, #0]
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	dd37      	ble.n	8012fa2 <_dtoa_r+0x43a>
 8012f32:	1e7b      	subs	r3, r7, #1
 8012f34:	9304      	str	r3, [sp, #16]
 8012f36:	4620      	mov	r0, r4
 8012f38:	4b7d      	ldr	r3, [pc, #500]	@ (8013130 <_dtoa_r+0x5c8>)
 8012f3a:	2200      	movs	r2, #0
 8012f3c:	4629      	mov	r1, r5
 8012f3e:	f7fe f853 	bl	8010fe8 <__aeabi_dmul>
 8012f42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012f46:	9c00      	ldr	r4, [sp, #0]
 8012f48:	3601      	adds	r6, #1
 8012f4a:	4630      	mov	r0, r6
 8012f4c:	f7fd ffe2 	bl	8010f14 <__aeabi_i2d>
 8012f50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012f54:	f7fe f848 	bl	8010fe8 <__aeabi_dmul>
 8012f58:	4b76      	ldr	r3, [pc, #472]	@ (8013134 <_dtoa_r+0x5cc>)
 8012f5a:	2200      	movs	r2, #0
 8012f5c:	f7fd fe8e 	bl	8010c7c <__adddf3>
 8012f60:	4605      	mov	r5, r0
 8012f62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012f66:	2c00      	cmp	r4, #0
 8012f68:	f040 808d 	bne.w	8013086 <_dtoa_r+0x51e>
 8012f6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012f70:	4b71      	ldr	r3, [pc, #452]	@ (8013138 <_dtoa_r+0x5d0>)
 8012f72:	2200      	movs	r2, #0
 8012f74:	f7fd fe80 	bl	8010c78 <__aeabi_dsub>
 8012f78:	4602      	mov	r2, r0
 8012f7a:	460b      	mov	r3, r1
 8012f7c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012f80:	462a      	mov	r2, r5
 8012f82:	4633      	mov	r3, r6
 8012f84:	f7fe fac0 	bl	8011508 <__aeabi_dcmpgt>
 8012f88:	2800      	cmp	r0, #0
 8012f8a:	f040 828b 	bne.w	80134a4 <_dtoa_r+0x93c>
 8012f8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012f92:	462a      	mov	r2, r5
 8012f94:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012f98:	f7fe fa98 	bl	80114cc <__aeabi_dcmplt>
 8012f9c:	2800      	cmp	r0, #0
 8012f9e:	f040 8128 	bne.w	80131f2 <_dtoa_r+0x68a>
 8012fa2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8012fa6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8012faa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	f2c0 815a 	blt.w	8013266 <_dtoa_r+0x6fe>
 8012fb2:	2f0e      	cmp	r7, #14
 8012fb4:	f300 8157 	bgt.w	8013266 <_dtoa_r+0x6fe>
 8012fb8:	4b5a      	ldr	r3, [pc, #360]	@ (8013124 <_dtoa_r+0x5bc>)
 8012fba:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012fbe:	ed93 7b00 	vldr	d7, [r3]
 8012fc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012fc4:	2b00      	cmp	r3, #0
 8012fc6:	ed8d 7b00 	vstr	d7, [sp]
 8012fca:	da03      	bge.n	8012fd4 <_dtoa_r+0x46c>
 8012fcc:	9b07      	ldr	r3, [sp, #28]
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	f340 8101 	ble.w	80131d6 <_dtoa_r+0x66e>
 8012fd4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8012fd8:	4656      	mov	r6, sl
 8012fda:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012fde:	4620      	mov	r0, r4
 8012fe0:	4629      	mov	r1, r5
 8012fe2:	f7fe f92b 	bl	801123c <__aeabi_ddiv>
 8012fe6:	f7fe faaf 	bl	8011548 <__aeabi_d2iz>
 8012fea:	4680      	mov	r8, r0
 8012fec:	f7fd ff92 	bl	8010f14 <__aeabi_i2d>
 8012ff0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012ff4:	f7fd fff8 	bl	8010fe8 <__aeabi_dmul>
 8012ff8:	4602      	mov	r2, r0
 8012ffa:	460b      	mov	r3, r1
 8012ffc:	4620      	mov	r0, r4
 8012ffe:	4629      	mov	r1, r5
 8013000:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8013004:	f7fd fe38 	bl	8010c78 <__aeabi_dsub>
 8013008:	f806 4b01 	strb.w	r4, [r6], #1
 801300c:	9d07      	ldr	r5, [sp, #28]
 801300e:	eba6 040a 	sub.w	r4, r6, sl
 8013012:	42a5      	cmp	r5, r4
 8013014:	4602      	mov	r2, r0
 8013016:	460b      	mov	r3, r1
 8013018:	f040 8117 	bne.w	801324a <_dtoa_r+0x6e2>
 801301c:	f7fd fe2e 	bl	8010c7c <__adddf3>
 8013020:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013024:	4604      	mov	r4, r0
 8013026:	460d      	mov	r5, r1
 8013028:	f7fe fa6e 	bl	8011508 <__aeabi_dcmpgt>
 801302c:	2800      	cmp	r0, #0
 801302e:	f040 80f9 	bne.w	8013224 <_dtoa_r+0x6bc>
 8013032:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013036:	4620      	mov	r0, r4
 8013038:	4629      	mov	r1, r5
 801303a:	f7fe fa3d 	bl	80114b8 <__aeabi_dcmpeq>
 801303e:	b118      	cbz	r0, 8013048 <_dtoa_r+0x4e0>
 8013040:	f018 0f01 	tst.w	r8, #1
 8013044:	f040 80ee 	bne.w	8013224 <_dtoa_r+0x6bc>
 8013048:	4649      	mov	r1, r9
 801304a:	4658      	mov	r0, fp
 801304c:	f000 fc90 	bl	8013970 <_Bfree>
 8013050:	2300      	movs	r3, #0
 8013052:	7033      	strb	r3, [r6, #0]
 8013054:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013056:	3701      	adds	r7, #1
 8013058:	601f      	str	r7, [r3, #0]
 801305a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801305c:	2b00      	cmp	r3, #0
 801305e:	f000 831d 	beq.w	801369c <_dtoa_r+0xb34>
 8013062:	601e      	str	r6, [r3, #0]
 8013064:	e31a      	b.n	801369c <_dtoa_r+0xb34>
 8013066:	07e2      	lsls	r2, r4, #31
 8013068:	d505      	bpl.n	8013076 <_dtoa_r+0x50e>
 801306a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801306e:	f7fd ffbb 	bl	8010fe8 <__aeabi_dmul>
 8013072:	3601      	adds	r6, #1
 8013074:	2301      	movs	r3, #1
 8013076:	1064      	asrs	r4, r4, #1
 8013078:	3508      	adds	r5, #8
 801307a:	e73f      	b.n	8012efc <_dtoa_r+0x394>
 801307c:	2602      	movs	r6, #2
 801307e:	e742      	b.n	8012f06 <_dtoa_r+0x39e>
 8013080:	9c07      	ldr	r4, [sp, #28]
 8013082:	9704      	str	r7, [sp, #16]
 8013084:	e761      	b.n	8012f4a <_dtoa_r+0x3e2>
 8013086:	4b27      	ldr	r3, [pc, #156]	@ (8013124 <_dtoa_r+0x5bc>)
 8013088:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801308a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801308e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013092:	4454      	add	r4, sl
 8013094:	2900      	cmp	r1, #0
 8013096:	d053      	beq.n	8013140 <_dtoa_r+0x5d8>
 8013098:	4928      	ldr	r1, [pc, #160]	@ (801313c <_dtoa_r+0x5d4>)
 801309a:	2000      	movs	r0, #0
 801309c:	f7fe f8ce 	bl	801123c <__aeabi_ddiv>
 80130a0:	4633      	mov	r3, r6
 80130a2:	462a      	mov	r2, r5
 80130a4:	f7fd fde8 	bl	8010c78 <__aeabi_dsub>
 80130a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80130ac:	4656      	mov	r6, sl
 80130ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80130b2:	f7fe fa49 	bl	8011548 <__aeabi_d2iz>
 80130b6:	4605      	mov	r5, r0
 80130b8:	f7fd ff2c 	bl	8010f14 <__aeabi_i2d>
 80130bc:	4602      	mov	r2, r0
 80130be:	460b      	mov	r3, r1
 80130c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80130c4:	f7fd fdd8 	bl	8010c78 <__aeabi_dsub>
 80130c8:	3530      	adds	r5, #48	@ 0x30
 80130ca:	4602      	mov	r2, r0
 80130cc:	460b      	mov	r3, r1
 80130ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80130d2:	f806 5b01 	strb.w	r5, [r6], #1
 80130d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80130da:	f7fe f9f7 	bl	80114cc <__aeabi_dcmplt>
 80130de:	2800      	cmp	r0, #0
 80130e0:	d171      	bne.n	80131c6 <_dtoa_r+0x65e>
 80130e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80130e6:	4911      	ldr	r1, [pc, #68]	@ (801312c <_dtoa_r+0x5c4>)
 80130e8:	2000      	movs	r0, #0
 80130ea:	f7fd fdc5 	bl	8010c78 <__aeabi_dsub>
 80130ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80130f2:	f7fe f9eb 	bl	80114cc <__aeabi_dcmplt>
 80130f6:	2800      	cmp	r0, #0
 80130f8:	f040 8095 	bne.w	8013226 <_dtoa_r+0x6be>
 80130fc:	42a6      	cmp	r6, r4
 80130fe:	f43f af50 	beq.w	8012fa2 <_dtoa_r+0x43a>
 8013102:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8013106:	4b0a      	ldr	r3, [pc, #40]	@ (8013130 <_dtoa_r+0x5c8>)
 8013108:	2200      	movs	r2, #0
 801310a:	f7fd ff6d 	bl	8010fe8 <__aeabi_dmul>
 801310e:	4b08      	ldr	r3, [pc, #32]	@ (8013130 <_dtoa_r+0x5c8>)
 8013110:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8013114:	2200      	movs	r2, #0
 8013116:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801311a:	f7fd ff65 	bl	8010fe8 <__aeabi_dmul>
 801311e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013122:	e7c4      	b.n	80130ae <_dtoa_r+0x546>
 8013124:	080172e8 	.word	0x080172e8
 8013128:	080172c0 	.word	0x080172c0
 801312c:	3ff00000 	.word	0x3ff00000
 8013130:	40240000 	.word	0x40240000
 8013134:	401c0000 	.word	0x401c0000
 8013138:	40140000 	.word	0x40140000
 801313c:	3fe00000 	.word	0x3fe00000
 8013140:	4631      	mov	r1, r6
 8013142:	4628      	mov	r0, r5
 8013144:	f7fd ff50 	bl	8010fe8 <__aeabi_dmul>
 8013148:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801314c:	9415      	str	r4, [sp, #84]	@ 0x54
 801314e:	4656      	mov	r6, sl
 8013150:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013154:	f7fe f9f8 	bl	8011548 <__aeabi_d2iz>
 8013158:	4605      	mov	r5, r0
 801315a:	f7fd fedb 	bl	8010f14 <__aeabi_i2d>
 801315e:	4602      	mov	r2, r0
 8013160:	460b      	mov	r3, r1
 8013162:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013166:	f7fd fd87 	bl	8010c78 <__aeabi_dsub>
 801316a:	3530      	adds	r5, #48	@ 0x30
 801316c:	f806 5b01 	strb.w	r5, [r6], #1
 8013170:	4602      	mov	r2, r0
 8013172:	460b      	mov	r3, r1
 8013174:	42a6      	cmp	r6, r4
 8013176:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801317a:	f04f 0200 	mov.w	r2, #0
 801317e:	d124      	bne.n	80131ca <_dtoa_r+0x662>
 8013180:	4bac      	ldr	r3, [pc, #688]	@ (8013434 <_dtoa_r+0x8cc>)
 8013182:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8013186:	f7fd fd79 	bl	8010c7c <__adddf3>
 801318a:	4602      	mov	r2, r0
 801318c:	460b      	mov	r3, r1
 801318e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013192:	f7fe f9b9 	bl	8011508 <__aeabi_dcmpgt>
 8013196:	2800      	cmp	r0, #0
 8013198:	d145      	bne.n	8013226 <_dtoa_r+0x6be>
 801319a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801319e:	49a5      	ldr	r1, [pc, #660]	@ (8013434 <_dtoa_r+0x8cc>)
 80131a0:	2000      	movs	r0, #0
 80131a2:	f7fd fd69 	bl	8010c78 <__aeabi_dsub>
 80131a6:	4602      	mov	r2, r0
 80131a8:	460b      	mov	r3, r1
 80131aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80131ae:	f7fe f98d 	bl	80114cc <__aeabi_dcmplt>
 80131b2:	2800      	cmp	r0, #0
 80131b4:	f43f aef5 	beq.w	8012fa2 <_dtoa_r+0x43a>
 80131b8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80131ba:	1e73      	subs	r3, r6, #1
 80131bc:	9315      	str	r3, [sp, #84]	@ 0x54
 80131be:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80131c2:	2b30      	cmp	r3, #48	@ 0x30
 80131c4:	d0f8      	beq.n	80131b8 <_dtoa_r+0x650>
 80131c6:	9f04      	ldr	r7, [sp, #16]
 80131c8:	e73e      	b.n	8013048 <_dtoa_r+0x4e0>
 80131ca:	4b9b      	ldr	r3, [pc, #620]	@ (8013438 <_dtoa_r+0x8d0>)
 80131cc:	f7fd ff0c 	bl	8010fe8 <__aeabi_dmul>
 80131d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80131d4:	e7bc      	b.n	8013150 <_dtoa_r+0x5e8>
 80131d6:	d10c      	bne.n	80131f2 <_dtoa_r+0x68a>
 80131d8:	4b98      	ldr	r3, [pc, #608]	@ (801343c <_dtoa_r+0x8d4>)
 80131da:	2200      	movs	r2, #0
 80131dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80131e0:	f7fd ff02 	bl	8010fe8 <__aeabi_dmul>
 80131e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80131e8:	f7fe f984 	bl	80114f4 <__aeabi_dcmpge>
 80131ec:	2800      	cmp	r0, #0
 80131ee:	f000 8157 	beq.w	80134a0 <_dtoa_r+0x938>
 80131f2:	2400      	movs	r4, #0
 80131f4:	4625      	mov	r5, r4
 80131f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80131f8:	43db      	mvns	r3, r3
 80131fa:	9304      	str	r3, [sp, #16]
 80131fc:	4656      	mov	r6, sl
 80131fe:	2700      	movs	r7, #0
 8013200:	4621      	mov	r1, r4
 8013202:	4658      	mov	r0, fp
 8013204:	f000 fbb4 	bl	8013970 <_Bfree>
 8013208:	2d00      	cmp	r5, #0
 801320a:	d0dc      	beq.n	80131c6 <_dtoa_r+0x65e>
 801320c:	b12f      	cbz	r7, 801321a <_dtoa_r+0x6b2>
 801320e:	42af      	cmp	r7, r5
 8013210:	d003      	beq.n	801321a <_dtoa_r+0x6b2>
 8013212:	4639      	mov	r1, r7
 8013214:	4658      	mov	r0, fp
 8013216:	f000 fbab 	bl	8013970 <_Bfree>
 801321a:	4629      	mov	r1, r5
 801321c:	4658      	mov	r0, fp
 801321e:	f000 fba7 	bl	8013970 <_Bfree>
 8013222:	e7d0      	b.n	80131c6 <_dtoa_r+0x65e>
 8013224:	9704      	str	r7, [sp, #16]
 8013226:	4633      	mov	r3, r6
 8013228:	461e      	mov	r6, r3
 801322a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801322e:	2a39      	cmp	r2, #57	@ 0x39
 8013230:	d107      	bne.n	8013242 <_dtoa_r+0x6da>
 8013232:	459a      	cmp	sl, r3
 8013234:	d1f8      	bne.n	8013228 <_dtoa_r+0x6c0>
 8013236:	9a04      	ldr	r2, [sp, #16]
 8013238:	3201      	adds	r2, #1
 801323a:	9204      	str	r2, [sp, #16]
 801323c:	2230      	movs	r2, #48	@ 0x30
 801323e:	f88a 2000 	strb.w	r2, [sl]
 8013242:	781a      	ldrb	r2, [r3, #0]
 8013244:	3201      	adds	r2, #1
 8013246:	701a      	strb	r2, [r3, #0]
 8013248:	e7bd      	b.n	80131c6 <_dtoa_r+0x65e>
 801324a:	4b7b      	ldr	r3, [pc, #492]	@ (8013438 <_dtoa_r+0x8d0>)
 801324c:	2200      	movs	r2, #0
 801324e:	f7fd fecb 	bl	8010fe8 <__aeabi_dmul>
 8013252:	2200      	movs	r2, #0
 8013254:	2300      	movs	r3, #0
 8013256:	4604      	mov	r4, r0
 8013258:	460d      	mov	r5, r1
 801325a:	f7fe f92d 	bl	80114b8 <__aeabi_dcmpeq>
 801325e:	2800      	cmp	r0, #0
 8013260:	f43f aebb 	beq.w	8012fda <_dtoa_r+0x472>
 8013264:	e6f0      	b.n	8013048 <_dtoa_r+0x4e0>
 8013266:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8013268:	2a00      	cmp	r2, #0
 801326a:	f000 80db 	beq.w	8013424 <_dtoa_r+0x8bc>
 801326e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013270:	2a01      	cmp	r2, #1
 8013272:	f300 80bf 	bgt.w	80133f4 <_dtoa_r+0x88c>
 8013276:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8013278:	2a00      	cmp	r2, #0
 801327a:	f000 80b7 	beq.w	80133ec <_dtoa_r+0x884>
 801327e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8013282:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8013284:	4646      	mov	r6, r8
 8013286:	9a08      	ldr	r2, [sp, #32]
 8013288:	2101      	movs	r1, #1
 801328a:	441a      	add	r2, r3
 801328c:	4658      	mov	r0, fp
 801328e:	4498      	add	r8, r3
 8013290:	9208      	str	r2, [sp, #32]
 8013292:	f000 fc6b 	bl	8013b6c <__i2b>
 8013296:	4605      	mov	r5, r0
 8013298:	b15e      	cbz	r6, 80132b2 <_dtoa_r+0x74a>
 801329a:	9b08      	ldr	r3, [sp, #32]
 801329c:	2b00      	cmp	r3, #0
 801329e:	dd08      	ble.n	80132b2 <_dtoa_r+0x74a>
 80132a0:	42b3      	cmp	r3, r6
 80132a2:	9a08      	ldr	r2, [sp, #32]
 80132a4:	bfa8      	it	ge
 80132a6:	4633      	movge	r3, r6
 80132a8:	eba8 0803 	sub.w	r8, r8, r3
 80132ac:	1af6      	subs	r6, r6, r3
 80132ae:	1ad3      	subs	r3, r2, r3
 80132b0:	9308      	str	r3, [sp, #32]
 80132b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80132b4:	b1f3      	cbz	r3, 80132f4 <_dtoa_r+0x78c>
 80132b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	f000 80b7 	beq.w	801342c <_dtoa_r+0x8c4>
 80132be:	b18c      	cbz	r4, 80132e4 <_dtoa_r+0x77c>
 80132c0:	4629      	mov	r1, r5
 80132c2:	4622      	mov	r2, r4
 80132c4:	4658      	mov	r0, fp
 80132c6:	f000 fd11 	bl	8013cec <__pow5mult>
 80132ca:	464a      	mov	r2, r9
 80132cc:	4601      	mov	r1, r0
 80132ce:	4605      	mov	r5, r0
 80132d0:	4658      	mov	r0, fp
 80132d2:	f000 fc61 	bl	8013b98 <__multiply>
 80132d6:	4649      	mov	r1, r9
 80132d8:	9004      	str	r0, [sp, #16]
 80132da:	4658      	mov	r0, fp
 80132dc:	f000 fb48 	bl	8013970 <_Bfree>
 80132e0:	9b04      	ldr	r3, [sp, #16]
 80132e2:	4699      	mov	r9, r3
 80132e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80132e6:	1b1a      	subs	r2, r3, r4
 80132e8:	d004      	beq.n	80132f4 <_dtoa_r+0x78c>
 80132ea:	4649      	mov	r1, r9
 80132ec:	4658      	mov	r0, fp
 80132ee:	f000 fcfd 	bl	8013cec <__pow5mult>
 80132f2:	4681      	mov	r9, r0
 80132f4:	2101      	movs	r1, #1
 80132f6:	4658      	mov	r0, fp
 80132f8:	f000 fc38 	bl	8013b6c <__i2b>
 80132fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80132fe:	4604      	mov	r4, r0
 8013300:	2b00      	cmp	r3, #0
 8013302:	f000 81cf 	beq.w	80136a4 <_dtoa_r+0xb3c>
 8013306:	461a      	mov	r2, r3
 8013308:	4601      	mov	r1, r0
 801330a:	4658      	mov	r0, fp
 801330c:	f000 fcee 	bl	8013cec <__pow5mult>
 8013310:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013312:	2b01      	cmp	r3, #1
 8013314:	4604      	mov	r4, r0
 8013316:	f300 8095 	bgt.w	8013444 <_dtoa_r+0x8dc>
 801331a:	9b02      	ldr	r3, [sp, #8]
 801331c:	2b00      	cmp	r3, #0
 801331e:	f040 8087 	bne.w	8013430 <_dtoa_r+0x8c8>
 8013322:	9b03      	ldr	r3, [sp, #12]
 8013324:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013328:	2b00      	cmp	r3, #0
 801332a:	f040 8089 	bne.w	8013440 <_dtoa_r+0x8d8>
 801332e:	9b03      	ldr	r3, [sp, #12]
 8013330:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013334:	0d1b      	lsrs	r3, r3, #20
 8013336:	051b      	lsls	r3, r3, #20
 8013338:	b12b      	cbz	r3, 8013346 <_dtoa_r+0x7de>
 801333a:	9b08      	ldr	r3, [sp, #32]
 801333c:	3301      	adds	r3, #1
 801333e:	9308      	str	r3, [sp, #32]
 8013340:	f108 0801 	add.w	r8, r8, #1
 8013344:	2301      	movs	r3, #1
 8013346:	930a      	str	r3, [sp, #40]	@ 0x28
 8013348:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801334a:	2b00      	cmp	r3, #0
 801334c:	f000 81b0 	beq.w	80136b0 <_dtoa_r+0xb48>
 8013350:	6923      	ldr	r3, [r4, #16]
 8013352:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013356:	6918      	ldr	r0, [r3, #16]
 8013358:	f000 fbbc 	bl	8013ad4 <__hi0bits>
 801335c:	f1c0 0020 	rsb	r0, r0, #32
 8013360:	9b08      	ldr	r3, [sp, #32]
 8013362:	4418      	add	r0, r3
 8013364:	f010 001f 	ands.w	r0, r0, #31
 8013368:	d077      	beq.n	801345a <_dtoa_r+0x8f2>
 801336a:	f1c0 0320 	rsb	r3, r0, #32
 801336e:	2b04      	cmp	r3, #4
 8013370:	dd6b      	ble.n	801344a <_dtoa_r+0x8e2>
 8013372:	9b08      	ldr	r3, [sp, #32]
 8013374:	f1c0 001c 	rsb	r0, r0, #28
 8013378:	4403      	add	r3, r0
 801337a:	4480      	add	r8, r0
 801337c:	4406      	add	r6, r0
 801337e:	9308      	str	r3, [sp, #32]
 8013380:	f1b8 0f00 	cmp.w	r8, #0
 8013384:	dd05      	ble.n	8013392 <_dtoa_r+0x82a>
 8013386:	4649      	mov	r1, r9
 8013388:	4642      	mov	r2, r8
 801338a:	4658      	mov	r0, fp
 801338c:	f000 fd08 	bl	8013da0 <__lshift>
 8013390:	4681      	mov	r9, r0
 8013392:	9b08      	ldr	r3, [sp, #32]
 8013394:	2b00      	cmp	r3, #0
 8013396:	dd05      	ble.n	80133a4 <_dtoa_r+0x83c>
 8013398:	4621      	mov	r1, r4
 801339a:	461a      	mov	r2, r3
 801339c:	4658      	mov	r0, fp
 801339e:	f000 fcff 	bl	8013da0 <__lshift>
 80133a2:	4604      	mov	r4, r0
 80133a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80133a6:	2b00      	cmp	r3, #0
 80133a8:	d059      	beq.n	801345e <_dtoa_r+0x8f6>
 80133aa:	4621      	mov	r1, r4
 80133ac:	4648      	mov	r0, r9
 80133ae:	f000 fd63 	bl	8013e78 <__mcmp>
 80133b2:	2800      	cmp	r0, #0
 80133b4:	da53      	bge.n	801345e <_dtoa_r+0x8f6>
 80133b6:	1e7b      	subs	r3, r7, #1
 80133b8:	9304      	str	r3, [sp, #16]
 80133ba:	4649      	mov	r1, r9
 80133bc:	2300      	movs	r3, #0
 80133be:	220a      	movs	r2, #10
 80133c0:	4658      	mov	r0, fp
 80133c2:	f000 faf7 	bl	80139b4 <__multadd>
 80133c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80133c8:	4681      	mov	r9, r0
 80133ca:	2b00      	cmp	r3, #0
 80133cc:	f000 8172 	beq.w	80136b4 <_dtoa_r+0xb4c>
 80133d0:	2300      	movs	r3, #0
 80133d2:	4629      	mov	r1, r5
 80133d4:	220a      	movs	r2, #10
 80133d6:	4658      	mov	r0, fp
 80133d8:	f000 faec 	bl	80139b4 <__multadd>
 80133dc:	9b00      	ldr	r3, [sp, #0]
 80133de:	2b00      	cmp	r3, #0
 80133e0:	4605      	mov	r5, r0
 80133e2:	dc67      	bgt.n	80134b4 <_dtoa_r+0x94c>
 80133e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80133e6:	2b02      	cmp	r3, #2
 80133e8:	dc41      	bgt.n	801346e <_dtoa_r+0x906>
 80133ea:	e063      	b.n	80134b4 <_dtoa_r+0x94c>
 80133ec:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80133ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80133f2:	e746      	b.n	8013282 <_dtoa_r+0x71a>
 80133f4:	9b07      	ldr	r3, [sp, #28]
 80133f6:	1e5c      	subs	r4, r3, #1
 80133f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80133fa:	42a3      	cmp	r3, r4
 80133fc:	bfbf      	itttt	lt
 80133fe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8013400:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8013402:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8013404:	1ae3      	sublt	r3, r4, r3
 8013406:	bfb4      	ite	lt
 8013408:	18d2      	addlt	r2, r2, r3
 801340a:	1b1c      	subge	r4, r3, r4
 801340c:	9b07      	ldr	r3, [sp, #28]
 801340e:	bfbc      	itt	lt
 8013410:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8013412:	2400      	movlt	r4, #0
 8013414:	2b00      	cmp	r3, #0
 8013416:	bfb5      	itete	lt
 8013418:	eba8 0603 	sublt.w	r6, r8, r3
 801341c:	9b07      	ldrge	r3, [sp, #28]
 801341e:	2300      	movlt	r3, #0
 8013420:	4646      	movge	r6, r8
 8013422:	e730      	b.n	8013286 <_dtoa_r+0x71e>
 8013424:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8013426:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8013428:	4646      	mov	r6, r8
 801342a:	e735      	b.n	8013298 <_dtoa_r+0x730>
 801342c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801342e:	e75c      	b.n	80132ea <_dtoa_r+0x782>
 8013430:	2300      	movs	r3, #0
 8013432:	e788      	b.n	8013346 <_dtoa_r+0x7de>
 8013434:	3fe00000 	.word	0x3fe00000
 8013438:	40240000 	.word	0x40240000
 801343c:	40140000 	.word	0x40140000
 8013440:	9b02      	ldr	r3, [sp, #8]
 8013442:	e780      	b.n	8013346 <_dtoa_r+0x7de>
 8013444:	2300      	movs	r3, #0
 8013446:	930a      	str	r3, [sp, #40]	@ 0x28
 8013448:	e782      	b.n	8013350 <_dtoa_r+0x7e8>
 801344a:	d099      	beq.n	8013380 <_dtoa_r+0x818>
 801344c:	9a08      	ldr	r2, [sp, #32]
 801344e:	331c      	adds	r3, #28
 8013450:	441a      	add	r2, r3
 8013452:	4498      	add	r8, r3
 8013454:	441e      	add	r6, r3
 8013456:	9208      	str	r2, [sp, #32]
 8013458:	e792      	b.n	8013380 <_dtoa_r+0x818>
 801345a:	4603      	mov	r3, r0
 801345c:	e7f6      	b.n	801344c <_dtoa_r+0x8e4>
 801345e:	9b07      	ldr	r3, [sp, #28]
 8013460:	9704      	str	r7, [sp, #16]
 8013462:	2b00      	cmp	r3, #0
 8013464:	dc20      	bgt.n	80134a8 <_dtoa_r+0x940>
 8013466:	9300      	str	r3, [sp, #0]
 8013468:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801346a:	2b02      	cmp	r3, #2
 801346c:	dd1e      	ble.n	80134ac <_dtoa_r+0x944>
 801346e:	9b00      	ldr	r3, [sp, #0]
 8013470:	2b00      	cmp	r3, #0
 8013472:	f47f aec0 	bne.w	80131f6 <_dtoa_r+0x68e>
 8013476:	4621      	mov	r1, r4
 8013478:	2205      	movs	r2, #5
 801347a:	4658      	mov	r0, fp
 801347c:	f000 fa9a 	bl	80139b4 <__multadd>
 8013480:	4601      	mov	r1, r0
 8013482:	4604      	mov	r4, r0
 8013484:	4648      	mov	r0, r9
 8013486:	f000 fcf7 	bl	8013e78 <__mcmp>
 801348a:	2800      	cmp	r0, #0
 801348c:	f77f aeb3 	ble.w	80131f6 <_dtoa_r+0x68e>
 8013490:	4656      	mov	r6, sl
 8013492:	2331      	movs	r3, #49	@ 0x31
 8013494:	f806 3b01 	strb.w	r3, [r6], #1
 8013498:	9b04      	ldr	r3, [sp, #16]
 801349a:	3301      	adds	r3, #1
 801349c:	9304      	str	r3, [sp, #16]
 801349e:	e6ae      	b.n	80131fe <_dtoa_r+0x696>
 80134a0:	9c07      	ldr	r4, [sp, #28]
 80134a2:	9704      	str	r7, [sp, #16]
 80134a4:	4625      	mov	r5, r4
 80134a6:	e7f3      	b.n	8013490 <_dtoa_r+0x928>
 80134a8:	9b07      	ldr	r3, [sp, #28]
 80134aa:	9300      	str	r3, [sp, #0]
 80134ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80134ae:	2b00      	cmp	r3, #0
 80134b0:	f000 8104 	beq.w	80136bc <_dtoa_r+0xb54>
 80134b4:	2e00      	cmp	r6, #0
 80134b6:	dd05      	ble.n	80134c4 <_dtoa_r+0x95c>
 80134b8:	4629      	mov	r1, r5
 80134ba:	4632      	mov	r2, r6
 80134bc:	4658      	mov	r0, fp
 80134be:	f000 fc6f 	bl	8013da0 <__lshift>
 80134c2:	4605      	mov	r5, r0
 80134c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d05a      	beq.n	8013580 <_dtoa_r+0xa18>
 80134ca:	6869      	ldr	r1, [r5, #4]
 80134cc:	4658      	mov	r0, fp
 80134ce:	f000 fa0f 	bl	80138f0 <_Balloc>
 80134d2:	4606      	mov	r6, r0
 80134d4:	b928      	cbnz	r0, 80134e2 <_dtoa_r+0x97a>
 80134d6:	4b84      	ldr	r3, [pc, #528]	@ (80136e8 <_dtoa_r+0xb80>)
 80134d8:	4602      	mov	r2, r0
 80134da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80134de:	f7ff bb5a 	b.w	8012b96 <_dtoa_r+0x2e>
 80134e2:	692a      	ldr	r2, [r5, #16]
 80134e4:	3202      	adds	r2, #2
 80134e6:	0092      	lsls	r2, r2, #2
 80134e8:	f105 010c 	add.w	r1, r5, #12
 80134ec:	300c      	adds	r0, #12
 80134ee:	f001 ff75 	bl	80153dc <memcpy>
 80134f2:	2201      	movs	r2, #1
 80134f4:	4631      	mov	r1, r6
 80134f6:	4658      	mov	r0, fp
 80134f8:	f000 fc52 	bl	8013da0 <__lshift>
 80134fc:	f10a 0301 	add.w	r3, sl, #1
 8013500:	9307      	str	r3, [sp, #28]
 8013502:	9b00      	ldr	r3, [sp, #0]
 8013504:	4453      	add	r3, sl
 8013506:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013508:	9b02      	ldr	r3, [sp, #8]
 801350a:	f003 0301 	and.w	r3, r3, #1
 801350e:	462f      	mov	r7, r5
 8013510:	930a      	str	r3, [sp, #40]	@ 0x28
 8013512:	4605      	mov	r5, r0
 8013514:	9b07      	ldr	r3, [sp, #28]
 8013516:	4621      	mov	r1, r4
 8013518:	3b01      	subs	r3, #1
 801351a:	4648      	mov	r0, r9
 801351c:	9300      	str	r3, [sp, #0]
 801351e:	f7ff fa99 	bl	8012a54 <quorem>
 8013522:	4639      	mov	r1, r7
 8013524:	9002      	str	r0, [sp, #8]
 8013526:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801352a:	4648      	mov	r0, r9
 801352c:	f000 fca4 	bl	8013e78 <__mcmp>
 8013530:	462a      	mov	r2, r5
 8013532:	9008      	str	r0, [sp, #32]
 8013534:	4621      	mov	r1, r4
 8013536:	4658      	mov	r0, fp
 8013538:	f000 fcba 	bl	8013eb0 <__mdiff>
 801353c:	68c2      	ldr	r2, [r0, #12]
 801353e:	4606      	mov	r6, r0
 8013540:	bb02      	cbnz	r2, 8013584 <_dtoa_r+0xa1c>
 8013542:	4601      	mov	r1, r0
 8013544:	4648      	mov	r0, r9
 8013546:	f000 fc97 	bl	8013e78 <__mcmp>
 801354a:	4602      	mov	r2, r0
 801354c:	4631      	mov	r1, r6
 801354e:	4658      	mov	r0, fp
 8013550:	920e      	str	r2, [sp, #56]	@ 0x38
 8013552:	f000 fa0d 	bl	8013970 <_Bfree>
 8013556:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013558:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801355a:	9e07      	ldr	r6, [sp, #28]
 801355c:	ea43 0102 	orr.w	r1, r3, r2
 8013560:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013562:	4319      	orrs	r1, r3
 8013564:	d110      	bne.n	8013588 <_dtoa_r+0xa20>
 8013566:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801356a:	d029      	beq.n	80135c0 <_dtoa_r+0xa58>
 801356c:	9b08      	ldr	r3, [sp, #32]
 801356e:	2b00      	cmp	r3, #0
 8013570:	dd02      	ble.n	8013578 <_dtoa_r+0xa10>
 8013572:	9b02      	ldr	r3, [sp, #8]
 8013574:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8013578:	9b00      	ldr	r3, [sp, #0]
 801357a:	f883 8000 	strb.w	r8, [r3]
 801357e:	e63f      	b.n	8013200 <_dtoa_r+0x698>
 8013580:	4628      	mov	r0, r5
 8013582:	e7bb      	b.n	80134fc <_dtoa_r+0x994>
 8013584:	2201      	movs	r2, #1
 8013586:	e7e1      	b.n	801354c <_dtoa_r+0x9e4>
 8013588:	9b08      	ldr	r3, [sp, #32]
 801358a:	2b00      	cmp	r3, #0
 801358c:	db04      	blt.n	8013598 <_dtoa_r+0xa30>
 801358e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013590:	430b      	orrs	r3, r1
 8013592:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013594:	430b      	orrs	r3, r1
 8013596:	d120      	bne.n	80135da <_dtoa_r+0xa72>
 8013598:	2a00      	cmp	r2, #0
 801359a:	dded      	ble.n	8013578 <_dtoa_r+0xa10>
 801359c:	4649      	mov	r1, r9
 801359e:	2201      	movs	r2, #1
 80135a0:	4658      	mov	r0, fp
 80135a2:	f000 fbfd 	bl	8013da0 <__lshift>
 80135a6:	4621      	mov	r1, r4
 80135a8:	4681      	mov	r9, r0
 80135aa:	f000 fc65 	bl	8013e78 <__mcmp>
 80135ae:	2800      	cmp	r0, #0
 80135b0:	dc03      	bgt.n	80135ba <_dtoa_r+0xa52>
 80135b2:	d1e1      	bne.n	8013578 <_dtoa_r+0xa10>
 80135b4:	f018 0f01 	tst.w	r8, #1
 80135b8:	d0de      	beq.n	8013578 <_dtoa_r+0xa10>
 80135ba:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80135be:	d1d8      	bne.n	8013572 <_dtoa_r+0xa0a>
 80135c0:	9a00      	ldr	r2, [sp, #0]
 80135c2:	2339      	movs	r3, #57	@ 0x39
 80135c4:	7013      	strb	r3, [r2, #0]
 80135c6:	4633      	mov	r3, r6
 80135c8:	461e      	mov	r6, r3
 80135ca:	3b01      	subs	r3, #1
 80135cc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80135d0:	2a39      	cmp	r2, #57	@ 0x39
 80135d2:	d052      	beq.n	801367a <_dtoa_r+0xb12>
 80135d4:	3201      	adds	r2, #1
 80135d6:	701a      	strb	r2, [r3, #0]
 80135d8:	e612      	b.n	8013200 <_dtoa_r+0x698>
 80135da:	2a00      	cmp	r2, #0
 80135dc:	dd07      	ble.n	80135ee <_dtoa_r+0xa86>
 80135de:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80135e2:	d0ed      	beq.n	80135c0 <_dtoa_r+0xa58>
 80135e4:	9a00      	ldr	r2, [sp, #0]
 80135e6:	f108 0301 	add.w	r3, r8, #1
 80135ea:	7013      	strb	r3, [r2, #0]
 80135ec:	e608      	b.n	8013200 <_dtoa_r+0x698>
 80135ee:	9b07      	ldr	r3, [sp, #28]
 80135f0:	9a07      	ldr	r2, [sp, #28]
 80135f2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80135f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80135f8:	4293      	cmp	r3, r2
 80135fa:	d028      	beq.n	801364e <_dtoa_r+0xae6>
 80135fc:	4649      	mov	r1, r9
 80135fe:	2300      	movs	r3, #0
 8013600:	220a      	movs	r2, #10
 8013602:	4658      	mov	r0, fp
 8013604:	f000 f9d6 	bl	80139b4 <__multadd>
 8013608:	42af      	cmp	r7, r5
 801360a:	4681      	mov	r9, r0
 801360c:	f04f 0300 	mov.w	r3, #0
 8013610:	f04f 020a 	mov.w	r2, #10
 8013614:	4639      	mov	r1, r7
 8013616:	4658      	mov	r0, fp
 8013618:	d107      	bne.n	801362a <_dtoa_r+0xac2>
 801361a:	f000 f9cb 	bl	80139b4 <__multadd>
 801361e:	4607      	mov	r7, r0
 8013620:	4605      	mov	r5, r0
 8013622:	9b07      	ldr	r3, [sp, #28]
 8013624:	3301      	adds	r3, #1
 8013626:	9307      	str	r3, [sp, #28]
 8013628:	e774      	b.n	8013514 <_dtoa_r+0x9ac>
 801362a:	f000 f9c3 	bl	80139b4 <__multadd>
 801362e:	4629      	mov	r1, r5
 8013630:	4607      	mov	r7, r0
 8013632:	2300      	movs	r3, #0
 8013634:	220a      	movs	r2, #10
 8013636:	4658      	mov	r0, fp
 8013638:	f000 f9bc 	bl	80139b4 <__multadd>
 801363c:	4605      	mov	r5, r0
 801363e:	e7f0      	b.n	8013622 <_dtoa_r+0xaba>
 8013640:	9b00      	ldr	r3, [sp, #0]
 8013642:	2b00      	cmp	r3, #0
 8013644:	bfcc      	ite	gt
 8013646:	461e      	movgt	r6, r3
 8013648:	2601      	movle	r6, #1
 801364a:	4456      	add	r6, sl
 801364c:	2700      	movs	r7, #0
 801364e:	4649      	mov	r1, r9
 8013650:	2201      	movs	r2, #1
 8013652:	4658      	mov	r0, fp
 8013654:	f000 fba4 	bl	8013da0 <__lshift>
 8013658:	4621      	mov	r1, r4
 801365a:	4681      	mov	r9, r0
 801365c:	f000 fc0c 	bl	8013e78 <__mcmp>
 8013660:	2800      	cmp	r0, #0
 8013662:	dcb0      	bgt.n	80135c6 <_dtoa_r+0xa5e>
 8013664:	d102      	bne.n	801366c <_dtoa_r+0xb04>
 8013666:	f018 0f01 	tst.w	r8, #1
 801366a:	d1ac      	bne.n	80135c6 <_dtoa_r+0xa5e>
 801366c:	4633      	mov	r3, r6
 801366e:	461e      	mov	r6, r3
 8013670:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013674:	2a30      	cmp	r2, #48	@ 0x30
 8013676:	d0fa      	beq.n	801366e <_dtoa_r+0xb06>
 8013678:	e5c2      	b.n	8013200 <_dtoa_r+0x698>
 801367a:	459a      	cmp	sl, r3
 801367c:	d1a4      	bne.n	80135c8 <_dtoa_r+0xa60>
 801367e:	9b04      	ldr	r3, [sp, #16]
 8013680:	3301      	adds	r3, #1
 8013682:	9304      	str	r3, [sp, #16]
 8013684:	2331      	movs	r3, #49	@ 0x31
 8013686:	f88a 3000 	strb.w	r3, [sl]
 801368a:	e5b9      	b.n	8013200 <_dtoa_r+0x698>
 801368c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801368e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80136ec <_dtoa_r+0xb84>
 8013692:	b11b      	cbz	r3, 801369c <_dtoa_r+0xb34>
 8013694:	f10a 0308 	add.w	r3, sl, #8
 8013698:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801369a:	6013      	str	r3, [r2, #0]
 801369c:	4650      	mov	r0, sl
 801369e:	b019      	add	sp, #100	@ 0x64
 80136a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80136a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80136a6:	2b01      	cmp	r3, #1
 80136a8:	f77f ae37 	ble.w	801331a <_dtoa_r+0x7b2>
 80136ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80136ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80136b0:	2001      	movs	r0, #1
 80136b2:	e655      	b.n	8013360 <_dtoa_r+0x7f8>
 80136b4:	9b00      	ldr	r3, [sp, #0]
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	f77f aed6 	ble.w	8013468 <_dtoa_r+0x900>
 80136bc:	4656      	mov	r6, sl
 80136be:	4621      	mov	r1, r4
 80136c0:	4648      	mov	r0, r9
 80136c2:	f7ff f9c7 	bl	8012a54 <quorem>
 80136c6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80136ca:	f806 8b01 	strb.w	r8, [r6], #1
 80136ce:	9b00      	ldr	r3, [sp, #0]
 80136d0:	eba6 020a 	sub.w	r2, r6, sl
 80136d4:	4293      	cmp	r3, r2
 80136d6:	ddb3      	ble.n	8013640 <_dtoa_r+0xad8>
 80136d8:	4649      	mov	r1, r9
 80136da:	2300      	movs	r3, #0
 80136dc:	220a      	movs	r2, #10
 80136de:	4658      	mov	r0, fp
 80136e0:	f000 f968 	bl	80139b4 <__multadd>
 80136e4:	4681      	mov	r9, r0
 80136e6:	e7ea      	b.n	80136be <_dtoa_r+0xb56>
 80136e8:	08017245 	.word	0x08017245
 80136ec:	080171c9 	.word	0x080171c9

080136f0 <_free_r>:
 80136f0:	b538      	push	{r3, r4, r5, lr}
 80136f2:	4605      	mov	r5, r0
 80136f4:	2900      	cmp	r1, #0
 80136f6:	d041      	beq.n	801377c <_free_r+0x8c>
 80136f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80136fc:	1f0c      	subs	r4, r1, #4
 80136fe:	2b00      	cmp	r3, #0
 8013700:	bfb8      	it	lt
 8013702:	18e4      	addlt	r4, r4, r3
 8013704:	f000 f8e8 	bl	80138d8 <__malloc_lock>
 8013708:	4a1d      	ldr	r2, [pc, #116]	@ (8013780 <_free_r+0x90>)
 801370a:	6813      	ldr	r3, [r2, #0]
 801370c:	b933      	cbnz	r3, 801371c <_free_r+0x2c>
 801370e:	6063      	str	r3, [r4, #4]
 8013710:	6014      	str	r4, [r2, #0]
 8013712:	4628      	mov	r0, r5
 8013714:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013718:	f000 b8e4 	b.w	80138e4 <__malloc_unlock>
 801371c:	42a3      	cmp	r3, r4
 801371e:	d908      	bls.n	8013732 <_free_r+0x42>
 8013720:	6820      	ldr	r0, [r4, #0]
 8013722:	1821      	adds	r1, r4, r0
 8013724:	428b      	cmp	r3, r1
 8013726:	bf01      	itttt	eq
 8013728:	6819      	ldreq	r1, [r3, #0]
 801372a:	685b      	ldreq	r3, [r3, #4]
 801372c:	1809      	addeq	r1, r1, r0
 801372e:	6021      	streq	r1, [r4, #0]
 8013730:	e7ed      	b.n	801370e <_free_r+0x1e>
 8013732:	461a      	mov	r2, r3
 8013734:	685b      	ldr	r3, [r3, #4]
 8013736:	b10b      	cbz	r3, 801373c <_free_r+0x4c>
 8013738:	42a3      	cmp	r3, r4
 801373a:	d9fa      	bls.n	8013732 <_free_r+0x42>
 801373c:	6811      	ldr	r1, [r2, #0]
 801373e:	1850      	adds	r0, r2, r1
 8013740:	42a0      	cmp	r0, r4
 8013742:	d10b      	bne.n	801375c <_free_r+0x6c>
 8013744:	6820      	ldr	r0, [r4, #0]
 8013746:	4401      	add	r1, r0
 8013748:	1850      	adds	r0, r2, r1
 801374a:	4283      	cmp	r3, r0
 801374c:	6011      	str	r1, [r2, #0]
 801374e:	d1e0      	bne.n	8013712 <_free_r+0x22>
 8013750:	6818      	ldr	r0, [r3, #0]
 8013752:	685b      	ldr	r3, [r3, #4]
 8013754:	6053      	str	r3, [r2, #4]
 8013756:	4408      	add	r0, r1
 8013758:	6010      	str	r0, [r2, #0]
 801375a:	e7da      	b.n	8013712 <_free_r+0x22>
 801375c:	d902      	bls.n	8013764 <_free_r+0x74>
 801375e:	230c      	movs	r3, #12
 8013760:	602b      	str	r3, [r5, #0]
 8013762:	e7d6      	b.n	8013712 <_free_r+0x22>
 8013764:	6820      	ldr	r0, [r4, #0]
 8013766:	1821      	adds	r1, r4, r0
 8013768:	428b      	cmp	r3, r1
 801376a:	bf04      	itt	eq
 801376c:	6819      	ldreq	r1, [r3, #0]
 801376e:	685b      	ldreq	r3, [r3, #4]
 8013770:	6063      	str	r3, [r4, #4]
 8013772:	bf04      	itt	eq
 8013774:	1809      	addeq	r1, r1, r0
 8013776:	6021      	streq	r1, [r4, #0]
 8013778:	6054      	str	r4, [r2, #4]
 801377a:	e7ca      	b.n	8013712 <_free_r+0x22>
 801377c:	bd38      	pop	{r3, r4, r5, pc}
 801377e:	bf00      	nop
 8013780:	20000400 	.word	0x20000400

08013784 <malloc>:
 8013784:	4b02      	ldr	r3, [pc, #8]	@ (8013790 <malloc+0xc>)
 8013786:	4601      	mov	r1, r0
 8013788:	6818      	ldr	r0, [r3, #0]
 801378a:	f000 b825 	b.w	80137d8 <_malloc_r>
 801378e:	bf00      	nop
 8013790:	20000020 	.word	0x20000020

08013794 <sbrk_aligned>:
 8013794:	b570      	push	{r4, r5, r6, lr}
 8013796:	4e0f      	ldr	r6, [pc, #60]	@ (80137d4 <sbrk_aligned+0x40>)
 8013798:	460c      	mov	r4, r1
 801379a:	6831      	ldr	r1, [r6, #0]
 801379c:	4605      	mov	r5, r0
 801379e:	b911      	cbnz	r1, 80137a6 <sbrk_aligned+0x12>
 80137a0:	f001 fe0c 	bl	80153bc <_sbrk_r>
 80137a4:	6030      	str	r0, [r6, #0]
 80137a6:	4621      	mov	r1, r4
 80137a8:	4628      	mov	r0, r5
 80137aa:	f001 fe07 	bl	80153bc <_sbrk_r>
 80137ae:	1c43      	adds	r3, r0, #1
 80137b0:	d103      	bne.n	80137ba <sbrk_aligned+0x26>
 80137b2:	f04f 34ff 	mov.w	r4, #4294967295
 80137b6:	4620      	mov	r0, r4
 80137b8:	bd70      	pop	{r4, r5, r6, pc}
 80137ba:	1cc4      	adds	r4, r0, #3
 80137bc:	f024 0403 	bic.w	r4, r4, #3
 80137c0:	42a0      	cmp	r0, r4
 80137c2:	d0f8      	beq.n	80137b6 <sbrk_aligned+0x22>
 80137c4:	1a21      	subs	r1, r4, r0
 80137c6:	4628      	mov	r0, r5
 80137c8:	f001 fdf8 	bl	80153bc <_sbrk_r>
 80137cc:	3001      	adds	r0, #1
 80137ce:	d1f2      	bne.n	80137b6 <sbrk_aligned+0x22>
 80137d0:	e7ef      	b.n	80137b2 <sbrk_aligned+0x1e>
 80137d2:	bf00      	nop
 80137d4:	200003fc 	.word	0x200003fc

080137d8 <_malloc_r>:
 80137d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80137dc:	1ccd      	adds	r5, r1, #3
 80137de:	f025 0503 	bic.w	r5, r5, #3
 80137e2:	3508      	adds	r5, #8
 80137e4:	2d0c      	cmp	r5, #12
 80137e6:	bf38      	it	cc
 80137e8:	250c      	movcc	r5, #12
 80137ea:	2d00      	cmp	r5, #0
 80137ec:	4606      	mov	r6, r0
 80137ee:	db01      	blt.n	80137f4 <_malloc_r+0x1c>
 80137f0:	42a9      	cmp	r1, r5
 80137f2:	d904      	bls.n	80137fe <_malloc_r+0x26>
 80137f4:	230c      	movs	r3, #12
 80137f6:	6033      	str	r3, [r6, #0]
 80137f8:	2000      	movs	r0, #0
 80137fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80137fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80138d4 <_malloc_r+0xfc>
 8013802:	f000 f869 	bl	80138d8 <__malloc_lock>
 8013806:	f8d8 3000 	ldr.w	r3, [r8]
 801380a:	461c      	mov	r4, r3
 801380c:	bb44      	cbnz	r4, 8013860 <_malloc_r+0x88>
 801380e:	4629      	mov	r1, r5
 8013810:	4630      	mov	r0, r6
 8013812:	f7ff ffbf 	bl	8013794 <sbrk_aligned>
 8013816:	1c43      	adds	r3, r0, #1
 8013818:	4604      	mov	r4, r0
 801381a:	d158      	bne.n	80138ce <_malloc_r+0xf6>
 801381c:	f8d8 4000 	ldr.w	r4, [r8]
 8013820:	4627      	mov	r7, r4
 8013822:	2f00      	cmp	r7, #0
 8013824:	d143      	bne.n	80138ae <_malloc_r+0xd6>
 8013826:	2c00      	cmp	r4, #0
 8013828:	d04b      	beq.n	80138c2 <_malloc_r+0xea>
 801382a:	6823      	ldr	r3, [r4, #0]
 801382c:	4639      	mov	r1, r7
 801382e:	4630      	mov	r0, r6
 8013830:	eb04 0903 	add.w	r9, r4, r3
 8013834:	f001 fdc2 	bl	80153bc <_sbrk_r>
 8013838:	4581      	cmp	r9, r0
 801383a:	d142      	bne.n	80138c2 <_malloc_r+0xea>
 801383c:	6821      	ldr	r1, [r4, #0]
 801383e:	1a6d      	subs	r5, r5, r1
 8013840:	4629      	mov	r1, r5
 8013842:	4630      	mov	r0, r6
 8013844:	f7ff ffa6 	bl	8013794 <sbrk_aligned>
 8013848:	3001      	adds	r0, #1
 801384a:	d03a      	beq.n	80138c2 <_malloc_r+0xea>
 801384c:	6823      	ldr	r3, [r4, #0]
 801384e:	442b      	add	r3, r5
 8013850:	6023      	str	r3, [r4, #0]
 8013852:	f8d8 3000 	ldr.w	r3, [r8]
 8013856:	685a      	ldr	r2, [r3, #4]
 8013858:	bb62      	cbnz	r2, 80138b4 <_malloc_r+0xdc>
 801385a:	f8c8 7000 	str.w	r7, [r8]
 801385e:	e00f      	b.n	8013880 <_malloc_r+0xa8>
 8013860:	6822      	ldr	r2, [r4, #0]
 8013862:	1b52      	subs	r2, r2, r5
 8013864:	d420      	bmi.n	80138a8 <_malloc_r+0xd0>
 8013866:	2a0b      	cmp	r2, #11
 8013868:	d917      	bls.n	801389a <_malloc_r+0xc2>
 801386a:	1961      	adds	r1, r4, r5
 801386c:	42a3      	cmp	r3, r4
 801386e:	6025      	str	r5, [r4, #0]
 8013870:	bf18      	it	ne
 8013872:	6059      	strne	r1, [r3, #4]
 8013874:	6863      	ldr	r3, [r4, #4]
 8013876:	bf08      	it	eq
 8013878:	f8c8 1000 	streq.w	r1, [r8]
 801387c:	5162      	str	r2, [r4, r5]
 801387e:	604b      	str	r3, [r1, #4]
 8013880:	4630      	mov	r0, r6
 8013882:	f000 f82f 	bl	80138e4 <__malloc_unlock>
 8013886:	f104 000b 	add.w	r0, r4, #11
 801388a:	1d23      	adds	r3, r4, #4
 801388c:	f020 0007 	bic.w	r0, r0, #7
 8013890:	1ac2      	subs	r2, r0, r3
 8013892:	bf1c      	itt	ne
 8013894:	1a1b      	subne	r3, r3, r0
 8013896:	50a3      	strne	r3, [r4, r2]
 8013898:	e7af      	b.n	80137fa <_malloc_r+0x22>
 801389a:	6862      	ldr	r2, [r4, #4]
 801389c:	42a3      	cmp	r3, r4
 801389e:	bf0c      	ite	eq
 80138a0:	f8c8 2000 	streq.w	r2, [r8]
 80138a4:	605a      	strne	r2, [r3, #4]
 80138a6:	e7eb      	b.n	8013880 <_malloc_r+0xa8>
 80138a8:	4623      	mov	r3, r4
 80138aa:	6864      	ldr	r4, [r4, #4]
 80138ac:	e7ae      	b.n	801380c <_malloc_r+0x34>
 80138ae:	463c      	mov	r4, r7
 80138b0:	687f      	ldr	r7, [r7, #4]
 80138b2:	e7b6      	b.n	8013822 <_malloc_r+0x4a>
 80138b4:	461a      	mov	r2, r3
 80138b6:	685b      	ldr	r3, [r3, #4]
 80138b8:	42a3      	cmp	r3, r4
 80138ba:	d1fb      	bne.n	80138b4 <_malloc_r+0xdc>
 80138bc:	2300      	movs	r3, #0
 80138be:	6053      	str	r3, [r2, #4]
 80138c0:	e7de      	b.n	8013880 <_malloc_r+0xa8>
 80138c2:	230c      	movs	r3, #12
 80138c4:	6033      	str	r3, [r6, #0]
 80138c6:	4630      	mov	r0, r6
 80138c8:	f000 f80c 	bl	80138e4 <__malloc_unlock>
 80138cc:	e794      	b.n	80137f8 <_malloc_r+0x20>
 80138ce:	6005      	str	r5, [r0, #0]
 80138d0:	e7d6      	b.n	8013880 <_malloc_r+0xa8>
 80138d2:	bf00      	nop
 80138d4:	20000400 	.word	0x20000400

080138d8 <__malloc_lock>:
 80138d8:	4801      	ldr	r0, [pc, #4]	@ (80138e0 <__malloc_lock+0x8>)
 80138da:	f7ff b8b2 	b.w	8012a42 <__retarget_lock_acquire_recursive>
 80138de:	bf00      	nop
 80138e0:	200003f8 	.word	0x200003f8

080138e4 <__malloc_unlock>:
 80138e4:	4801      	ldr	r0, [pc, #4]	@ (80138ec <__malloc_unlock+0x8>)
 80138e6:	f7ff b8ad 	b.w	8012a44 <__retarget_lock_release_recursive>
 80138ea:	bf00      	nop
 80138ec:	200003f8 	.word	0x200003f8

080138f0 <_Balloc>:
 80138f0:	b570      	push	{r4, r5, r6, lr}
 80138f2:	69c6      	ldr	r6, [r0, #28]
 80138f4:	4604      	mov	r4, r0
 80138f6:	460d      	mov	r5, r1
 80138f8:	b976      	cbnz	r6, 8013918 <_Balloc+0x28>
 80138fa:	2010      	movs	r0, #16
 80138fc:	f7ff ff42 	bl	8013784 <malloc>
 8013900:	4602      	mov	r2, r0
 8013902:	61e0      	str	r0, [r4, #28]
 8013904:	b920      	cbnz	r0, 8013910 <_Balloc+0x20>
 8013906:	4b18      	ldr	r3, [pc, #96]	@ (8013968 <_Balloc+0x78>)
 8013908:	4818      	ldr	r0, [pc, #96]	@ (801396c <_Balloc+0x7c>)
 801390a:	216b      	movs	r1, #107	@ 0x6b
 801390c:	f001 fd7c 	bl	8015408 <__assert_func>
 8013910:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013914:	6006      	str	r6, [r0, #0]
 8013916:	60c6      	str	r6, [r0, #12]
 8013918:	69e6      	ldr	r6, [r4, #28]
 801391a:	68f3      	ldr	r3, [r6, #12]
 801391c:	b183      	cbz	r3, 8013940 <_Balloc+0x50>
 801391e:	69e3      	ldr	r3, [r4, #28]
 8013920:	68db      	ldr	r3, [r3, #12]
 8013922:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013926:	b9b8      	cbnz	r0, 8013958 <_Balloc+0x68>
 8013928:	2101      	movs	r1, #1
 801392a:	fa01 f605 	lsl.w	r6, r1, r5
 801392e:	1d72      	adds	r2, r6, #5
 8013930:	0092      	lsls	r2, r2, #2
 8013932:	4620      	mov	r0, r4
 8013934:	f001 fd86 	bl	8015444 <_calloc_r>
 8013938:	b160      	cbz	r0, 8013954 <_Balloc+0x64>
 801393a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801393e:	e00e      	b.n	801395e <_Balloc+0x6e>
 8013940:	2221      	movs	r2, #33	@ 0x21
 8013942:	2104      	movs	r1, #4
 8013944:	4620      	mov	r0, r4
 8013946:	f001 fd7d 	bl	8015444 <_calloc_r>
 801394a:	69e3      	ldr	r3, [r4, #28]
 801394c:	60f0      	str	r0, [r6, #12]
 801394e:	68db      	ldr	r3, [r3, #12]
 8013950:	2b00      	cmp	r3, #0
 8013952:	d1e4      	bne.n	801391e <_Balloc+0x2e>
 8013954:	2000      	movs	r0, #0
 8013956:	bd70      	pop	{r4, r5, r6, pc}
 8013958:	6802      	ldr	r2, [r0, #0]
 801395a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801395e:	2300      	movs	r3, #0
 8013960:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013964:	e7f7      	b.n	8013956 <_Balloc+0x66>
 8013966:	bf00      	nop
 8013968:	080171d6 	.word	0x080171d6
 801396c:	08017256 	.word	0x08017256

08013970 <_Bfree>:
 8013970:	b570      	push	{r4, r5, r6, lr}
 8013972:	69c6      	ldr	r6, [r0, #28]
 8013974:	4605      	mov	r5, r0
 8013976:	460c      	mov	r4, r1
 8013978:	b976      	cbnz	r6, 8013998 <_Bfree+0x28>
 801397a:	2010      	movs	r0, #16
 801397c:	f7ff ff02 	bl	8013784 <malloc>
 8013980:	4602      	mov	r2, r0
 8013982:	61e8      	str	r0, [r5, #28]
 8013984:	b920      	cbnz	r0, 8013990 <_Bfree+0x20>
 8013986:	4b09      	ldr	r3, [pc, #36]	@ (80139ac <_Bfree+0x3c>)
 8013988:	4809      	ldr	r0, [pc, #36]	@ (80139b0 <_Bfree+0x40>)
 801398a:	218f      	movs	r1, #143	@ 0x8f
 801398c:	f001 fd3c 	bl	8015408 <__assert_func>
 8013990:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013994:	6006      	str	r6, [r0, #0]
 8013996:	60c6      	str	r6, [r0, #12]
 8013998:	b13c      	cbz	r4, 80139aa <_Bfree+0x3a>
 801399a:	69eb      	ldr	r3, [r5, #28]
 801399c:	6862      	ldr	r2, [r4, #4]
 801399e:	68db      	ldr	r3, [r3, #12]
 80139a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80139a4:	6021      	str	r1, [r4, #0]
 80139a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80139aa:	bd70      	pop	{r4, r5, r6, pc}
 80139ac:	080171d6 	.word	0x080171d6
 80139b0:	08017256 	.word	0x08017256

080139b4 <__multadd>:
 80139b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139b8:	690d      	ldr	r5, [r1, #16]
 80139ba:	4607      	mov	r7, r0
 80139bc:	460c      	mov	r4, r1
 80139be:	461e      	mov	r6, r3
 80139c0:	f101 0c14 	add.w	ip, r1, #20
 80139c4:	2000      	movs	r0, #0
 80139c6:	f8dc 3000 	ldr.w	r3, [ip]
 80139ca:	b299      	uxth	r1, r3
 80139cc:	fb02 6101 	mla	r1, r2, r1, r6
 80139d0:	0c1e      	lsrs	r6, r3, #16
 80139d2:	0c0b      	lsrs	r3, r1, #16
 80139d4:	fb02 3306 	mla	r3, r2, r6, r3
 80139d8:	b289      	uxth	r1, r1
 80139da:	3001      	adds	r0, #1
 80139dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80139e0:	4285      	cmp	r5, r0
 80139e2:	f84c 1b04 	str.w	r1, [ip], #4
 80139e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80139ea:	dcec      	bgt.n	80139c6 <__multadd+0x12>
 80139ec:	b30e      	cbz	r6, 8013a32 <__multadd+0x7e>
 80139ee:	68a3      	ldr	r3, [r4, #8]
 80139f0:	42ab      	cmp	r3, r5
 80139f2:	dc19      	bgt.n	8013a28 <__multadd+0x74>
 80139f4:	6861      	ldr	r1, [r4, #4]
 80139f6:	4638      	mov	r0, r7
 80139f8:	3101      	adds	r1, #1
 80139fa:	f7ff ff79 	bl	80138f0 <_Balloc>
 80139fe:	4680      	mov	r8, r0
 8013a00:	b928      	cbnz	r0, 8013a0e <__multadd+0x5a>
 8013a02:	4602      	mov	r2, r0
 8013a04:	4b0c      	ldr	r3, [pc, #48]	@ (8013a38 <__multadd+0x84>)
 8013a06:	480d      	ldr	r0, [pc, #52]	@ (8013a3c <__multadd+0x88>)
 8013a08:	21ba      	movs	r1, #186	@ 0xba
 8013a0a:	f001 fcfd 	bl	8015408 <__assert_func>
 8013a0e:	6922      	ldr	r2, [r4, #16]
 8013a10:	3202      	adds	r2, #2
 8013a12:	f104 010c 	add.w	r1, r4, #12
 8013a16:	0092      	lsls	r2, r2, #2
 8013a18:	300c      	adds	r0, #12
 8013a1a:	f001 fcdf 	bl	80153dc <memcpy>
 8013a1e:	4621      	mov	r1, r4
 8013a20:	4638      	mov	r0, r7
 8013a22:	f7ff ffa5 	bl	8013970 <_Bfree>
 8013a26:	4644      	mov	r4, r8
 8013a28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013a2c:	3501      	adds	r5, #1
 8013a2e:	615e      	str	r6, [r3, #20]
 8013a30:	6125      	str	r5, [r4, #16]
 8013a32:	4620      	mov	r0, r4
 8013a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a38:	08017245 	.word	0x08017245
 8013a3c:	08017256 	.word	0x08017256

08013a40 <__s2b>:
 8013a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a44:	460c      	mov	r4, r1
 8013a46:	4615      	mov	r5, r2
 8013a48:	461f      	mov	r7, r3
 8013a4a:	2209      	movs	r2, #9
 8013a4c:	3308      	adds	r3, #8
 8013a4e:	4606      	mov	r6, r0
 8013a50:	fb93 f3f2 	sdiv	r3, r3, r2
 8013a54:	2100      	movs	r1, #0
 8013a56:	2201      	movs	r2, #1
 8013a58:	429a      	cmp	r2, r3
 8013a5a:	db09      	blt.n	8013a70 <__s2b+0x30>
 8013a5c:	4630      	mov	r0, r6
 8013a5e:	f7ff ff47 	bl	80138f0 <_Balloc>
 8013a62:	b940      	cbnz	r0, 8013a76 <__s2b+0x36>
 8013a64:	4602      	mov	r2, r0
 8013a66:	4b19      	ldr	r3, [pc, #100]	@ (8013acc <__s2b+0x8c>)
 8013a68:	4819      	ldr	r0, [pc, #100]	@ (8013ad0 <__s2b+0x90>)
 8013a6a:	21d3      	movs	r1, #211	@ 0xd3
 8013a6c:	f001 fccc 	bl	8015408 <__assert_func>
 8013a70:	0052      	lsls	r2, r2, #1
 8013a72:	3101      	adds	r1, #1
 8013a74:	e7f0      	b.n	8013a58 <__s2b+0x18>
 8013a76:	9b08      	ldr	r3, [sp, #32]
 8013a78:	6143      	str	r3, [r0, #20]
 8013a7a:	2d09      	cmp	r5, #9
 8013a7c:	f04f 0301 	mov.w	r3, #1
 8013a80:	6103      	str	r3, [r0, #16]
 8013a82:	dd16      	ble.n	8013ab2 <__s2b+0x72>
 8013a84:	f104 0909 	add.w	r9, r4, #9
 8013a88:	46c8      	mov	r8, r9
 8013a8a:	442c      	add	r4, r5
 8013a8c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013a90:	4601      	mov	r1, r0
 8013a92:	3b30      	subs	r3, #48	@ 0x30
 8013a94:	220a      	movs	r2, #10
 8013a96:	4630      	mov	r0, r6
 8013a98:	f7ff ff8c 	bl	80139b4 <__multadd>
 8013a9c:	45a0      	cmp	r8, r4
 8013a9e:	d1f5      	bne.n	8013a8c <__s2b+0x4c>
 8013aa0:	f1a5 0408 	sub.w	r4, r5, #8
 8013aa4:	444c      	add	r4, r9
 8013aa6:	1b2d      	subs	r5, r5, r4
 8013aa8:	1963      	adds	r3, r4, r5
 8013aaa:	42bb      	cmp	r3, r7
 8013aac:	db04      	blt.n	8013ab8 <__s2b+0x78>
 8013aae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013ab2:	340a      	adds	r4, #10
 8013ab4:	2509      	movs	r5, #9
 8013ab6:	e7f6      	b.n	8013aa6 <__s2b+0x66>
 8013ab8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013abc:	4601      	mov	r1, r0
 8013abe:	3b30      	subs	r3, #48	@ 0x30
 8013ac0:	220a      	movs	r2, #10
 8013ac2:	4630      	mov	r0, r6
 8013ac4:	f7ff ff76 	bl	80139b4 <__multadd>
 8013ac8:	e7ee      	b.n	8013aa8 <__s2b+0x68>
 8013aca:	bf00      	nop
 8013acc:	08017245 	.word	0x08017245
 8013ad0:	08017256 	.word	0x08017256

08013ad4 <__hi0bits>:
 8013ad4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013ad8:	4603      	mov	r3, r0
 8013ada:	bf36      	itet	cc
 8013adc:	0403      	lslcc	r3, r0, #16
 8013ade:	2000      	movcs	r0, #0
 8013ae0:	2010      	movcc	r0, #16
 8013ae2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013ae6:	bf3c      	itt	cc
 8013ae8:	021b      	lslcc	r3, r3, #8
 8013aea:	3008      	addcc	r0, #8
 8013aec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013af0:	bf3c      	itt	cc
 8013af2:	011b      	lslcc	r3, r3, #4
 8013af4:	3004      	addcc	r0, #4
 8013af6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013afa:	bf3c      	itt	cc
 8013afc:	009b      	lslcc	r3, r3, #2
 8013afe:	3002      	addcc	r0, #2
 8013b00:	2b00      	cmp	r3, #0
 8013b02:	db05      	blt.n	8013b10 <__hi0bits+0x3c>
 8013b04:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013b08:	f100 0001 	add.w	r0, r0, #1
 8013b0c:	bf08      	it	eq
 8013b0e:	2020      	moveq	r0, #32
 8013b10:	4770      	bx	lr

08013b12 <__lo0bits>:
 8013b12:	6803      	ldr	r3, [r0, #0]
 8013b14:	4602      	mov	r2, r0
 8013b16:	f013 0007 	ands.w	r0, r3, #7
 8013b1a:	d00b      	beq.n	8013b34 <__lo0bits+0x22>
 8013b1c:	07d9      	lsls	r1, r3, #31
 8013b1e:	d421      	bmi.n	8013b64 <__lo0bits+0x52>
 8013b20:	0798      	lsls	r0, r3, #30
 8013b22:	bf49      	itett	mi
 8013b24:	085b      	lsrmi	r3, r3, #1
 8013b26:	089b      	lsrpl	r3, r3, #2
 8013b28:	2001      	movmi	r0, #1
 8013b2a:	6013      	strmi	r3, [r2, #0]
 8013b2c:	bf5c      	itt	pl
 8013b2e:	6013      	strpl	r3, [r2, #0]
 8013b30:	2002      	movpl	r0, #2
 8013b32:	4770      	bx	lr
 8013b34:	b299      	uxth	r1, r3
 8013b36:	b909      	cbnz	r1, 8013b3c <__lo0bits+0x2a>
 8013b38:	0c1b      	lsrs	r3, r3, #16
 8013b3a:	2010      	movs	r0, #16
 8013b3c:	b2d9      	uxtb	r1, r3
 8013b3e:	b909      	cbnz	r1, 8013b44 <__lo0bits+0x32>
 8013b40:	3008      	adds	r0, #8
 8013b42:	0a1b      	lsrs	r3, r3, #8
 8013b44:	0719      	lsls	r1, r3, #28
 8013b46:	bf04      	itt	eq
 8013b48:	091b      	lsreq	r3, r3, #4
 8013b4a:	3004      	addeq	r0, #4
 8013b4c:	0799      	lsls	r1, r3, #30
 8013b4e:	bf04      	itt	eq
 8013b50:	089b      	lsreq	r3, r3, #2
 8013b52:	3002      	addeq	r0, #2
 8013b54:	07d9      	lsls	r1, r3, #31
 8013b56:	d403      	bmi.n	8013b60 <__lo0bits+0x4e>
 8013b58:	085b      	lsrs	r3, r3, #1
 8013b5a:	f100 0001 	add.w	r0, r0, #1
 8013b5e:	d003      	beq.n	8013b68 <__lo0bits+0x56>
 8013b60:	6013      	str	r3, [r2, #0]
 8013b62:	4770      	bx	lr
 8013b64:	2000      	movs	r0, #0
 8013b66:	4770      	bx	lr
 8013b68:	2020      	movs	r0, #32
 8013b6a:	4770      	bx	lr

08013b6c <__i2b>:
 8013b6c:	b510      	push	{r4, lr}
 8013b6e:	460c      	mov	r4, r1
 8013b70:	2101      	movs	r1, #1
 8013b72:	f7ff febd 	bl	80138f0 <_Balloc>
 8013b76:	4602      	mov	r2, r0
 8013b78:	b928      	cbnz	r0, 8013b86 <__i2b+0x1a>
 8013b7a:	4b05      	ldr	r3, [pc, #20]	@ (8013b90 <__i2b+0x24>)
 8013b7c:	4805      	ldr	r0, [pc, #20]	@ (8013b94 <__i2b+0x28>)
 8013b7e:	f240 1145 	movw	r1, #325	@ 0x145
 8013b82:	f001 fc41 	bl	8015408 <__assert_func>
 8013b86:	2301      	movs	r3, #1
 8013b88:	6144      	str	r4, [r0, #20]
 8013b8a:	6103      	str	r3, [r0, #16]
 8013b8c:	bd10      	pop	{r4, pc}
 8013b8e:	bf00      	nop
 8013b90:	08017245 	.word	0x08017245
 8013b94:	08017256 	.word	0x08017256

08013b98 <__multiply>:
 8013b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b9c:	4614      	mov	r4, r2
 8013b9e:	690a      	ldr	r2, [r1, #16]
 8013ba0:	6923      	ldr	r3, [r4, #16]
 8013ba2:	429a      	cmp	r2, r3
 8013ba4:	bfa8      	it	ge
 8013ba6:	4623      	movge	r3, r4
 8013ba8:	460f      	mov	r7, r1
 8013baa:	bfa4      	itt	ge
 8013bac:	460c      	movge	r4, r1
 8013bae:	461f      	movge	r7, r3
 8013bb0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8013bb4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8013bb8:	68a3      	ldr	r3, [r4, #8]
 8013bba:	6861      	ldr	r1, [r4, #4]
 8013bbc:	eb0a 0609 	add.w	r6, sl, r9
 8013bc0:	42b3      	cmp	r3, r6
 8013bc2:	b085      	sub	sp, #20
 8013bc4:	bfb8      	it	lt
 8013bc6:	3101      	addlt	r1, #1
 8013bc8:	f7ff fe92 	bl	80138f0 <_Balloc>
 8013bcc:	b930      	cbnz	r0, 8013bdc <__multiply+0x44>
 8013bce:	4602      	mov	r2, r0
 8013bd0:	4b44      	ldr	r3, [pc, #272]	@ (8013ce4 <__multiply+0x14c>)
 8013bd2:	4845      	ldr	r0, [pc, #276]	@ (8013ce8 <__multiply+0x150>)
 8013bd4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013bd8:	f001 fc16 	bl	8015408 <__assert_func>
 8013bdc:	f100 0514 	add.w	r5, r0, #20
 8013be0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013be4:	462b      	mov	r3, r5
 8013be6:	2200      	movs	r2, #0
 8013be8:	4543      	cmp	r3, r8
 8013bea:	d321      	bcc.n	8013c30 <__multiply+0x98>
 8013bec:	f107 0114 	add.w	r1, r7, #20
 8013bf0:	f104 0214 	add.w	r2, r4, #20
 8013bf4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8013bf8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8013bfc:	9302      	str	r3, [sp, #8]
 8013bfe:	1b13      	subs	r3, r2, r4
 8013c00:	3b15      	subs	r3, #21
 8013c02:	f023 0303 	bic.w	r3, r3, #3
 8013c06:	3304      	adds	r3, #4
 8013c08:	f104 0715 	add.w	r7, r4, #21
 8013c0c:	42ba      	cmp	r2, r7
 8013c0e:	bf38      	it	cc
 8013c10:	2304      	movcc	r3, #4
 8013c12:	9301      	str	r3, [sp, #4]
 8013c14:	9b02      	ldr	r3, [sp, #8]
 8013c16:	9103      	str	r1, [sp, #12]
 8013c18:	428b      	cmp	r3, r1
 8013c1a:	d80c      	bhi.n	8013c36 <__multiply+0x9e>
 8013c1c:	2e00      	cmp	r6, #0
 8013c1e:	dd03      	ble.n	8013c28 <__multiply+0x90>
 8013c20:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013c24:	2b00      	cmp	r3, #0
 8013c26:	d05b      	beq.n	8013ce0 <__multiply+0x148>
 8013c28:	6106      	str	r6, [r0, #16]
 8013c2a:	b005      	add	sp, #20
 8013c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c30:	f843 2b04 	str.w	r2, [r3], #4
 8013c34:	e7d8      	b.n	8013be8 <__multiply+0x50>
 8013c36:	f8b1 a000 	ldrh.w	sl, [r1]
 8013c3a:	f1ba 0f00 	cmp.w	sl, #0
 8013c3e:	d024      	beq.n	8013c8a <__multiply+0xf2>
 8013c40:	f104 0e14 	add.w	lr, r4, #20
 8013c44:	46a9      	mov	r9, r5
 8013c46:	f04f 0c00 	mov.w	ip, #0
 8013c4a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013c4e:	f8d9 3000 	ldr.w	r3, [r9]
 8013c52:	fa1f fb87 	uxth.w	fp, r7
 8013c56:	b29b      	uxth	r3, r3
 8013c58:	fb0a 330b 	mla	r3, sl, fp, r3
 8013c5c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8013c60:	f8d9 7000 	ldr.w	r7, [r9]
 8013c64:	4463      	add	r3, ip
 8013c66:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013c6a:	fb0a c70b 	mla	r7, sl, fp, ip
 8013c6e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8013c72:	b29b      	uxth	r3, r3
 8013c74:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013c78:	4572      	cmp	r2, lr
 8013c7a:	f849 3b04 	str.w	r3, [r9], #4
 8013c7e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013c82:	d8e2      	bhi.n	8013c4a <__multiply+0xb2>
 8013c84:	9b01      	ldr	r3, [sp, #4]
 8013c86:	f845 c003 	str.w	ip, [r5, r3]
 8013c8a:	9b03      	ldr	r3, [sp, #12]
 8013c8c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013c90:	3104      	adds	r1, #4
 8013c92:	f1b9 0f00 	cmp.w	r9, #0
 8013c96:	d021      	beq.n	8013cdc <__multiply+0x144>
 8013c98:	682b      	ldr	r3, [r5, #0]
 8013c9a:	f104 0c14 	add.w	ip, r4, #20
 8013c9e:	46ae      	mov	lr, r5
 8013ca0:	f04f 0a00 	mov.w	sl, #0
 8013ca4:	f8bc b000 	ldrh.w	fp, [ip]
 8013ca8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8013cac:	fb09 770b 	mla	r7, r9, fp, r7
 8013cb0:	4457      	add	r7, sl
 8013cb2:	b29b      	uxth	r3, r3
 8013cb4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013cb8:	f84e 3b04 	str.w	r3, [lr], #4
 8013cbc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013cc0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013cc4:	f8be 3000 	ldrh.w	r3, [lr]
 8013cc8:	fb09 330a 	mla	r3, r9, sl, r3
 8013ccc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8013cd0:	4562      	cmp	r2, ip
 8013cd2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013cd6:	d8e5      	bhi.n	8013ca4 <__multiply+0x10c>
 8013cd8:	9f01      	ldr	r7, [sp, #4]
 8013cda:	51eb      	str	r3, [r5, r7]
 8013cdc:	3504      	adds	r5, #4
 8013cde:	e799      	b.n	8013c14 <__multiply+0x7c>
 8013ce0:	3e01      	subs	r6, #1
 8013ce2:	e79b      	b.n	8013c1c <__multiply+0x84>
 8013ce4:	08017245 	.word	0x08017245
 8013ce8:	08017256 	.word	0x08017256

08013cec <__pow5mult>:
 8013cec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013cf0:	4615      	mov	r5, r2
 8013cf2:	f012 0203 	ands.w	r2, r2, #3
 8013cf6:	4607      	mov	r7, r0
 8013cf8:	460e      	mov	r6, r1
 8013cfa:	d007      	beq.n	8013d0c <__pow5mult+0x20>
 8013cfc:	4c25      	ldr	r4, [pc, #148]	@ (8013d94 <__pow5mult+0xa8>)
 8013cfe:	3a01      	subs	r2, #1
 8013d00:	2300      	movs	r3, #0
 8013d02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013d06:	f7ff fe55 	bl	80139b4 <__multadd>
 8013d0a:	4606      	mov	r6, r0
 8013d0c:	10ad      	asrs	r5, r5, #2
 8013d0e:	d03d      	beq.n	8013d8c <__pow5mult+0xa0>
 8013d10:	69fc      	ldr	r4, [r7, #28]
 8013d12:	b97c      	cbnz	r4, 8013d34 <__pow5mult+0x48>
 8013d14:	2010      	movs	r0, #16
 8013d16:	f7ff fd35 	bl	8013784 <malloc>
 8013d1a:	4602      	mov	r2, r0
 8013d1c:	61f8      	str	r0, [r7, #28]
 8013d1e:	b928      	cbnz	r0, 8013d2c <__pow5mult+0x40>
 8013d20:	4b1d      	ldr	r3, [pc, #116]	@ (8013d98 <__pow5mult+0xac>)
 8013d22:	481e      	ldr	r0, [pc, #120]	@ (8013d9c <__pow5mult+0xb0>)
 8013d24:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013d28:	f001 fb6e 	bl	8015408 <__assert_func>
 8013d2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013d30:	6004      	str	r4, [r0, #0]
 8013d32:	60c4      	str	r4, [r0, #12]
 8013d34:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013d38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013d3c:	b94c      	cbnz	r4, 8013d52 <__pow5mult+0x66>
 8013d3e:	f240 2171 	movw	r1, #625	@ 0x271
 8013d42:	4638      	mov	r0, r7
 8013d44:	f7ff ff12 	bl	8013b6c <__i2b>
 8013d48:	2300      	movs	r3, #0
 8013d4a:	f8c8 0008 	str.w	r0, [r8, #8]
 8013d4e:	4604      	mov	r4, r0
 8013d50:	6003      	str	r3, [r0, #0]
 8013d52:	f04f 0900 	mov.w	r9, #0
 8013d56:	07eb      	lsls	r3, r5, #31
 8013d58:	d50a      	bpl.n	8013d70 <__pow5mult+0x84>
 8013d5a:	4631      	mov	r1, r6
 8013d5c:	4622      	mov	r2, r4
 8013d5e:	4638      	mov	r0, r7
 8013d60:	f7ff ff1a 	bl	8013b98 <__multiply>
 8013d64:	4631      	mov	r1, r6
 8013d66:	4680      	mov	r8, r0
 8013d68:	4638      	mov	r0, r7
 8013d6a:	f7ff fe01 	bl	8013970 <_Bfree>
 8013d6e:	4646      	mov	r6, r8
 8013d70:	106d      	asrs	r5, r5, #1
 8013d72:	d00b      	beq.n	8013d8c <__pow5mult+0xa0>
 8013d74:	6820      	ldr	r0, [r4, #0]
 8013d76:	b938      	cbnz	r0, 8013d88 <__pow5mult+0x9c>
 8013d78:	4622      	mov	r2, r4
 8013d7a:	4621      	mov	r1, r4
 8013d7c:	4638      	mov	r0, r7
 8013d7e:	f7ff ff0b 	bl	8013b98 <__multiply>
 8013d82:	6020      	str	r0, [r4, #0]
 8013d84:	f8c0 9000 	str.w	r9, [r0]
 8013d88:	4604      	mov	r4, r0
 8013d8a:	e7e4      	b.n	8013d56 <__pow5mult+0x6a>
 8013d8c:	4630      	mov	r0, r6
 8013d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013d92:	bf00      	nop
 8013d94:	080172b0 	.word	0x080172b0
 8013d98:	080171d6 	.word	0x080171d6
 8013d9c:	08017256 	.word	0x08017256

08013da0 <__lshift>:
 8013da0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013da4:	460c      	mov	r4, r1
 8013da6:	6849      	ldr	r1, [r1, #4]
 8013da8:	6923      	ldr	r3, [r4, #16]
 8013daa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013dae:	68a3      	ldr	r3, [r4, #8]
 8013db0:	4607      	mov	r7, r0
 8013db2:	4691      	mov	r9, r2
 8013db4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013db8:	f108 0601 	add.w	r6, r8, #1
 8013dbc:	42b3      	cmp	r3, r6
 8013dbe:	db0b      	blt.n	8013dd8 <__lshift+0x38>
 8013dc0:	4638      	mov	r0, r7
 8013dc2:	f7ff fd95 	bl	80138f0 <_Balloc>
 8013dc6:	4605      	mov	r5, r0
 8013dc8:	b948      	cbnz	r0, 8013dde <__lshift+0x3e>
 8013dca:	4602      	mov	r2, r0
 8013dcc:	4b28      	ldr	r3, [pc, #160]	@ (8013e70 <__lshift+0xd0>)
 8013dce:	4829      	ldr	r0, [pc, #164]	@ (8013e74 <__lshift+0xd4>)
 8013dd0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013dd4:	f001 fb18 	bl	8015408 <__assert_func>
 8013dd8:	3101      	adds	r1, #1
 8013dda:	005b      	lsls	r3, r3, #1
 8013ddc:	e7ee      	b.n	8013dbc <__lshift+0x1c>
 8013dde:	2300      	movs	r3, #0
 8013de0:	f100 0114 	add.w	r1, r0, #20
 8013de4:	f100 0210 	add.w	r2, r0, #16
 8013de8:	4618      	mov	r0, r3
 8013dea:	4553      	cmp	r3, sl
 8013dec:	db33      	blt.n	8013e56 <__lshift+0xb6>
 8013dee:	6920      	ldr	r0, [r4, #16]
 8013df0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013df4:	f104 0314 	add.w	r3, r4, #20
 8013df8:	f019 091f 	ands.w	r9, r9, #31
 8013dfc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013e00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013e04:	d02b      	beq.n	8013e5e <__lshift+0xbe>
 8013e06:	f1c9 0e20 	rsb	lr, r9, #32
 8013e0a:	468a      	mov	sl, r1
 8013e0c:	2200      	movs	r2, #0
 8013e0e:	6818      	ldr	r0, [r3, #0]
 8013e10:	fa00 f009 	lsl.w	r0, r0, r9
 8013e14:	4310      	orrs	r0, r2
 8013e16:	f84a 0b04 	str.w	r0, [sl], #4
 8013e1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8013e1e:	459c      	cmp	ip, r3
 8013e20:	fa22 f20e 	lsr.w	r2, r2, lr
 8013e24:	d8f3      	bhi.n	8013e0e <__lshift+0x6e>
 8013e26:	ebac 0304 	sub.w	r3, ip, r4
 8013e2a:	3b15      	subs	r3, #21
 8013e2c:	f023 0303 	bic.w	r3, r3, #3
 8013e30:	3304      	adds	r3, #4
 8013e32:	f104 0015 	add.w	r0, r4, #21
 8013e36:	4584      	cmp	ip, r0
 8013e38:	bf38      	it	cc
 8013e3a:	2304      	movcc	r3, #4
 8013e3c:	50ca      	str	r2, [r1, r3]
 8013e3e:	b10a      	cbz	r2, 8013e44 <__lshift+0xa4>
 8013e40:	f108 0602 	add.w	r6, r8, #2
 8013e44:	3e01      	subs	r6, #1
 8013e46:	4638      	mov	r0, r7
 8013e48:	612e      	str	r6, [r5, #16]
 8013e4a:	4621      	mov	r1, r4
 8013e4c:	f7ff fd90 	bl	8013970 <_Bfree>
 8013e50:	4628      	mov	r0, r5
 8013e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e56:	f842 0f04 	str.w	r0, [r2, #4]!
 8013e5a:	3301      	adds	r3, #1
 8013e5c:	e7c5      	b.n	8013dea <__lshift+0x4a>
 8013e5e:	3904      	subs	r1, #4
 8013e60:	f853 2b04 	ldr.w	r2, [r3], #4
 8013e64:	f841 2f04 	str.w	r2, [r1, #4]!
 8013e68:	459c      	cmp	ip, r3
 8013e6a:	d8f9      	bhi.n	8013e60 <__lshift+0xc0>
 8013e6c:	e7ea      	b.n	8013e44 <__lshift+0xa4>
 8013e6e:	bf00      	nop
 8013e70:	08017245 	.word	0x08017245
 8013e74:	08017256 	.word	0x08017256

08013e78 <__mcmp>:
 8013e78:	690a      	ldr	r2, [r1, #16]
 8013e7a:	4603      	mov	r3, r0
 8013e7c:	6900      	ldr	r0, [r0, #16]
 8013e7e:	1a80      	subs	r0, r0, r2
 8013e80:	b530      	push	{r4, r5, lr}
 8013e82:	d10e      	bne.n	8013ea2 <__mcmp+0x2a>
 8013e84:	3314      	adds	r3, #20
 8013e86:	3114      	adds	r1, #20
 8013e88:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013e8c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013e90:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013e94:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013e98:	4295      	cmp	r5, r2
 8013e9a:	d003      	beq.n	8013ea4 <__mcmp+0x2c>
 8013e9c:	d205      	bcs.n	8013eaa <__mcmp+0x32>
 8013e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8013ea2:	bd30      	pop	{r4, r5, pc}
 8013ea4:	42a3      	cmp	r3, r4
 8013ea6:	d3f3      	bcc.n	8013e90 <__mcmp+0x18>
 8013ea8:	e7fb      	b.n	8013ea2 <__mcmp+0x2a>
 8013eaa:	2001      	movs	r0, #1
 8013eac:	e7f9      	b.n	8013ea2 <__mcmp+0x2a>
	...

08013eb0 <__mdiff>:
 8013eb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013eb4:	4689      	mov	r9, r1
 8013eb6:	4606      	mov	r6, r0
 8013eb8:	4611      	mov	r1, r2
 8013eba:	4648      	mov	r0, r9
 8013ebc:	4614      	mov	r4, r2
 8013ebe:	f7ff ffdb 	bl	8013e78 <__mcmp>
 8013ec2:	1e05      	subs	r5, r0, #0
 8013ec4:	d112      	bne.n	8013eec <__mdiff+0x3c>
 8013ec6:	4629      	mov	r1, r5
 8013ec8:	4630      	mov	r0, r6
 8013eca:	f7ff fd11 	bl	80138f0 <_Balloc>
 8013ece:	4602      	mov	r2, r0
 8013ed0:	b928      	cbnz	r0, 8013ede <__mdiff+0x2e>
 8013ed2:	4b3f      	ldr	r3, [pc, #252]	@ (8013fd0 <__mdiff+0x120>)
 8013ed4:	f240 2137 	movw	r1, #567	@ 0x237
 8013ed8:	483e      	ldr	r0, [pc, #248]	@ (8013fd4 <__mdiff+0x124>)
 8013eda:	f001 fa95 	bl	8015408 <__assert_func>
 8013ede:	2301      	movs	r3, #1
 8013ee0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013ee4:	4610      	mov	r0, r2
 8013ee6:	b003      	add	sp, #12
 8013ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013eec:	bfbc      	itt	lt
 8013eee:	464b      	movlt	r3, r9
 8013ef0:	46a1      	movlt	r9, r4
 8013ef2:	4630      	mov	r0, r6
 8013ef4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013ef8:	bfba      	itte	lt
 8013efa:	461c      	movlt	r4, r3
 8013efc:	2501      	movlt	r5, #1
 8013efe:	2500      	movge	r5, #0
 8013f00:	f7ff fcf6 	bl	80138f0 <_Balloc>
 8013f04:	4602      	mov	r2, r0
 8013f06:	b918      	cbnz	r0, 8013f10 <__mdiff+0x60>
 8013f08:	4b31      	ldr	r3, [pc, #196]	@ (8013fd0 <__mdiff+0x120>)
 8013f0a:	f240 2145 	movw	r1, #581	@ 0x245
 8013f0e:	e7e3      	b.n	8013ed8 <__mdiff+0x28>
 8013f10:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013f14:	6926      	ldr	r6, [r4, #16]
 8013f16:	60c5      	str	r5, [r0, #12]
 8013f18:	f109 0310 	add.w	r3, r9, #16
 8013f1c:	f109 0514 	add.w	r5, r9, #20
 8013f20:	f104 0e14 	add.w	lr, r4, #20
 8013f24:	f100 0b14 	add.w	fp, r0, #20
 8013f28:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013f2c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013f30:	9301      	str	r3, [sp, #4]
 8013f32:	46d9      	mov	r9, fp
 8013f34:	f04f 0c00 	mov.w	ip, #0
 8013f38:	9b01      	ldr	r3, [sp, #4]
 8013f3a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013f3e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013f42:	9301      	str	r3, [sp, #4]
 8013f44:	fa1f f38a 	uxth.w	r3, sl
 8013f48:	4619      	mov	r1, r3
 8013f4a:	b283      	uxth	r3, r0
 8013f4c:	1acb      	subs	r3, r1, r3
 8013f4e:	0c00      	lsrs	r0, r0, #16
 8013f50:	4463      	add	r3, ip
 8013f52:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013f56:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013f5a:	b29b      	uxth	r3, r3
 8013f5c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013f60:	4576      	cmp	r6, lr
 8013f62:	f849 3b04 	str.w	r3, [r9], #4
 8013f66:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013f6a:	d8e5      	bhi.n	8013f38 <__mdiff+0x88>
 8013f6c:	1b33      	subs	r3, r6, r4
 8013f6e:	3b15      	subs	r3, #21
 8013f70:	f023 0303 	bic.w	r3, r3, #3
 8013f74:	3415      	adds	r4, #21
 8013f76:	3304      	adds	r3, #4
 8013f78:	42a6      	cmp	r6, r4
 8013f7a:	bf38      	it	cc
 8013f7c:	2304      	movcc	r3, #4
 8013f7e:	441d      	add	r5, r3
 8013f80:	445b      	add	r3, fp
 8013f82:	461e      	mov	r6, r3
 8013f84:	462c      	mov	r4, r5
 8013f86:	4544      	cmp	r4, r8
 8013f88:	d30e      	bcc.n	8013fa8 <__mdiff+0xf8>
 8013f8a:	f108 0103 	add.w	r1, r8, #3
 8013f8e:	1b49      	subs	r1, r1, r5
 8013f90:	f021 0103 	bic.w	r1, r1, #3
 8013f94:	3d03      	subs	r5, #3
 8013f96:	45a8      	cmp	r8, r5
 8013f98:	bf38      	it	cc
 8013f9a:	2100      	movcc	r1, #0
 8013f9c:	440b      	add	r3, r1
 8013f9e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013fa2:	b191      	cbz	r1, 8013fca <__mdiff+0x11a>
 8013fa4:	6117      	str	r7, [r2, #16]
 8013fa6:	e79d      	b.n	8013ee4 <__mdiff+0x34>
 8013fa8:	f854 1b04 	ldr.w	r1, [r4], #4
 8013fac:	46e6      	mov	lr, ip
 8013fae:	0c08      	lsrs	r0, r1, #16
 8013fb0:	fa1c fc81 	uxtah	ip, ip, r1
 8013fb4:	4471      	add	r1, lr
 8013fb6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013fba:	b289      	uxth	r1, r1
 8013fbc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013fc0:	f846 1b04 	str.w	r1, [r6], #4
 8013fc4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013fc8:	e7dd      	b.n	8013f86 <__mdiff+0xd6>
 8013fca:	3f01      	subs	r7, #1
 8013fcc:	e7e7      	b.n	8013f9e <__mdiff+0xee>
 8013fce:	bf00      	nop
 8013fd0:	08017245 	.word	0x08017245
 8013fd4:	08017256 	.word	0x08017256

08013fd8 <__ulp>:
 8013fd8:	b082      	sub	sp, #8
 8013fda:	ed8d 0b00 	vstr	d0, [sp]
 8013fde:	9a01      	ldr	r2, [sp, #4]
 8013fe0:	4b0f      	ldr	r3, [pc, #60]	@ (8014020 <__ulp+0x48>)
 8013fe2:	4013      	ands	r3, r2
 8013fe4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8013fe8:	2b00      	cmp	r3, #0
 8013fea:	dc08      	bgt.n	8013ffe <__ulp+0x26>
 8013fec:	425b      	negs	r3, r3
 8013fee:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8013ff2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013ff6:	da04      	bge.n	8014002 <__ulp+0x2a>
 8013ff8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8013ffc:	4113      	asrs	r3, r2
 8013ffe:	2200      	movs	r2, #0
 8014000:	e008      	b.n	8014014 <__ulp+0x3c>
 8014002:	f1a2 0314 	sub.w	r3, r2, #20
 8014006:	2b1e      	cmp	r3, #30
 8014008:	bfda      	itte	le
 801400a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801400e:	40da      	lsrle	r2, r3
 8014010:	2201      	movgt	r2, #1
 8014012:	2300      	movs	r3, #0
 8014014:	4619      	mov	r1, r3
 8014016:	4610      	mov	r0, r2
 8014018:	ec41 0b10 	vmov	d0, r0, r1
 801401c:	b002      	add	sp, #8
 801401e:	4770      	bx	lr
 8014020:	7ff00000 	.word	0x7ff00000

08014024 <__b2d>:
 8014024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014028:	6906      	ldr	r6, [r0, #16]
 801402a:	f100 0814 	add.w	r8, r0, #20
 801402e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8014032:	1f37      	subs	r7, r6, #4
 8014034:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8014038:	4610      	mov	r0, r2
 801403a:	f7ff fd4b 	bl	8013ad4 <__hi0bits>
 801403e:	f1c0 0320 	rsb	r3, r0, #32
 8014042:	280a      	cmp	r0, #10
 8014044:	600b      	str	r3, [r1, #0]
 8014046:	491b      	ldr	r1, [pc, #108]	@ (80140b4 <__b2d+0x90>)
 8014048:	dc15      	bgt.n	8014076 <__b2d+0x52>
 801404a:	f1c0 0c0b 	rsb	ip, r0, #11
 801404e:	fa22 f30c 	lsr.w	r3, r2, ip
 8014052:	45b8      	cmp	r8, r7
 8014054:	ea43 0501 	orr.w	r5, r3, r1
 8014058:	bf34      	ite	cc
 801405a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801405e:	2300      	movcs	r3, #0
 8014060:	3015      	adds	r0, #21
 8014062:	fa02 f000 	lsl.w	r0, r2, r0
 8014066:	fa23 f30c 	lsr.w	r3, r3, ip
 801406a:	4303      	orrs	r3, r0
 801406c:	461c      	mov	r4, r3
 801406e:	ec45 4b10 	vmov	d0, r4, r5
 8014072:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014076:	45b8      	cmp	r8, r7
 8014078:	bf3a      	itte	cc
 801407a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801407e:	f1a6 0708 	subcc.w	r7, r6, #8
 8014082:	2300      	movcs	r3, #0
 8014084:	380b      	subs	r0, #11
 8014086:	d012      	beq.n	80140ae <__b2d+0x8a>
 8014088:	f1c0 0120 	rsb	r1, r0, #32
 801408c:	fa23 f401 	lsr.w	r4, r3, r1
 8014090:	4082      	lsls	r2, r0
 8014092:	4322      	orrs	r2, r4
 8014094:	4547      	cmp	r7, r8
 8014096:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801409a:	bf8c      	ite	hi
 801409c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80140a0:	2200      	movls	r2, #0
 80140a2:	4083      	lsls	r3, r0
 80140a4:	40ca      	lsrs	r2, r1
 80140a6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80140aa:	4313      	orrs	r3, r2
 80140ac:	e7de      	b.n	801406c <__b2d+0x48>
 80140ae:	ea42 0501 	orr.w	r5, r2, r1
 80140b2:	e7db      	b.n	801406c <__b2d+0x48>
 80140b4:	3ff00000 	.word	0x3ff00000

080140b8 <__d2b>:
 80140b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80140bc:	460f      	mov	r7, r1
 80140be:	2101      	movs	r1, #1
 80140c0:	ec59 8b10 	vmov	r8, r9, d0
 80140c4:	4616      	mov	r6, r2
 80140c6:	f7ff fc13 	bl	80138f0 <_Balloc>
 80140ca:	4604      	mov	r4, r0
 80140cc:	b930      	cbnz	r0, 80140dc <__d2b+0x24>
 80140ce:	4602      	mov	r2, r0
 80140d0:	4b23      	ldr	r3, [pc, #140]	@ (8014160 <__d2b+0xa8>)
 80140d2:	4824      	ldr	r0, [pc, #144]	@ (8014164 <__d2b+0xac>)
 80140d4:	f240 310f 	movw	r1, #783	@ 0x30f
 80140d8:	f001 f996 	bl	8015408 <__assert_func>
 80140dc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80140e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80140e4:	b10d      	cbz	r5, 80140ea <__d2b+0x32>
 80140e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80140ea:	9301      	str	r3, [sp, #4]
 80140ec:	f1b8 0300 	subs.w	r3, r8, #0
 80140f0:	d023      	beq.n	801413a <__d2b+0x82>
 80140f2:	4668      	mov	r0, sp
 80140f4:	9300      	str	r3, [sp, #0]
 80140f6:	f7ff fd0c 	bl	8013b12 <__lo0bits>
 80140fa:	e9dd 1200 	ldrd	r1, r2, [sp]
 80140fe:	b1d0      	cbz	r0, 8014136 <__d2b+0x7e>
 8014100:	f1c0 0320 	rsb	r3, r0, #32
 8014104:	fa02 f303 	lsl.w	r3, r2, r3
 8014108:	430b      	orrs	r3, r1
 801410a:	40c2      	lsrs	r2, r0
 801410c:	6163      	str	r3, [r4, #20]
 801410e:	9201      	str	r2, [sp, #4]
 8014110:	9b01      	ldr	r3, [sp, #4]
 8014112:	61a3      	str	r3, [r4, #24]
 8014114:	2b00      	cmp	r3, #0
 8014116:	bf0c      	ite	eq
 8014118:	2201      	moveq	r2, #1
 801411a:	2202      	movne	r2, #2
 801411c:	6122      	str	r2, [r4, #16]
 801411e:	b1a5      	cbz	r5, 801414a <__d2b+0x92>
 8014120:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014124:	4405      	add	r5, r0
 8014126:	603d      	str	r5, [r7, #0]
 8014128:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801412c:	6030      	str	r0, [r6, #0]
 801412e:	4620      	mov	r0, r4
 8014130:	b003      	add	sp, #12
 8014132:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014136:	6161      	str	r1, [r4, #20]
 8014138:	e7ea      	b.n	8014110 <__d2b+0x58>
 801413a:	a801      	add	r0, sp, #4
 801413c:	f7ff fce9 	bl	8013b12 <__lo0bits>
 8014140:	9b01      	ldr	r3, [sp, #4]
 8014142:	6163      	str	r3, [r4, #20]
 8014144:	3020      	adds	r0, #32
 8014146:	2201      	movs	r2, #1
 8014148:	e7e8      	b.n	801411c <__d2b+0x64>
 801414a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801414e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8014152:	6038      	str	r0, [r7, #0]
 8014154:	6918      	ldr	r0, [r3, #16]
 8014156:	f7ff fcbd 	bl	8013ad4 <__hi0bits>
 801415a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801415e:	e7e5      	b.n	801412c <__d2b+0x74>
 8014160:	08017245 	.word	0x08017245
 8014164:	08017256 	.word	0x08017256

08014168 <__ratio>:
 8014168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801416c:	b085      	sub	sp, #20
 801416e:	e9cd 1000 	strd	r1, r0, [sp]
 8014172:	a902      	add	r1, sp, #8
 8014174:	f7ff ff56 	bl	8014024 <__b2d>
 8014178:	9800      	ldr	r0, [sp, #0]
 801417a:	a903      	add	r1, sp, #12
 801417c:	ec55 4b10 	vmov	r4, r5, d0
 8014180:	f7ff ff50 	bl	8014024 <__b2d>
 8014184:	9b01      	ldr	r3, [sp, #4]
 8014186:	6919      	ldr	r1, [r3, #16]
 8014188:	9b00      	ldr	r3, [sp, #0]
 801418a:	691b      	ldr	r3, [r3, #16]
 801418c:	1ac9      	subs	r1, r1, r3
 801418e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8014192:	1a9b      	subs	r3, r3, r2
 8014194:	ec5b ab10 	vmov	sl, fp, d0
 8014198:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801419c:	2b00      	cmp	r3, #0
 801419e:	bfce      	itee	gt
 80141a0:	462a      	movgt	r2, r5
 80141a2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80141a6:	465a      	movle	r2, fp
 80141a8:	462f      	mov	r7, r5
 80141aa:	46d9      	mov	r9, fp
 80141ac:	bfcc      	ite	gt
 80141ae:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80141b2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80141b6:	464b      	mov	r3, r9
 80141b8:	4652      	mov	r2, sl
 80141ba:	4620      	mov	r0, r4
 80141bc:	4639      	mov	r1, r7
 80141be:	f7fd f83d 	bl	801123c <__aeabi_ddiv>
 80141c2:	ec41 0b10 	vmov	d0, r0, r1
 80141c6:	b005      	add	sp, #20
 80141c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080141cc <__copybits>:
 80141cc:	3901      	subs	r1, #1
 80141ce:	b570      	push	{r4, r5, r6, lr}
 80141d0:	1149      	asrs	r1, r1, #5
 80141d2:	6914      	ldr	r4, [r2, #16]
 80141d4:	3101      	adds	r1, #1
 80141d6:	f102 0314 	add.w	r3, r2, #20
 80141da:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80141de:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80141e2:	1f05      	subs	r5, r0, #4
 80141e4:	42a3      	cmp	r3, r4
 80141e6:	d30c      	bcc.n	8014202 <__copybits+0x36>
 80141e8:	1aa3      	subs	r3, r4, r2
 80141ea:	3b11      	subs	r3, #17
 80141ec:	f023 0303 	bic.w	r3, r3, #3
 80141f0:	3211      	adds	r2, #17
 80141f2:	42a2      	cmp	r2, r4
 80141f4:	bf88      	it	hi
 80141f6:	2300      	movhi	r3, #0
 80141f8:	4418      	add	r0, r3
 80141fa:	2300      	movs	r3, #0
 80141fc:	4288      	cmp	r0, r1
 80141fe:	d305      	bcc.n	801420c <__copybits+0x40>
 8014200:	bd70      	pop	{r4, r5, r6, pc}
 8014202:	f853 6b04 	ldr.w	r6, [r3], #4
 8014206:	f845 6f04 	str.w	r6, [r5, #4]!
 801420a:	e7eb      	b.n	80141e4 <__copybits+0x18>
 801420c:	f840 3b04 	str.w	r3, [r0], #4
 8014210:	e7f4      	b.n	80141fc <__copybits+0x30>

08014212 <__any_on>:
 8014212:	f100 0214 	add.w	r2, r0, #20
 8014216:	6900      	ldr	r0, [r0, #16]
 8014218:	114b      	asrs	r3, r1, #5
 801421a:	4298      	cmp	r0, r3
 801421c:	b510      	push	{r4, lr}
 801421e:	db11      	blt.n	8014244 <__any_on+0x32>
 8014220:	dd0a      	ble.n	8014238 <__any_on+0x26>
 8014222:	f011 011f 	ands.w	r1, r1, #31
 8014226:	d007      	beq.n	8014238 <__any_on+0x26>
 8014228:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801422c:	fa24 f001 	lsr.w	r0, r4, r1
 8014230:	fa00 f101 	lsl.w	r1, r0, r1
 8014234:	428c      	cmp	r4, r1
 8014236:	d10b      	bne.n	8014250 <__any_on+0x3e>
 8014238:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801423c:	4293      	cmp	r3, r2
 801423e:	d803      	bhi.n	8014248 <__any_on+0x36>
 8014240:	2000      	movs	r0, #0
 8014242:	bd10      	pop	{r4, pc}
 8014244:	4603      	mov	r3, r0
 8014246:	e7f7      	b.n	8014238 <__any_on+0x26>
 8014248:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801424c:	2900      	cmp	r1, #0
 801424e:	d0f5      	beq.n	801423c <__any_on+0x2a>
 8014250:	2001      	movs	r0, #1
 8014252:	e7f6      	b.n	8014242 <__any_on+0x30>

08014254 <sulp>:
 8014254:	b570      	push	{r4, r5, r6, lr}
 8014256:	4604      	mov	r4, r0
 8014258:	460d      	mov	r5, r1
 801425a:	ec45 4b10 	vmov	d0, r4, r5
 801425e:	4616      	mov	r6, r2
 8014260:	f7ff feba 	bl	8013fd8 <__ulp>
 8014264:	ec51 0b10 	vmov	r0, r1, d0
 8014268:	b17e      	cbz	r6, 801428a <sulp+0x36>
 801426a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801426e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8014272:	2b00      	cmp	r3, #0
 8014274:	dd09      	ble.n	801428a <sulp+0x36>
 8014276:	051b      	lsls	r3, r3, #20
 8014278:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801427c:	2400      	movs	r4, #0
 801427e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8014282:	4622      	mov	r2, r4
 8014284:	462b      	mov	r3, r5
 8014286:	f7fc feaf 	bl	8010fe8 <__aeabi_dmul>
 801428a:	ec41 0b10 	vmov	d0, r0, r1
 801428e:	bd70      	pop	{r4, r5, r6, pc}

08014290 <_strtod_l>:
 8014290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014294:	b09f      	sub	sp, #124	@ 0x7c
 8014296:	460c      	mov	r4, r1
 8014298:	9217      	str	r2, [sp, #92]	@ 0x5c
 801429a:	2200      	movs	r2, #0
 801429c:	921a      	str	r2, [sp, #104]	@ 0x68
 801429e:	9005      	str	r0, [sp, #20]
 80142a0:	f04f 0a00 	mov.w	sl, #0
 80142a4:	f04f 0b00 	mov.w	fp, #0
 80142a8:	460a      	mov	r2, r1
 80142aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80142ac:	7811      	ldrb	r1, [r2, #0]
 80142ae:	292b      	cmp	r1, #43	@ 0x2b
 80142b0:	d04a      	beq.n	8014348 <_strtod_l+0xb8>
 80142b2:	d838      	bhi.n	8014326 <_strtod_l+0x96>
 80142b4:	290d      	cmp	r1, #13
 80142b6:	d832      	bhi.n	801431e <_strtod_l+0x8e>
 80142b8:	2908      	cmp	r1, #8
 80142ba:	d832      	bhi.n	8014322 <_strtod_l+0x92>
 80142bc:	2900      	cmp	r1, #0
 80142be:	d03b      	beq.n	8014338 <_strtod_l+0xa8>
 80142c0:	2200      	movs	r2, #0
 80142c2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80142c4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80142c6:	782a      	ldrb	r2, [r5, #0]
 80142c8:	2a30      	cmp	r2, #48	@ 0x30
 80142ca:	f040 80b3 	bne.w	8014434 <_strtod_l+0x1a4>
 80142ce:	786a      	ldrb	r2, [r5, #1]
 80142d0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80142d4:	2a58      	cmp	r2, #88	@ 0x58
 80142d6:	d16e      	bne.n	80143b6 <_strtod_l+0x126>
 80142d8:	9302      	str	r3, [sp, #8]
 80142da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80142dc:	9301      	str	r3, [sp, #4]
 80142de:	ab1a      	add	r3, sp, #104	@ 0x68
 80142e0:	9300      	str	r3, [sp, #0]
 80142e2:	4a8e      	ldr	r2, [pc, #568]	@ (801451c <_strtod_l+0x28c>)
 80142e4:	9805      	ldr	r0, [sp, #20]
 80142e6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80142e8:	a919      	add	r1, sp, #100	@ 0x64
 80142ea:	f001 f927 	bl	801553c <__gethex>
 80142ee:	f010 060f 	ands.w	r6, r0, #15
 80142f2:	4604      	mov	r4, r0
 80142f4:	d005      	beq.n	8014302 <_strtod_l+0x72>
 80142f6:	2e06      	cmp	r6, #6
 80142f8:	d128      	bne.n	801434c <_strtod_l+0xbc>
 80142fa:	3501      	adds	r5, #1
 80142fc:	2300      	movs	r3, #0
 80142fe:	9519      	str	r5, [sp, #100]	@ 0x64
 8014300:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014302:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8014304:	2b00      	cmp	r3, #0
 8014306:	f040 858e 	bne.w	8014e26 <_strtod_l+0xb96>
 801430a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801430c:	b1cb      	cbz	r3, 8014342 <_strtod_l+0xb2>
 801430e:	4652      	mov	r2, sl
 8014310:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8014314:	ec43 2b10 	vmov	d0, r2, r3
 8014318:	b01f      	add	sp, #124	@ 0x7c
 801431a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801431e:	2920      	cmp	r1, #32
 8014320:	d1ce      	bne.n	80142c0 <_strtod_l+0x30>
 8014322:	3201      	adds	r2, #1
 8014324:	e7c1      	b.n	80142aa <_strtod_l+0x1a>
 8014326:	292d      	cmp	r1, #45	@ 0x2d
 8014328:	d1ca      	bne.n	80142c0 <_strtod_l+0x30>
 801432a:	2101      	movs	r1, #1
 801432c:	910b      	str	r1, [sp, #44]	@ 0x2c
 801432e:	1c51      	adds	r1, r2, #1
 8014330:	9119      	str	r1, [sp, #100]	@ 0x64
 8014332:	7852      	ldrb	r2, [r2, #1]
 8014334:	2a00      	cmp	r2, #0
 8014336:	d1c5      	bne.n	80142c4 <_strtod_l+0x34>
 8014338:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801433a:	9419      	str	r4, [sp, #100]	@ 0x64
 801433c:	2b00      	cmp	r3, #0
 801433e:	f040 8570 	bne.w	8014e22 <_strtod_l+0xb92>
 8014342:	4652      	mov	r2, sl
 8014344:	465b      	mov	r3, fp
 8014346:	e7e5      	b.n	8014314 <_strtod_l+0x84>
 8014348:	2100      	movs	r1, #0
 801434a:	e7ef      	b.n	801432c <_strtod_l+0x9c>
 801434c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801434e:	b13a      	cbz	r2, 8014360 <_strtod_l+0xd0>
 8014350:	2135      	movs	r1, #53	@ 0x35
 8014352:	a81c      	add	r0, sp, #112	@ 0x70
 8014354:	f7ff ff3a 	bl	80141cc <__copybits>
 8014358:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801435a:	9805      	ldr	r0, [sp, #20]
 801435c:	f7ff fb08 	bl	8013970 <_Bfree>
 8014360:	3e01      	subs	r6, #1
 8014362:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8014364:	2e04      	cmp	r6, #4
 8014366:	d806      	bhi.n	8014376 <_strtod_l+0xe6>
 8014368:	e8df f006 	tbb	[pc, r6]
 801436c:	201d0314 	.word	0x201d0314
 8014370:	14          	.byte	0x14
 8014371:	00          	.byte	0x00
 8014372:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8014376:	05e1      	lsls	r1, r4, #23
 8014378:	bf48      	it	mi
 801437a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801437e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014382:	0d1b      	lsrs	r3, r3, #20
 8014384:	051b      	lsls	r3, r3, #20
 8014386:	2b00      	cmp	r3, #0
 8014388:	d1bb      	bne.n	8014302 <_strtod_l+0x72>
 801438a:	f7fe fb2f 	bl	80129ec <__errno>
 801438e:	2322      	movs	r3, #34	@ 0x22
 8014390:	6003      	str	r3, [r0, #0]
 8014392:	e7b6      	b.n	8014302 <_strtod_l+0x72>
 8014394:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8014398:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801439c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80143a0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80143a4:	e7e7      	b.n	8014376 <_strtod_l+0xe6>
 80143a6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8014524 <_strtod_l+0x294>
 80143aa:	e7e4      	b.n	8014376 <_strtod_l+0xe6>
 80143ac:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80143b0:	f04f 3aff 	mov.w	sl, #4294967295
 80143b4:	e7df      	b.n	8014376 <_strtod_l+0xe6>
 80143b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80143b8:	1c5a      	adds	r2, r3, #1
 80143ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80143bc:	785b      	ldrb	r3, [r3, #1]
 80143be:	2b30      	cmp	r3, #48	@ 0x30
 80143c0:	d0f9      	beq.n	80143b6 <_strtod_l+0x126>
 80143c2:	2b00      	cmp	r3, #0
 80143c4:	d09d      	beq.n	8014302 <_strtod_l+0x72>
 80143c6:	2301      	movs	r3, #1
 80143c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80143ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80143cc:	930c      	str	r3, [sp, #48]	@ 0x30
 80143ce:	2300      	movs	r3, #0
 80143d0:	9308      	str	r3, [sp, #32]
 80143d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80143d4:	461f      	mov	r7, r3
 80143d6:	220a      	movs	r2, #10
 80143d8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80143da:	7805      	ldrb	r5, [r0, #0]
 80143dc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80143e0:	b2d9      	uxtb	r1, r3
 80143e2:	2909      	cmp	r1, #9
 80143e4:	d928      	bls.n	8014438 <_strtod_l+0x1a8>
 80143e6:	494e      	ldr	r1, [pc, #312]	@ (8014520 <_strtod_l+0x290>)
 80143e8:	2201      	movs	r2, #1
 80143ea:	f000 ffd5 	bl	8015398 <strncmp>
 80143ee:	2800      	cmp	r0, #0
 80143f0:	d032      	beq.n	8014458 <_strtod_l+0x1c8>
 80143f2:	2000      	movs	r0, #0
 80143f4:	462a      	mov	r2, r5
 80143f6:	4681      	mov	r9, r0
 80143f8:	463d      	mov	r5, r7
 80143fa:	4603      	mov	r3, r0
 80143fc:	2a65      	cmp	r2, #101	@ 0x65
 80143fe:	d001      	beq.n	8014404 <_strtod_l+0x174>
 8014400:	2a45      	cmp	r2, #69	@ 0x45
 8014402:	d114      	bne.n	801442e <_strtod_l+0x19e>
 8014404:	b91d      	cbnz	r5, 801440e <_strtod_l+0x17e>
 8014406:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014408:	4302      	orrs	r2, r0
 801440a:	d095      	beq.n	8014338 <_strtod_l+0xa8>
 801440c:	2500      	movs	r5, #0
 801440e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8014410:	1c62      	adds	r2, r4, #1
 8014412:	9219      	str	r2, [sp, #100]	@ 0x64
 8014414:	7862      	ldrb	r2, [r4, #1]
 8014416:	2a2b      	cmp	r2, #43	@ 0x2b
 8014418:	d077      	beq.n	801450a <_strtod_l+0x27a>
 801441a:	2a2d      	cmp	r2, #45	@ 0x2d
 801441c:	d07b      	beq.n	8014516 <_strtod_l+0x286>
 801441e:	f04f 0c00 	mov.w	ip, #0
 8014422:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8014426:	2909      	cmp	r1, #9
 8014428:	f240 8082 	bls.w	8014530 <_strtod_l+0x2a0>
 801442c:	9419      	str	r4, [sp, #100]	@ 0x64
 801442e:	f04f 0800 	mov.w	r8, #0
 8014432:	e0a2      	b.n	801457a <_strtod_l+0x2ea>
 8014434:	2300      	movs	r3, #0
 8014436:	e7c7      	b.n	80143c8 <_strtod_l+0x138>
 8014438:	2f08      	cmp	r7, #8
 801443a:	bfd5      	itete	le
 801443c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 801443e:	9908      	ldrgt	r1, [sp, #32]
 8014440:	fb02 3301 	mlale	r3, r2, r1, r3
 8014444:	fb02 3301 	mlagt	r3, r2, r1, r3
 8014448:	f100 0001 	add.w	r0, r0, #1
 801444c:	bfd4      	ite	le
 801444e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8014450:	9308      	strgt	r3, [sp, #32]
 8014452:	3701      	adds	r7, #1
 8014454:	9019      	str	r0, [sp, #100]	@ 0x64
 8014456:	e7bf      	b.n	80143d8 <_strtod_l+0x148>
 8014458:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801445a:	1c5a      	adds	r2, r3, #1
 801445c:	9219      	str	r2, [sp, #100]	@ 0x64
 801445e:	785a      	ldrb	r2, [r3, #1]
 8014460:	b37f      	cbz	r7, 80144c2 <_strtod_l+0x232>
 8014462:	4681      	mov	r9, r0
 8014464:	463d      	mov	r5, r7
 8014466:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801446a:	2b09      	cmp	r3, #9
 801446c:	d912      	bls.n	8014494 <_strtod_l+0x204>
 801446e:	2301      	movs	r3, #1
 8014470:	e7c4      	b.n	80143fc <_strtod_l+0x16c>
 8014472:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014474:	1c5a      	adds	r2, r3, #1
 8014476:	9219      	str	r2, [sp, #100]	@ 0x64
 8014478:	785a      	ldrb	r2, [r3, #1]
 801447a:	3001      	adds	r0, #1
 801447c:	2a30      	cmp	r2, #48	@ 0x30
 801447e:	d0f8      	beq.n	8014472 <_strtod_l+0x1e2>
 8014480:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8014484:	2b08      	cmp	r3, #8
 8014486:	f200 84d3 	bhi.w	8014e30 <_strtod_l+0xba0>
 801448a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801448c:	930c      	str	r3, [sp, #48]	@ 0x30
 801448e:	4681      	mov	r9, r0
 8014490:	2000      	movs	r0, #0
 8014492:	4605      	mov	r5, r0
 8014494:	3a30      	subs	r2, #48	@ 0x30
 8014496:	f100 0301 	add.w	r3, r0, #1
 801449a:	d02a      	beq.n	80144f2 <_strtod_l+0x262>
 801449c:	4499      	add	r9, r3
 801449e:	eb00 0c05 	add.w	ip, r0, r5
 80144a2:	462b      	mov	r3, r5
 80144a4:	210a      	movs	r1, #10
 80144a6:	4563      	cmp	r3, ip
 80144a8:	d10d      	bne.n	80144c6 <_strtod_l+0x236>
 80144aa:	1c69      	adds	r1, r5, #1
 80144ac:	4401      	add	r1, r0
 80144ae:	4428      	add	r0, r5
 80144b0:	2808      	cmp	r0, #8
 80144b2:	dc16      	bgt.n	80144e2 <_strtod_l+0x252>
 80144b4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80144b6:	230a      	movs	r3, #10
 80144b8:	fb03 2300 	mla	r3, r3, r0, r2
 80144bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80144be:	2300      	movs	r3, #0
 80144c0:	e018      	b.n	80144f4 <_strtod_l+0x264>
 80144c2:	4638      	mov	r0, r7
 80144c4:	e7da      	b.n	801447c <_strtod_l+0x1ec>
 80144c6:	2b08      	cmp	r3, #8
 80144c8:	f103 0301 	add.w	r3, r3, #1
 80144cc:	dc03      	bgt.n	80144d6 <_strtod_l+0x246>
 80144ce:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80144d0:	434e      	muls	r6, r1
 80144d2:	960a      	str	r6, [sp, #40]	@ 0x28
 80144d4:	e7e7      	b.n	80144a6 <_strtod_l+0x216>
 80144d6:	2b10      	cmp	r3, #16
 80144d8:	bfde      	ittt	le
 80144da:	9e08      	ldrle	r6, [sp, #32]
 80144dc:	434e      	mulle	r6, r1
 80144de:	9608      	strle	r6, [sp, #32]
 80144e0:	e7e1      	b.n	80144a6 <_strtod_l+0x216>
 80144e2:	280f      	cmp	r0, #15
 80144e4:	dceb      	bgt.n	80144be <_strtod_l+0x22e>
 80144e6:	9808      	ldr	r0, [sp, #32]
 80144e8:	230a      	movs	r3, #10
 80144ea:	fb03 2300 	mla	r3, r3, r0, r2
 80144ee:	9308      	str	r3, [sp, #32]
 80144f0:	e7e5      	b.n	80144be <_strtod_l+0x22e>
 80144f2:	4629      	mov	r1, r5
 80144f4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80144f6:	1c50      	adds	r0, r2, #1
 80144f8:	9019      	str	r0, [sp, #100]	@ 0x64
 80144fa:	7852      	ldrb	r2, [r2, #1]
 80144fc:	4618      	mov	r0, r3
 80144fe:	460d      	mov	r5, r1
 8014500:	e7b1      	b.n	8014466 <_strtod_l+0x1d6>
 8014502:	f04f 0900 	mov.w	r9, #0
 8014506:	2301      	movs	r3, #1
 8014508:	e77d      	b.n	8014406 <_strtod_l+0x176>
 801450a:	f04f 0c00 	mov.w	ip, #0
 801450e:	1ca2      	adds	r2, r4, #2
 8014510:	9219      	str	r2, [sp, #100]	@ 0x64
 8014512:	78a2      	ldrb	r2, [r4, #2]
 8014514:	e785      	b.n	8014422 <_strtod_l+0x192>
 8014516:	f04f 0c01 	mov.w	ip, #1
 801451a:	e7f8      	b.n	801450e <_strtod_l+0x27e>
 801451c:	080173c8 	.word	0x080173c8
 8014520:	080173b0 	.word	0x080173b0
 8014524:	7ff00000 	.word	0x7ff00000
 8014528:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801452a:	1c51      	adds	r1, r2, #1
 801452c:	9119      	str	r1, [sp, #100]	@ 0x64
 801452e:	7852      	ldrb	r2, [r2, #1]
 8014530:	2a30      	cmp	r2, #48	@ 0x30
 8014532:	d0f9      	beq.n	8014528 <_strtod_l+0x298>
 8014534:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8014538:	2908      	cmp	r1, #8
 801453a:	f63f af78 	bhi.w	801442e <_strtod_l+0x19e>
 801453e:	3a30      	subs	r2, #48	@ 0x30
 8014540:	920e      	str	r2, [sp, #56]	@ 0x38
 8014542:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8014544:	920f      	str	r2, [sp, #60]	@ 0x3c
 8014546:	f04f 080a 	mov.w	r8, #10
 801454a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801454c:	1c56      	adds	r6, r2, #1
 801454e:	9619      	str	r6, [sp, #100]	@ 0x64
 8014550:	7852      	ldrb	r2, [r2, #1]
 8014552:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8014556:	f1be 0f09 	cmp.w	lr, #9
 801455a:	d939      	bls.n	80145d0 <_strtod_l+0x340>
 801455c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801455e:	1a76      	subs	r6, r6, r1
 8014560:	2e08      	cmp	r6, #8
 8014562:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8014566:	dc03      	bgt.n	8014570 <_strtod_l+0x2e0>
 8014568:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801456a:	4588      	cmp	r8, r1
 801456c:	bfa8      	it	ge
 801456e:	4688      	movge	r8, r1
 8014570:	f1bc 0f00 	cmp.w	ip, #0
 8014574:	d001      	beq.n	801457a <_strtod_l+0x2ea>
 8014576:	f1c8 0800 	rsb	r8, r8, #0
 801457a:	2d00      	cmp	r5, #0
 801457c:	d14e      	bne.n	801461c <_strtod_l+0x38c>
 801457e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014580:	4308      	orrs	r0, r1
 8014582:	f47f aebe 	bne.w	8014302 <_strtod_l+0x72>
 8014586:	2b00      	cmp	r3, #0
 8014588:	f47f aed6 	bne.w	8014338 <_strtod_l+0xa8>
 801458c:	2a69      	cmp	r2, #105	@ 0x69
 801458e:	d028      	beq.n	80145e2 <_strtod_l+0x352>
 8014590:	dc25      	bgt.n	80145de <_strtod_l+0x34e>
 8014592:	2a49      	cmp	r2, #73	@ 0x49
 8014594:	d025      	beq.n	80145e2 <_strtod_l+0x352>
 8014596:	2a4e      	cmp	r2, #78	@ 0x4e
 8014598:	f47f aece 	bne.w	8014338 <_strtod_l+0xa8>
 801459c:	499b      	ldr	r1, [pc, #620]	@ (801480c <_strtod_l+0x57c>)
 801459e:	a819      	add	r0, sp, #100	@ 0x64
 80145a0:	f001 f9ee 	bl	8015980 <__match>
 80145a4:	2800      	cmp	r0, #0
 80145a6:	f43f aec7 	beq.w	8014338 <_strtod_l+0xa8>
 80145aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80145ac:	781b      	ldrb	r3, [r3, #0]
 80145ae:	2b28      	cmp	r3, #40	@ 0x28
 80145b0:	d12e      	bne.n	8014610 <_strtod_l+0x380>
 80145b2:	4997      	ldr	r1, [pc, #604]	@ (8014810 <_strtod_l+0x580>)
 80145b4:	aa1c      	add	r2, sp, #112	@ 0x70
 80145b6:	a819      	add	r0, sp, #100	@ 0x64
 80145b8:	f001 f9f6 	bl	80159a8 <__hexnan>
 80145bc:	2805      	cmp	r0, #5
 80145be:	d127      	bne.n	8014610 <_strtod_l+0x380>
 80145c0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80145c2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80145c6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80145ca:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80145ce:	e698      	b.n	8014302 <_strtod_l+0x72>
 80145d0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80145d2:	fb08 2101 	mla	r1, r8, r1, r2
 80145d6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80145da:	920e      	str	r2, [sp, #56]	@ 0x38
 80145dc:	e7b5      	b.n	801454a <_strtod_l+0x2ba>
 80145de:	2a6e      	cmp	r2, #110	@ 0x6e
 80145e0:	e7da      	b.n	8014598 <_strtod_l+0x308>
 80145e2:	498c      	ldr	r1, [pc, #560]	@ (8014814 <_strtod_l+0x584>)
 80145e4:	a819      	add	r0, sp, #100	@ 0x64
 80145e6:	f001 f9cb 	bl	8015980 <__match>
 80145ea:	2800      	cmp	r0, #0
 80145ec:	f43f aea4 	beq.w	8014338 <_strtod_l+0xa8>
 80145f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80145f2:	4989      	ldr	r1, [pc, #548]	@ (8014818 <_strtod_l+0x588>)
 80145f4:	3b01      	subs	r3, #1
 80145f6:	a819      	add	r0, sp, #100	@ 0x64
 80145f8:	9319      	str	r3, [sp, #100]	@ 0x64
 80145fa:	f001 f9c1 	bl	8015980 <__match>
 80145fe:	b910      	cbnz	r0, 8014606 <_strtod_l+0x376>
 8014600:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014602:	3301      	adds	r3, #1
 8014604:	9319      	str	r3, [sp, #100]	@ 0x64
 8014606:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8014828 <_strtod_l+0x598>
 801460a:	f04f 0a00 	mov.w	sl, #0
 801460e:	e678      	b.n	8014302 <_strtod_l+0x72>
 8014610:	4882      	ldr	r0, [pc, #520]	@ (801481c <_strtod_l+0x58c>)
 8014612:	f000 fef1 	bl	80153f8 <nan>
 8014616:	ec5b ab10 	vmov	sl, fp, d0
 801461a:	e672      	b.n	8014302 <_strtod_l+0x72>
 801461c:	eba8 0309 	sub.w	r3, r8, r9
 8014620:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8014622:	9309      	str	r3, [sp, #36]	@ 0x24
 8014624:	2f00      	cmp	r7, #0
 8014626:	bf08      	it	eq
 8014628:	462f      	moveq	r7, r5
 801462a:	2d10      	cmp	r5, #16
 801462c:	462c      	mov	r4, r5
 801462e:	bfa8      	it	ge
 8014630:	2410      	movge	r4, #16
 8014632:	f7fc fc5f 	bl	8010ef4 <__aeabi_ui2d>
 8014636:	2d09      	cmp	r5, #9
 8014638:	4682      	mov	sl, r0
 801463a:	468b      	mov	fp, r1
 801463c:	dc13      	bgt.n	8014666 <_strtod_l+0x3d6>
 801463e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014640:	2b00      	cmp	r3, #0
 8014642:	f43f ae5e 	beq.w	8014302 <_strtod_l+0x72>
 8014646:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014648:	dd78      	ble.n	801473c <_strtod_l+0x4ac>
 801464a:	2b16      	cmp	r3, #22
 801464c:	dc5f      	bgt.n	801470e <_strtod_l+0x47e>
 801464e:	4974      	ldr	r1, [pc, #464]	@ (8014820 <_strtod_l+0x590>)
 8014650:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014654:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014658:	4652      	mov	r2, sl
 801465a:	465b      	mov	r3, fp
 801465c:	f7fc fcc4 	bl	8010fe8 <__aeabi_dmul>
 8014660:	4682      	mov	sl, r0
 8014662:	468b      	mov	fp, r1
 8014664:	e64d      	b.n	8014302 <_strtod_l+0x72>
 8014666:	4b6e      	ldr	r3, [pc, #440]	@ (8014820 <_strtod_l+0x590>)
 8014668:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801466c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8014670:	f7fc fcba 	bl	8010fe8 <__aeabi_dmul>
 8014674:	4682      	mov	sl, r0
 8014676:	9808      	ldr	r0, [sp, #32]
 8014678:	468b      	mov	fp, r1
 801467a:	f7fc fc3b 	bl	8010ef4 <__aeabi_ui2d>
 801467e:	4602      	mov	r2, r0
 8014680:	460b      	mov	r3, r1
 8014682:	4650      	mov	r0, sl
 8014684:	4659      	mov	r1, fp
 8014686:	f7fc faf9 	bl	8010c7c <__adddf3>
 801468a:	2d0f      	cmp	r5, #15
 801468c:	4682      	mov	sl, r0
 801468e:	468b      	mov	fp, r1
 8014690:	ddd5      	ble.n	801463e <_strtod_l+0x3ae>
 8014692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014694:	1b2c      	subs	r4, r5, r4
 8014696:	441c      	add	r4, r3
 8014698:	2c00      	cmp	r4, #0
 801469a:	f340 8096 	ble.w	80147ca <_strtod_l+0x53a>
 801469e:	f014 030f 	ands.w	r3, r4, #15
 80146a2:	d00a      	beq.n	80146ba <_strtod_l+0x42a>
 80146a4:	495e      	ldr	r1, [pc, #376]	@ (8014820 <_strtod_l+0x590>)
 80146a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80146aa:	4652      	mov	r2, sl
 80146ac:	465b      	mov	r3, fp
 80146ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80146b2:	f7fc fc99 	bl	8010fe8 <__aeabi_dmul>
 80146b6:	4682      	mov	sl, r0
 80146b8:	468b      	mov	fp, r1
 80146ba:	f034 040f 	bics.w	r4, r4, #15
 80146be:	d073      	beq.n	80147a8 <_strtod_l+0x518>
 80146c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80146c4:	dd48      	ble.n	8014758 <_strtod_l+0x4c8>
 80146c6:	2400      	movs	r4, #0
 80146c8:	46a0      	mov	r8, r4
 80146ca:	940a      	str	r4, [sp, #40]	@ 0x28
 80146cc:	46a1      	mov	r9, r4
 80146ce:	9a05      	ldr	r2, [sp, #20]
 80146d0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8014828 <_strtod_l+0x598>
 80146d4:	2322      	movs	r3, #34	@ 0x22
 80146d6:	6013      	str	r3, [r2, #0]
 80146d8:	f04f 0a00 	mov.w	sl, #0
 80146dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80146de:	2b00      	cmp	r3, #0
 80146e0:	f43f ae0f 	beq.w	8014302 <_strtod_l+0x72>
 80146e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80146e6:	9805      	ldr	r0, [sp, #20]
 80146e8:	f7ff f942 	bl	8013970 <_Bfree>
 80146ec:	9805      	ldr	r0, [sp, #20]
 80146ee:	4649      	mov	r1, r9
 80146f0:	f7ff f93e 	bl	8013970 <_Bfree>
 80146f4:	9805      	ldr	r0, [sp, #20]
 80146f6:	4641      	mov	r1, r8
 80146f8:	f7ff f93a 	bl	8013970 <_Bfree>
 80146fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80146fe:	9805      	ldr	r0, [sp, #20]
 8014700:	f7ff f936 	bl	8013970 <_Bfree>
 8014704:	9805      	ldr	r0, [sp, #20]
 8014706:	4621      	mov	r1, r4
 8014708:	f7ff f932 	bl	8013970 <_Bfree>
 801470c:	e5f9      	b.n	8014302 <_strtod_l+0x72>
 801470e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014710:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8014714:	4293      	cmp	r3, r2
 8014716:	dbbc      	blt.n	8014692 <_strtod_l+0x402>
 8014718:	4c41      	ldr	r4, [pc, #260]	@ (8014820 <_strtod_l+0x590>)
 801471a:	f1c5 050f 	rsb	r5, r5, #15
 801471e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8014722:	4652      	mov	r2, sl
 8014724:	465b      	mov	r3, fp
 8014726:	e9d1 0100 	ldrd	r0, r1, [r1]
 801472a:	f7fc fc5d 	bl	8010fe8 <__aeabi_dmul>
 801472e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014730:	1b5d      	subs	r5, r3, r5
 8014732:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8014736:	e9d4 2300 	ldrd	r2, r3, [r4]
 801473a:	e78f      	b.n	801465c <_strtod_l+0x3cc>
 801473c:	3316      	adds	r3, #22
 801473e:	dba8      	blt.n	8014692 <_strtod_l+0x402>
 8014740:	4b37      	ldr	r3, [pc, #220]	@ (8014820 <_strtod_l+0x590>)
 8014742:	eba9 0808 	sub.w	r8, r9, r8
 8014746:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801474a:	e9d8 2300 	ldrd	r2, r3, [r8]
 801474e:	4650      	mov	r0, sl
 8014750:	4659      	mov	r1, fp
 8014752:	f7fc fd73 	bl	801123c <__aeabi_ddiv>
 8014756:	e783      	b.n	8014660 <_strtod_l+0x3d0>
 8014758:	4b32      	ldr	r3, [pc, #200]	@ (8014824 <_strtod_l+0x594>)
 801475a:	9308      	str	r3, [sp, #32]
 801475c:	2300      	movs	r3, #0
 801475e:	1124      	asrs	r4, r4, #4
 8014760:	4650      	mov	r0, sl
 8014762:	4659      	mov	r1, fp
 8014764:	461e      	mov	r6, r3
 8014766:	2c01      	cmp	r4, #1
 8014768:	dc21      	bgt.n	80147ae <_strtod_l+0x51e>
 801476a:	b10b      	cbz	r3, 8014770 <_strtod_l+0x4e0>
 801476c:	4682      	mov	sl, r0
 801476e:	468b      	mov	fp, r1
 8014770:	492c      	ldr	r1, [pc, #176]	@ (8014824 <_strtod_l+0x594>)
 8014772:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8014776:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801477a:	4652      	mov	r2, sl
 801477c:	465b      	mov	r3, fp
 801477e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014782:	f7fc fc31 	bl	8010fe8 <__aeabi_dmul>
 8014786:	4b28      	ldr	r3, [pc, #160]	@ (8014828 <_strtod_l+0x598>)
 8014788:	460a      	mov	r2, r1
 801478a:	400b      	ands	r3, r1
 801478c:	4927      	ldr	r1, [pc, #156]	@ (801482c <_strtod_l+0x59c>)
 801478e:	428b      	cmp	r3, r1
 8014790:	4682      	mov	sl, r0
 8014792:	d898      	bhi.n	80146c6 <_strtod_l+0x436>
 8014794:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8014798:	428b      	cmp	r3, r1
 801479a:	bf86      	itte	hi
 801479c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8014830 <_strtod_l+0x5a0>
 80147a0:	f04f 3aff 	movhi.w	sl, #4294967295
 80147a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80147a8:	2300      	movs	r3, #0
 80147aa:	9308      	str	r3, [sp, #32]
 80147ac:	e07a      	b.n	80148a4 <_strtod_l+0x614>
 80147ae:	07e2      	lsls	r2, r4, #31
 80147b0:	d505      	bpl.n	80147be <_strtod_l+0x52e>
 80147b2:	9b08      	ldr	r3, [sp, #32]
 80147b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147b8:	f7fc fc16 	bl	8010fe8 <__aeabi_dmul>
 80147bc:	2301      	movs	r3, #1
 80147be:	9a08      	ldr	r2, [sp, #32]
 80147c0:	3208      	adds	r2, #8
 80147c2:	3601      	adds	r6, #1
 80147c4:	1064      	asrs	r4, r4, #1
 80147c6:	9208      	str	r2, [sp, #32]
 80147c8:	e7cd      	b.n	8014766 <_strtod_l+0x4d6>
 80147ca:	d0ed      	beq.n	80147a8 <_strtod_l+0x518>
 80147cc:	4264      	negs	r4, r4
 80147ce:	f014 020f 	ands.w	r2, r4, #15
 80147d2:	d00a      	beq.n	80147ea <_strtod_l+0x55a>
 80147d4:	4b12      	ldr	r3, [pc, #72]	@ (8014820 <_strtod_l+0x590>)
 80147d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80147da:	4650      	mov	r0, sl
 80147dc:	4659      	mov	r1, fp
 80147de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147e2:	f7fc fd2b 	bl	801123c <__aeabi_ddiv>
 80147e6:	4682      	mov	sl, r0
 80147e8:	468b      	mov	fp, r1
 80147ea:	1124      	asrs	r4, r4, #4
 80147ec:	d0dc      	beq.n	80147a8 <_strtod_l+0x518>
 80147ee:	2c1f      	cmp	r4, #31
 80147f0:	dd20      	ble.n	8014834 <_strtod_l+0x5a4>
 80147f2:	2400      	movs	r4, #0
 80147f4:	46a0      	mov	r8, r4
 80147f6:	940a      	str	r4, [sp, #40]	@ 0x28
 80147f8:	46a1      	mov	r9, r4
 80147fa:	9a05      	ldr	r2, [sp, #20]
 80147fc:	2322      	movs	r3, #34	@ 0x22
 80147fe:	f04f 0a00 	mov.w	sl, #0
 8014802:	f04f 0b00 	mov.w	fp, #0
 8014806:	6013      	str	r3, [r2, #0]
 8014808:	e768      	b.n	80146dc <_strtod_l+0x44c>
 801480a:	bf00      	nop
 801480c:	0801719d 	.word	0x0801719d
 8014810:	080173b4 	.word	0x080173b4
 8014814:	08017195 	.word	0x08017195
 8014818:	080171cc 	.word	0x080171cc
 801481c:	0801755d 	.word	0x0801755d
 8014820:	080172e8 	.word	0x080172e8
 8014824:	080172c0 	.word	0x080172c0
 8014828:	7ff00000 	.word	0x7ff00000
 801482c:	7ca00000 	.word	0x7ca00000
 8014830:	7fefffff 	.word	0x7fefffff
 8014834:	f014 0310 	ands.w	r3, r4, #16
 8014838:	bf18      	it	ne
 801483a:	236a      	movne	r3, #106	@ 0x6a
 801483c:	4ea9      	ldr	r6, [pc, #676]	@ (8014ae4 <_strtod_l+0x854>)
 801483e:	9308      	str	r3, [sp, #32]
 8014840:	4650      	mov	r0, sl
 8014842:	4659      	mov	r1, fp
 8014844:	2300      	movs	r3, #0
 8014846:	07e2      	lsls	r2, r4, #31
 8014848:	d504      	bpl.n	8014854 <_strtod_l+0x5c4>
 801484a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801484e:	f7fc fbcb 	bl	8010fe8 <__aeabi_dmul>
 8014852:	2301      	movs	r3, #1
 8014854:	1064      	asrs	r4, r4, #1
 8014856:	f106 0608 	add.w	r6, r6, #8
 801485a:	d1f4      	bne.n	8014846 <_strtod_l+0x5b6>
 801485c:	b10b      	cbz	r3, 8014862 <_strtod_l+0x5d2>
 801485e:	4682      	mov	sl, r0
 8014860:	468b      	mov	fp, r1
 8014862:	9b08      	ldr	r3, [sp, #32]
 8014864:	b1b3      	cbz	r3, 8014894 <_strtod_l+0x604>
 8014866:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801486a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801486e:	2b00      	cmp	r3, #0
 8014870:	4659      	mov	r1, fp
 8014872:	dd0f      	ble.n	8014894 <_strtod_l+0x604>
 8014874:	2b1f      	cmp	r3, #31
 8014876:	dd55      	ble.n	8014924 <_strtod_l+0x694>
 8014878:	2b34      	cmp	r3, #52	@ 0x34
 801487a:	bfde      	ittt	le
 801487c:	f04f 33ff 	movle.w	r3, #4294967295
 8014880:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8014884:	4093      	lslle	r3, r2
 8014886:	f04f 0a00 	mov.w	sl, #0
 801488a:	bfcc      	ite	gt
 801488c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8014890:	ea03 0b01 	andle.w	fp, r3, r1
 8014894:	2200      	movs	r2, #0
 8014896:	2300      	movs	r3, #0
 8014898:	4650      	mov	r0, sl
 801489a:	4659      	mov	r1, fp
 801489c:	f7fc fe0c 	bl	80114b8 <__aeabi_dcmpeq>
 80148a0:	2800      	cmp	r0, #0
 80148a2:	d1a6      	bne.n	80147f2 <_strtod_l+0x562>
 80148a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80148a6:	9300      	str	r3, [sp, #0]
 80148a8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80148aa:	9805      	ldr	r0, [sp, #20]
 80148ac:	462b      	mov	r3, r5
 80148ae:	463a      	mov	r2, r7
 80148b0:	f7ff f8c6 	bl	8013a40 <__s2b>
 80148b4:	900a      	str	r0, [sp, #40]	@ 0x28
 80148b6:	2800      	cmp	r0, #0
 80148b8:	f43f af05 	beq.w	80146c6 <_strtod_l+0x436>
 80148bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80148be:	2a00      	cmp	r2, #0
 80148c0:	eba9 0308 	sub.w	r3, r9, r8
 80148c4:	bfa8      	it	ge
 80148c6:	2300      	movge	r3, #0
 80148c8:	9312      	str	r3, [sp, #72]	@ 0x48
 80148ca:	2400      	movs	r4, #0
 80148cc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80148d0:	9316      	str	r3, [sp, #88]	@ 0x58
 80148d2:	46a0      	mov	r8, r4
 80148d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80148d6:	9805      	ldr	r0, [sp, #20]
 80148d8:	6859      	ldr	r1, [r3, #4]
 80148da:	f7ff f809 	bl	80138f0 <_Balloc>
 80148de:	4681      	mov	r9, r0
 80148e0:	2800      	cmp	r0, #0
 80148e2:	f43f aef4 	beq.w	80146ce <_strtod_l+0x43e>
 80148e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80148e8:	691a      	ldr	r2, [r3, #16]
 80148ea:	3202      	adds	r2, #2
 80148ec:	f103 010c 	add.w	r1, r3, #12
 80148f0:	0092      	lsls	r2, r2, #2
 80148f2:	300c      	adds	r0, #12
 80148f4:	f000 fd72 	bl	80153dc <memcpy>
 80148f8:	ec4b ab10 	vmov	d0, sl, fp
 80148fc:	9805      	ldr	r0, [sp, #20]
 80148fe:	aa1c      	add	r2, sp, #112	@ 0x70
 8014900:	a91b      	add	r1, sp, #108	@ 0x6c
 8014902:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8014906:	f7ff fbd7 	bl	80140b8 <__d2b>
 801490a:	901a      	str	r0, [sp, #104]	@ 0x68
 801490c:	2800      	cmp	r0, #0
 801490e:	f43f aede 	beq.w	80146ce <_strtod_l+0x43e>
 8014912:	9805      	ldr	r0, [sp, #20]
 8014914:	2101      	movs	r1, #1
 8014916:	f7ff f929 	bl	8013b6c <__i2b>
 801491a:	4680      	mov	r8, r0
 801491c:	b948      	cbnz	r0, 8014932 <_strtod_l+0x6a2>
 801491e:	f04f 0800 	mov.w	r8, #0
 8014922:	e6d4      	b.n	80146ce <_strtod_l+0x43e>
 8014924:	f04f 32ff 	mov.w	r2, #4294967295
 8014928:	fa02 f303 	lsl.w	r3, r2, r3
 801492c:	ea03 0a0a 	and.w	sl, r3, sl
 8014930:	e7b0      	b.n	8014894 <_strtod_l+0x604>
 8014932:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8014934:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8014936:	2d00      	cmp	r5, #0
 8014938:	bfab      	itete	ge
 801493a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801493c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 801493e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8014940:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8014942:	bfac      	ite	ge
 8014944:	18ef      	addge	r7, r5, r3
 8014946:	1b5e      	sublt	r6, r3, r5
 8014948:	9b08      	ldr	r3, [sp, #32]
 801494a:	1aed      	subs	r5, r5, r3
 801494c:	4415      	add	r5, r2
 801494e:	4b66      	ldr	r3, [pc, #408]	@ (8014ae8 <_strtod_l+0x858>)
 8014950:	3d01      	subs	r5, #1
 8014952:	429d      	cmp	r5, r3
 8014954:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8014958:	da50      	bge.n	80149fc <_strtod_l+0x76c>
 801495a:	1b5b      	subs	r3, r3, r5
 801495c:	2b1f      	cmp	r3, #31
 801495e:	eba2 0203 	sub.w	r2, r2, r3
 8014962:	f04f 0101 	mov.w	r1, #1
 8014966:	dc3d      	bgt.n	80149e4 <_strtod_l+0x754>
 8014968:	fa01 f303 	lsl.w	r3, r1, r3
 801496c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801496e:	2300      	movs	r3, #0
 8014970:	9310      	str	r3, [sp, #64]	@ 0x40
 8014972:	18bd      	adds	r5, r7, r2
 8014974:	9b08      	ldr	r3, [sp, #32]
 8014976:	42af      	cmp	r7, r5
 8014978:	4416      	add	r6, r2
 801497a:	441e      	add	r6, r3
 801497c:	463b      	mov	r3, r7
 801497e:	bfa8      	it	ge
 8014980:	462b      	movge	r3, r5
 8014982:	42b3      	cmp	r3, r6
 8014984:	bfa8      	it	ge
 8014986:	4633      	movge	r3, r6
 8014988:	2b00      	cmp	r3, #0
 801498a:	bfc2      	ittt	gt
 801498c:	1aed      	subgt	r5, r5, r3
 801498e:	1af6      	subgt	r6, r6, r3
 8014990:	1aff      	subgt	r7, r7, r3
 8014992:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8014994:	2b00      	cmp	r3, #0
 8014996:	dd16      	ble.n	80149c6 <_strtod_l+0x736>
 8014998:	4641      	mov	r1, r8
 801499a:	9805      	ldr	r0, [sp, #20]
 801499c:	461a      	mov	r2, r3
 801499e:	f7ff f9a5 	bl	8013cec <__pow5mult>
 80149a2:	4680      	mov	r8, r0
 80149a4:	2800      	cmp	r0, #0
 80149a6:	d0ba      	beq.n	801491e <_strtod_l+0x68e>
 80149a8:	4601      	mov	r1, r0
 80149aa:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80149ac:	9805      	ldr	r0, [sp, #20]
 80149ae:	f7ff f8f3 	bl	8013b98 <__multiply>
 80149b2:	900e      	str	r0, [sp, #56]	@ 0x38
 80149b4:	2800      	cmp	r0, #0
 80149b6:	f43f ae8a 	beq.w	80146ce <_strtod_l+0x43e>
 80149ba:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80149bc:	9805      	ldr	r0, [sp, #20]
 80149be:	f7fe ffd7 	bl	8013970 <_Bfree>
 80149c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80149c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80149c6:	2d00      	cmp	r5, #0
 80149c8:	dc1d      	bgt.n	8014a06 <_strtod_l+0x776>
 80149ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80149cc:	2b00      	cmp	r3, #0
 80149ce:	dd23      	ble.n	8014a18 <_strtod_l+0x788>
 80149d0:	4649      	mov	r1, r9
 80149d2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80149d4:	9805      	ldr	r0, [sp, #20]
 80149d6:	f7ff f989 	bl	8013cec <__pow5mult>
 80149da:	4681      	mov	r9, r0
 80149dc:	b9e0      	cbnz	r0, 8014a18 <_strtod_l+0x788>
 80149de:	f04f 0900 	mov.w	r9, #0
 80149e2:	e674      	b.n	80146ce <_strtod_l+0x43e>
 80149e4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80149e8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80149ec:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80149f0:	35e2      	adds	r5, #226	@ 0xe2
 80149f2:	fa01 f305 	lsl.w	r3, r1, r5
 80149f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80149f8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80149fa:	e7ba      	b.n	8014972 <_strtod_l+0x6e2>
 80149fc:	2300      	movs	r3, #0
 80149fe:	9310      	str	r3, [sp, #64]	@ 0x40
 8014a00:	2301      	movs	r3, #1
 8014a02:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014a04:	e7b5      	b.n	8014972 <_strtod_l+0x6e2>
 8014a06:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014a08:	9805      	ldr	r0, [sp, #20]
 8014a0a:	462a      	mov	r2, r5
 8014a0c:	f7ff f9c8 	bl	8013da0 <__lshift>
 8014a10:	901a      	str	r0, [sp, #104]	@ 0x68
 8014a12:	2800      	cmp	r0, #0
 8014a14:	d1d9      	bne.n	80149ca <_strtod_l+0x73a>
 8014a16:	e65a      	b.n	80146ce <_strtod_l+0x43e>
 8014a18:	2e00      	cmp	r6, #0
 8014a1a:	dd07      	ble.n	8014a2c <_strtod_l+0x79c>
 8014a1c:	4649      	mov	r1, r9
 8014a1e:	9805      	ldr	r0, [sp, #20]
 8014a20:	4632      	mov	r2, r6
 8014a22:	f7ff f9bd 	bl	8013da0 <__lshift>
 8014a26:	4681      	mov	r9, r0
 8014a28:	2800      	cmp	r0, #0
 8014a2a:	d0d8      	beq.n	80149de <_strtod_l+0x74e>
 8014a2c:	2f00      	cmp	r7, #0
 8014a2e:	dd08      	ble.n	8014a42 <_strtod_l+0x7b2>
 8014a30:	4641      	mov	r1, r8
 8014a32:	9805      	ldr	r0, [sp, #20]
 8014a34:	463a      	mov	r2, r7
 8014a36:	f7ff f9b3 	bl	8013da0 <__lshift>
 8014a3a:	4680      	mov	r8, r0
 8014a3c:	2800      	cmp	r0, #0
 8014a3e:	f43f ae46 	beq.w	80146ce <_strtod_l+0x43e>
 8014a42:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014a44:	9805      	ldr	r0, [sp, #20]
 8014a46:	464a      	mov	r2, r9
 8014a48:	f7ff fa32 	bl	8013eb0 <__mdiff>
 8014a4c:	4604      	mov	r4, r0
 8014a4e:	2800      	cmp	r0, #0
 8014a50:	f43f ae3d 	beq.w	80146ce <_strtod_l+0x43e>
 8014a54:	68c3      	ldr	r3, [r0, #12]
 8014a56:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014a58:	2300      	movs	r3, #0
 8014a5a:	60c3      	str	r3, [r0, #12]
 8014a5c:	4641      	mov	r1, r8
 8014a5e:	f7ff fa0b 	bl	8013e78 <__mcmp>
 8014a62:	2800      	cmp	r0, #0
 8014a64:	da46      	bge.n	8014af4 <_strtod_l+0x864>
 8014a66:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014a68:	ea53 030a 	orrs.w	r3, r3, sl
 8014a6c:	d16c      	bne.n	8014b48 <_strtod_l+0x8b8>
 8014a6e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014a72:	2b00      	cmp	r3, #0
 8014a74:	d168      	bne.n	8014b48 <_strtod_l+0x8b8>
 8014a76:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014a7a:	0d1b      	lsrs	r3, r3, #20
 8014a7c:	051b      	lsls	r3, r3, #20
 8014a7e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8014a82:	d961      	bls.n	8014b48 <_strtod_l+0x8b8>
 8014a84:	6963      	ldr	r3, [r4, #20]
 8014a86:	b913      	cbnz	r3, 8014a8e <_strtod_l+0x7fe>
 8014a88:	6923      	ldr	r3, [r4, #16]
 8014a8a:	2b01      	cmp	r3, #1
 8014a8c:	dd5c      	ble.n	8014b48 <_strtod_l+0x8b8>
 8014a8e:	4621      	mov	r1, r4
 8014a90:	2201      	movs	r2, #1
 8014a92:	9805      	ldr	r0, [sp, #20]
 8014a94:	f7ff f984 	bl	8013da0 <__lshift>
 8014a98:	4641      	mov	r1, r8
 8014a9a:	4604      	mov	r4, r0
 8014a9c:	f7ff f9ec 	bl	8013e78 <__mcmp>
 8014aa0:	2800      	cmp	r0, #0
 8014aa2:	dd51      	ble.n	8014b48 <_strtod_l+0x8b8>
 8014aa4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014aa8:	9a08      	ldr	r2, [sp, #32]
 8014aaa:	0d1b      	lsrs	r3, r3, #20
 8014aac:	051b      	lsls	r3, r3, #20
 8014aae:	2a00      	cmp	r2, #0
 8014ab0:	d06b      	beq.n	8014b8a <_strtod_l+0x8fa>
 8014ab2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8014ab6:	d868      	bhi.n	8014b8a <_strtod_l+0x8fa>
 8014ab8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8014abc:	f67f ae9d 	bls.w	80147fa <_strtod_l+0x56a>
 8014ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8014aec <_strtod_l+0x85c>)
 8014ac2:	4650      	mov	r0, sl
 8014ac4:	4659      	mov	r1, fp
 8014ac6:	2200      	movs	r2, #0
 8014ac8:	f7fc fa8e 	bl	8010fe8 <__aeabi_dmul>
 8014acc:	4b08      	ldr	r3, [pc, #32]	@ (8014af0 <_strtod_l+0x860>)
 8014ace:	400b      	ands	r3, r1
 8014ad0:	4682      	mov	sl, r0
 8014ad2:	468b      	mov	fp, r1
 8014ad4:	2b00      	cmp	r3, #0
 8014ad6:	f47f ae05 	bne.w	80146e4 <_strtod_l+0x454>
 8014ada:	9a05      	ldr	r2, [sp, #20]
 8014adc:	2322      	movs	r3, #34	@ 0x22
 8014ade:	6013      	str	r3, [r2, #0]
 8014ae0:	e600      	b.n	80146e4 <_strtod_l+0x454>
 8014ae2:	bf00      	nop
 8014ae4:	080173e0 	.word	0x080173e0
 8014ae8:	fffffc02 	.word	0xfffffc02
 8014aec:	39500000 	.word	0x39500000
 8014af0:	7ff00000 	.word	0x7ff00000
 8014af4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8014af8:	d165      	bne.n	8014bc6 <_strtod_l+0x936>
 8014afa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8014afc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014b00:	b35a      	cbz	r2, 8014b5a <_strtod_l+0x8ca>
 8014b02:	4a9f      	ldr	r2, [pc, #636]	@ (8014d80 <_strtod_l+0xaf0>)
 8014b04:	4293      	cmp	r3, r2
 8014b06:	d12b      	bne.n	8014b60 <_strtod_l+0x8d0>
 8014b08:	9b08      	ldr	r3, [sp, #32]
 8014b0a:	4651      	mov	r1, sl
 8014b0c:	b303      	cbz	r3, 8014b50 <_strtod_l+0x8c0>
 8014b0e:	4b9d      	ldr	r3, [pc, #628]	@ (8014d84 <_strtod_l+0xaf4>)
 8014b10:	465a      	mov	r2, fp
 8014b12:	4013      	ands	r3, r2
 8014b14:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8014b18:	f04f 32ff 	mov.w	r2, #4294967295
 8014b1c:	d81b      	bhi.n	8014b56 <_strtod_l+0x8c6>
 8014b1e:	0d1b      	lsrs	r3, r3, #20
 8014b20:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8014b24:	fa02 f303 	lsl.w	r3, r2, r3
 8014b28:	4299      	cmp	r1, r3
 8014b2a:	d119      	bne.n	8014b60 <_strtod_l+0x8d0>
 8014b2c:	4b96      	ldr	r3, [pc, #600]	@ (8014d88 <_strtod_l+0xaf8>)
 8014b2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014b30:	429a      	cmp	r2, r3
 8014b32:	d102      	bne.n	8014b3a <_strtod_l+0x8aa>
 8014b34:	3101      	adds	r1, #1
 8014b36:	f43f adca 	beq.w	80146ce <_strtod_l+0x43e>
 8014b3a:	4b92      	ldr	r3, [pc, #584]	@ (8014d84 <_strtod_l+0xaf4>)
 8014b3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014b3e:	401a      	ands	r2, r3
 8014b40:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8014b44:	f04f 0a00 	mov.w	sl, #0
 8014b48:	9b08      	ldr	r3, [sp, #32]
 8014b4a:	2b00      	cmp	r3, #0
 8014b4c:	d1b8      	bne.n	8014ac0 <_strtod_l+0x830>
 8014b4e:	e5c9      	b.n	80146e4 <_strtod_l+0x454>
 8014b50:	f04f 33ff 	mov.w	r3, #4294967295
 8014b54:	e7e8      	b.n	8014b28 <_strtod_l+0x898>
 8014b56:	4613      	mov	r3, r2
 8014b58:	e7e6      	b.n	8014b28 <_strtod_l+0x898>
 8014b5a:	ea53 030a 	orrs.w	r3, r3, sl
 8014b5e:	d0a1      	beq.n	8014aa4 <_strtod_l+0x814>
 8014b60:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014b62:	b1db      	cbz	r3, 8014b9c <_strtod_l+0x90c>
 8014b64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014b66:	4213      	tst	r3, r2
 8014b68:	d0ee      	beq.n	8014b48 <_strtod_l+0x8b8>
 8014b6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014b6c:	9a08      	ldr	r2, [sp, #32]
 8014b6e:	4650      	mov	r0, sl
 8014b70:	4659      	mov	r1, fp
 8014b72:	b1bb      	cbz	r3, 8014ba4 <_strtod_l+0x914>
 8014b74:	f7ff fb6e 	bl	8014254 <sulp>
 8014b78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014b7c:	ec53 2b10 	vmov	r2, r3, d0
 8014b80:	f7fc f87c 	bl	8010c7c <__adddf3>
 8014b84:	4682      	mov	sl, r0
 8014b86:	468b      	mov	fp, r1
 8014b88:	e7de      	b.n	8014b48 <_strtod_l+0x8b8>
 8014b8a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8014b8e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014b92:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014b96:	f04f 3aff 	mov.w	sl, #4294967295
 8014b9a:	e7d5      	b.n	8014b48 <_strtod_l+0x8b8>
 8014b9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014b9e:	ea13 0f0a 	tst.w	r3, sl
 8014ba2:	e7e1      	b.n	8014b68 <_strtod_l+0x8d8>
 8014ba4:	f7ff fb56 	bl	8014254 <sulp>
 8014ba8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014bac:	ec53 2b10 	vmov	r2, r3, d0
 8014bb0:	f7fc f862 	bl	8010c78 <__aeabi_dsub>
 8014bb4:	2200      	movs	r2, #0
 8014bb6:	2300      	movs	r3, #0
 8014bb8:	4682      	mov	sl, r0
 8014bba:	468b      	mov	fp, r1
 8014bbc:	f7fc fc7c 	bl	80114b8 <__aeabi_dcmpeq>
 8014bc0:	2800      	cmp	r0, #0
 8014bc2:	d0c1      	beq.n	8014b48 <_strtod_l+0x8b8>
 8014bc4:	e619      	b.n	80147fa <_strtod_l+0x56a>
 8014bc6:	4641      	mov	r1, r8
 8014bc8:	4620      	mov	r0, r4
 8014bca:	f7ff facd 	bl	8014168 <__ratio>
 8014bce:	ec57 6b10 	vmov	r6, r7, d0
 8014bd2:	2200      	movs	r2, #0
 8014bd4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8014bd8:	4630      	mov	r0, r6
 8014bda:	4639      	mov	r1, r7
 8014bdc:	f7fc fc80 	bl	80114e0 <__aeabi_dcmple>
 8014be0:	2800      	cmp	r0, #0
 8014be2:	d06f      	beq.n	8014cc4 <_strtod_l+0xa34>
 8014be4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014be6:	2b00      	cmp	r3, #0
 8014be8:	d17a      	bne.n	8014ce0 <_strtod_l+0xa50>
 8014bea:	f1ba 0f00 	cmp.w	sl, #0
 8014bee:	d158      	bne.n	8014ca2 <_strtod_l+0xa12>
 8014bf0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014bf2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014bf6:	2b00      	cmp	r3, #0
 8014bf8:	d15a      	bne.n	8014cb0 <_strtod_l+0xa20>
 8014bfa:	4b64      	ldr	r3, [pc, #400]	@ (8014d8c <_strtod_l+0xafc>)
 8014bfc:	2200      	movs	r2, #0
 8014bfe:	4630      	mov	r0, r6
 8014c00:	4639      	mov	r1, r7
 8014c02:	f7fc fc63 	bl	80114cc <__aeabi_dcmplt>
 8014c06:	2800      	cmp	r0, #0
 8014c08:	d159      	bne.n	8014cbe <_strtod_l+0xa2e>
 8014c0a:	4630      	mov	r0, r6
 8014c0c:	4639      	mov	r1, r7
 8014c0e:	4b60      	ldr	r3, [pc, #384]	@ (8014d90 <_strtod_l+0xb00>)
 8014c10:	2200      	movs	r2, #0
 8014c12:	f7fc f9e9 	bl	8010fe8 <__aeabi_dmul>
 8014c16:	4606      	mov	r6, r0
 8014c18:	460f      	mov	r7, r1
 8014c1a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8014c1e:	9606      	str	r6, [sp, #24]
 8014c20:	9307      	str	r3, [sp, #28]
 8014c22:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014c26:	4d57      	ldr	r5, [pc, #348]	@ (8014d84 <_strtod_l+0xaf4>)
 8014c28:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014c2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014c2e:	401d      	ands	r5, r3
 8014c30:	4b58      	ldr	r3, [pc, #352]	@ (8014d94 <_strtod_l+0xb04>)
 8014c32:	429d      	cmp	r5, r3
 8014c34:	f040 80b2 	bne.w	8014d9c <_strtod_l+0xb0c>
 8014c38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014c3a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8014c3e:	ec4b ab10 	vmov	d0, sl, fp
 8014c42:	f7ff f9c9 	bl	8013fd8 <__ulp>
 8014c46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014c4a:	ec51 0b10 	vmov	r0, r1, d0
 8014c4e:	f7fc f9cb 	bl	8010fe8 <__aeabi_dmul>
 8014c52:	4652      	mov	r2, sl
 8014c54:	465b      	mov	r3, fp
 8014c56:	f7fc f811 	bl	8010c7c <__adddf3>
 8014c5a:	460b      	mov	r3, r1
 8014c5c:	4949      	ldr	r1, [pc, #292]	@ (8014d84 <_strtod_l+0xaf4>)
 8014c5e:	4a4e      	ldr	r2, [pc, #312]	@ (8014d98 <_strtod_l+0xb08>)
 8014c60:	4019      	ands	r1, r3
 8014c62:	4291      	cmp	r1, r2
 8014c64:	4682      	mov	sl, r0
 8014c66:	d942      	bls.n	8014cee <_strtod_l+0xa5e>
 8014c68:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014c6a:	4b47      	ldr	r3, [pc, #284]	@ (8014d88 <_strtod_l+0xaf8>)
 8014c6c:	429a      	cmp	r2, r3
 8014c6e:	d103      	bne.n	8014c78 <_strtod_l+0x9e8>
 8014c70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014c72:	3301      	adds	r3, #1
 8014c74:	f43f ad2b 	beq.w	80146ce <_strtod_l+0x43e>
 8014c78:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8014d88 <_strtod_l+0xaf8>
 8014c7c:	f04f 3aff 	mov.w	sl, #4294967295
 8014c80:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014c82:	9805      	ldr	r0, [sp, #20]
 8014c84:	f7fe fe74 	bl	8013970 <_Bfree>
 8014c88:	9805      	ldr	r0, [sp, #20]
 8014c8a:	4649      	mov	r1, r9
 8014c8c:	f7fe fe70 	bl	8013970 <_Bfree>
 8014c90:	9805      	ldr	r0, [sp, #20]
 8014c92:	4641      	mov	r1, r8
 8014c94:	f7fe fe6c 	bl	8013970 <_Bfree>
 8014c98:	9805      	ldr	r0, [sp, #20]
 8014c9a:	4621      	mov	r1, r4
 8014c9c:	f7fe fe68 	bl	8013970 <_Bfree>
 8014ca0:	e618      	b.n	80148d4 <_strtod_l+0x644>
 8014ca2:	f1ba 0f01 	cmp.w	sl, #1
 8014ca6:	d103      	bne.n	8014cb0 <_strtod_l+0xa20>
 8014ca8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014caa:	2b00      	cmp	r3, #0
 8014cac:	f43f ada5 	beq.w	80147fa <_strtod_l+0x56a>
 8014cb0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8014d60 <_strtod_l+0xad0>
 8014cb4:	4f35      	ldr	r7, [pc, #212]	@ (8014d8c <_strtod_l+0xafc>)
 8014cb6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014cba:	2600      	movs	r6, #0
 8014cbc:	e7b1      	b.n	8014c22 <_strtod_l+0x992>
 8014cbe:	4f34      	ldr	r7, [pc, #208]	@ (8014d90 <_strtod_l+0xb00>)
 8014cc0:	2600      	movs	r6, #0
 8014cc2:	e7aa      	b.n	8014c1a <_strtod_l+0x98a>
 8014cc4:	4b32      	ldr	r3, [pc, #200]	@ (8014d90 <_strtod_l+0xb00>)
 8014cc6:	4630      	mov	r0, r6
 8014cc8:	4639      	mov	r1, r7
 8014cca:	2200      	movs	r2, #0
 8014ccc:	f7fc f98c 	bl	8010fe8 <__aeabi_dmul>
 8014cd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014cd2:	4606      	mov	r6, r0
 8014cd4:	460f      	mov	r7, r1
 8014cd6:	2b00      	cmp	r3, #0
 8014cd8:	d09f      	beq.n	8014c1a <_strtod_l+0x98a>
 8014cda:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8014cde:	e7a0      	b.n	8014c22 <_strtod_l+0x992>
 8014ce0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8014d68 <_strtod_l+0xad8>
 8014ce4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014ce8:	ec57 6b17 	vmov	r6, r7, d7
 8014cec:	e799      	b.n	8014c22 <_strtod_l+0x992>
 8014cee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8014cf2:	9b08      	ldr	r3, [sp, #32]
 8014cf4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8014cf8:	2b00      	cmp	r3, #0
 8014cfa:	d1c1      	bne.n	8014c80 <_strtod_l+0x9f0>
 8014cfc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014d00:	0d1b      	lsrs	r3, r3, #20
 8014d02:	051b      	lsls	r3, r3, #20
 8014d04:	429d      	cmp	r5, r3
 8014d06:	d1bb      	bne.n	8014c80 <_strtod_l+0x9f0>
 8014d08:	4630      	mov	r0, r6
 8014d0a:	4639      	mov	r1, r7
 8014d0c:	f7fc fccc 	bl	80116a8 <__aeabi_d2lz>
 8014d10:	f7fc f93c 	bl	8010f8c <__aeabi_l2d>
 8014d14:	4602      	mov	r2, r0
 8014d16:	460b      	mov	r3, r1
 8014d18:	4630      	mov	r0, r6
 8014d1a:	4639      	mov	r1, r7
 8014d1c:	f7fb ffac 	bl	8010c78 <__aeabi_dsub>
 8014d20:	460b      	mov	r3, r1
 8014d22:	4602      	mov	r2, r0
 8014d24:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8014d28:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8014d2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014d2e:	ea46 060a 	orr.w	r6, r6, sl
 8014d32:	431e      	orrs	r6, r3
 8014d34:	d06f      	beq.n	8014e16 <_strtod_l+0xb86>
 8014d36:	a30e      	add	r3, pc, #56	@ (adr r3, 8014d70 <_strtod_l+0xae0>)
 8014d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d3c:	f7fc fbc6 	bl	80114cc <__aeabi_dcmplt>
 8014d40:	2800      	cmp	r0, #0
 8014d42:	f47f accf 	bne.w	80146e4 <_strtod_l+0x454>
 8014d46:	a30c      	add	r3, pc, #48	@ (adr r3, 8014d78 <_strtod_l+0xae8>)
 8014d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014d50:	f7fc fbda 	bl	8011508 <__aeabi_dcmpgt>
 8014d54:	2800      	cmp	r0, #0
 8014d56:	d093      	beq.n	8014c80 <_strtod_l+0x9f0>
 8014d58:	e4c4      	b.n	80146e4 <_strtod_l+0x454>
 8014d5a:	bf00      	nop
 8014d5c:	f3af 8000 	nop.w
 8014d60:	00000000 	.word	0x00000000
 8014d64:	bff00000 	.word	0xbff00000
 8014d68:	00000000 	.word	0x00000000
 8014d6c:	3ff00000 	.word	0x3ff00000
 8014d70:	94a03595 	.word	0x94a03595
 8014d74:	3fdfffff 	.word	0x3fdfffff
 8014d78:	35afe535 	.word	0x35afe535
 8014d7c:	3fe00000 	.word	0x3fe00000
 8014d80:	000fffff 	.word	0x000fffff
 8014d84:	7ff00000 	.word	0x7ff00000
 8014d88:	7fefffff 	.word	0x7fefffff
 8014d8c:	3ff00000 	.word	0x3ff00000
 8014d90:	3fe00000 	.word	0x3fe00000
 8014d94:	7fe00000 	.word	0x7fe00000
 8014d98:	7c9fffff 	.word	0x7c9fffff
 8014d9c:	9b08      	ldr	r3, [sp, #32]
 8014d9e:	b323      	cbz	r3, 8014dea <_strtod_l+0xb5a>
 8014da0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8014da4:	d821      	bhi.n	8014dea <_strtod_l+0xb5a>
 8014da6:	a328      	add	r3, pc, #160	@ (adr r3, 8014e48 <_strtod_l+0xbb8>)
 8014da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dac:	4630      	mov	r0, r6
 8014dae:	4639      	mov	r1, r7
 8014db0:	f7fc fb96 	bl	80114e0 <__aeabi_dcmple>
 8014db4:	b1a0      	cbz	r0, 8014de0 <_strtod_l+0xb50>
 8014db6:	4639      	mov	r1, r7
 8014db8:	4630      	mov	r0, r6
 8014dba:	f7fc fbed 	bl	8011598 <__aeabi_d2uiz>
 8014dbe:	2801      	cmp	r0, #1
 8014dc0:	bf38      	it	cc
 8014dc2:	2001      	movcc	r0, #1
 8014dc4:	f7fc f896 	bl	8010ef4 <__aeabi_ui2d>
 8014dc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014dca:	4606      	mov	r6, r0
 8014dcc:	460f      	mov	r7, r1
 8014dce:	b9fb      	cbnz	r3, 8014e10 <_strtod_l+0xb80>
 8014dd0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014dd4:	9014      	str	r0, [sp, #80]	@ 0x50
 8014dd6:	9315      	str	r3, [sp, #84]	@ 0x54
 8014dd8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8014ddc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014de0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014de2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8014de6:	1b5b      	subs	r3, r3, r5
 8014de8:	9311      	str	r3, [sp, #68]	@ 0x44
 8014dea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8014dee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8014df2:	f7ff f8f1 	bl	8013fd8 <__ulp>
 8014df6:	4650      	mov	r0, sl
 8014df8:	ec53 2b10 	vmov	r2, r3, d0
 8014dfc:	4659      	mov	r1, fp
 8014dfe:	f7fc f8f3 	bl	8010fe8 <__aeabi_dmul>
 8014e02:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8014e06:	f7fb ff39 	bl	8010c7c <__adddf3>
 8014e0a:	4682      	mov	sl, r0
 8014e0c:	468b      	mov	fp, r1
 8014e0e:	e770      	b.n	8014cf2 <_strtod_l+0xa62>
 8014e10:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8014e14:	e7e0      	b.n	8014dd8 <_strtod_l+0xb48>
 8014e16:	a30e      	add	r3, pc, #56	@ (adr r3, 8014e50 <_strtod_l+0xbc0>)
 8014e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e1c:	f7fc fb56 	bl	80114cc <__aeabi_dcmplt>
 8014e20:	e798      	b.n	8014d54 <_strtod_l+0xac4>
 8014e22:	2300      	movs	r3, #0
 8014e24:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014e26:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8014e28:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014e2a:	6013      	str	r3, [r2, #0]
 8014e2c:	f7ff ba6d 	b.w	801430a <_strtod_l+0x7a>
 8014e30:	2a65      	cmp	r2, #101	@ 0x65
 8014e32:	f43f ab66 	beq.w	8014502 <_strtod_l+0x272>
 8014e36:	2a45      	cmp	r2, #69	@ 0x45
 8014e38:	f43f ab63 	beq.w	8014502 <_strtod_l+0x272>
 8014e3c:	2301      	movs	r3, #1
 8014e3e:	f7ff bb9e 	b.w	801457e <_strtod_l+0x2ee>
 8014e42:	bf00      	nop
 8014e44:	f3af 8000 	nop.w
 8014e48:	ffc00000 	.word	0xffc00000
 8014e4c:	41dfffff 	.word	0x41dfffff
 8014e50:	94a03595 	.word	0x94a03595
 8014e54:	3fcfffff 	.word	0x3fcfffff

08014e58 <_strtod_r>:
 8014e58:	4b01      	ldr	r3, [pc, #4]	@ (8014e60 <_strtod_r+0x8>)
 8014e5a:	f7ff ba19 	b.w	8014290 <_strtod_l>
 8014e5e:	bf00      	nop
 8014e60:	20000070 	.word	0x20000070

08014e64 <_strtol_l.constprop.0>:
 8014e64:	2b24      	cmp	r3, #36	@ 0x24
 8014e66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014e6a:	4686      	mov	lr, r0
 8014e6c:	4690      	mov	r8, r2
 8014e6e:	d801      	bhi.n	8014e74 <_strtol_l.constprop.0+0x10>
 8014e70:	2b01      	cmp	r3, #1
 8014e72:	d106      	bne.n	8014e82 <_strtol_l.constprop.0+0x1e>
 8014e74:	f7fd fdba 	bl	80129ec <__errno>
 8014e78:	2316      	movs	r3, #22
 8014e7a:	6003      	str	r3, [r0, #0]
 8014e7c:	2000      	movs	r0, #0
 8014e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014e82:	4834      	ldr	r0, [pc, #208]	@ (8014f54 <_strtol_l.constprop.0+0xf0>)
 8014e84:	460d      	mov	r5, r1
 8014e86:	462a      	mov	r2, r5
 8014e88:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014e8c:	5d06      	ldrb	r6, [r0, r4]
 8014e8e:	f016 0608 	ands.w	r6, r6, #8
 8014e92:	d1f8      	bne.n	8014e86 <_strtol_l.constprop.0+0x22>
 8014e94:	2c2d      	cmp	r4, #45	@ 0x2d
 8014e96:	d12d      	bne.n	8014ef4 <_strtol_l.constprop.0+0x90>
 8014e98:	782c      	ldrb	r4, [r5, #0]
 8014e9a:	2601      	movs	r6, #1
 8014e9c:	1c95      	adds	r5, r2, #2
 8014e9e:	f033 0210 	bics.w	r2, r3, #16
 8014ea2:	d109      	bne.n	8014eb8 <_strtol_l.constprop.0+0x54>
 8014ea4:	2c30      	cmp	r4, #48	@ 0x30
 8014ea6:	d12a      	bne.n	8014efe <_strtol_l.constprop.0+0x9a>
 8014ea8:	782a      	ldrb	r2, [r5, #0]
 8014eaa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8014eae:	2a58      	cmp	r2, #88	@ 0x58
 8014eb0:	d125      	bne.n	8014efe <_strtol_l.constprop.0+0x9a>
 8014eb2:	786c      	ldrb	r4, [r5, #1]
 8014eb4:	2310      	movs	r3, #16
 8014eb6:	3502      	adds	r5, #2
 8014eb8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8014ebc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8014ec0:	2200      	movs	r2, #0
 8014ec2:	fbbc f9f3 	udiv	r9, ip, r3
 8014ec6:	4610      	mov	r0, r2
 8014ec8:	fb03 ca19 	mls	sl, r3, r9, ip
 8014ecc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8014ed0:	2f09      	cmp	r7, #9
 8014ed2:	d81b      	bhi.n	8014f0c <_strtol_l.constprop.0+0xa8>
 8014ed4:	463c      	mov	r4, r7
 8014ed6:	42a3      	cmp	r3, r4
 8014ed8:	dd27      	ble.n	8014f2a <_strtol_l.constprop.0+0xc6>
 8014eda:	1c57      	adds	r7, r2, #1
 8014edc:	d007      	beq.n	8014eee <_strtol_l.constprop.0+0x8a>
 8014ede:	4581      	cmp	r9, r0
 8014ee0:	d320      	bcc.n	8014f24 <_strtol_l.constprop.0+0xc0>
 8014ee2:	d101      	bne.n	8014ee8 <_strtol_l.constprop.0+0x84>
 8014ee4:	45a2      	cmp	sl, r4
 8014ee6:	db1d      	blt.n	8014f24 <_strtol_l.constprop.0+0xc0>
 8014ee8:	fb00 4003 	mla	r0, r0, r3, r4
 8014eec:	2201      	movs	r2, #1
 8014eee:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014ef2:	e7eb      	b.n	8014ecc <_strtol_l.constprop.0+0x68>
 8014ef4:	2c2b      	cmp	r4, #43	@ 0x2b
 8014ef6:	bf04      	itt	eq
 8014ef8:	782c      	ldrbeq	r4, [r5, #0]
 8014efa:	1c95      	addeq	r5, r2, #2
 8014efc:	e7cf      	b.n	8014e9e <_strtol_l.constprop.0+0x3a>
 8014efe:	2b00      	cmp	r3, #0
 8014f00:	d1da      	bne.n	8014eb8 <_strtol_l.constprop.0+0x54>
 8014f02:	2c30      	cmp	r4, #48	@ 0x30
 8014f04:	bf0c      	ite	eq
 8014f06:	2308      	moveq	r3, #8
 8014f08:	230a      	movne	r3, #10
 8014f0a:	e7d5      	b.n	8014eb8 <_strtol_l.constprop.0+0x54>
 8014f0c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8014f10:	2f19      	cmp	r7, #25
 8014f12:	d801      	bhi.n	8014f18 <_strtol_l.constprop.0+0xb4>
 8014f14:	3c37      	subs	r4, #55	@ 0x37
 8014f16:	e7de      	b.n	8014ed6 <_strtol_l.constprop.0+0x72>
 8014f18:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8014f1c:	2f19      	cmp	r7, #25
 8014f1e:	d804      	bhi.n	8014f2a <_strtol_l.constprop.0+0xc6>
 8014f20:	3c57      	subs	r4, #87	@ 0x57
 8014f22:	e7d8      	b.n	8014ed6 <_strtol_l.constprop.0+0x72>
 8014f24:	f04f 32ff 	mov.w	r2, #4294967295
 8014f28:	e7e1      	b.n	8014eee <_strtol_l.constprop.0+0x8a>
 8014f2a:	1c53      	adds	r3, r2, #1
 8014f2c:	d108      	bne.n	8014f40 <_strtol_l.constprop.0+0xdc>
 8014f2e:	2322      	movs	r3, #34	@ 0x22
 8014f30:	f8ce 3000 	str.w	r3, [lr]
 8014f34:	4660      	mov	r0, ip
 8014f36:	f1b8 0f00 	cmp.w	r8, #0
 8014f3a:	d0a0      	beq.n	8014e7e <_strtol_l.constprop.0+0x1a>
 8014f3c:	1e69      	subs	r1, r5, #1
 8014f3e:	e006      	b.n	8014f4e <_strtol_l.constprop.0+0xea>
 8014f40:	b106      	cbz	r6, 8014f44 <_strtol_l.constprop.0+0xe0>
 8014f42:	4240      	negs	r0, r0
 8014f44:	f1b8 0f00 	cmp.w	r8, #0
 8014f48:	d099      	beq.n	8014e7e <_strtol_l.constprop.0+0x1a>
 8014f4a:	2a00      	cmp	r2, #0
 8014f4c:	d1f6      	bne.n	8014f3c <_strtol_l.constprop.0+0xd8>
 8014f4e:	f8c8 1000 	str.w	r1, [r8]
 8014f52:	e794      	b.n	8014e7e <_strtol_l.constprop.0+0x1a>
 8014f54:	08017409 	.word	0x08017409

08014f58 <_strtol_r>:
 8014f58:	f7ff bf84 	b.w	8014e64 <_strtol_l.constprop.0>

08014f5c <__ssputs_r>:
 8014f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014f60:	688e      	ldr	r6, [r1, #8]
 8014f62:	461f      	mov	r7, r3
 8014f64:	42be      	cmp	r6, r7
 8014f66:	680b      	ldr	r3, [r1, #0]
 8014f68:	4682      	mov	sl, r0
 8014f6a:	460c      	mov	r4, r1
 8014f6c:	4690      	mov	r8, r2
 8014f6e:	d82d      	bhi.n	8014fcc <__ssputs_r+0x70>
 8014f70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014f74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014f78:	d026      	beq.n	8014fc8 <__ssputs_r+0x6c>
 8014f7a:	6965      	ldr	r5, [r4, #20]
 8014f7c:	6909      	ldr	r1, [r1, #16]
 8014f7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014f82:	eba3 0901 	sub.w	r9, r3, r1
 8014f86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014f8a:	1c7b      	adds	r3, r7, #1
 8014f8c:	444b      	add	r3, r9
 8014f8e:	106d      	asrs	r5, r5, #1
 8014f90:	429d      	cmp	r5, r3
 8014f92:	bf38      	it	cc
 8014f94:	461d      	movcc	r5, r3
 8014f96:	0553      	lsls	r3, r2, #21
 8014f98:	d527      	bpl.n	8014fea <__ssputs_r+0x8e>
 8014f9a:	4629      	mov	r1, r5
 8014f9c:	f7fe fc1c 	bl	80137d8 <_malloc_r>
 8014fa0:	4606      	mov	r6, r0
 8014fa2:	b360      	cbz	r0, 8014ffe <__ssputs_r+0xa2>
 8014fa4:	6921      	ldr	r1, [r4, #16]
 8014fa6:	464a      	mov	r2, r9
 8014fa8:	f000 fa18 	bl	80153dc <memcpy>
 8014fac:	89a3      	ldrh	r3, [r4, #12]
 8014fae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014fb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014fb6:	81a3      	strh	r3, [r4, #12]
 8014fb8:	6126      	str	r6, [r4, #16]
 8014fba:	6165      	str	r5, [r4, #20]
 8014fbc:	444e      	add	r6, r9
 8014fbe:	eba5 0509 	sub.w	r5, r5, r9
 8014fc2:	6026      	str	r6, [r4, #0]
 8014fc4:	60a5      	str	r5, [r4, #8]
 8014fc6:	463e      	mov	r6, r7
 8014fc8:	42be      	cmp	r6, r7
 8014fca:	d900      	bls.n	8014fce <__ssputs_r+0x72>
 8014fcc:	463e      	mov	r6, r7
 8014fce:	6820      	ldr	r0, [r4, #0]
 8014fd0:	4632      	mov	r2, r6
 8014fd2:	4641      	mov	r1, r8
 8014fd4:	f000 f9c6 	bl	8015364 <memmove>
 8014fd8:	68a3      	ldr	r3, [r4, #8]
 8014fda:	1b9b      	subs	r3, r3, r6
 8014fdc:	60a3      	str	r3, [r4, #8]
 8014fde:	6823      	ldr	r3, [r4, #0]
 8014fe0:	4433      	add	r3, r6
 8014fe2:	6023      	str	r3, [r4, #0]
 8014fe4:	2000      	movs	r0, #0
 8014fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014fea:	462a      	mov	r2, r5
 8014fec:	f000 fd89 	bl	8015b02 <_realloc_r>
 8014ff0:	4606      	mov	r6, r0
 8014ff2:	2800      	cmp	r0, #0
 8014ff4:	d1e0      	bne.n	8014fb8 <__ssputs_r+0x5c>
 8014ff6:	6921      	ldr	r1, [r4, #16]
 8014ff8:	4650      	mov	r0, sl
 8014ffa:	f7fe fb79 	bl	80136f0 <_free_r>
 8014ffe:	230c      	movs	r3, #12
 8015000:	f8ca 3000 	str.w	r3, [sl]
 8015004:	89a3      	ldrh	r3, [r4, #12]
 8015006:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801500a:	81a3      	strh	r3, [r4, #12]
 801500c:	f04f 30ff 	mov.w	r0, #4294967295
 8015010:	e7e9      	b.n	8014fe6 <__ssputs_r+0x8a>
	...

08015014 <_svfiprintf_r>:
 8015014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015018:	4698      	mov	r8, r3
 801501a:	898b      	ldrh	r3, [r1, #12]
 801501c:	061b      	lsls	r3, r3, #24
 801501e:	b09d      	sub	sp, #116	@ 0x74
 8015020:	4607      	mov	r7, r0
 8015022:	460d      	mov	r5, r1
 8015024:	4614      	mov	r4, r2
 8015026:	d510      	bpl.n	801504a <_svfiprintf_r+0x36>
 8015028:	690b      	ldr	r3, [r1, #16]
 801502a:	b973      	cbnz	r3, 801504a <_svfiprintf_r+0x36>
 801502c:	2140      	movs	r1, #64	@ 0x40
 801502e:	f7fe fbd3 	bl	80137d8 <_malloc_r>
 8015032:	6028      	str	r0, [r5, #0]
 8015034:	6128      	str	r0, [r5, #16]
 8015036:	b930      	cbnz	r0, 8015046 <_svfiprintf_r+0x32>
 8015038:	230c      	movs	r3, #12
 801503a:	603b      	str	r3, [r7, #0]
 801503c:	f04f 30ff 	mov.w	r0, #4294967295
 8015040:	b01d      	add	sp, #116	@ 0x74
 8015042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015046:	2340      	movs	r3, #64	@ 0x40
 8015048:	616b      	str	r3, [r5, #20]
 801504a:	2300      	movs	r3, #0
 801504c:	9309      	str	r3, [sp, #36]	@ 0x24
 801504e:	2320      	movs	r3, #32
 8015050:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015054:	f8cd 800c 	str.w	r8, [sp, #12]
 8015058:	2330      	movs	r3, #48	@ 0x30
 801505a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80151f8 <_svfiprintf_r+0x1e4>
 801505e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015062:	f04f 0901 	mov.w	r9, #1
 8015066:	4623      	mov	r3, r4
 8015068:	469a      	mov	sl, r3
 801506a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801506e:	b10a      	cbz	r2, 8015074 <_svfiprintf_r+0x60>
 8015070:	2a25      	cmp	r2, #37	@ 0x25
 8015072:	d1f9      	bne.n	8015068 <_svfiprintf_r+0x54>
 8015074:	ebba 0b04 	subs.w	fp, sl, r4
 8015078:	d00b      	beq.n	8015092 <_svfiprintf_r+0x7e>
 801507a:	465b      	mov	r3, fp
 801507c:	4622      	mov	r2, r4
 801507e:	4629      	mov	r1, r5
 8015080:	4638      	mov	r0, r7
 8015082:	f7ff ff6b 	bl	8014f5c <__ssputs_r>
 8015086:	3001      	adds	r0, #1
 8015088:	f000 80a7 	beq.w	80151da <_svfiprintf_r+0x1c6>
 801508c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801508e:	445a      	add	r2, fp
 8015090:	9209      	str	r2, [sp, #36]	@ 0x24
 8015092:	f89a 3000 	ldrb.w	r3, [sl]
 8015096:	2b00      	cmp	r3, #0
 8015098:	f000 809f 	beq.w	80151da <_svfiprintf_r+0x1c6>
 801509c:	2300      	movs	r3, #0
 801509e:	f04f 32ff 	mov.w	r2, #4294967295
 80150a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80150a6:	f10a 0a01 	add.w	sl, sl, #1
 80150aa:	9304      	str	r3, [sp, #16]
 80150ac:	9307      	str	r3, [sp, #28]
 80150ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80150b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80150b4:	4654      	mov	r4, sl
 80150b6:	2205      	movs	r2, #5
 80150b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80150bc:	484e      	ldr	r0, [pc, #312]	@ (80151f8 <_svfiprintf_r+0x1e4>)
 80150be:	f7fb fd7f 	bl	8010bc0 <memchr>
 80150c2:	9a04      	ldr	r2, [sp, #16]
 80150c4:	b9d8      	cbnz	r0, 80150fe <_svfiprintf_r+0xea>
 80150c6:	06d0      	lsls	r0, r2, #27
 80150c8:	bf44      	itt	mi
 80150ca:	2320      	movmi	r3, #32
 80150cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80150d0:	0711      	lsls	r1, r2, #28
 80150d2:	bf44      	itt	mi
 80150d4:	232b      	movmi	r3, #43	@ 0x2b
 80150d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80150da:	f89a 3000 	ldrb.w	r3, [sl]
 80150de:	2b2a      	cmp	r3, #42	@ 0x2a
 80150e0:	d015      	beq.n	801510e <_svfiprintf_r+0xfa>
 80150e2:	9a07      	ldr	r2, [sp, #28]
 80150e4:	4654      	mov	r4, sl
 80150e6:	2000      	movs	r0, #0
 80150e8:	f04f 0c0a 	mov.w	ip, #10
 80150ec:	4621      	mov	r1, r4
 80150ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80150f2:	3b30      	subs	r3, #48	@ 0x30
 80150f4:	2b09      	cmp	r3, #9
 80150f6:	d94b      	bls.n	8015190 <_svfiprintf_r+0x17c>
 80150f8:	b1b0      	cbz	r0, 8015128 <_svfiprintf_r+0x114>
 80150fa:	9207      	str	r2, [sp, #28]
 80150fc:	e014      	b.n	8015128 <_svfiprintf_r+0x114>
 80150fe:	eba0 0308 	sub.w	r3, r0, r8
 8015102:	fa09 f303 	lsl.w	r3, r9, r3
 8015106:	4313      	orrs	r3, r2
 8015108:	9304      	str	r3, [sp, #16]
 801510a:	46a2      	mov	sl, r4
 801510c:	e7d2      	b.n	80150b4 <_svfiprintf_r+0xa0>
 801510e:	9b03      	ldr	r3, [sp, #12]
 8015110:	1d19      	adds	r1, r3, #4
 8015112:	681b      	ldr	r3, [r3, #0]
 8015114:	9103      	str	r1, [sp, #12]
 8015116:	2b00      	cmp	r3, #0
 8015118:	bfbb      	ittet	lt
 801511a:	425b      	neglt	r3, r3
 801511c:	f042 0202 	orrlt.w	r2, r2, #2
 8015120:	9307      	strge	r3, [sp, #28]
 8015122:	9307      	strlt	r3, [sp, #28]
 8015124:	bfb8      	it	lt
 8015126:	9204      	strlt	r2, [sp, #16]
 8015128:	7823      	ldrb	r3, [r4, #0]
 801512a:	2b2e      	cmp	r3, #46	@ 0x2e
 801512c:	d10a      	bne.n	8015144 <_svfiprintf_r+0x130>
 801512e:	7863      	ldrb	r3, [r4, #1]
 8015130:	2b2a      	cmp	r3, #42	@ 0x2a
 8015132:	d132      	bne.n	801519a <_svfiprintf_r+0x186>
 8015134:	9b03      	ldr	r3, [sp, #12]
 8015136:	1d1a      	adds	r2, r3, #4
 8015138:	681b      	ldr	r3, [r3, #0]
 801513a:	9203      	str	r2, [sp, #12]
 801513c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015140:	3402      	adds	r4, #2
 8015142:	9305      	str	r3, [sp, #20]
 8015144:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015208 <_svfiprintf_r+0x1f4>
 8015148:	7821      	ldrb	r1, [r4, #0]
 801514a:	2203      	movs	r2, #3
 801514c:	4650      	mov	r0, sl
 801514e:	f7fb fd37 	bl	8010bc0 <memchr>
 8015152:	b138      	cbz	r0, 8015164 <_svfiprintf_r+0x150>
 8015154:	9b04      	ldr	r3, [sp, #16]
 8015156:	eba0 000a 	sub.w	r0, r0, sl
 801515a:	2240      	movs	r2, #64	@ 0x40
 801515c:	4082      	lsls	r2, r0
 801515e:	4313      	orrs	r3, r2
 8015160:	3401      	adds	r4, #1
 8015162:	9304      	str	r3, [sp, #16]
 8015164:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015168:	4824      	ldr	r0, [pc, #144]	@ (80151fc <_svfiprintf_r+0x1e8>)
 801516a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801516e:	2206      	movs	r2, #6
 8015170:	f7fb fd26 	bl	8010bc0 <memchr>
 8015174:	2800      	cmp	r0, #0
 8015176:	d036      	beq.n	80151e6 <_svfiprintf_r+0x1d2>
 8015178:	4b21      	ldr	r3, [pc, #132]	@ (8015200 <_svfiprintf_r+0x1ec>)
 801517a:	bb1b      	cbnz	r3, 80151c4 <_svfiprintf_r+0x1b0>
 801517c:	9b03      	ldr	r3, [sp, #12]
 801517e:	3307      	adds	r3, #7
 8015180:	f023 0307 	bic.w	r3, r3, #7
 8015184:	3308      	adds	r3, #8
 8015186:	9303      	str	r3, [sp, #12]
 8015188:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801518a:	4433      	add	r3, r6
 801518c:	9309      	str	r3, [sp, #36]	@ 0x24
 801518e:	e76a      	b.n	8015066 <_svfiprintf_r+0x52>
 8015190:	fb0c 3202 	mla	r2, ip, r2, r3
 8015194:	460c      	mov	r4, r1
 8015196:	2001      	movs	r0, #1
 8015198:	e7a8      	b.n	80150ec <_svfiprintf_r+0xd8>
 801519a:	2300      	movs	r3, #0
 801519c:	3401      	adds	r4, #1
 801519e:	9305      	str	r3, [sp, #20]
 80151a0:	4619      	mov	r1, r3
 80151a2:	f04f 0c0a 	mov.w	ip, #10
 80151a6:	4620      	mov	r0, r4
 80151a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80151ac:	3a30      	subs	r2, #48	@ 0x30
 80151ae:	2a09      	cmp	r2, #9
 80151b0:	d903      	bls.n	80151ba <_svfiprintf_r+0x1a6>
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d0c6      	beq.n	8015144 <_svfiprintf_r+0x130>
 80151b6:	9105      	str	r1, [sp, #20]
 80151b8:	e7c4      	b.n	8015144 <_svfiprintf_r+0x130>
 80151ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80151be:	4604      	mov	r4, r0
 80151c0:	2301      	movs	r3, #1
 80151c2:	e7f0      	b.n	80151a6 <_svfiprintf_r+0x192>
 80151c4:	ab03      	add	r3, sp, #12
 80151c6:	9300      	str	r3, [sp, #0]
 80151c8:	462a      	mov	r2, r5
 80151ca:	4b0e      	ldr	r3, [pc, #56]	@ (8015204 <_svfiprintf_r+0x1f0>)
 80151cc:	a904      	add	r1, sp, #16
 80151ce:	4638      	mov	r0, r7
 80151d0:	f7fc fcc8 	bl	8011b64 <_printf_float>
 80151d4:	1c42      	adds	r2, r0, #1
 80151d6:	4606      	mov	r6, r0
 80151d8:	d1d6      	bne.n	8015188 <_svfiprintf_r+0x174>
 80151da:	89ab      	ldrh	r3, [r5, #12]
 80151dc:	065b      	lsls	r3, r3, #25
 80151de:	f53f af2d 	bmi.w	801503c <_svfiprintf_r+0x28>
 80151e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80151e4:	e72c      	b.n	8015040 <_svfiprintf_r+0x2c>
 80151e6:	ab03      	add	r3, sp, #12
 80151e8:	9300      	str	r3, [sp, #0]
 80151ea:	462a      	mov	r2, r5
 80151ec:	4b05      	ldr	r3, [pc, #20]	@ (8015204 <_svfiprintf_r+0x1f0>)
 80151ee:	a904      	add	r1, sp, #16
 80151f0:	4638      	mov	r0, r7
 80151f2:	f7fc ff4f 	bl	8012094 <_printf_i>
 80151f6:	e7ed      	b.n	80151d4 <_svfiprintf_r+0x1c0>
 80151f8:	08017509 	.word	0x08017509
 80151fc:	08017513 	.word	0x08017513
 8015200:	08011b65 	.word	0x08011b65
 8015204:	08014f5d 	.word	0x08014f5d
 8015208:	0801750f 	.word	0x0801750f

0801520c <__sflush_r>:
 801520c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015214:	0716      	lsls	r6, r2, #28
 8015216:	4605      	mov	r5, r0
 8015218:	460c      	mov	r4, r1
 801521a:	d454      	bmi.n	80152c6 <__sflush_r+0xba>
 801521c:	684b      	ldr	r3, [r1, #4]
 801521e:	2b00      	cmp	r3, #0
 8015220:	dc02      	bgt.n	8015228 <__sflush_r+0x1c>
 8015222:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015224:	2b00      	cmp	r3, #0
 8015226:	dd48      	ble.n	80152ba <__sflush_r+0xae>
 8015228:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801522a:	2e00      	cmp	r6, #0
 801522c:	d045      	beq.n	80152ba <__sflush_r+0xae>
 801522e:	2300      	movs	r3, #0
 8015230:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015234:	682f      	ldr	r7, [r5, #0]
 8015236:	6a21      	ldr	r1, [r4, #32]
 8015238:	602b      	str	r3, [r5, #0]
 801523a:	d030      	beq.n	801529e <__sflush_r+0x92>
 801523c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801523e:	89a3      	ldrh	r3, [r4, #12]
 8015240:	0759      	lsls	r1, r3, #29
 8015242:	d505      	bpl.n	8015250 <__sflush_r+0x44>
 8015244:	6863      	ldr	r3, [r4, #4]
 8015246:	1ad2      	subs	r2, r2, r3
 8015248:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801524a:	b10b      	cbz	r3, 8015250 <__sflush_r+0x44>
 801524c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801524e:	1ad2      	subs	r2, r2, r3
 8015250:	2300      	movs	r3, #0
 8015252:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015254:	6a21      	ldr	r1, [r4, #32]
 8015256:	4628      	mov	r0, r5
 8015258:	47b0      	blx	r6
 801525a:	1c43      	adds	r3, r0, #1
 801525c:	89a3      	ldrh	r3, [r4, #12]
 801525e:	d106      	bne.n	801526e <__sflush_r+0x62>
 8015260:	6829      	ldr	r1, [r5, #0]
 8015262:	291d      	cmp	r1, #29
 8015264:	d82b      	bhi.n	80152be <__sflush_r+0xb2>
 8015266:	4a2a      	ldr	r2, [pc, #168]	@ (8015310 <__sflush_r+0x104>)
 8015268:	410a      	asrs	r2, r1
 801526a:	07d6      	lsls	r6, r2, #31
 801526c:	d427      	bmi.n	80152be <__sflush_r+0xb2>
 801526e:	2200      	movs	r2, #0
 8015270:	6062      	str	r2, [r4, #4]
 8015272:	04d9      	lsls	r1, r3, #19
 8015274:	6922      	ldr	r2, [r4, #16]
 8015276:	6022      	str	r2, [r4, #0]
 8015278:	d504      	bpl.n	8015284 <__sflush_r+0x78>
 801527a:	1c42      	adds	r2, r0, #1
 801527c:	d101      	bne.n	8015282 <__sflush_r+0x76>
 801527e:	682b      	ldr	r3, [r5, #0]
 8015280:	b903      	cbnz	r3, 8015284 <__sflush_r+0x78>
 8015282:	6560      	str	r0, [r4, #84]	@ 0x54
 8015284:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015286:	602f      	str	r7, [r5, #0]
 8015288:	b1b9      	cbz	r1, 80152ba <__sflush_r+0xae>
 801528a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801528e:	4299      	cmp	r1, r3
 8015290:	d002      	beq.n	8015298 <__sflush_r+0x8c>
 8015292:	4628      	mov	r0, r5
 8015294:	f7fe fa2c 	bl	80136f0 <_free_r>
 8015298:	2300      	movs	r3, #0
 801529a:	6363      	str	r3, [r4, #52]	@ 0x34
 801529c:	e00d      	b.n	80152ba <__sflush_r+0xae>
 801529e:	2301      	movs	r3, #1
 80152a0:	4628      	mov	r0, r5
 80152a2:	47b0      	blx	r6
 80152a4:	4602      	mov	r2, r0
 80152a6:	1c50      	adds	r0, r2, #1
 80152a8:	d1c9      	bne.n	801523e <__sflush_r+0x32>
 80152aa:	682b      	ldr	r3, [r5, #0]
 80152ac:	2b00      	cmp	r3, #0
 80152ae:	d0c6      	beq.n	801523e <__sflush_r+0x32>
 80152b0:	2b1d      	cmp	r3, #29
 80152b2:	d001      	beq.n	80152b8 <__sflush_r+0xac>
 80152b4:	2b16      	cmp	r3, #22
 80152b6:	d11e      	bne.n	80152f6 <__sflush_r+0xea>
 80152b8:	602f      	str	r7, [r5, #0]
 80152ba:	2000      	movs	r0, #0
 80152bc:	e022      	b.n	8015304 <__sflush_r+0xf8>
 80152be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80152c2:	b21b      	sxth	r3, r3
 80152c4:	e01b      	b.n	80152fe <__sflush_r+0xf2>
 80152c6:	690f      	ldr	r7, [r1, #16]
 80152c8:	2f00      	cmp	r7, #0
 80152ca:	d0f6      	beq.n	80152ba <__sflush_r+0xae>
 80152cc:	0793      	lsls	r3, r2, #30
 80152ce:	680e      	ldr	r6, [r1, #0]
 80152d0:	bf08      	it	eq
 80152d2:	694b      	ldreq	r3, [r1, #20]
 80152d4:	600f      	str	r7, [r1, #0]
 80152d6:	bf18      	it	ne
 80152d8:	2300      	movne	r3, #0
 80152da:	eba6 0807 	sub.w	r8, r6, r7
 80152de:	608b      	str	r3, [r1, #8]
 80152e0:	f1b8 0f00 	cmp.w	r8, #0
 80152e4:	dde9      	ble.n	80152ba <__sflush_r+0xae>
 80152e6:	6a21      	ldr	r1, [r4, #32]
 80152e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80152ea:	4643      	mov	r3, r8
 80152ec:	463a      	mov	r2, r7
 80152ee:	4628      	mov	r0, r5
 80152f0:	47b0      	blx	r6
 80152f2:	2800      	cmp	r0, #0
 80152f4:	dc08      	bgt.n	8015308 <__sflush_r+0xfc>
 80152f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80152fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80152fe:	81a3      	strh	r3, [r4, #12]
 8015300:	f04f 30ff 	mov.w	r0, #4294967295
 8015304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015308:	4407      	add	r7, r0
 801530a:	eba8 0800 	sub.w	r8, r8, r0
 801530e:	e7e7      	b.n	80152e0 <__sflush_r+0xd4>
 8015310:	dfbffffe 	.word	0xdfbffffe

08015314 <_fflush_r>:
 8015314:	b538      	push	{r3, r4, r5, lr}
 8015316:	690b      	ldr	r3, [r1, #16]
 8015318:	4605      	mov	r5, r0
 801531a:	460c      	mov	r4, r1
 801531c:	b913      	cbnz	r3, 8015324 <_fflush_r+0x10>
 801531e:	2500      	movs	r5, #0
 8015320:	4628      	mov	r0, r5
 8015322:	bd38      	pop	{r3, r4, r5, pc}
 8015324:	b118      	cbz	r0, 801532e <_fflush_r+0x1a>
 8015326:	6a03      	ldr	r3, [r0, #32]
 8015328:	b90b      	cbnz	r3, 801532e <_fflush_r+0x1a>
 801532a:	f7fd fa73 	bl	8012814 <__sinit>
 801532e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015332:	2b00      	cmp	r3, #0
 8015334:	d0f3      	beq.n	801531e <_fflush_r+0xa>
 8015336:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015338:	07d0      	lsls	r0, r2, #31
 801533a:	d404      	bmi.n	8015346 <_fflush_r+0x32>
 801533c:	0599      	lsls	r1, r3, #22
 801533e:	d402      	bmi.n	8015346 <_fflush_r+0x32>
 8015340:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015342:	f7fd fb7e 	bl	8012a42 <__retarget_lock_acquire_recursive>
 8015346:	4628      	mov	r0, r5
 8015348:	4621      	mov	r1, r4
 801534a:	f7ff ff5f 	bl	801520c <__sflush_r>
 801534e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015350:	07da      	lsls	r2, r3, #31
 8015352:	4605      	mov	r5, r0
 8015354:	d4e4      	bmi.n	8015320 <_fflush_r+0xc>
 8015356:	89a3      	ldrh	r3, [r4, #12]
 8015358:	059b      	lsls	r3, r3, #22
 801535a:	d4e1      	bmi.n	8015320 <_fflush_r+0xc>
 801535c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801535e:	f7fd fb71 	bl	8012a44 <__retarget_lock_release_recursive>
 8015362:	e7dd      	b.n	8015320 <_fflush_r+0xc>

08015364 <memmove>:
 8015364:	4288      	cmp	r0, r1
 8015366:	b510      	push	{r4, lr}
 8015368:	eb01 0402 	add.w	r4, r1, r2
 801536c:	d902      	bls.n	8015374 <memmove+0x10>
 801536e:	4284      	cmp	r4, r0
 8015370:	4623      	mov	r3, r4
 8015372:	d807      	bhi.n	8015384 <memmove+0x20>
 8015374:	1e43      	subs	r3, r0, #1
 8015376:	42a1      	cmp	r1, r4
 8015378:	d008      	beq.n	801538c <memmove+0x28>
 801537a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801537e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015382:	e7f8      	b.n	8015376 <memmove+0x12>
 8015384:	4402      	add	r2, r0
 8015386:	4601      	mov	r1, r0
 8015388:	428a      	cmp	r2, r1
 801538a:	d100      	bne.n	801538e <memmove+0x2a>
 801538c:	bd10      	pop	{r4, pc}
 801538e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015392:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015396:	e7f7      	b.n	8015388 <memmove+0x24>

08015398 <strncmp>:
 8015398:	b510      	push	{r4, lr}
 801539a:	b16a      	cbz	r2, 80153b8 <strncmp+0x20>
 801539c:	3901      	subs	r1, #1
 801539e:	1884      	adds	r4, r0, r2
 80153a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80153a4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80153a8:	429a      	cmp	r2, r3
 80153aa:	d103      	bne.n	80153b4 <strncmp+0x1c>
 80153ac:	42a0      	cmp	r0, r4
 80153ae:	d001      	beq.n	80153b4 <strncmp+0x1c>
 80153b0:	2a00      	cmp	r2, #0
 80153b2:	d1f5      	bne.n	80153a0 <strncmp+0x8>
 80153b4:	1ad0      	subs	r0, r2, r3
 80153b6:	bd10      	pop	{r4, pc}
 80153b8:	4610      	mov	r0, r2
 80153ba:	e7fc      	b.n	80153b6 <strncmp+0x1e>

080153bc <_sbrk_r>:
 80153bc:	b538      	push	{r3, r4, r5, lr}
 80153be:	4d06      	ldr	r5, [pc, #24]	@ (80153d8 <_sbrk_r+0x1c>)
 80153c0:	2300      	movs	r3, #0
 80153c2:	4604      	mov	r4, r0
 80153c4:	4608      	mov	r0, r1
 80153c6:	602b      	str	r3, [r5, #0]
 80153c8:	f7eb fcd2 	bl	8000d70 <_sbrk>
 80153cc:	1c43      	adds	r3, r0, #1
 80153ce:	d102      	bne.n	80153d6 <_sbrk_r+0x1a>
 80153d0:	682b      	ldr	r3, [r5, #0]
 80153d2:	b103      	cbz	r3, 80153d6 <_sbrk_r+0x1a>
 80153d4:	6023      	str	r3, [r4, #0]
 80153d6:	bd38      	pop	{r3, r4, r5, pc}
 80153d8:	200003f4 	.word	0x200003f4

080153dc <memcpy>:
 80153dc:	440a      	add	r2, r1
 80153de:	4291      	cmp	r1, r2
 80153e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80153e4:	d100      	bne.n	80153e8 <memcpy+0xc>
 80153e6:	4770      	bx	lr
 80153e8:	b510      	push	{r4, lr}
 80153ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80153ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80153f2:	4291      	cmp	r1, r2
 80153f4:	d1f9      	bne.n	80153ea <memcpy+0xe>
 80153f6:	bd10      	pop	{r4, pc}

080153f8 <nan>:
 80153f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8015400 <nan+0x8>
 80153fc:	4770      	bx	lr
 80153fe:	bf00      	nop
 8015400:	00000000 	.word	0x00000000
 8015404:	7ff80000 	.word	0x7ff80000

08015408 <__assert_func>:
 8015408:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801540a:	4614      	mov	r4, r2
 801540c:	461a      	mov	r2, r3
 801540e:	4b09      	ldr	r3, [pc, #36]	@ (8015434 <__assert_func+0x2c>)
 8015410:	681b      	ldr	r3, [r3, #0]
 8015412:	4605      	mov	r5, r0
 8015414:	68d8      	ldr	r0, [r3, #12]
 8015416:	b954      	cbnz	r4, 801542e <__assert_func+0x26>
 8015418:	4b07      	ldr	r3, [pc, #28]	@ (8015438 <__assert_func+0x30>)
 801541a:	461c      	mov	r4, r3
 801541c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015420:	9100      	str	r1, [sp, #0]
 8015422:	462b      	mov	r3, r5
 8015424:	4905      	ldr	r1, [pc, #20]	@ (801543c <__assert_func+0x34>)
 8015426:	f000 fba7 	bl	8015b78 <fiprintf>
 801542a:	f000 fbb7 	bl	8015b9c <abort>
 801542e:	4b04      	ldr	r3, [pc, #16]	@ (8015440 <__assert_func+0x38>)
 8015430:	e7f4      	b.n	801541c <__assert_func+0x14>
 8015432:	bf00      	nop
 8015434:	20000020 	.word	0x20000020
 8015438:	0801755d 	.word	0x0801755d
 801543c:	0801752f 	.word	0x0801752f
 8015440:	08017522 	.word	0x08017522

08015444 <_calloc_r>:
 8015444:	b570      	push	{r4, r5, r6, lr}
 8015446:	fba1 5402 	umull	r5, r4, r1, r2
 801544a:	b93c      	cbnz	r4, 801545c <_calloc_r+0x18>
 801544c:	4629      	mov	r1, r5
 801544e:	f7fe f9c3 	bl	80137d8 <_malloc_r>
 8015452:	4606      	mov	r6, r0
 8015454:	b928      	cbnz	r0, 8015462 <_calloc_r+0x1e>
 8015456:	2600      	movs	r6, #0
 8015458:	4630      	mov	r0, r6
 801545a:	bd70      	pop	{r4, r5, r6, pc}
 801545c:	220c      	movs	r2, #12
 801545e:	6002      	str	r2, [r0, #0]
 8015460:	e7f9      	b.n	8015456 <_calloc_r+0x12>
 8015462:	462a      	mov	r2, r5
 8015464:	4621      	mov	r1, r4
 8015466:	f7fd fa6e 	bl	8012946 <memset>
 801546a:	e7f5      	b.n	8015458 <_calloc_r+0x14>

0801546c <rshift>:
 801546c:	6903      	ldr	r3, [r0, #16]
 801546e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8015472:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015476:	ea4f 1261 	mov.w	r2, r1, asr #5
 801547a:	f100 0414 	add.w	r4, r0, #20
 801547e:	dd45      	ble.n	801550c <rshift+0xa0>
 8015480:	f011 011f 	ands.w	r1, r1, #31
 8015484:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8015488:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801548c:	d10c      	bne.n	80154a8 <rshift+0x3c>
 801548e:	f100 0710 	add.w	r7, r0, #16
 8015492:	4629      	mov	r1, r5
 8015494:	42b1      	cmp	r1, r6
 8015496:	d334      	bcc.n	8015502 <rshift+0x96>
 8015498:	1a9b      	subs	r3, r3, r2
 801549a:	009b      	lsls	r3, r3, #2
 801549c:	1eea      	subs	r2, r5, #3
 801549e:	4296      	cmp	r6, r2
 80154a0:	bf38      	it	cc
 80154a2:	2300      	movcc	r3, #0
 80154a4:	4423      	add	r3, r4
 80154a6:	e015      	b.n	80154d4 <rshift+0x68>
 80154a8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80154ac:	f1c1 0820 	rsb	r8, r1, #32
 80154b0:	40cf      	lsrs	r7, r1
 80154b2:	f105 0e04 	add.w	lr, r5, #4
 80154b6:	46a1      	mov	r9, r4
 80154b8:	4576      	cmp	r6, lr
 80154ba:	46f4      	mov	ip, lr
 80154bc:	d815      	bhi.n	80154ea <rshift+0x7e>
 80154be:	1a9a      	subs	r2, r3, r2
 80154c0:	0092      	lsls	r2, r2, #2
 80154c2:	3a04      	subs	r2, #4
 80154c4:	3501      	adds	r5, #1
 80154c6:	42ae      	cmp	r6, r5
 80154c8:	bf38      	it	cc
 80154ca:	2200      	movcc	r2, #0
 80154cc:	18a3      	adds	r3, r4, r2
 80154ce:	50a7      	str	r7, [r4, r2]
 80154d0:	b107      	cbz	r7, 80154d4 <rshift+0x68>
 80154d2:	3304      	adds	r3, #4
 80154d4:	1b1a      	subs	r2, r3, r4
 80154d6:	42a3      	cmp	r3, r4
 80154d8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80154dc:	bf08      	it	eq
 80154de:	2300      	moveq	r3, #0
 80154e0:	6102      	str	r2, [r0, #16]
 80154e2:	bf08      	it	eq
 80154e4:	6143      	streq	r3, [r0, #20]
 80154e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80154ea:	f8dc c000 	ldr.w	ip, [ip]
 80154ee:	fa0c fc08 	lsl.w	ip, ip, r8
 80154f2:	ea4c 0707 	orr.w	r7, ip, r7
 80154f6:	f849 7b04 	str.w	r7, [r9], #4
 80154fa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80154fe:	40cf      	lsrs	r7, r1
 8015500:	e7da      	b.n	80154b8 <rshift+0x4c>
 8015502:	f851 cb04 	ldr.w	ip, [r1], #4
 8015506:	f847 cf04 	str.w	ip, [r7, #4]!
 801550a:	e7c3      	b.n	8015494 <rshift+0x28>
 801550c:	4623      	mov	r3, r4
 801550e:	e7e1      	b.n	80154d4 <rshift+0x68>

08015510 <__hexdig_fun>:
 8015510:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8015514:	2b09      	cmp	r3, #9
 8015516:	d802      	bhi.n	801551e <__hexdig_fun+0xe>
 8015518:	3820      	subs	r0, #32
 801551a:	b2c0      	uxtb	r0, r0
 801551c:	4770      	bx	lr
 801551e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8015522:	2b05      	cmp	r3, #5
 8015524:	d801      	bhi.n	801552a <__hexdig_fun+0x1a>
 8015526:	3847      	subs	r0, #71	@ 0x47
 8015528:	e7f7      	b.n	801551a <__hexdig_fun+0xa>
 801552a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801552e:	2b05      	cmp	r3, #5
 8015530:	d801      	bhi.n	8015536 <__hexdig_fun+0x26>
 8015532:	3827      	subs	r0, #39	@ 0x27
 8015534:	e7f1      	b.n	801551a <__hexdig_fun+0xa>
 8015536:	2000      	movs	r0, #0
 8015538:	4770      	bx	lr
	...

0801553c <__gethex>:
 801553c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015540:	b085      	sub	sp, #20
 8015542:	468a      	mov	sl, r1
 8015544:	9302      	str	r3, [sp, #8]
 8015546:	680b      	ldr	r3, [r1, #0]
 8015548:	9001      	str	r0, [sp, #4]
 801554a:	4690      	mov	r8, r2
 801554c:	1c9c      	adds	r4, r3, #2
 801554e:	46a1      	mov	r9, r4
 8015550:	f814 0b01 	ldrb.w	r0, [r4], #1
 8015554:	2830      	cmp	r0, #48	@ 0x30
 8015556:	d0fa      	beq.n	801554e <__gethex+0x12>
 8015558:	eba9 0303 	sub.w	r3, r9, r3
 801555c:	f1a3 0b02 	sub.w	fp, r3, #2
 8015560:	f7ff ffd6 	bl	8015510 <__hexdig_fun>
 8015564:	4605      	mov	r5, r0
 8015566:	2800      	cmp	r0, #0
 8015568:	d168      	bne.n	801563c <__gethex+0x100>
 801556a:	49a0      	ldr	r1, [pc, #640]	@ (80157ec <__gethex+0x2b0>)
 801556c:	2201      	movs	r2, #1
 801556e:	4648      	mov	r0, r9
 8015570:	f7ff ff12 	bl	8015398 <strncmp>
 8015574:	4607      	mov	r7, r0
 8015576:	2800      	cmp	r0, #0
 8015578:	d167      	bne.n	801564a <__gethex+0x10e>
 801557a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801557e:	4626      	mov	r6, r4
 8015580:	f7ff ffc6 	bl	8015510 <__hexdig_fun>
 8015584:	2800      	cmp	r0, #0
 8015586:	d062      	beq.n	801564e <__gethex+0x112>
 8015588:	4623      	mov	r3, r4
 801558a:	7818      	ldrb	r0, [r3, #0]
 801558c:	2830      	cmp	r0, #48	@ 0x30
 801558e:	4699      	mov	r9, r3
 8015590:	f103 0301 	add.w	r3, r3, #1
 8015594:	d0f9      	beq.n	801558a <__gethex+0x4e>
 8015596:	f7ff ffbb 	bl	8015510 <__hexdig_fun>
 801559a:	fab0 f580 	clz	r5, r0
 801559e:	096d      	lsrs	r5, r5, #5
 80155a0:	f04f 0b01 	mov.w	fp, #1
 80155a4:	464a      	mov	r2, r9
 80155a6:	4616      	mov	r6, r2
 80155a8:	3201      	adds	r2, #1
 80155aa:	7830      	ldrb	r0, [r6, #0]
 80155ac:	f7ff ffb0 	bl	8015510 <__hexdig_fun>
 80155b0:	2800      	cmp	r0, #0
 80155b2:	d1f8      	bne.n	80155a6 <__gethex+0x6a>
 80155b4:	498d      	ldr	r1, [pc, #564]	@ (80157ec <__gethex+0x2b0>)
 80155b6:	2201      	movs	r2, #1
 80155b8:	4630      	mov	r0, r6
 80155ba:	f7ff feed 	bl	8015398 <strncmp>
 80155be:	2800      	cmp	r0, #0
 80155c0:	d13f      	bne.n	8015642 <__gethex+0x106>
 80155c2:	b944      	cbnz	r4, 80155d6 <__gethex+0x9a>
 80155c4:	1c74      	adds	r4, r6, #1
 80155c6:	4622      	mov	r2, r4
 80155c8:	4616      	mov	r6, r2
 80155ca:	3201      	adds	r2, #1
 80155cc:	7830      	ldrb	r0, [r6, #0]
 80155ce:	f7ff ff9f 	bl	8015510 <__hexdig_fun>
 80155d2:	2800      	cmp	r0, #0
 80155d4:	d1f8      	bne.n	80155c8 <__gethex+0x8c>
 80155d6:	1ba4      	subs	r4, r4, r6
 80155d8:	00a7      	lsls	r7, r4, #2
 80155da:	7833      	ldrb	r3, [r6, #0]
 80155dc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80155e0:	2b50      	cmp	r3, #80	@ 0x50
 80155e2:	d13e      	bne.n	8015662 <__gethex+0x126>
 80155e4:	7873      	ldrb	r3, [r6, #1]
 80155e6:	2b2b      	cmp	r3, #43	@ 0x2b
 80155e8:	d033      	beq.n	8015652 <__gethex+0x116>
 80155ea:	2b2d      	cmp	r3, #45	@ 0x2d
 80155ec:	d034      	beq.n	8015658 <__gethex+0x11c>
 80155ee:	1c71      	adds	r1, r6, #1
 80155f0:	2400      	movs	r4, #0
 80155f2:	7808      	ldrb	r0, [r1, #0]
 80155f4:	f7ff ff8c 	bl	8015510 <__hexdig_fun>
 80155f8:	1e43      	subs	r3, r0, #1
 80155fa:	b2db      	uxtb	r3, r3
 80155fc:	2b18      	cmp	r3, #24
 80155fe:	d830      	bhi.n	8015662 <__gethex+0x126>
 8015600:	f1a0 0210 	sub.w	r2, r0, #16
 8015604:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015608:	f7ff ff82 	bl	8015510 <__hexdig_fun>
 801560c:	f100 3cff 	add.w	ip, r0, #4294967295
 8015610:	fa5f fc8c 	uxtb.w	ip, ip
 8015614:	f1bc 0f18 	cmp.w	ip, #24
 8015618:	f04f 030a 	mov.w	r3, #10
 801561c:	d91e      	bls.n	801565c <__gethex+0x120>
 801561e:	b104      	cbz	r4, 8015622 <__gethex+0xe6>
 8015620:	4252      	negs	r2, r2
 8015622:	4417      	add	r7, r2
 8015624:	f8ca 1000 	str.w	r1, [sl]
 8015628:	b1ed      	cbz	r5, 8015666 <__gethex+0x12a>
 801562a:	f1bb 0f00 	cmp.w	fp, #0
 801562e:	bf0c      	ite	eq
 8015630:	2506      	moveq	r5, #6
 8015632:	2500      	movne	r5, #0
 8015634:	4628      	mov	r0, r5
 8015636:	b005      	add	sp, #20
 8015638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801563c:	2500      	movs	r5, #0
 801563e:	462c      	mov	r4, r5
 8015640:	e7b0      	b.n	80155a4 <__gethex+0x68>
 8015642:	2c00      	cmp	r4, #0
 8015644:	d1c7      	bne.n	80155d6 <__gethex+0x9a>
 8015646:	4627      	mov	r7, r4
 8015648:	e7c7      	b.n	80155da <__gethex+0x9e>
 801564a:	464e      	mov	r6, r9
 801564c:	462f      	mov	r7, r5
 801564e:	2501      	movs	r5, #1
 8015650:	e7c3      	b.n	80155da <__gethex+0x9e>
 8015652:	2400      	movs	r4, #0
 8015654:	1cb1      	adds	r1, r6, #2
 8015656:	e7cc      	b.n	80155f2 <__gethex+0xb6>
 8015658:	2401      	movs	r4, #1
 801565a:	e7fb      	b.n	8015654 <__gethex+0x118>
 801565c:	fb03 0002 	mla	r0, r3, r2, r0
 8015660:	e7ce      	b.n	8015600 <__gethex+0xc4>
 8015662:	4631      	mov	r1, r6
 8015664:	e7de      	b.n	8015624 <__gethex+0xe8>
 8015666:	eba6 0309 	sub.w	r3, r6, r9
 801566a:	3b01      	subs	r3, #1
 801566c:	4629      	mov	r1, r5
 801566e:	2b07      	cmp	r3, #7
 8015670:	dc0a      	bgt.n	8015688 <__gethex+0x14c>
 8015672:	9801      	ldr	r0, [sp, #4]
 8015674:	f7fe f93c 	bl	80138f0 <_Balloc>
 8015678:	4604      	mov	r4, r0
 801567a:	b940      	cbnz	r0, 801568e <__gethex+0x152>
 801567c:	4b5c      	ldr	r3, [pc, #368]	@ (80157f0 <__gethex+0x2b4>)
 801567e:	4602      	mov	r2, r0
 8015680:	21e4      	movs	r1, #228	@ 0xe4
 8015682:	485c      	ldr	r0, [pc, #368]	@ (80157f4 <__gethex+0x2b8>)
 8015684:	f7ff fec0 	bl	8015408 <__assert_func>
 8015688:	3101      	adds	r1, #1
 801568a:	105b      	asrs	r3, r3, #1
 801568c:	e7ef      	b.n	801566e <__gethex+0x132>
 801568e:	f100 0a14 	add.w	sl, r0, #20
 8015692:	2300      	movs	r3, #0
 8015694:	4655      	mov	r5, sl
 8015696:	469b      	mov	fp, r3
 8015698:	45b1      	cmp	r9, r6
 801569a:	d337      	bcc.n	801570c <__gethex+0x1d0>
 801569c:	f845 bb04 	str.w	fp, [r5], #4
 80156a0:	eba5 050a 	sub.w	r5, r5, sl
 80156a4:	10ad      	asrs	r5, r5, #2
 80156a6:	6125      	str	r5, [r4, #16]
 80156a8:	4658      	mov	r0, fp
 80156aa:	f7fe fa13 	bl	8013ad4 <__hi0bits>
 80156ae:	016d      	lsls	r5, r5, #5
 80156b0:	f8d8 6000 	ldr.w	r6, [r8]
 80156b4:	1a2d      	subs	r5, r5, r0
 80156b6:	42b5      	cmp	r5, r6
 80156b8:	dd54      	ble.n	8015764 <__gethex+0x228>
 80156ba:	1bad      	subs	r5, r5, r6
 80156bc:	4629      	mov	r1, r5
 80156be:	4620      	mov	r0, r4
 80156c0:	f7fe fda7 	bl	8014212 <__any_on>
 80156c4:	4681      	mov	r9, r0
 80156c6:	b178      	cbz	r0, 80156e8 <__gethex+0x1ac>
 80156c8:	1e6b      	subs	r3, r5, #1
 80156ca:	1159      	asrs	r1, r3, #5
 80156cc:	f003 021f 	and.w	r2, r3, #31
 80156d0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80156d4:	f04f 0901 	mov.w	r9, #1
 80156d8:	fa09 f202 	lsl.w	r2, r9, r2
 80156dc:	420a      	tst	r2, r1
 80156de:	d003      	beq.n	80156e8 <__gethex+0x1ac>
 80156e0:	454b      	cmp	r3, r9
 80156e2:	dc36      	bgt.n	8015752 <__gethex+0x216>
 80156e4:	f04f 0902 	mov.w	r9, #2
 80156e8:	4629      	mov	r1, r5
 80156ea:	4620      	mov	r0, r4
 80156ec:	f7ff febe 	bl	801546c <rshift>
 80156f0:	442f      	add	r7, r5
 80156f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80156f6:	42bb      	cmp	r3, r7
 80156f8:	da42      	bge.n	8015780 <__gethex+0x244>
 80156fa:	9801      	ldr	r0, [sp, #4]
 80156fc:	4621      	mov	r1, r4
 80156fe:	f7fe f937 	bl	8013970 <_Bfree>
 8015702:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015704:	2300      	movs	r3, #0
 8015706:	6013      	str	r3, [r2, #0]
 8015708:	25a3      	movs	r5, #163	@ 0xa3
 801570a:	e793      	b.n	8015634 <__gethex+0xf8>
 801570c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8015710:	2a2e      	cmp	r2, #46	@ 0x2e
 8015712:	d012      	beq.n	801573a <__gethex+0x1fe>
 8015714:	2b20      	cmp	r3, #32
 8015716:	d104      	bne.n	8015722 <__gethex+0x1e6>
 8015718:	f845 bb04 	str.w	fp, [r5], #4
 801571c:	f04f 0b00 	mov.w	fp, #0
 8015720:	465b      	mov	r3, fp
 8015722:	7830      	ldrb	r0, [r6, #0]
 8015724:	9303      	str	r3, [sp, #12]
 8015726:	f7ff fef3 	bl	8015510 <__hexdig_fun>
 801572a:	9b03      	ldr	r3, [sp, #12]
 801572c:	f000 000f 	and.w	r0, r0, #15
 8015730:	4098      	lsls	r0, r3
 8015732:	ea4b 0b00 	orr.w	fp, fp, r0
 8015736:	3304      	adds	r3, #4
 8015738:	e7ae      	b.n	8015698 <__gethex+0x15c>
 801573a:	45b1      	cmp	r9, r6
 801573c:	d8ea      	bhi.n	8015714 <__gethex+0x1d8>
 801573e:	492b      	ldr	r1, [pc, #172]	@ (80157ec <__gethex+0x2b0>)
 8015740:	9303      	str	r3, [sp, #12]
 8015742:	2201      	movs	r2, #1
 8015744:	4630      	mov	r0, r6
 8015746:	f7ff fe27 	bl	8015398 <strncmp>
 801574a:	9b03      	ldr	r3, [sp, #12]
 801574c:	2800      	cmp	r0, #0
 801574e:	d1e1      	bne.n	8015714 <__gethex+0x1d8>
 8015750:	e7a2      	b.n	8015698 <__gethex+0x15c>
 8015752:	1ea9      	subs	r1, r5, #2
 8015754:	4620      	mov	r0, r4
 8015756:	f7fe fd5c 	bl	8014212 <__any_on>
 801575a:	2800      	cmp	r0, #0
 801575c:	d0c2      	beq.n	80156e4 <__gethex+0x1a8>
 801575e:	f04f 0903 	mov.w	r9, #3
 8015762:	e7c1      	b.n	80156e8 <__gethex+0x1ac>
 8015764:	da09      	bge.n	801577a <__gethex+0x23e>
 8015766:	1b75      	subs	r5, r6, r5
 8015768:	4621      	mov	r1, r4
 801576a:	9801      	ldr	r0, [sp, #4]
 801576c:	462a      	mov	r2, r5
 801576e:	f7fe fb17 	bl	8013da0 <__lshift>
 8015772:	1b7f      	subs	r7, r7, r5
 8015774:	4604      	mov	r4, r0
 8015776:	f100 0a14 	add.w	sl, r0, #20
 801577a:	f04f 0900 	mov.w	r9, #0
 801577e:	e7b8      	b.n	80156f2 <__gethex+0x1b6>
 8015780:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8015784:	42bd      	cmp	r5, r7
 8015786:	dd6f      	ble.n	8015868 <__gethex+0x32c>
 8015788:	1bed      	subs	r5, r5, r7
 801578a:	42ae      	cmp	r6, r5
 801578c:	dc34      	bgt.n	80157f8 <__gethex+0x2bc>
 801578e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015792:	2b02      	cmp	r3, #2
 8015794:	d022      	beq.n	80157dc <__gethex+0x2a0>
 8015796:	2b03      	cmp	r3, #3
 8015798:	d024      	beq.n	80157e4 <__gethex+0x2a8>
 801579a:	2b01      	cmp	r3, #1
 801579c:	d115      	bne.n	80157ca <__gethex+0x28e>
 801579e:	42ae      	cmp	r6, r5
 80157a0:	d113      	bne.n	80157ca <__gethex+0x28e>
 80157a2:	2e01      	cmp	r6, #1
 80157a4:	d10b      	bne.n	80157be <__gethex+0x282>
 80157a6:	9a02      	ldr	r2, [sp, #8]
 80157a8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80157ac:	6013      	str	r3, [r2, #0]
 80157ae:	2301      	movs	r3, #1
 80157b0:	6123      	str	r3, [r4, #16]
 80157b2:	f8ca 3000 	str.w	r3, [sl]
 80157b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80157b8:	2562      	movs	r5, #98	@ 0x62
 80157ba:	601c      	str	r4, [r3, #0]
 80157bc:	e73a      	b.n	8015634 <__gethex+0xf8>
 80157be:	1e71      	subs	r1, r6, #1
 80157c0:	4620      	mov	r0, r4
 80157c2:	f7fe fd26 	bl	8014212 <__any_on>
 80157c6:	2800      	cmp	r0, #0
 80157c8:	d1ed      	bne.n	80157a6 <__gethex+0x26a>
 80157ca:	9801      	ldr	r0, [sp, #4]
 80157cc:	4621      	mov	r1, r4
 80157ce:	f7fe f8cf 	bl	8013970 <_Bfree>
 80157d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80157d4:	2300      	movs	r3, #0
 80157d6:	6013      	str	r3, [r2, #0]
 80157d8:	2550      	movs	r5, #80	@ 0x50
 80157da:	e72b      	b.n	8015634 <__gethex+0xf8>
 80157dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80157de:	2b00      	cmp	r3, #0
 80157e0:	d1f3      	bne.n	80157ca <__gethex+0x28e>
 80157e2:	e7e0      	b.n	80157a6 <__gethex+0x26a>
 80157e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80157e6:	2b00      	cmp	r3, #0
 80157e8:	d1dd      	bne.n	80157a6 <__gethex+0x26a>
 80157ea:	e7ee      	b.n	80157ca <__gethex+0x28e>
 80157ec:	080173b0 	.word	0x080173b0
 80157f0:	08017245 	.word	0x08017245
 80157f4:	0801755e 	.word	0x0801755e
 80157f8:	1e6f      	subs	r7, r5, #1
 80157fa:	f1b9 0f00 	cmp.w	r9, #0
 80157fe:	d130      	bne.n	8015862 <__gethex+0x326>
 8015800:	b127      	cbz	r7, 801580c <__gethex+0x2d0>
 8015802:	4639      	mov	r1, r7
 8015804:	4620      	mov	r0, r4
 8015806:	f7fe fd04 	bl	8014212 <__any_on>
 801580a:	4681      	mov	r9, r0
 801580c:	117a      	asrs	r2, r7, #5
 801580e:	2301      	movs	r3, #1
 8015810:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8015814:	f007 071f 	and.w	r7, r7, #31
 8015818:	40bb      	lsls	r3, r7
 801581a:	4213      	tst	r3, r2
 801581c:	4629      	mov	r1, r5
 801581e:	4620      	mov	r0, r4
 8015820:	bf18      	it	ne
 8015822:	f049 0902 	orrne.w	r9, r9, #2
 8015826:	f7ff fe21 	bl	801546c <rshift>
 801582a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801582e:	1b76      	subs	r6, r6, r5
 8015830:	2502      	movs	r5, #2
 8015832:	f1b9 0f00 	cmp.w	r9, #0
 8015836:	d047      	beq.n	80158c8 <__gethex+0x38c>
 8015838:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801583c:	2b02      	cmp	r3, #2
 801583e:	d015      	beq.n	801586c <__gethex+0x330>
 8015840:	2b03      	cmp	r3, #3
 8015842:	d017      	beq.n	8015874 <__gethex+0x338>
 8015844:	2b01      	cmp	r3, #1
 8015846:	d109      	bne.n	801585c <__gethex+0x320>
 8015848:	f019 0f02 	tst.w	r9, #2
 801584c:	d006      	beq.n	801585c <__gethex+0x320>
 801584e:	f8da 3000 	ldr.w	r3, [sl]
 8015852:	ea49 0903 	orr.w	r9, r9, r3
 8015856:	f019 0f01 	tst.w	r9, #1
 801585a:	d10e      	bne.n	801587a <__gethex+0x33e>
 801585c:	f045 0510 	orr.w	r5, r5, #16
 8015860:	e032      	b.n	80158c8 <__gethex+0x38c>
 8015862:	f04f 0901 	mov.w	r9, #1
 8015866:	e7d1      	b.n	801580c <__gethex+0x2d0>
 8015868:	2501      	movs	r5, #1
 801586a:	e7e2      	b.n	8015832 <__gethex+0x2f6>
 801586c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801586e:	f1c3 0301 	rsb	r3, r3, #1
 8015872:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015874:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015876:	2b00      	cmp	r3, #0
 8015878:	d0f0      	beq.n	801585c <__gethex+0x320>
 801587a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801587e:	f104 0314 	add.w	r3, r4, #20
 8015882:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8015886:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801588a:	f04f 0c00 	mov.w	ip, #0
 801588e:	4618      	mov	r0, r3
 8015890:	f853 2b04 	ldr.w	r2, [r3], #4
 8015894:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015898:	d01b      	beq.n	80158d2 <__gethex+0x396>
 801589a:	3201      	adds	r2, #1
 801589c:	6002      	str	r2, [r0, #0]
 801589e:	2d02      	cmp	r5, #2
 80158a0:	f104 0314 	add.w	r3, r4, #20
 80158a4:	d13c      	bne.n	8015920 <__gethex+0x3e4>
 80158a6:	f8d8 2000 	ldr.w	r2, [r8]
 80158aa:	3a01      	subs	r2, #1
 80158ac:	42b2      	cmp	r2, r6
 80158ae:	d109      	bne.n	80158c4 <__gethex+0x388>
 80158b0:	1171      	asrs	r1, r6, #5
 80158b2:	2201      	movs	r2, #1
 80158b4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80158b8:	f006 061f 	and.w	r6, r6, #31
 80158bc:	fa02 f606 	lsl.w	r6, r2, r6
 80158c0:	421e      	tst	r6, r3
 80158c2:	d13a      	bne.n	801593a <__gethex+0x3fe>
 80158c4:	f045 0520 	orr.w	r5, r5, #32
 80158c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80158ca:	601c      	str	r4, [r3, #0]
 80158cc:	9b02      	ldr	r3, [sp, #8]
 80158ce:	601f      	str	r7, [r3, #0]
 80158d0:	e6b0      	b.n	8015634 <__gethex+0xf8>
 80158d2:	4299      	cmp	r1, r3
 80158d4:	f843 cc04 	str.w	ip, [r3, #-4]
 80158d8:	d8d9      	bhi.n	801588e <__gethex+0x352>
 80158da:	68a3      	ldr	r3, [r4, #8]
 80158dc:	459b      	cmp	fp, r3
 80158de:	db17      	blt.n	8015910 <__gethex+0x3d4>
 80158e0:	6861      	ldr	r1, [r4, #4]
 80158e2:	9801      	ldr	r0, [sp, #4]
 80158e4:	3101      	adds	r1, #1
 80158e6:	f7fe f803 	bl	80138f0 <_Balloc>
 80158ea:	4681      	mov	r9, r0
 80158ec:	b918      	cbnz	r0, 80158f6 <__gethex+0x3ba>
 80158ee:	4b1a      	ldr	r3, [pc, #104]	@ (8015958 <__gethex+0x41c>)
 80158f0:	4602      	mov	r2, r0
 80158f2:	2184      	movs	r1, #132	@ 0x84
 80158f4:	e6c5      	b.n	8015682 <__gethex+0x146>
 80158f6:	6922      	ldr	r2, [r4, #16]
 80158f8:	3202      	adds	r2, #2
 80158fa:	f104 010c 	add.w	r1, r4, #12
 80158fe:	0092      	lsls	r2, r2, #2
 8015900:	300c      	adds	r0, #12
 8015902:	f7ff fd6b 	bl	80153dc <memcpy>
 8015906:	4621      	mov	r1, r4
 8015908:	9801      	ldr	r0, [sp, #4]
 801590a:	f7fe f831 	bl	8013970 <_Bfree>
 801590e:	464c      	mov	r4, r9
 8015910:	6923      	ldr	r3, [r4, #16]
 8015912:	1c5a      	adds	r2, r3, #1
 8015914:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015918:	6122      	str	r2, [r4, #16]
 801591a:	2201      	movs	r2, #1
 801591c:	615a      	str	r2, [r3, #20]
 801591e:	e7be      	b.n	801589e <__gethex+0x362>
 8015920:	6922      	ldr	r2, [r4, #16]
 8015922:	455a      	cmp	r2, fp
 8015924:	dd0b      	ble.n	801593e <__gethex+0x402>
 8015926:	2101      	movs	r1, #1
 8015928:	4620      	mov	r0, r4
 801592a:	f7ff fd9f 	bl	801546c <rshift>
 801592e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015932:	3701      	adds	r7, #1
 8015934:	42bb      	cmp	r3, r7
 8015936:	f6ff aee0 	blt.w	80156fa <__gethex+0x1be>
 801593a:	2501      	movs	r5, #1
 801593c:	e7c2      	b.n	80158c4 <__gethex+0x388>
 801593e:	f016 061f 	ands.w	r6, r6, #31
 8015942:	d0fa      	beq.n	801593a <__gethex+0x3fe>
 8015944:	4453      	add	r3, sl
 8015946:	f1c6 0620 	rsb	r6, r6, #32
 801594a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801594e:	f7fe f8c1 	bl	8013ad4 <__hi0bits>
 8015952:	42b0      	cmp	r0, r6
 8015954:	dbe7      	blt.n	8015926 <__gethex+0x3ea>
 8015956:	e7f0      	b.n	801593a <__gethex+0x3fe>
 8015958:	08017245 	.word	0x08017245

0801595c <L_shift>:
 801595c:	f1c2 0208 	rsb	r2, r2, #8
 8015960:	0092      	lsls	r2, r2, #2
 8015962:	b570      	push	{r4, r5, r6, lr}
 8015964:	f1c2 0620 	rsb	r6, r2, #32
 8015968:	6843      	ldr	r3, [r0, #4]
 801596a:	6804      	ldr	r4, [r0, #0]
 801596c:	fa03 f506 	lsl.w	r5, r3, r6
 8015970:	432c      	orrs	r4, r5
 8015972:	40d3      	lsrs	r3, r2
 8015974:	6004      	str	r4, [r0, #0]
 8015976:	f840 3f04 	str.w	r3, [r0, #4]!
 801597a:	4288      	cmp	r0, r1
 801597c:	d3f4      	bcc.n	8015968 <L_shift+0xc>
 801597e:	bd70      	pop	{r4, r5, r6, pc}

08015980 <__match>:
 8015980:	b530      	push	{r4, r5, lr}
 8015982:	6803      	ldr	r3, [r0, #0]
 8015984:	3301      	adds	r3, #1
 8015986:	f811 4b01 	ldrb.w	r4, [r1], #1
 801598a:	b914      	cbnz	r4, 8015992 <__match+0x12>
 801598c:	6003      	str	r3, [r0, #0]
 801598e:	2001      	movs	r0, #1
 8015990:	bd30      	pop	{r4, r5, pc}
 8015992:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015996:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801599a:	2d19      	cmp	r5, #25
 801599c:	bf98      	it	ls
 801599e:	3220      	addls	r2, #32
 80159a0:	42a2      	cmp	r2, r4
 80159a2:	d0f0      	beq.n	8015986 <__match+0x6>
 80159a4:	2000      	movs	r0, #0
 80159a6:	e7f3      	b.n	8015990 <__match+0x10>

080159a8 <__hexnan>:
 80159a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159ac:	680b      	ldr	r3, [r1, #0]
 80159ae:	6801      	ldr	r1, [r0, #0]
 80159b0:	115e      	asrs	r6, r3, #5
 80159b2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80159b6:	f013 031f 	ands.w	r3, r3, #31
 80159ba:	b087      	sub	sp, #28
 80159bc:	bf18      	it	ne
 80159be:	3604      	addne	r6, #4
 80159c0:	2500      	movs	r5, #0
 80159c2:	1f37      	subs	r7, r6, #4
 80159c4:	4682      	mov	sl, r0
 80159c6:	4690      	mov	r8, r2
 80159c8:	9301      	str	r3, [sp, #4]
 80159ca:	f846 5c04 	str.w	r5, [r6, #-4]
 80159ce:	46b9      	mov	r9, r7
 80159d0:	463c      	mov	r4, r7
 80159d2:	9502      	str	r5, [sp, #8]
 80159d4:	46ab      	mov	fp, r5
 80159d6:	784a      	ldrb	r2, [r1, #1]
 80159d8:	1c4b      	adds	r3, r1, #1
 80159da:	9303      	str	r3, [sp, #12]
 80159dc:	b342      	cbz	r2, 8015a30 <__hexnan+0x88>
 80159de:	4610      	mov	r0, r2
 80159e0:	9105      	str	r1, [sp, #20]
 80159e2:	9204      	str	r2, [sp, #16]
 80159e4:	f7ff fd94 	bl	8015510 <__hexdig_fun>
 80159e8:	2800      	cmp	r0, #0
 80159ea:	d151      	bne.n	8015a90 <__hexnan+0xe8>
 80159ec:	9a04      	ldr	r2, [sp, #16]
 80159ee:	9905      	ldr	r1, [sp, #20]
 80159f0:	2a20      	cmp	r2, #32
 80159f2:	d818      	bhi.n	8015a26 <__hexnan+0x7e>
 80159f4:	9b02      	ldr	r3, [sp, #8]
 80159f6:	459b      	cmp	fp, r3
 80159f8:	dd13      	ble.n	8015a22 <__hexnan+0x7a>
 80159fa:	454c      	cmp	r4, r9
 80159fc:	d206      	bcs.n	8015a0c <__hexnan+0x64>
 80159fe:	2d07      	cmp	r5, #7
 8015a00:	dc04      	bgt.n	8015a0c <__hexnan+0x64>
 8015a02:	462a      	mov	r2, r5
 8015a04:	4649      	mov	r1, r9
 8015a06:	4620      	mov	r0, r4
 8015a08:	f7ff ffa8 	bl	801595c <L_shift>
 8015a0c:	4544      	cmp	r4, r8
 8015a0e:	d952      	bls.n	8015ab6 <__hexnan+0x10e>
 8015a10:	2300      	movs	r3, #0
 8015a12:	f1a4 0904 	sub.w	r9, r4, #4
 8015a16:	f844 3c04 	str.w	r3, [r4, #-4]
 8015a1a:	f8cd b008 	str.w	fp, [sp, #8]
 8015a1e:	464c      	mov	r4, r9
 8015a20:	461d      	mov	r5, r3
 8015a22:	9903      	ldr	r1, [sp, #12]
 8015a24:	e7d7      	b.n	80159d6 <__hexnan+0x2e>
 8015a26:	2a29      	cmp	r2, #41	@ 0x29
 8015a28:	d157      	bne.n	8015ada <__hexnan+0x132>
 8015a2a:	3102      	adds	r1, #2
 8015a2c:	f8ca 1000 	str.w	r1, [sl]
 8015a30:	f1bb 0f00 	cmp.w	fp, #0
 8015a34:	d051      	beq.n	8015ada <__hexnan+0x132>
 8015a36:	454c      	cmp	r4, r9
 8015a38:	d206      	bcs.n	8015a48 <__hexnan+0xa0>
 8015a3a:	2d07      	cmp	r5, #7
 8015a3c:	dc04      	bgt.n	8015a48 <__hexnan+0xa0>
 8015a3e:	462a      	mov	r2, r5
 8015a40:	4649      	mov	r1, r9
 8015a42:	4620      	mov	r0, r4
 8015a44:	f7ff ff8a 	bl	801595c <L_shift>
 8015a48:	4544      	cmp	r4, r8
 8015a4a:	d936      	bls.n	8015aba <__hexnan+0x112>
 8015a4c:	f1a8 0204 	sub.w	r2, r8, #4
 8015a50:	4623      	mov	r3, r4
 8015a52:	f853 1b04 	ldr.w	r1, [r3], #4
 8015a56:	f842 1f04 	str.w	r1, [r2, #4]!
 8015a5a:	429f      	cmp	r7, r3
 8015a5c:	d2f9      	bcs.n	8015a52 <__hexnan+0xaa>
 8015a5e:	1b3b      	subs	r3, r7, r4
 8015a60:	f023 0303 	bic.w	r3, r3, #3
 8015a64:	3304      	adds	r3, #4
 8015a66:	3401      	adds	r4, #1
 8015a68:	3e03      	subs	r6, #3
 8015a6a:	42b4      	cmp	r4, r6
 8015a6c:	bf88      	it	hi
 8015a6e:	2304      	movhi	r3, #4
 8015a70:	4443      	add	r3, r8
 8015a72:	2200      	movs	r2, #0
 8015a74:	f843 2b04 	str.w	r2, [r3], #4
 8015a78:	429f      	cmp	r7, r3
 8015a7a:	d2fb      	bcs.n	8015a74 <__hexnan+0xcc>
 8015a7c:	683b      	ldr	r3, [r7, #0]
 8015a7e:	b91b      	cbnz	r3, 8015a88 <__hexnan+0xe0>
 8015a80:	4547      	cmp	r7, r8
 8015a82:	d128      	bne.n	8015ad6 <__hexnan+0x12e>
 8015a84:	2301      	movs	r3, #1
 8015a86:	603b      	str	r3, [r7, #0]
 8015a88:	2005      	movs	r0, #5
 8015a8a:	b007      	add	sp, #28
 8015a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a90:	3501      	adds	r5, #1
 8015a92:	2d08      	cmp	r5, #8
 8015a94:	f10b 0b01 	add.w	fp, fp, #1
 8015a98:	dd06      	ble.n	8015aa8 <__hexnan+0x100>
 8015a9a:	4544      	cmp	r4, r8
 8015a9c:	d9c1      	bls.n	8015a22 <__hexnan+0x7a>
 8015a9e:	2300      	movs	r3, #0
 8015aa0:	f844 3c04 	str.w	r3, [r4, #-4]
 8015aa4:	2501      	movs	r5, #1
 8015aa6:	3c04      	subs	r4, #4
 8015aa8:	6822      	ldr	r2, [r4, #0]
 8015aaa:	f000 000f 	and.w	r0, r0, #15
 8015aae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8015ab2:	6020      	str	r0, [r4, #0]
 8015ab4:	e7b5      	b.n	8015a22 <__hexnan+0x7a>
 8015ab6:	2508      	movs	r5, #8
 8015ab8:	e7b3      	b.n	8015a22 <__hexnan+0x7a>
 8015aba:	9b01      	ldr	r3, [sp, #4]
 8015abc:	2b00      	cmp	r3, #0
 8015abe:	d0dd      	beq.n	8015a7c <__hexnan+0xd4>
 8015ac0:	f1c3 0320 	rsb	r3, r3, #32
 8015ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8015ac8:	40da      	lsrs	r2, r3
 8015aca:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8015ace:	4013      	ands	r3, r2
 8015ad0:	f846 3c04 	str.w	r3, [r6, #-4]
 8015ad4:	e7d2      	b.n	8015a7c <__hexnan+0xd4>
 8015ad6:	3f04      	subs	r7, #4
 8015ad8:	e7d0      	b.n	8015a7c <__hexnan+0xd4>
 8015ada:	2004      	movs	r0, #4
 8015adc:	e7d5      	b.n	8015a8a <__hexnan+0xe2>

08015ade <__ascii_mbtowc>:
 8015ade:	b082      	sub	sp, #8
 8015ae0:	b901      	cbnz	r1, 8015ae4 <__ascii_mbtowc+0x6>
 8015ae2:	a901      	add	r1, sp, #4
 8015ae4:	b142      	cbz	r2, 8015af8 <__ascii_mbtowc+0x1a>
 8015ae6:	b14b      	cbz	r3, 8015afc <__ascii_mbtowc+0x1e>
 8015ae8:	7813      	ldrb	r3, [r2, #0]
 8015aea:	600b      	str	r3, [r1, #0]
 8015aec:	7812      	ldrb	r2, [r2, #0]
 8015aee:	1e10      	subs	r0, r2, #0
 8015af0:	bf18      	it	ne
 8015af2:	2001      	movne	r0, #1
 8015af4:	b002      	add	sp, #8
 8015af6:	4770      	bx	lr
 8015af8:	4610      	mov	r0, r2
 8015afa:	e7fb      	b.n	8015af4 <__ascii_mbtowc+0x16>
 8015afc:	f06f 0001 	mvn.w	r0, #1
 8015b00:	e7f8      	b.n	8015af4 <__ascii_mbtowc+0x16>

08015b02 <_realloc_r>:
 8015b02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015b06:	4680      	mov	r8, r0
 8015b08:	4615      	mov	r5, r2
 8015b0a:	460c      	mov	r4, r1
 8015b0c:	b921      	cbnz	r1, 8015b18 <_realloc_r+0x16>
 8015b0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015b12:	4611      	mov	r1, r2
 8015b14:	f7fd be60 	b.w	80137d8 <_malloc_r>
 8015b18:	b92a      	cbnz	r2, 8015b26 <_realloc_r+0x24>
 8015b1a:	f7fd fde9 	bl	80136f0 <_free_r>
 8015b1e:	2400      	movs	r4, #0
 8015b20:	4620      	mov	r0, r4
 8015b22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015b26:	f000 f840 	bl	8015baa <_malloc_usable_size_r>
 8015b2a:	4285      	cmp	r5, r0
 8015b2c:	4606      	mov	r6, r0
 8015b2e:	d802      	bhi.n	8015b36 <_realloc_r+0x34>
 8015b30:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8015b34:	d8f4      	bhi.n	8015b20 <_realloc_r+0x1e>
 8015b36:	4629      	mov	r1, r5
 8015b38:	4640      	mov	r0, r8
 8015b3a:	f7fd fe4d 	bl	80137d8 <_malloc_r>
 8015b3e:	4607      	mov	r7, r0
 8015b40:	2800      	cmp	r0, #0
 8015b42:	d0ec      	beq.n	8015b1e <_realloc_r+0x1c>
 8015b44:	42b5      	cmp	r5, r6
 8015b46:	462a      	mov	r2, r5
 8015b48:	4621      	mov	r1, r4
 8015b4a:	bf28      	it	cs
 8015b4c:	4632      	movcs	r2, r6
 8015b4e:	f7ff fc45 	bl	80153dc <memcpy>
 8015b52:	4621      	mov	r1, r4
 8015b54:	4640      	mov	r0, r8
 8015b56:	f7fd fdcb 	bl	80136f0 <_free_r>
 8015b5a:	463c      	mov	r4, r7
 8015b5c:	e7e0      	b.n	8015b20 <_realloc_r+0x1e>

08015b5e <__ascii_wctomb>:
 8015b5e:	4603      	mov	r3, r0
 8015b60:	4608      	mov	r0, r1
 8015b62:	b141      	cbz	r1, 8015b76 <__ascii_wctomb+0x18>
 8015b64:	2aff      	cmp	r2, #255	@ 0xff
 8015b66:	d904      	bls.n	8015b72 <__ascii_wctomb+0x14>
 8015b68:	228a      	movs	r2, #138	@ 0x8a
 8015b6a:	601a      	str	r2, [r3, #0]
 8015b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8015b70:	4770      	bx	lr
 8015b72:	700a      	strb	r2, [r1, #0]
 8015b74:	2001      	movs	r0, #1
 8015b76:	4770      	bx	lr

08015b78 <fiprintf>:
 8015b78:	b40e      	push	{r1, r2, r3}
 8015b7a:	b503      	push	{r0, r1, lr}
 8015b7c:	4601      	mov	r1, r0
 8015b7e:	ab03      	add	r3, sp, #12
 8015b80:	4805      	ldr	r0, [pc, #20]	@ (8015b98 <fiprintf+0x20>)
 8015b82:	f853 2b04 	ldr.w	r2, [r3], #4
 8015b86:	6800      	ldr	r0, [r0, #0]
 8015b88:	9301      	str	r3, [sp, #4]
 8015b8a:	f000 f83f 	bl	8015c0c <_vfiprintf_r>
 8015b8e:	b002      	add	sp, #8
 8015b90:	f85d eb04 	ldr.w	lr, [sp], #4
 8015b94:	b003      	add	sp, #12
 8015b96:	4770      	bx	lr
 8015b98:	20000020 	.word	0x20000020

08015b9c <abort>:
 8015b9c:	b508      	push	{r3, lr}
 8015b9e:	2006      	movs	r0, #6
 8015ba0:	f000 fa08 	bl	8015fb4 <raise>
 8015ba4:	2001      	movs	r0, #1
 8015ba6:	f7ea fff6 	bl	8000b96 <_exit>

08015baa <_malloc_usable_size_r>:
 8015baa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015bae:	1f18      	subs	r0, r3, #4
 8015bb0:	2b00      	cmp	r3, #0
 8015bb2:	bfbc      	itt	lt
 8015bb4:	580b      	ldrlt	r3, [r1, r0]
 8015bb6:	18c0      	addlt	r0, r0, r3
 8015bb8:	4770      	bx	lr

08015bba <__sfputc_r>:
 8015bba:	6893      	ldr	r3, [r2, #8]
 8015bbc:	3b01      	subs	r3, #1
 8015bbe:	2b00      	cmp	r3, #0
 8015bc0:	b410      	push	{r4}
 8015bc2:	6093      	str	r3, [r2, #8]
 8015bc4:	da08      	bge.n	8015bd8 <__sfputc_r+0x1e>
 8015bc6:	6994      	ldr	r4, [r2, #24]
 8015bc8:	42a3      	cmp	r3, r4
 8015bca:	db01      	blt.n	8015bd0 <__sfputc_r+0x16>
 8015bcc:	290a      	cmp	r1, #10
 8015bce:	d103      	bne.n	8015bd8 <__sfputc_r+0x1e>
 8015bd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015bd4:	f000 b932 	b.w	8015e3c <__swbuf_r>
 8015bd8:	6813      	ldr	r3, [r2, #0]
 8015bda:	1c58      	adds	r0, r3, #1
 8015bdc:	6010      	str	r0, [r2, #0]
 8015bde:	7019      	strb	r1, [r3, #0]
 8015be0:	4608      	mov	r0, r1
 8015be2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015be6:	4770      	bx	lr

08015be8 <__sfputs_r>:
 8015be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015bea:	4606      	mov	r6, r0
 8015bec:	460f      	mov	r7, r1
 8015bee:	4614      	mov	r4, r2
 8015bf0:	18d5      	adds	r5, r2, r3
 8015bf2:	42ac      	cmp	r4, r5
 8015bf4:	d101      	bne.n	8015bfa <__sfputs_r+0x12>
 8015bf6:	2000      	movs	r0, #0
 8015bf8:	e007      	b.n	8015c0a <__sfputs_r+0x22>
 8015bfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015bfe:	463a      	mov	r2, r7
 8015c00:	4630      	mov	r0, r6
 8015c02:	f7ff ffda 	bl	8015bba <__sfputc_r>
 8015c06:	1c43      	adds	r3, r0, #1
 8015c08:	d1f3      	bne.n	8015bf2 <__sfputs_r+0xa>
 8015c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015c0c <_vfiprintf_r>:
 8015c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c10:	460d      	mov	r5, r1
 8015c12:	b09d      	sub	sp, #116	@ 0x74
 8015c14:	4614      	mov	r4, r2
 8015c16:	4698      	mov	r8, r3
 8015c18:	4606      	mov	r6, r0
 8015c1a:	b118      	cbz	r0, 8015c24 <_vfiprintf_r+0x18>
 8015c1c:	6a03      	ldr	r3, [r0, #32]
 8015c1e:	b90b      	cbnz	r3, 8015c24 <_vfiprintf_r+0x18>
 8015c20:	f7fc fdf8 	bl	8012814 <__sinit>
 8015c24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015c26:	07d9      	lsls	r1, r3, #31
 8015c28:	d405      	bmi.n	8015c36 <_vfiprintf_r+0x2a>
 8015c2a:	89ab      	ldrh	r3, [r5, #12]
 8015c2c:	059a      	lsls	r2, r3, #22
 8015c2e:	d402      	bmi.n	8015c36 <_vfiprintf_r+0x2a>
 8015c30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015c32:	f7fc ff06 	bl	8012a42 <__retarget_lock_acquire_recursive>
 8015c36:	89ab      	ldrh	r3, [r5, #12]
 8015c38:	071b      	lsls	r3, r3, #28
 8015c3a:	d501      	bpl.n	8015c40 <_vfiprintf_r+0x34>
 8015c3c:	692b      	ldr	r3, [r5, #16]
 8015c3e:	b99b      	cbnz	r3, 8015c68 <_vfiprintf_r+0x5c>
 8015c40:	4629      	mov	r1, r5
 8015c42:	4630      	mov	r0, r6
 8015c44:	f000 f938 	bl	8015eb8 <__swsetup_r>
 8015c48:	b170      	cbz	r0, 8015c68 <_vfiprintf_r+0x5c>
 8015c4a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015c4c:	07dc      	lsls	r4, r3, #31
 8015c4e:	d504      	bpl.n	8015c5a <_vfiprintf_r+0x4e>
 8015c50:	f04f 30ff 	mov.w	r0, #4294967295
 8015c54:	b01d      	add	sp, #116	@ 0x74
 8015c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c5a:	89ab      	ldrh	r3, [r5, #12]
 8015c5c:	0598      	lsls	r0, r3, #22
 8015c5e:	d4f7      	bmi.n	8015c50 <_vfiprintf_r+0x44>
 8015c60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015c62:	f7fc feef 	bl	8012a44 <__retarget_lock_release_recursive>
 8015c66:	e7f3      	b.n	8015c50 <_vfiprintf_r+0x44>
 8015c68:	2300      	movs	r3, #0
 8015c6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8015c6c:	2320      	movs	r3, #32
 8015c6e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015c72:	f8cd 800c 	str.w	r8, [sp, #12]
 8015c76:	2330      	movs	r3, #48	@ 0x30
 8015c78:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015e28 <_vfiprintf_r+0x21c>
 8015c7c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015c80:	f04f 0901 	mov.w	r9, #1
 8015c84:	4623      	mov	r3, r4
 8015c86:	469a      	mov	sl, r3
 8015c88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015c8c:	b10a      	cbz	r2, 8015c92 <_vfiprintf_r+0x86>
 8015c8e:	2a25      	cmp	r2, #37	@ 0x25
 8015c90:	d1f9      	bne.n	8015c86 <_vfiprintf_r+0x7a>
 8015c92:	ebba 0b04 	subs.w	fp, sl, r4
 8015c96:	d00b      	beq.n	8015cb0 <_vfiprintf_r+0xa4>
 8015c98:	465b      	mov	r3, fp
 8015c9a:	4622      	mov	r2, r4
 8015c9c:	4629      	mov	r1, r5
 8015c9e:	4630      	mov	r0, r6
 8015ca0:	f7ff ffa2 	bl	8015be8 <__sfputs_r>
 8015ca4:	3001      	adds	r0, #1
 8015ca6:	f000 80a7 	beq.w	8015df8 <_vfiprintf_r+0x1ec>
 8015caa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015cac:	445a      	add	r2, fp
 8015cae:	9209      	str	r2, [sp, #36]	@ 0x24
 8015cb0:	f89a 3000 	ldrb.w	r3, [sl]
 8015cb4:	2b00      	cmp	r3, #0
 8015cb6:	f000 809f 	beq.w	8015df8 <_vfiprintf_r+0x1ec>
 8015cba:	2300      	movs	r3, #0
 8015cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8015cc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015cc4:	f10a 0a01 	add.w	sl, sl, #1
 8015cc8:	9304      	str	r3, [sp, #16]
 8015cca:	9307      	str	r3, [sp, #28]
 8015ccc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015cd0:	931a      	str	r3, [sp, #104]	@ 0x68
 8015cd2:	4654      	mov	r4, sl
 8015cd4:	2205      	movs	r2, #5
 8015cd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015cda:	4853      	ldr	r0, [pc, #332]	@ (8015e28 <_vfiprintf_r+0x21c>)
 8015cdc:	f7fa ff70 	bl	8010bc0 <memchr>
 8015ce0:	9a04      	ldr	r2, [sp, #16]
 8015ce2:	b9d8      	cbnz	r0, 8015d1c <_vfiprintf_r+0x110>
 8015ce4:	06d1      	lsls	r1, r2, #27
 8015ce6:	bf44      	itt	mi
 8015ce8:	2320      	movmi	r3, #32
 8015cea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015cee:	0713      	lsls	r3, r2, #28
 8015cf0:	bf44      	itt	mi
 8015cf2:	232b      	movmi	r3, #43	@ 0x2b
 8015cf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015cf8:	f89a 3000 	ldrb.w	r3, [sl]
 8015cfc:	2b2a      	cmp	r3, #42	@ 0x2a
 8015cfe:	d015      	beq.n	8015d2c <_vfiprintf_r+0x120>
 8015d00:	9a07      	ldr	r2, [sp, #28]
 8015d02:	4654      	mov	r4, sl
 8015d04:	2000      	movs	r0, #0
 8015d06:	f04f 0c0a 	mov.w	ip, #10
 8015d0a:	4621      	mov	r1, r4
 8015d0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015d10:	3b30      	subs	r3, #48	@ 0x30
 8015d12:	2b09      	cmp	r3, #9
 8015d14:	d94b      	bls.n	8015dae <_vfiprintf_r+0x1a2>
 8015d16:	b1b0      	cbz	r0, 8015d46 <_vfiprintf_r+0x13a>
 8015d18:	9207      	str	r2, [sp, #28]
 8015d1a:	e014      	b.n	8015d46 <_vfiprintf_r+0x13a>
 8015d1c:	eba0 0308 	sub.w	r3, r0, r8
 8015d20:	fa09 f303 	lsl.w	r3, r9, r3
 8015d24:	4313      	orrs	r3, r2
 8015d26:	9304      	str	r3, [sp, #16]
 8015d28:	46a2      	mov	sl, r4
 8015d2a:	e7d2      	b.n	8015cd2 <_vfiprintf_r+0xc6>
 8015d2c:	9b03      	ldr	r3, [sp, #12]
 8015d2e:	1d19      	adds	r1, r3, #4
 8015d30:	681b      	ldr	r3, [r3, #0]
 8015d32:	9103      	str	r1, [sp, #12]
 8015d34:	2b00      	cmp	r3, #0
 8015d36:	bfbb      	ittet	lt
 8015d38:	425b      	neglt	r3, r3
 8015d3a:	f042 0202 	orrlt.w	r2, r2, #2
 8015d3e:	9307      	strge	r3, [sp, #28]
 8015d40:	9307      	strlt	r3, [sp, #28]
 8015d42:	bfb8      	it	lt
 8015d44:	9204      	strlt	r2, [sp, #16]
 8015d46:	7823      	ldrb	r3, [r4, #0]
 8015d48:	2b2e      	cmp	r3, #46	@ 0x2e
 8015d4a:	d10a      	bne.n	8015d62 <_vfiprintf_r+0x156>
 8015d4c:	7863      	ldrb	r3, [r4, #1]
 8015d4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8015d50:	d132      	bne.n	8015db8 <_vfiprintf_r+0x1ac>
 8015d52:	9b03      	ldr	r3, [sp, #12]
 8015d54:	1d1a      	adds	r2, r3, #4
 8015d56:	681b      	ldr	r3, [r3, #0]
 8015d58:	9203      	str	r2, [sp, #12]
 8015d5a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015d5e:	3402      	adds	r4, #2
 8015d60:	9305      	str	r3, [sp, #20]
 8015d62:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015e38 <_vfiprintf_r+0x22c>
 8015d66:	7821      	ldrb	r1, [r4, #0]
 8015d68:	2203      	movs	r2, #3
 8015d6a:	4650      	mov	r0, sl
 8015d6c:	f7fa ff28 	bl	8010bc0 <memchr>
 8015d70:	b138      	cbz	r0, 8015d82 <_vfiprintf_r+0x176>
 8015d72:	9b04      	ldr	r3, [sp, #16]
 8015d74:	eba0 000a 	sub.w	r0, r0, sl
 8015d78:	2240      	movs	r2, #64	@ 0x40
 8015d7a:	4082      	lsls	r2, r0
 8015d7c:	4313      	orrs	r3, r2
 8015d7e:	3401      	adds	r4, #1
 8015d80:	9304      	str	r3, [sp, #16]
 8015d82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015d86:	4829      	ldr	r0, [pc, #164]	@ (8015e2c <_vfiprintf_r+0x220>)
 8015d88:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015d8c:	2206      	movs	r2, #6
 8015d8e:	f7fa ff17 	bl	8010bc0 <memchr>
 8015d92:	2800      	cmp	r0, #0
 8015d94:	d03f      	beq.n	8015e16 <_vfiprintf_r+0x20a>
 8015d96:	4b26      	ldr	r3, [pc, #152]	@ (8015e30 <_vfiprintf_r+0x224>)
 8015d98:	bb1b      	cbnz	r3, 8015de2 <_vfiprintf_r+0x1d6>
 8015d9a:	9b03      	ldr	r3, [sp, #12]
 8015d9c:	3307      	adds	r3, #7
 8015d9e:	f023 0307 	bic.w	r3, r3, #7
 8015da2:	3308      	adds	r3, #8
 8015da4:	9303      	str	r3, [sp, #12]
 8015da6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015da8:	443b      	add	r3, r7
 8015daa:	9309      	str	r3, [sp, #36]	@ 0x24
 8015dac:	e76a      	b.n	8015c84 <_vfiprintf_r+0x78>
 8015dae:	fb0c 3202 	mla	r2, ip, r2, r3
 8015db2:	460c      	mov	r4, r1
 8015db4:	2001      	movs	r0, #1
 8015db6:	e7a8      	b.n	8015d0a <_vfiprintf_r+0xfe>
 8015db8:	2300      	movs	r3, #0
 8015dba:	3401      	adds	r4, #1
 8015dbc:	9305      	str	r3, [sp, #20]
 8015dbe:	4619      	mov	r1, r3
 8015dc0:	f04f 0c0a 	mov.w	ip, #10
 8015dc4:	4620      	mov	r0, r4
 8015dc6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015dca:	3a30      	subs	r2, #48	@ 0x30
 8015dcc:	2a09      	cmp	r2, #9
 8015dce:	d903      	bls.n	8015dd8 <_vfiprintf_r+0x1cc>
 8015dd0:	2b00      	cmp	r3, #0
 8015dd2:	d0c6      	beq.n	8015d62 <_vfiprintf_r+0x156>
 8015dd4:	9105      	str	r1, [sp, #20]
 8015dd6:	e7c4      	b.n	8015d62 <_vfiprintf_r+0x156>
 8015dd8:	fb0c 2101 	mla	r1, ip, r1, r2
 8015ddc:	4604      	mov	r4, r0
 8015dde:	2301      	movs	r3, #1
 8015de0:	e7f0      	b.n	8015dc4 <_vfiprintf_r+0x1b8>
 8015de2:	ab03      	add	r3, sp, #12
 8015de4:	9300      	str	r3, [sp, #0]
 8015de6:	462a      	mov	r2, r5
 8015de8:	4b12      	ldr	r3, [pc, #72]	@ (8015e34 <_vfiprintf_r+0x228>)
 8015dea:	a904      	add	r1, sp, #16
 8015dec:	4630      	mov	r0, r6
 8015dee:	f7fb feb9 	bl	8011b64 <_printf_float>
 8015df2:	4607      	mov	r7, r0
 8015df4:	1c78      	adds	r0, r7, #1
 8015df6:	d1d6      	bne.n	8015da6 <_vfiprintf_r+0x19a>
 8015df8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015dfa:	07d9      	lsls	r1, r3, #31
 8015dfc:	d405      	bmi.n	8015e0a <_vfiprintf_r+0x1fe>
 8015dfe:	89ab      	ldrh	r3, [r5, #12]
 8015e00:	059a      	lsls	r2, r3, #22
 8015e02:	d402      	bmi.n	8015e0a <_vfiprintf_r+0x1fe>
 8015e04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015e06:	f7fc fe1d 	bl	8012a44 <__retarget_lock_release_recursive>
 8015e0a:	89ab      	ldrh	r3, [r5, #12]
 8015e0c:	065b      	lsls	r3, r3, #25
 8015e0e:	f53f af1f 	bmi.w	8015c50 <_vfiprintf_r+0x44>
 8015e12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015e14:	e71e      	b.n	8015c54 <_vfiprintf_r+0x48>
 8015e16:	ab03      	add	r3, sp, #12
 8015e18:	9300      	str	r3, [sp, #0]
 8015e1a:	462a      	mov	r2, r5
 8015e1c:	4b05      	ldr	r3, [pc, #20]	@ (8015e34 <_vfiprintf_r+0x228>)
 8015e1e:	a904      	add	r1, sp, #16
 8015e20:	4630      	mov	r0, r6
 8015e22:	f7fc f937 	bl	8012094 <_printf_i>
 8015e26:	e7e4      	b.n	8015df2 <_vfiprintf_r+0x1e6>
 8015e28:	08017509 	.word	0x08017509
 8015e2c:	08017513 	.word	0x08017513
 8015e30:	08011b65 	.word	0x08011b65
 8015e34:	08015be9 	.word	0x08015be9
 8015e38:	0801750f 	.word	0x0801750f

08015e3c <__swbuf_r>:
 8015e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015e3e:	460e      	mov	r6, r1
 8015e40:	4614      	mov	r4, r2
 8015e42:	4605      	mov	r5, r0
 8015e44:	b118      	cbz	r0, 8015e4e <__swbuf_r+0x12>
 8015e46:	6a03      	ldr	r3, [r0, #32]
 8015e48:	b90b      	cbnz	r3, 8015e4e <__swbuf_r+0x12>
 8015e4a:	f7fc fce3 	bl	8012814 <__sinit>
 8015e4e:	69a3      	ldr	r3, [r4, #24]
 8015e50:	60a3      	str	r3, [r4, #8]
 8015e52:	89a3      	ldrh	r3, [r4, #12]
 8015e54:	071a      	lsls	r2, r3, #28
 8015e56:	d501      	bpl.n	8015e5c <__swbuf_r+0x20>
 8015e58:	6923      	ldr	r3, [r4, #16]
 8015e5a:	b943      	cbnz	r3, 8015e6e <__swbuf_r+0x32>
 8015e5c:	4621      	mov	r1, r4
 8015e5e:	4628      	mov	r0, r5
 8015e60:	f000 f82a 	bl	8015eb8 <__swsetup_r>
 8015e64:	b118      	cbz	r0, 8015e6e <__swbuf_r+0x32>
 8015e66:	f04f 37ff 	mov.w	r7, #4294967295
 8015e6a:	4638      	mov	r0, r7
 8015e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015e6e:	6823      	ldr	r3, [r4, #0]
 8015e70:	6922      	ldr	r2, [r4, #16]
 8015e72:	1a98      	subs	r0, r3, r2
 8015e74:	6963      	ldr	r3, [r4, #20]
 8015e76:	b2f6      	uxtb	r6, r6
 8015e78:	4283      	cmp	r3, r0
 8015e7a:	4637      	mov	r7, r6
 8015e7c:	dc05      	bgt.n	8015e8a <__swbuf_r+0x4e>
 8015e7e:	4621      	mov	r1, r4
 8015e80:	4628      	mov	r0, r5
 8015e82:	f7ff fa47 	bl	8015314 <_fflush_r>
 8015e86:	2800      	cmp	r0, #0
 8015e88:	d1ed      	bne.n	8015e66 <__swbuf_r+0x2a>
 8015e8a:	68a3      	ldr	r3, [r4, #8]
 8015e8c:	3b01      	subs	r3, #1
 8015e8e:	60a3      	str	r3, [r4, #8]
 8015e90:	6823      	ldr	r3, [r4, #0]
 8015e92:	1c5a      	adds	r2, r3, #1
 8015e94:	6022      	str	r2, [r4, #0]
 8015e96:	701e      	strb	r6, [r3, #0]
 8015e98:	6962      	ldr	r2, [r4, #20]
 8015e9a:	1c43      	adds	r3, r0, #1
 8015e9c:	429a      	cmp	r2, r3
 8015e9e:	d004      	beq.n	8015eaa <__swbuf_r+0x6e>
 8015ea0:	89a3      	ldrh	r3, [r4, #12]
 8015ea2:	07db      	lsls	r3, r3, #31
 8015ea4:	d5e1      	bpl.n	8015e6a <__swbuf_r+0x2e>
 8015ea6:	2e0a      	cmp	r6, #10
 8015ea8:	d1df      	bne.n	8015e6a <__swbuf_r+0x2e>
 8015eaa:	4621      	mov	r1, r4
 8015eac:	4628      	mov	r0, r5
 8015eae:	f7ff fa31 	bl	8015314 <_fflush_r>
 8015eb2:	2800      	cmp	r0, #0
 8015eb4:	d0d9      	beq.n	8015e6a <__swbuf_r+0x2e>
 8015eb6:	e7d6      	b.n	8015e66 <__swbuf_r+0x2a>

08015eb8 <__swsetup_r>:
 8015eb8:	b538      	push	{r3, r4, r5, lr}
 8015eba:	4b29      	ldr	r3, [pc, #164]	@ (8015f60 <__swsetup_r+0xa8>)
 8015ebc:	4605      	mov	r5, r0
 8015ebe:	6818      	ldr	r0, [r3, #0]
 8015ec0:	460c      	mov	r4, r1
 8015ec2:	b118      	cbz	r0, 8015ecc <__swsetup_r+0x14>
 8015ec4:	6a03      	ldr	r3, [r0, #32]
 8015ec6:	b90b      	cbnz	r3, 8015ecc <__swsetup_r+0x14>
 8015ec8:	f7fc fca4 	bl	8012814 <__sinit>
 8015ecc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015ed0:	0719      	lsls	r1, r3, #28
 8015ed2:	d422      	bmi.n	8015f1a <__swsetup_r+0x62>
 8015ed4:	06da      	lsls	r2, r3, #27
 8015ed6:	d407      	bmi.n	8015ee8 <__swsetup_r+0x30>
 8015ed8:	2209      	movs	r2, #9
 8015eda:	602a      	str	r2, [r5, #0]
 8015edc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015ee0:	81a3      	strh	r3, [r4, #12]
 8015ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8015ee6:	e033      	b.n	8015f50 <__swsetup_r+0x98>
 8015ee8:	0758      	lsls	r0, r3, #29
 8015eea:	d512      	bpl.n	8015f12 <__swsetup_r+0x5a>
 8015eec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015eee:	b141      	cbz	r1, 8015f02 <__swsetup_r+0x4a>
 8015ef0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015ef4:	4299      	cmp	r1, r3
 8015ef6:	d002      	beq.n	8015efe <__swsetup_r+0x46>
 8015ef8:	4628      	mov	r0, r5
 8015efa:	f7fd fbf9 	bl	80136f0 <_free_r>
 8015efe:	2300      	movs	r3, #0
 8015f00:	6363      	str	r3, [r4, #52]	@ 0x34
 8015f02:	89a3      	ldrh	r3, [r4, #12]
 8015f04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015f08:	81a3      	strh	r3, [r4, #12]
 8015f0a:	2300      	movs	r3, #0
 8015f0c:	6063      	str	r3, [r4, #4]
 8015f0e:	6923      	ldr	r3, [r4, #16]
 8015f10:	6023      	str	r3, [r4, #0]
 8015f12:	89a3      	ldrh	r3, [r4, #12]
 8015f14:	f043 0308 	orr.w	r3, r3, #8
 8015f18:	81a3      	strh	r3, [r4, #12]
 8015f1a:	6923      	ldr	r3, [r4, #16]
 8015f1c:	b94b      	cbnz	r3, 8015f32 <__swsetup_r+0x7a>
 8015f1e:	89a3      	ldrh	r3, [r4, #12]
 8015f20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015f24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015f28:	d003      	beq.n	8015f32 <__swsetup_r+0x7a>
 8015f2a:	4621      	mov	r1, r4
 8015f2c:	4628      	mov	r0, r5
 8015f2e:	f000 f883 	bl	8016038 <__smakebuf_r>
 8015f32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015f36:	f013 0201 	ands.w	r2, r3, #1
 8015f3a:	d00a      	beq.n	8015f52 <__swsetup_r+0x9a>
 8015f3c:	2200      	movs	r2, #0
 8015f3e:	60a2      	str	r2, [r4, #8]
 8015f40:	6962      	ldr	r2, [r4, #20]
 8015f42:	4252      	negs	r2, r2
 8015f44:	61a2      	str	r2, [r4, #24]
 8015f46:	6922      	ldr	r2, [r4, #16]
 8015f48:	b942      	cbnz	r2, 8015f5c <__swsetup_r+0xa4>
 8015f4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8015f4e:	d1c5      	bne.n	8015edc <__swsetup_r+0x24>
 8015f50:	bd38      	pop	{r3, r4, r5, pc}
 8015f52:	0799      	lsls	r1, r3, #30
 8015f54:	bf58      	it	pl
 8015f56:	6962      	ldrpl	r2, [r4, #20]
 8015f58:	60a2      	str	r2, [r4, #8]
 8015f5a:	e7f4      	b.n	8015f46 <__swsetup_r+0x8e>
 8015f5c:	2000      	movs	r0, #0
 8015f5e:	e7f7      	b.n	8015f50 <__swsetup_r+0x98>
 8015f60:	20000020 	.word	0x20000020

08015f64 <_raise_r>:
 8015f64:	291f      	cmp	r1, #31
 8015f66:	b538      	push	{r3, r4, r5, lr}
 8015f68:	4605      	mov	r5, r0
 8015f6a:	460c      	mov	r4, r1
 8015f6c:	d904      	bls.n	8015f78 <_raise_r+0x14>
 8015f6e:	2316      	movs	r3, #22
 8015f70:	6003      	str	r3, [r0, #0]
 8015f72:	f04f 30ff 	mov.w	r0, #4294967295
 8015f76:	bd38      	pop	{r3, r4, r5, pc}
 8015f78:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015f7a:	b112      	cbz	r2, 8015f82 <_raise_r+0x1e>
 8015f7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015f80:	b94b      	cbnz	r3, 8015f96 <_raise_r+0x32>
 8015f82:	4628      	mov	r0, r5
 8015f84:	f000 f830 	bl	8015fe8 <_getpid_r>
 8015f88:	4622      	mov	r2, r4
 8015f8a:	4601      	mov	r1, r0
 8015f8c:	4628      	mov	r0, r5
 8015f8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015f92:	f000 b817 	b.w	8015fc4 <_kill_r>
 8015f96:	2b01      	cmp	r3, #1
 8015f98:	d00a      	beq.n	8015fb0 <_raise_r+0x4c>
 8015f9a:	1c59      	adds	r1, r3, #1
 8015f9c:	d103      	bne.n	8015fa6 <_raise_r+0x42>
 8015f9e:	2316      	movs	r3, #22
 8015fa0:	6003      	str	r3, [r0, #0]
 8015fa2:	2001      	movs	r0, #1
 8015fa4:	e7e7      	b.n	8015f76 <_raise_r+0x12>
 8015fa6:	2100      	movs	r1, #0
 8015fa8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015fac:	4620      	mov	r0, r4
 8015fae:	4798      	blx	r3
 8015fb0:	2000      	movs	r0, #0
 8015fb2:	e7e0      	b.n	8015f76 <_raise_r+0x12>

08015fb4 <raise>:
 8015fb4:	4b02      	ldr	r3, [pc, #8]	@ (8015fc0 <raise+0xc>)
 8015fb6:	4601      	mov	r1, r0
 8015fb8:	6818      	ldr	r0, [r3, #0]
 8015fba:	f7ff bfd3 	b.w	8015f64 <_raise_r>
 8015fbe:	bf00      	nop
 8015fc0:	20000020 	.word	0x20000020

08015fc4 <_kill_r>:
 8015fc4:	b538      	push	{r3, r4, r5, lr}
 8015fc6:	4d07      	ldr	r5, [pc, #28]	@ (8015fe4 <_kill_r+0x20>)
 8015fc8:	2300      	movs	r3, #0
 8015fca:	4604      	mov	r4, r0
 8015fcc:	4608      	mov	r0, r1
 8015fce:	4611      	mov	r1, r2
 8015fd0:	602b      	str	r3, [r5, #0]
 8015fd2:	f7ea fdd0 	bl	8000b76 <_kill>
 8015fd6:	1c43      	adds	r3, r0, #1
 8015fd8:	d102      	bne.n	8015fe0 <_kill_r+0x1c>
 8015fda:	682b      	ldr	r3, [r5, #0]
 8015fdc:	b103      	cbz	r3, 8015fe0 <_kill_r+0x1c>
 8015fde:	6023      	str	r3, [r4, #0]
 8015fe0:	bd38      	pop	{r3, r4, r5, pc}
 8015fe2:	bf00      	nop
 8015fe4:	200003f4 	.word	0x200003f4

08015fe8 <_getpid_r>:
 8015fe8:	f7ea bdbd 	b.w	8000b66 <_getpid>

08015fec <__swhatbuf_r>:
 8015fec:	b570      	push	{r4, r5, r6, lr}
 8015fee:	460c      	mov	r4, r1
 8015ff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015ff4:	2900      	cmp	r1, #0
 8015ff6:	b096      	sub	sp, #88	@ 0x58
 8015ff8:	4615      	mov	r5, r2
 8015ffa:	461e      	mov	r6, r3
 8015ffc:	da0d      	bge.n	801601a <__swhatbuf_r+0x2e>
 8015ffe:	89a3      	ldrh	r3, [r4, #12]
 8016000:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8016004:	f04f 0100 	mov.w	r1, #0
 8016008:	bf14      	ite	ne
 801600a:	2340      	movne	r3, #64	@ 0x40
 801600c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016010:	2000      	movs	r0, #0
 8016012:	6031      	str	r1, [r6, #0]
 8016014:	602b      	str	r3, [r5, #0]
 8016016:	b016      	add	sp, #88	@ 0x58
 8016018:	bd70      	pop	{r4, r5, r6, pc}
 801601a:	466a      	mov	r2, sp
 801601c:	f000 f848 	bl	80160b0 <_fstat_r>
 8016020:	2800      	cmp	r0, #0
 8016022:	dbec      	blt.n	8015ffe <__swhatbuf_r+0x12>
 8016024:	9901      	ldr	r1, [sp, #4]
 8016026:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801602a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801602e:	4259      	negs	r1, r3
 8016030:	4159      	adcs	r1, r3
 8016032:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016036:	e7eb      	b.n	8016010 <__swhatbuf_r+0x24>

08016038 <__smakebuf_r>:
 8016038:	898b      	ldrh	r3, [r1, #12]
 801603a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801603c:	079d      	lsls	r5, r3, #30
 801603e:	4606      	mov	r6, r0
 8016040:	460c      	mov	r4, r1
 8016042:	d507      	bpl.n	8016054 <__smakebuf_r+0x1c>
 8016044:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8016048:	6023      	str	r3, [r4, #0]
 801604a:	6123      	str	r3, [r4, #16]
 801604c:	2301      	movs	r3, #1
 801604e:	6163      	str	r3, [r4, #20]
 8016050:	b003      	add	sp, #12
 8016052:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016054:	ab01      	add	r3, sp, #4
 8016056:	466a      	mov	r2, sp
 8016058:	f7ff ffc8 	bl	8015fec <__swhatbuf_r>
 801605c:	9f00      	ldr	r7, [sp, #0]
 801605e:	4605      	mov	r5, r0
 8016060:	4639      	mov	r1, r7
 8016062:	4630      	mov	r0, r6
 8016064:	f7fd fbb8 	bl	80137d8 <_malloc_r>
 8016068:	b948      	cbnz	r0, 801607e <__smakebuf_r+0x46>
 801606a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801606e:	059a      	lsls	r2, r3, #22
 8016070:	d4ee      	bmi.n	8016050 <__smakebuf_r+0x18>
 8016072:	f023 0303 	bic.w	r3, r3, #3
 8016076:	f043 0302 	orr.w	r3, r3, #2
 801607a:	81a3      	strh	r3, [r4, #12]
 801607c:	e7e2      	b.n	8016044 <__smakebuf_r+0xc>
 801607e:	89a3      	ldrh	r3, [r4, #12]
 8016080:	6020      	str	r0, [r4, #0]
 8016082:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016086:	81a3      	strh	r3, [r4, #12]
 8016088:	9b01      	ldr	r3, [sp, #4]
 801608a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801608e:	b15b      	cbz	r3, 80160a8 <__smakebuf_r+0x70>
 8016090:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016094:	4630      	mov	r0, r6
 8016096:	f000 f81d 	bl	80160d4 <_isatty_r>
 801609a:	b128      	cbz	r0, 80160a8 <__smakebuf_r+0x70>
 801609c:	89a3      	ldrh	r3, [r4, #12]
 801609e:	f023 0303 	bic.w	r3, r3, #3
 80160a2:	f043 0301 	orr.w	r3, r3, #1
 80160a6:	81a3      	strh	r3, [r4, #12]
 80160a8:	89a3      	ldrh	r3, [r4, #12]
 80160aa:	431d      	orrs	r5, r3
 80160ac:	81a5      	strh	r5, [r4, #12]
 80160ae:	e7cf      	b.n	8016050 <__smakebuf_r+0x18>

080160b0 <_fstat_r>:
 80160b0:	b538      	push	{r3, r4, r5, lr}
 80160b2:	4d07      	ldr	r5, [pc, #28]	@ (80160d0 <_fstat_r+0x20>)
 80160b4:	2300      	movs	r3, #0
 80160b6:	4604      	mov	r4, r0
 80160b8:	4608      	mov	r0, r1
 80160ba:	4611      	mov	r1, r2
 80160bc:	602b      	str	r3, [r5, #0]
 80160be:	f7ea fdba 	bl	8000c36 <_fstat>
 80160c2:	1c43      	adds	r3, r0, #1
 80160c4:	d102      	bne.n	80160cc <_fstat_r+0x1c>
 80160c6:	682b      	ldr	r3, [r5, #0]
 80160c8:	b103      	cbz	r3, 80160cc <_fstat_r+0x1c>
 80160ca:	6023      	str	r3, [r4, #0]
 80160cc:	bd38      	pop	{r3, r4, r5, pc}
 80160ce:	bf00      	nop
 80160d0:	200003f4 	.word	0x200003f4

080160d4 <_isatty_r>:
 80160d4:	b538      	push	{r3, r4, r5, lr}
 80160d6:	4d06      	ldr	r5, [pc, #24]	@ (80160f0 <_isatty_r+0x1c>)
 80160d8:	2300      	movs	r3, #0
 80160da:	4604      	mov	r4, r0
 80160dc:	4608      	mov	r0, r1
 80160de:	602b      	str	r3, [r5, #0]
 80160e0:	f7ea fdb9 	bl	8000c56 <_isatty>
 80160e4:	1c43      	adds	r3, r0, #1
 80160e6:	d102      	bne.n	80160ee <_isatty_r+0x1a>
 80160e8:	682b      	ldr	r3, [r5, #0]
 80160ea:	b103      	cbz	r3, 80160ee <_isatty_r+0x1a>
 80160ec:	6023      	str	r3, [r4, #0]
 80160ee:	bd38      	pop	{r3, r4, r5, pc}
 80160f0:	200003f4 	.word	0x200003f4
 80160f4:	00000000 	.word	0x00000000

080160f8 <sin>:
 80160f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80160fa:	ec53 2b10 	vmov	r2, r3, d0
 80160fe:	4826      	ldr	r0, [pc, #152]	@ (8016198 <sin+0xa0>)
 8016100:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8016104:	4281      	cmp	r1, r0
 8016106:	d807      	bhi.n	8016118 <sin+0x20>
 8016108:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8016190 <sin+0x98>
 801610c:	2000      	movs	r0, #0
 801610e:	b005      	add	sp, #20
 8016110:	f85d eb04 	ldr.w	lr, [sp], #4
 8016114:	f000 b90c 	b.w	8016330 <__kernel_sin>
 8016118:	4820      	ldr	r0, [pc, #128]	@ (801619c <sin+0xa4>)
 801611a:	4281      	cmp	r1, r0
 801611c:	d908      	bls.n	8016130 <sin+0x38>
 801611e:	4610      	mov	r0, r2
 8016120:	4619      	mov	r1, r3
 8016122:	f7fa fda9 	bl	8010c78 <__aeabi_dsub>
 8016126:	ec41 0b10 	vmov	d0, r0, r1
 801612a:	b005      	add	sp, #20
 801612c:	f85d fb04 	ldr.w	pc, [sp], #4
 8016130:	4668      	mov	r0, sp
 8016132:	f000 f9b9 	bl	80164a8 <__ieee754_rem_pio2>
 8016136:	f000 0003 	and.w	r0, r0, #3
 801613a:	2801      	cmp	r0, #1
 801613c:	d00c      	beq.n	8016158 <sin+0x60>
 801613e:	2802      	cmp	r0, #2
 8016140:	d011      	beq.n	8016166 <sin+0x6e>
 8016142:	b9e8      	cbnz	r0, 8016180 <sin+0x88>
 8016144:	ed9d 1b02 	vldr	d1, [sp, #8]
 8016148:	ed9d 0b00 	vldr	d0, [sp]
 801614c:	2001      	movs	r0, #1
 801614e:	f000 f8ef 	bl	8016330 <__kernel_sin>
 8016152:	ec51 0b10 	vmov	r0, r1, d0
 8016156:	e7e6      	b.n	8016126 <sin+0x2e>
 8016158:	ed9d 1b02 	vldr	d1, [sp, #8]
 801615c:	ed9d 0b00 	vldr	d0, [sp]
 8016160:	f000 f81e 	bl	80161a0 <__kernel_cos>
 8016164:	e7f5      	b.n	8016152 <sin+0x5a>
 8016166:	ed9d 1b02 	vldr	d1, [sp, #8]
 801616a:	ed9d 0b00 	vldr	d0, [sp]
 801616e:	2001      	movs	r0, #1
 8016170:	f000 f8de 	bl	8016330 <__kernel_sin>
 8016174:	ec53 2b10 	vmov	r2, r3, d0
 8016178:	4610      	mov	r0, r2
 801617a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801617e:	e7d2      	b.n	8016126 <sin+0x2e>
 8016180:	ed9d 1b02 	vldr	d1, [sp, #8]
 8016184:	ed9d 0b00 	vldr	d0, [sp]
 8016188:	f000 f80a 	bl	80161a0 <__kernel_cos>
 801618c:	e7f2      	b.n	8016174 <sin+0x7c>
 801618e:	bf00      	nop
	...
 8016198:	3fe921fb 	.word	0x3fe921fb
 801619c:	7fefffff 	.word	0x7fefffff

080161a0 <__kernel_cos>:
 80161a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161a4:	ec57 6b10 	vmov	r6, r7, d0
 80161a8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80161ac:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 80161b0:	ed8d 1b00 	vstr	d1, [sp]
 80161b4:	d206      	bcs.n	80161c4 <__kernel_cos+0x24>
 80161b6:	4630      	mov	r0, r6
 80161b8:	4639      	mov	r1, r7
 80161ba:	f7fb f9c5 	bl	8011548 <__aeabi_d2iz>
 80161be:	2800      	cmp	r0, #0
 80161c0:	f000 8088 	beq.w	80162d4 <__kernel_cos+0x134>
 80161c4:	4632      	mov	r2, r6
 80161c6:	463b      	mov	r3, r7
 80161c8:	4630      	mov	r0, r6
 80161ca:	4639      	mov	r1, r7
 80161cc:	f7fa ff0c 	bl	8010fe8 <__aeabi_dmul>
 80161d0:	4b51      	ldr	r3, [pc, #324]	@ (8016318 <__kernel_cos+0x178>)
 80161d2:	2200      	movs	r2, #0
 80161d4:	4604      	mov	r4, r0
 80161d6:	460d      	mov	r5, r1
 80161d8:	f7fa ff06 	bl	8010fe8 <__aeabi_dmul>
 80161dc:	a340      	add	r3, pc, #256	@ (adr r3, 80162e0 <__kernel_cos+0x140>)
 80161de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161e2:	4682      	mov	sl, r0
 80161e4:	468b      	mov	fp, r1
 80161e6:	4620      	mov	r0, r4
 80161e8:	4629      	mov	r1, r5
 80161ea:	f7fa fefd 	bl	8010fe8 <__aeabi_dmul>
 80161ee:	a33e      	add	r3, pc, #248	@ (adr r3, 80162e8 <__kernel_cos+0x148>)
 80161f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161f4:	f7fa fd42 	bl	8010c7c <__adddf3>
 80161f8:	4622      	mov	r2, r4
 80161fa:	462b      	mov	r3, r5
 80161fc:	f7fa fef4 	bl	8010fe8 <__aeabi_dmul>
 8016200:	a33b      	add	r3, pc, #236	@ (adr r3, 80162f0 <__kernel_cos+0x150>)
 8016202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016206:	f7fa fd37 	bl	8010c78 <__aeabi_dsub>
 801620a:	4622      	mov	r2, r4
 801620c:	462b      	mov	r3, r5
 801620e:	f7fa feeb 	bl	8010fe8 <__aeabi_dmul>
 8016212:	a339      	add	r3, pc, #228	@ (adr r3, 80162f8 <__kernel_cos+0x158>)
 8016214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016218:	f7fa fd30 	bl	8010c7c <__adddf3>
 801621c:	4622      	mov	r2, r4
 801621e:	462b      	mov	r3, r5
 8016220:	f7fa fee2 	bl	8010fe8 <__aeabi_dmul>
 8016224:	a336      	add	r3, pc, #216	@ (adr r3, 8016300 <__kernel_cos+0x160>)
 8016226:	e9d3 2300 	ldrd	r2, r3, [r3]
 801622a:	f7fa fd25 	bl	8010c78 <__aeabi_dsub>
 801622e:	4622      	mov	r2, r4
 8016230:	462b      	mov	r3, r5
 8016232:	f7fa fed9 	bl	8010fe8 <__aeabi_dmul>
 8016236:	a334      	add	r3, pc, #208	@ (adr r3, 8016308 <__kernel_cos+0x168>)
 8016238:	e9d3 2300 	ldrd	r2, r3, [r3]
 801623c:	f7fa fd1e 	bl	8010c7c <__adddf3>
 8016240:	4622      	mov	r2, r4
 8016242:	462b      	mov	r3, r5
 8016244:	f7fa fed0 	bl	8010fe8 <__aeabi_dmul>
 8016248:	4622      	mov	r2, r4
 801624a:	462b      	mov	r3, r5
 801624c:	f7fa fecc 	bl	8010fe8 <__aeabi_dmul>
 8016250:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016254:	4604      	mov	r4, r0
 8016256:	460d      	mov	r5, r1
 8016258:	4630      	mov	r0, r6
 801625a:	4639      	mov	r1, r7
 801625c:	f7fa fec4 	bl	8010fe8 <__aeabi_dmul>
 8016260:	460b      	mov	r3, r1
 8016262:	4602      	mov	r2, r0
 8016264:	4629      	mov	r1, r5
 8016266:	4620      	mov	r0, r4
 8016268:	f7fa fd06 	bl	8010c78 <__aeabi_dsub>
 801626c:	4b2b      	ldr	r3, [pc, #172]	@ (801631c <__kernel_cos+0x17c>)
 801626e:	4598      	cmp	r8, r3
 8016270:	4606      	mov	r6, r0
 8016272:	460f      	mov	r7, r1
 8016274:	d810      	bhi.n	8016298 <__kernel_cos+0xf8>
 8016276:	4602      	mov	r2, r0
 8016278:	460b      	mov	r3, r1
 801627a:	4650      	mov	r0, sl
 801627c:	4659      	mov	r1, fp
 801627e:	f7fa fcfb 	bl	8010c78 <__aeabi_dsub>
 8016282:	460b      	mov	r3, r1
 8016284:	4926      	ldr	r1, [pc, #152]	@ (8016320 <__kernel_cos+0x180>)
 8016286:	4602      	mov	r2, r0
 8016288:	2000      	movs	r0, #0
 801628a:	f7fa fcf5 	bl	8010c78 <__aeabi_dsub>
 801628e:	ec41 0b10 	vmov	d0, r0, r1
 8016292:	b003      	add	sp, #12
 8016294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016298:	4b22      	ldr	r3, [pc, #136]	@ (8016324 <__kernel_cos+0x184>)
 801629a:	4921      	ldr	r1, [pc, #132]	@ (8016320 <__kernel_cos+0x180>)
 801629c:	4598      	cmp	r8, r3
 801629e:	bf8c      	ite	hi
 80162a0:	4d21      	ldrhi	r5, [pc, #132]	@ (8016328 <__kernel_cos+0x188>)
 80162a2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 80162a6:	2400      	movs	r4, #0
 80162a8:	4622      	mov	r2, r4
 80162aa:	462b      	mov	r3, r5
 80162ac:	2000      	movs	r0, #0
 80162ae:	f7fa fce3 	bl	8010c78 <__aeabi_dsub>
 80162b2:	4622      	mov	r2, r4
 80162b4:	4680      	mov	r8, r0
 80162b6:	4689      	mov	r9, r1
 80162b8:	462b      	mov	r3, r5
 80162ba:	4650      	mov	r0, sl
 80162bc:	4659      	mov	r1, fp
 80162be:	f7fa fcdb 	bl	8010c78 <__aeabi_dsub>
 80162c2:	4632      	mov	r2, r6
 80162c4:	463b      	mov	r3, r7
 80162c6:	f7fa fcd7 	bl	8010c78 <__aeabi_dsub>
 80162ca:	4602      	mov	r2, r0
 80162cc:	460b      	mov	r3, r1
 80162ce:	4640      	mov	r0, r8
 80162d0:	4649      	mov	r1, r9
 80162d2:	e7da      	b.n	801628a <__kernel_cos+0xea>
 80162d4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8016310 <__kernel_cos+0x170>
 80162d8:	e7db      	b.n	8016292 <__kernel_cos+0xf2>
 80162da:	bf00      	nop
 80162dc:	f3af 8000 	nop.w
 80162e0:	be8838d4 	.word	0xbe8838d4
 80162e4:	bda8fae9 	.word	0xbda8fae9
 80162e8:	bdb4b1c4 	.word	0xbdb4b1c4
 80162ec:	3e21ee9e 	.word	0x3e21ee9e
 80162f0:	809c52ad 	.word	0x809c52ad
 80162f4:	3e927e4f 	.word	0x3e927e4f
 80162f8:	19cb1590 	.word	0x19cb1590
 80162fc:	3efa01a0 	.word	0x3efa01a0
 8016300:	16c15177 	.word	0x16c15177
 8016304:	3f56c16c 	.word	0x3f56c16c
 8016308:	5555554c 	.word	0x5555554c
 801630c:	3fa55555 	.word	0x3fa55555
 8016310:	00000000 	.word	0x00000000
 8016314:	3ff00000 	.word	0x3ff00000
 8016318:	3fe00000 	.word	0x3fe00000
 801631c:	3fd33332 	.word	0x3fd33332
 8016320:	3ff00000 	.word	0x3ff00000
 8016324:	3fe90000 	.word	0x3fe90000
 8016328:	3fd20000 	.word	0x3fd20000
 801632c:	00000000 	.word	0x00000000

08016330 <__kernel_sin>:
 8016330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016334:	ec55 4b10 	vmov	r4, r5, d0
 8016338:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801633c:	b085      	sub	sp, #20
 801633e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8016342:	ed8d 1b02 	vstr	d1, [sp, #8]
 8016346:	4680      	mov	r8, r0
 8016348:	d205      	bcs.n	8016356 <__kernel_sin+0x26>
 801634a:	4620      	mov	r0, r4
 801634c:	4629      	mov	r1, r5
 801634e:	f7fb f8fb 	bl	8011548 <__aeabi_d2iz>
 8016352:	2800      	cmp	r0, #0
 8016354:	d052      	beq.n	80163fc <__kernel_sin+0xcc>
 8016356:	4622      	mov	r2, r4
 8016358:	462b      	mov	r3, r5
 801635a:	4620      	mov	r0, r4
 801635c:	4629      	mov	r1, r5
 801635e:	f7fa fe43 	bl	8010fe8 <__aeabi_dmul>
 8016362:	4682      	mov	sl, r0
 8016364:	468b      	mov	fp, r1
 8016366:	4602      	mov	r2, r0
 8016368:	460b      	mov	r3, r1
 801636a:	4620      	mov	r0, r4
 801636c:	4629      	mov	r1, r5
 801636e:	f7fa fe3b 	bl	8010fe8 <__aeabi_dmul>
 8016372:	a342      	add	r3, pc, #264	@ (adr r3, 801647c <__kernel_sin+0x14c>)
 8016374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016378:	e9cd 0100 	strd	r0, r1, [sp]
 801637c:	4650      	mov	r0, sl
 801637e:	4659      	mov	r1, fp
 8016380:	f7fa fe32 	bl	8010fe8 <__aeabi_dmul>
 8016384:	a33f      	add	r3, pc, #252	@ (adr r3, 8016484 <__kernel_sin+0x154>)
 8016386:	e9d3 2300 	ldrd	r2, r3, [r3]
 801638a:	f7fa fc75 	bl	8010c78 <__aeabi_dsub>
 801638e:	4652      	mov	r2, sl
 8016390:	465b      	mov	r3, fp
 8016392:	f7fa fe29 	bl	8010fe8 <__aeabi_dmul>
 8016396:	a33d      	add	r3, pc, #244	@ (adr r3, 801648c <__kernel_sin+0x15c>)
 8016398:	e9d3 2300 	ldrd	r2, r3, [r3]
 801639c:	f7fa fc6e 	bl	8010c7c <__adddf3>
 80163a0:	4652      	mov	r2, sl
 80163a2:	465b      	mov	r3, fp
 80163a4:	f7fa fe20 	bl	8010fe8 <__aeabi_dmul>
 80163a8:	a33a      	add	r3, pc, #232	@ (adr r3, 8016494 <__kernel_sin+0x164>)
 80163aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163ae:	f7fa fc63 	bl	8010c78 <__aeabi_dsub>
 80163b2:	4652      	mov	r2, sl
 80163b4:	465b      	mov	r3, fp
 80163b6:	f7fa fe17 	bl	8010fe8 <__aeabi_dmul>
 80163ba:	a338      	add	r3, pc, #224	@ (adr r3, 801649c <__kernel_sin+0x16c>)
 80163bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163c0:	f7fa fc5c 	bl	8010c7c <__adddf3>
 80163c4:	4606      	mov	r6, r0
 80163c6:	460f      	mov	r7, r1
 80163c8:	f1b8 0f00 	cmp.w	r8, #0
 80163cc:	d11b      	bne.n	8016406 <__kernel_sin+0xd6>
 80163ce:	4602      	mov	r2, r0
 80163d0:	460b      	mov	r3, r1
 80163d2:	4650      	mov	r0, sl
 80163d4:	4659      	mov	r1, fp
 80163d6:	f7fa fe07 	bl	8010fe8 <__aeabi_dmul>
 80163da:	a325      	add	r3, pc, #148	@ (adr r3, 8016470 <__kernel_sin+0x140>)
 80163dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163e0:	f7fa fc4a 	bl	8010c78 <__aeabi_dsub>
 80163e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80163e8:	f7fa fdfe 	bl	8010fe8 <__aeabi_dmul>
 80163ec:	4602      	mov	r2, r0
 80163ee:	460b      	mov	r3, r1
 80163f0:	4620      	mov	r0, r4
 80163f2:	4629      	mov	r1, r5
 80163f4:	f7fa fc42 	bl	8010c7c <__adddf3>
 80163f8:	4604      	mov	r4, r0
 80163fa:	460d      	mov	r5, r1
 80163fc:	ec45 4b10 	vmov	d0, r4, r5
 8016400:	b005      	add	sp, #20
 8016402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016406:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801640a:	4b1b      	ldr	r3, [pc, #108]	@ (8016478 <__kernel_sin+0x148>)
 801640c:	2200      	movs	r2, #0
 801640e:	f7fa fdeb 	bl	8010fe8 <__aeabi_dmul>
 8016412:	4632      	mov	r2, r6
 8016414:	4680      	mov	r8, r0
 8016416:	4689      	mov	r9, r1
 8016418:	463b      	mov	r3, r7
 801641a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801641e:	f7fa fde3 	bl	8010fe8 <__aeabi_dmul>
 8016422:	4602      	mov	r2, r0
 8016424:	460b      	mov	r3, r1
 8016426:	4640      	mov	r0, r8
 8016428:	4649      	mov	r1, r9
 801642a:	f7fa fc25 	bl	8010c78 <__aeabi_dsub>
 801642e:	4652      	mov	r2, sl
 8016430:	465b      	mov	r3, fp
 8016432:	f7fa fdd9 	bl	8010fe8 <__aeabi_dmul>
 8016436:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801643a:	f7fa fc1d 	bl	8010c78 <__aeabi_dsub>
 801643e:	a30c      	add	r3, pc, #48	@ (adr r3, 8016470 <__kernel_sin+0x140>)
 8016440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016444:	4606      	mov	r6, r0
 8016446:	460f      	mov	r7, r1
 8016448:	e9dd 0100 	ldrd	r0, r1, [sp]
 801644c:	f7fa fdcc 	bl	8010fe8 <__aeabi_dmul>
 8016450:	4602      	mov	r2, r0
 8016452:	460b      	mov	r3, r1
 8016454:	4630      	mov	r0, r6
 8016456:	4639      	mov	r1, r7
 8016458:	f7fa fc10 	bl	8010c7c <__adddf3>
 801645c:	4602      	mov	r2, r0
 801645e:	460b      	mov	r3, r1
 8016460:	4620      	mov	r0, r4
 8016462:	4629      	mov	r1, r5
 8016464:	f7fa fc08 	bl	8010c78 <__aeabi_dsub>
 8016468:	e7c6      	b.n	80163f8 <__kernel_sin+0xc8>
 801646a:	bf00      	nop
 801646c:	f3af 8000 	nop.w
 8016470:	55555549 	.word	0x55555549
 8016474:	3fc55555 	.word	0x3fc55555
 8016478:	3fe00000 	.word	0x3fe00000
 801647c:	5acfd57c 	.word	0x5acfd57c
 8016480:	3de5d93a 	.word	0x3de5d93a
 8016484:	8a2b9ceb 	.word	0x8a2b9ceb
 8016488:	3e5ae5e6 	.word	0x3e5ae5e6
 801648c:	57b1fe7d 	.word	0x57b1fe7d
 8016490:	3ec71de3 	.word	0x3ec71de3
 8016494:	19c161d5 	.word	0x19c161d5
 8016498:	3f2a01a0 	.word	0x3f2a01a0
 801649c:	1110f8a6 	.word	0x1110f8a6
 80164a0:	3f811111 	.word	0x3f811111
 80164a4:	00000000 	.word	0x00000000

080164a8 <__ieee754_rem_pio2>:
 80164a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80164ac:	ec57 6b10 	vmov	r6, r7, d0
 80164b0:	4bc5      	ldr	r3, [pc, #788]	@ (80167c8 <__ieee754_rem_pio2+0x320>)
 80164b2:	b08d      	sub	sp, #52	@ 0x34
 80164b4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80164b8:	4598      	cmp	r8, r3
 80164ba:	4604      	mov	r4, r0
 80164bc:	9704      	str	r7, [sp, #16]
 80164be:	d807      	bhi.n	80164d0 <__ieee754_rem_pio2+0x28>
 80164c0:	2200      	movs	r2, #0
 80164c2:	2300      	movs	r3, #0
 80164c4:	ed80 0b00 	vstr	d0, [r0]
 80164c8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80164cc:	2500      	movs	r5, #0
 80164ce:	e028      	b.n	8016522 <__ieee754_rem_pio2+0x7a>
 80164d0:	4bbe      	ldr	r3, [pc, #760]	@ (80167cc <__ieee754_rem_pio2+0x324>)
 80164d2:	4598      	cmp	r8, r3
 80164d4:	d878      	bhi.n	80165c8 <__ieee754_rem_pio2+0x120>
 80164d6:	9b04      	ldr	r3, [sp, #16]
 80164d8:	4dbd      	ldr	r5, [pc, #756]	@ (80167d0 <__ieee754_rem_pio2+0x328>)
 80164da:	2b00      	cmp	r3, #0
 80164dc:	4630      	mov	r0, r6
 80164de:	a3ac      	add	r3, pc, #688	@ (adr r3, 8016790 <__ieee754_rem_pio2+0x2e8>)
 80164e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80164e4:	4639      	mov	r1, r7
 80164e6:	dd38      	ble.n	801655a <__ieee754_rem_pio2+0xb2>
 80164e8:	f7fa fbc6 	bl	8010c78 <__aeabi_dsub>
 80164ec:	45a8      	cmp	r8, r5
 80164ee:	4606      	mov	r6, r0
 80164f0:	460f      	mov	r7, r1
 80164f2:	d01a      	beq.n	801652a <__ieee754_rem_pio2+0x82>
 80164f4:	a3a8      	add	r3, pc, #672	@ (adr r3, 8016798 <__ieee754_rem_pio2+0x2f0>)
 80164f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80164fa:	f7fa fbbd 	bl	8010c78 <__aeabi_dsub>
 80164fe:	4602      	mov	r2, r0
 8016500:	460b      	mov	r3, r1
 8016502:	4680      	mov	r8, r0
 8016504:	4689      	mov	r9, r1
 8016506:	4630      	mov	r0, r6
 8016508:	4639      	mov	r1, r7
 801650a:	f7fa fbb5 	bl	8010c78 <__aeabi_dsub>
 801650e:	a3a2      	add	r3, pc, #648	@ (adr r3, 8016798 <__ieee754_rem_pio2+0x2f0>)
 8016510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016514:	f7fa fbb0 	bl	8010c78 <__aeabi_dsub>
 8016518:	e9c4 8900 	strd	r8, r9, [r4]
 801651c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8016520:	2501      	movs	r5, #1
 8016522:	4628      	mov	r0, r5
 8016524:	b00d      	add	sp, #52	@ 0x34
 8016526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801652a:	a39d      	add	r3, pc, #628	@ (adr r3, 80167a0 <__ieee754_rem_pio2+0x2f8>)
 801652c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016530:	f7fa fba2 	bl	8010c78 <__aeabi_dsub>
 8016534:	a39c      	add	r3, pc, #624	@ (adr r3, 80167a8 <__ieee754_rem_pio2+0x300>)
 8016536:	e9d3 2300 	ldrd	r2, r3, [r3]
 801653a:	4606      	mov	r6, r0
 801653c:	460f      	mov	r7, r1
 801653e:	f7fa fb9b 	bl	8010c78 <__aeabi_dsub>
 8016542:	4602      	mov	r2, r0
 8016544:	460b      	mov	r3, r1
 8016546:	4680      	mov	r8, r0
 8016548:	4689      	mov	r9, r1
 801654a:	4630      	mov	r0, r6
 801654c:	4639      	mov	r1, r7
 801654e:	f7fa fb93 	bl	8010c78 <__aeabi_dsub>
 8016552:	a395      	add	r3, pc, #596	@ (adr r3, 80167a8 <__ieee754_rem_pio2+0x300>)
 8016554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016558:	e7dc      	b.n	8016514 <__ieee754_rem_pio2+0x6c>
 801655a:	f7fa fb8f 	bl	8010c7c <__adddf3>
 801655e:	45a8      	cmp	r8, r5
 8016560:	4606      	mov	r6, r0
 8016562:	460f      	mov	r7, r1
 8016564:	d018      	beq.n	8016598 <__ieee754_rem_pio2+0xf0>
 8016566:	a38c      	add	r3, pc, #560	@ (adr r3, 8016798 <__ieee754_rem_pio2+0x2f0>)
 8016568:	e9d3 2300 	ldrd	r2, r3, [r3]
 801656c:	f7fa fb86 	bl	8010c7c <__adddf3>
 8016570:	4602      	mov	r2, r0
 8016572:	460b      	mov	r3, r1
 8016574:	4680      	mov	r8, r0
 8016576:	4689      	mov	r9, r1
 8016578:	4630      	mov	r0, r6
 801657a:	4639      	mov	r1, r7
 801657c:	f7fa fb7c 	bl	8010c78 <__aeabi_dsub>
 8016580:	a385      	add	r3, pc, #532	@ (adr r3, 8016798 <__ieee754_rem_pio2+0x2f0>)
 8016582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016586:	f7fa fb79 	bl	8010c7c <__adddf3>
 801658a:	f04f 35ff 	mov.w	r5, #4294967295
 801658e:	e9c4 8900 	strd	r8, r9, [r4]
 8016592:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8016596:	e7c4      	b.n	8016522 <__ieee754_rem_pio2+0x7a>
 8016598:	a381      	add	r3, pc, #516	@ (adr r3, 80167a0 <__ieee754_rem_pio2+0x2f8>)
 801659a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801659e:	f7fa fb6d 	bl	8010c7c <__adddf3>
 80165a2:	a381      	add	r3, pc, #516	@ (adr r3, 80167a8 <__ieee754_rem_pio2+0x300>)
 80165a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165a8:	4606      	mov	r6, r0
 80165aa:	460f      	mov	r7, r1
 80165ac:	f7fa fb66 	bl	8010c7c <__adddf3>
 80165b0:	4602      	mov	r2, r0
 80165b2:	460b      	mov	r3, r1
 80165b4:	4680      	mov	r8, r0
 80165b6:	4689      	mov	r9, r1
 80165b8:	4630      	mov	r0, r6
 80165ba:	4639      	mov	r1, r7
 80165bc:	f7fa fb5c 	bl	8010c78 <__aeabi_dsub>
 80165c0:	a379      	add	r3, pc, #484	@ (adr r3, 80167a8 <__ieee754_rem_pio2+0x300>)
 80165c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165c6:	e7de      	b.n	8016586 <__ieee754_rem_pio2+0xde>
 80165c8:	4b82      	ldr	r3, [pc, #520]	@ (80167d4 <__ieee754_rem_pio2+0x32c>)
 80165ca:	4598      	cmp	r8, r3
 80165cc:	f200 80d1 	bhi.w	8016772 <__ieee754_rem_pio2+0x2ca>
 80165d0:	f000 f966 	bl	80168a0 <fabs>
 80165d4:	ec57 6b10 	vmov	r6, r7, d0
 80165d8:	a375      	add	r3, pc, #468	@ (adr r3, 80167b0 <__ieee754_rem_pio2+0x308>)
 80165da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165de:	4630      	mov	r0, r6
 80165e0:	4639      	mov	r1, r7
 80165e2:	f7fa fd01 	bl	8010fe8 <__aeabi_dmul>
 80165e6:	4b7c      	ldr	r3, [pc, #496]	@ (80167d8 <__ieee754_rem_pio2+0x330>)
 80165e8:	2200      	movs	r2, #0
 80165ea:	f7fa fb47 	bl	8010c7c <__adddf3>
 80165ee:	f7fa ffab 	bl	8011548 <__aeabi_d2iz>
 80165f2:	4605      	mov	r5, r0
 80165f4:	f7fa fc8e 	bl	8010f14 <__aeabi_i2d>
 80165f8:	4602      	mov	r2, r0
 80165fa:	460b      	mov	r3, r1
 80165fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8016600:	a363      	add	r3, pc, #396	@ (adr r3, 8016790 <__ieee754_rem_pio2+0x2e8>)
 8016602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016606:	f7fa fcef 	bl	8010fe8 <__aeabi_dmul>
 801660a:	4602      	mov	r2, r0
 801660c:	460b      	mov	r3, r1
 801660e:	4630      	mov	r0, r6
 8016610:	4639      	mov	r1, r7
 8016612:	f7fa fb31 	bl	8010c78 <__aeabi_dsub>
 8016616:	a360      	add	r3, pc, #384	@ (adr r3, 8016798 <__ieee754_rem_pio2+0x2f0>)
 8016618:	e9d3 2300 	ldrd	r2, r3, [r3]
 801661c:	4682      	mov	sl, r0
 801661e:	468b      	mov	fp, r1
 8016620:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016624:	f7fa fce0 	bl	8010fe8 <__aeabi_dmul>
 8016628:	2d1f      	cmp	r5, #31
 801662a:	4606      	mov	r6, r0
 801662c:	460f      	mov	r7, r1
 801662e:	dc0c      	bgt.n	801664a <__ieee754_rem_pio2+0x1a2>
 8016630:	4b6a      	ldr	r3, [pc, #424]	@ (80167dc <__ieee754_rem_pio2+0x334>)
 8016632:	1e6a      	subs	r2, r5, #1
 8016634:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016638:	4543      	cmp	r3, r8
 801663a:	d006      	beq.n	801664a <__ieee754_rem_pio2+0x1a2>
 801663c:	4632      	mov	r2, r6
 801663e:	463b      	mov	r3, r7
 8016640:	4650      	mov	r0, sl
 8016642:	4659      	mov	r1, fp
 8016644:	f7fa fb18 	bl	8010c78 <__aeabi_dsub>
 8016648:	e00e      	b.n	8016668 <__ieee754_rem_pio2+0x1c0>
 801664a:	463b      	mov	r3, r7
 801664c:	4632      	mov	r2, r6
 801664e:	4650      	mov	r0, sl
 8016650:	4659      	mov	r1, fp
 8016652:	f7fa fb11 	bl	8010c78 <__aeabi_dsub>
 8016656:	ea4f 5328 	mov.w	r3, r8, asr #20
 801665a:	9305      	str	r3, [sp, #20]
 801665c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8016660:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8016664:	2b10      	cmp	r3, #16
 8016666:	dc02      	bgt.n	801666e <__ieee754_rem_pio2+0x1c6>
 8016668:	e9c4 0100 	strd	r0, r1, [r4]
 801666c:	e039      	b.n	80166e2 <__ieee754_rem_pio2+0x23a>
 801666e:	a34c      	add	r3, pc, #304	@ (adr r3, 80167a0 <__ieee754_rem_pio2+0x2f8>)
 8016670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016674:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016678:	f7fa fcb6 	bl	8010fe8 <__aeabi_dmul>
 801667c:	4606      	mov	r6, r0
 801667e:	460f      	mov	r7, r1
 8016680:	4602      	mov	r2, r0
 8016682:	460b      	mov	r3, r1
 8016684:	4650      	mov	r0, sl
 8016686:	4659      	mov	r1, fp
 8016688:	f7fa faf6 	bl	8010c78 <__aeabi_dsub>
 801668c:	4602      	mov	r2, r0
 801668e:	460b      	mov	r3, r1
 8016690:	4680      	mov	r8, r0
 8016692:	4689      	mov	r9, r1
 8016694:	4650      	mov	r0, sl
 8016696:	4659      	mov	r1, fp
 8016698:	f7fa faee 	bl	8010c78 <__aeabi_dsub>
 801669c:	4632      	mov	r2, r6
 801669e:	463b      	mov	r3, r7
 80166a0:	f7fa faea 	bl	8010c78 <__aeabi_dsub>
 80166a4:	a340      	add	r3, pc, #256	@ (adr r3, 80167a8 <__ieee754_rem_pio2+0x300>)
 80166a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166aa:	4606      	mov	r6, r0
 80166ac:	460f      	mov	r7, r1
 80166ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80166b2:	f7fa fc99 	bl	8010fe8 <__aeabi_dmul>
 80166b6:	4632      	mov	r2, r6
 80166b8:	463b      	mov	r3, r7
 80166ba:	f7fa fadd 	bl	8010c78 <__aeabi_dsub>
 80166be:	4602      	mov	r2, r0
 80166c0:	460b      	mov	r3, r1
 80166c2:	4606      	mov	r6, r0
 80166c4:	460f      	mov	r7, r1
 80166c6:	4640      	mov	r0, r8
 80166c8:	4649      	mov	r1, r9
 80166ca:	f7fa fad5 	bl	8010c78 <__aeabi_dsub>
 80166ce:	9a05      	ldr	r2, [sp, #20]
 80166d0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80166d4:	1ad3      	subs	r3, r2, r3
 80166d6:	2b31      	cmp	r3, #49	@ 0x31
 80166d8:	dc20      	bgt.n	801671c <__ieee754_rem_pio2+0x274>
 80166da:	e9c4 0100 	strd	r0, r1, [r4]
 80166de:	46c2      	mov	sl, r8
 80166e0:	46cb      	mov	fp, r9
 80166e2:	e9d4 8900 	ldrd	r8, r9, [r4]
 80166e6:	4650      	mov	r0, sl
 80166e8:	4642      	mov	r2, r8
 80166ea:	464b      	mov	r3, r9
 80166ec:	4659      	mov	r1, fp
 80166ee:	f7fa fac3 	bl	8010c78 <__aeabi_dsub>
 80166f2:	463b      	mov	r3, r7
 80166f4:	4632      	mov	r2, r6
 80166f6:	f7fa fabf 	bl	8010c78 <__aeabi_dsub>
 80166fa:	9b04      	ldr	r3, [sp, #16]
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8016702:	f6bf af0e 	bge.w	8016522 <__ieee754_rem_pio2+0x7a>
 8016706:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801670a:	6063      	str	r3, [r4, #4]
 801670c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016710:	f8c4 8000 	str.w	r8, [r4]
 8016714:	60a0      	str	r0, [r4, #8]
 8016716:	60e3      	str	r3, [r4, #12]
 8016718:	426d      	negs	r5, r5
 801671a:	e702      	b.n	8016522 <__ieee754_rem_pio2+0x7a>
 801671c:	a326      	add	r3, pc, #152	@ (adr r3, 80167b8 <__ieee754_rem_pio2+0x310>)
 801671e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016722:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016726:	f7fa fc5f 	bl	8010fe8 <__aeabi_dmul>
 801672a:	4606      	mov	r6, r0
 801672c:	460f      	mov	r7, r1
 801672e:	4602      	mov	r2, r0
 8016730:	460b      	mov	r3, r1
 8016732:	4640      	mov	r0, r8
 8016734:	4649      	mov	r1, r9
 8016736:	f7fa fa9f 	bl	8010c78 <__aeabi_dsub>
 801673a:	4602      	mov	r2, r0
 801673c:	460b      	mov	r3, r1
 801673e:	4682      	mov	sl, r0
 8016740:	468b      	mov	fp, r1
 8016742:	4640      	mov	r0, r8
 8016744:	4649      	mov	r1, r9
 8016746:	f7fa fa97 	bl	8010c78 <__aeabi_dsub>
 801674a:	4632      	mov	r2, r6
 801674c:	463b      	mov	r3, r7
 801674e:	f7fa fa93 	bl	8010c78 <__aeabi_dsub>
 8016752:	a31b      	add	r3, pc, #108	@ (adr r3, 80167c0 <__ieee754_rem_pio2+0x318>)
 8016754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016758:	4606      	mov	r6, r0
 801675a:	460f      	mov	r7, r1
 801675c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016760:	f7fa fc42 	bl	8010fe8 <__aeabi_dmul>
 8016764:	4632      	mov	r2, r6
 8016766:	463b      	mov	r3, r7
 8016768:	f7fa fa86 	bl	8010c78 <__aeabi_dsub>
 801676c:	4606      	mov	r6, r0
 801676e:	460f      	mov	r7, r1
 8016770:	e764      	b.n	801663c <__ieee754_rem_pio2+0x194>
 8016772:	4b1b      	ldr	r3, [pc, #108]	@ (80167e0 <__ieee754_rem_pio2+0x338>)
 8016774:	4598      	cmp	r8, r3
 8016776:	d935      	bls.n	80167e4 <__ieee754_rem_pio2+0x33c>
 8016778:	4632      	mov	r2, r6
 801677a:	463b      	mov	r3, r7
 801677c:	4630      	mov	r0, r6
 801677e:	4639      	mov	r1, r7
 8016780:	f7fa fa7a 	bl	8010c78 <__aeabi_dsub>
 8016784:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8016788:	e9c4 0100 	strd	r0, r1, [r4]
 801678c:	e69e      	b.n	80164cc <__ieee754_rem_pio2+0x24>
 801678e:	bf00      	nop
 8016790:	54400000 	.word	0x54400000
 8016794:	3ff921fb 	.word	0x3ff921fb
 8016798:	1a626331 	.word	0x1a626331
 801679c:	3dd0b461 	.word	0x3dd0b461
 80167a0:	1a600000 	.word	0x1a600000
 80167a4:	3dd0b461 	.word	0x3dd0b461
 80167a8:	2e037073 	.word	0x2e037073
 80167ac:	3ba3198a 	.word	0x3ba3198a
 80167b0:	6dc9c883 	.word	0x6dc9c883
 80167b4:	3fe45f30 	.word	0x3fe45f30
 80167b8:	2e000000 	.word	0x2e000000
 80167bc:	3ba3198a 	.word	0x3ba3198a
 80167c0:	252049c1 	.word	0x252049c1
 80167c4:	397b839a 	.word	0x397b839a
 80167c8:	3fe921fb 	.word	0x3fe921fb
 80167cc:	4002d97b 	.word	0x4002d97b
 80167d0:	3ff921fb 	.word	0x3ff921fb
 80167d4:	413921fb 	.word	0x413921fb
 80167d8:	3fe00000 	.word	0x3fe00000
 80167dc:	080175c0 	.word	0x080175c0
 80167e0:	7fefffff 	.word	0x7fefffff
 80167e4:	ea4f 5528 	mov.w	r5, r8, asr #20
 80167e8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80167ec:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80167f0:	4630      	mov	r0, r6
 80167f2:	460f      	mov	r7, r1
 80167f4:	f7fa fea8 	bl	8011548 <__aeabi_d2iz>
 80167f8:	f7fa fb8c 	bl	8010f14 <__aeabi_i2d>
 80167fc:	4602      	mov	r2, r0
 80167fe:	460b      	mov	r3, r1
 8016800:	4630      	mov	r0, r6
 8016802:	4639      	mov	r1, r7
 8016804:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8016808:	f7fa fa36 	bl	8010c78 <__aeabi_dsub>
 801680c:	4b22      	ldr	r3, [pc, #136]	@ (8016898 <__ieee754_rem_pio2+0x3f0>)
 801680e:	2200      	movs	r2, #0
 8016810:	f7fa fbea 	bl	8010fe8 <__aeabi_dmul>
 8016814:	460f      	mov	r7, r1
 8016816:	4606      	mov	r6, r0
 8016818:	f7fa fe96 	bl	8011548 <__aeabi_d2iz>
 801681c:	f7fa fb7a 	bl	8010f14 <__aeabi_i2d>
 8016820:	4602      	mov	r2, r0
 8016822:	460b      	mov	r3, r1
 8016824:	4630      	mov	r0, r6
 8016826:	4639      	mov	r1, r7
 8016828:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801682c:	f7fa fa24 	bl	8010c78 <__aeabi_dsub>
 8016830:	4b19      	ldr	r3, [pc, #100]	@ (8016898 <__ieee754_rem_pio2+0x3f0>)
 8016832:	2200      	movs	r2, #0
 8016834:	f7fa fbd8 	bl	8010fe8 <__aeabi_dmul>
 8016838:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801683c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8016840:	f04f 0803 	mov.w	r8, #3
 8016844:	2600      	movs	r6, #0
 8016846:	2700      	movs	r7, #0
 8016848:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801684c:	4632      	mov	r2, r6
 801684e:	463b      	mov	r3, r7
 8016850:	46c2      	mov	sl, r8
 8016852:	f108 38ff 	add.w	r8, r8, #4294967295
 8016856:	f7fa fe2f 	bl	80114b8 <__aeabi_dcmpeq>
 801685a:	2800      	cmp	r0, #0
 801685c:	d1f4      	bne.n	8016848 <__ieee754_rem_pio2+0x3a0>
 801685e:	4b0f      	ldr	r3, [pc, #60]	@ (801689c <__ieee754_rem_pio2+0x3f4>)
 8016860:	9301      	str	r3, [sp, #4]
 8016862:	2302      	movs	r3, #2
 8016864:	9300      	str	r3, [sp, #0]
 8016866:	462a      	mov	r2, r5
 8016868:	4653      	mov	r3, sl
 801686a:	4621      	mov	r1, r4
 801686c:	a806      	add	r0, sp, #24
 801686e:	f000 f81f 	bl	80168b0 <__kernel_rem_pio2>
 8016872:	9b04      	ldr	r3, [sp, #16]
 8016874:	2b00      	cmp	r3, #0
 8016876:	4605      	mov	r5, r0
 8016878:	f6bf ae53 	bge.w	8016522 <__ieee754_rem_pio2+0x7a>
 801687c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8016880:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016884:	e9c4 2300 	strd	r2, r3, [r4]
 8016888:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801688c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016890:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8016894:	e740      	b.n	8016718 <__ieee754_rem_pio2+0x270>
 8016896:	bf00      	nop
 8016898:	41700000 	.word	0x41700000
 801689c:	08017640 	.word	0x08017640

080168a0 <fabs>:
 80168a0:	ec51 0b10 	vmov	r0, r1, d0
 80168a4:	4602      	mov	r2, r0
 80168a6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80168aa:	ec43 2b10 	vmov	d0, r2, r3
 80168ae:	4770      	bx	lr

080168b0 <__kernel_rem_pio2>:
 80168b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80168b4:	ed2d 8b02 	vpush	{d8}
 80168b8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80168bc:	f112 0f14 	cmn.w	r2, #20
 80168c0:	9306      	str	r3, [sp, #24]
 80168c2:	9104      	str	r1, [sp, #16]
 80168c4:	4bbe      	ldr	r3, [pc, #760]	@ (8016bc0 <__kernel_rem_pio2+0x310>)
 80168c6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80168c8:	9008      	str	r0, [sp, #32]
 80168ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80168ce:	9300      	str	r3, [sp, #0]
 80168d0:	9b06      	ldr	r3, [sp, #24]
 80168d2:	f103 33ff 	add.w	r3, r3, #4294967295
 80168d6:	bfa8      	it	ge
 80168d8:	1ed4      	subge	r4, r2, #3
 80168da:	9305      	str	r3, [sp, #20]
 80168dc:	bfb2      	itee	lt
 80168de:	2400      	movlt	r4, #0
 80168e0:	2318      	movge	r3, #24
 80168e2:	fb94 f4f3 	sdivge	r4, r4, r3
 80168e6:	f06f 0317 	mvn.w	r3, #23
 80168ea:	fb04 3303 	mla	r3, r4, r3, r3
 80168ee:	eb03 0b02 	add.w	fp, r3, r2
 80168f2:	9b00      	ldr	r3, [sp, #0]
 80168f4:	9a05      	ldr	r2, [sp, #20]
 80168f6:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8016bb0 <__kernel_rem_pio2+0x300>
 80168fa:	eb03 0802 	add.w	r8, r3, r2
 80168fe:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8016900:	1aa7      	subs	r7, r4, r2
 8016902:	ae20      	add	r6, sp, #128	@ 0x80
 8016904:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8016908:	2500      	movs	r5, #0
 801690a:	4545      	cmp	r5, r8
 801690c:	dd13      	ble.n	8016936 <__kernel_rem_pio2+0x86>
 801690e:	9b06      	ldr	r3, [sp, #24]
 8016910:	aa20      	add	r2, sp, #128	@ 0x80
 8016912:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8016916:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801691a:	f04f 0800 	mov.w	r8, #0
 801691e:	9b00      	ldr	r3, [sp, #0]
 8016920:	4598      	cmp	r8, r3
 8016922:	dc31      	bgt.n	8016988 <__kernel_rem_pio2+0xd8>
 8016924:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8016bb0 <__kernel_rem_pio2+0x300>
 8016928:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801692c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8016930:	462f      	mov	r7, r5
 8016932:	2600      	movs	r6, #0
 8016934:	e01b      	b.n	801696e <__kernel_rem_pio2+0xbe>
 8016936:	42ef      	cmn	r7, r5
 8016938:	d407      	bmi.n	801694a <__kernel_rem_pio2+0x9a>
 801693a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801693e:	f7fa fae9 	bl	8010f14 <__aeabi_i2d>
 8016942:	e8e6 0102 	strd	r0, r1, [r6], #8
 8016946:	3501      	adds	r5, #1
 8016948:	e7df      	b.n	801690a <__kernel_rem_pio2+0x5a>
 801694a:	ec51 0b18 	vmov	r0, r1, d8
 801694e:	e7f8      	b.n	8016942 <__kernel_rem_pio2+0x92>
 8016950:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016954:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8016958:	f7fa fb46 	bl	8010fe8 <__aeabi_dmul>
 801695c:	4602      	mov	r2, r0
 801695e:	460b      	mov	r3, r1
 8016960:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016964:	f7fa f98a 	bl	8010c7c <__adddf3>
 8016968:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801696c:	3601      	adds	r6, #1
 801696e:	9b05      	ldr	r3, [sp, #20]
 8016970:	429e      	cmp	r6, r3
 8016972:	f1a7 0708 	sub.w	r7, r7, #8
 8016976:	ddeb      	ble.n	8016950 <__kernel_rem_pio2+0xa0>
 8016978:	ed9d 7b02 	vldr	d7, [sp, #8]
 801697c:	f108 0801 	add.w	r8, r8, #1
 8016980:	ecaa 7b02 	vstmia	sl!, {d7}
 8016984:	3508      	adds	r5, #8
 8016986:	e7ca      	b.n	801691e <__kernel_rem_pio2+0x6e>
 8016988:	9b00      	ldr	r3, [sp, #0]
 801698a:	f8dd 8000 	ldr.w	r8, [sp]
 801698e:	aa0c      	add	r2, sp, #48	@ 0x30
 8016990:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016994:	930a      	str	r3, [sp, #40]	@ 0x28
 8016996:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8016998:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801699c:	9309      	str	r3, [sp, #36]	@ 0x24
 801699e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80169a2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80169a4:	ab98      	add	r3, sp, #608	@ 0x260
 80169a6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80169aa:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 80169ae:	ed8d 7b02 	vstr	d7, [sp, #8]
 80169b2:	ac0c      	add	r4, sp, #48	@ 0x30
 80169b4:	ab70      	add	r3, sp, #448	@ 0x1c0
 80169b6:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80169ba:	46a1      	mov	r9, r4
 80169bc:	46c2      	mov	sl, r8
 80169be:	f1ba 0f00 	cmp.w	sl, #0
 80169c2:	f1a5 0508 	sub.w	r5, r5, #8
 80169c6:	dc77      	bgt.n	8016ab8 <__kernel_rem_pio2+0x208>
 80169c8:	4658      	mov	r0, fp
 80169ca:	ed9d 0b02 	vldr	d0, [sp, #8]
 80169ce:	f000 fac7 	bl	8016f60 <scalbn>
 80169d2:	ec57 6b10 	vmov	r6, r7, d0
 80169d6:	2200      	movs	r2, #0
 80169d8:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80169dc:	4630      	mov	r0, r6
 80169de:	4639      	mov	r1, r7
 80169e0:	f7fa fb02 	bl	8010fe8 <__aeabi_dmul>
 80169e4:	ec41 0b10 	vmov	d0, r0, r1
 80169e8:	f000 fb3a 	bl	8017060 <floor>
 80169ec:	4b75      	ldr	r3, [pc, #468]	@ (8016bc4 <__kernel_rem_pio2+0x314>)
 80169ee:	ec51 0b10 	vmov	r0, r1, d0
 80169f2:	2200      	movs	r2, #0
 80169f4:	f7fa faf8 	bl	8010fe8 <__aeabi_dmul>
 80169f8:	4602      	mov	r2, r0
 80169fa:	460b      	mov	r3, r1
 80169fc:	4630      	mov	r0, r6
 80169fe:	4639      	mov	r1, r7
 8016a00:	f7fa f93a 	bl	8010c78 <__aeabi_dsub>
 8016a04:	460f      	mov	r7, r1
 8016a06:	4606      	mov	r6, r0
 8016a08:	f7fa fd9e 	bl	8011548 <__aeabi_d2iz>
 8016a0c:	9002      	str	r0, [sp, #8]
 8016a0e:	f7fa fa81 	bl	8010f14 <__aeabi_i2d>
 8016a12:	4602      	mov	r2, r0
 8016a14:	460b      	mov	r3, r1
 8016a16:	4630      	mov	r0, r6
 8016a18:	4639      	mov	r1, r7
 8016a1a:	f7fa f92d 	bl	8010c78 <__aeabi_dsub>
 8016a1e:	f1bb 0f00 	cmp.w	fp, #0
 8016a22:	4606      	mov	r6, r0
 8016a24:	460f      	mov	r7, r1
 8016a26:	dd6c      	ble.n	8016b02 <__kernel_rem_pio2+0x252>
 8016a28:	f108 31ff 	add.w	r1, r8, #4294967295
 8016a2c:	ab0c      	add	r3, sp, #48	@ 0x30
 8016a2e:	9d02      	ldr	r5, [sp, #8]
 8016a30:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016a34:	f1cb 0018 	rsb	r0, fp, #24
 8016a38:	fa43 f200 	asr.w	r2, r3, r0
 8016a3c:	4415      	add	r5, r2
 8016a3e:	4082      	lsls	r2, r0
 8016a40:	1a9b      	subs	r3, r3, r2
 8016a42:	aa0c      	add	r2, sp, #48	@ 0x30
 8016a44:	9502      	str	r5, [sp, #8]
 8016a46:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8016a4a:	f1cb 0217 	rsb	r2, fp, #23
 8016a4e:	fa43 f902 	asr.w	r9, r3, r2
 8016a52:	f1b9 0f00 	cmp.w	r9, #0
 8016a56:	dd64      	ble.n	8016b22 <__kernel_rem_pio2+0x272>
 8016a58:	9b02      	ldr	r3, [sp, #8]
 8016a5a:	2200      	movs	r2, #0
 8016a5c:	3301      	adds	r3, #1
 8016a5e:	9302      	str	r3, [sp, #8]
 8016a60:	4615      	mov	r5, r2
 8016a62:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8016a66:	4590      	cmp	r8, r2
 8016a68:	f300 80b8 	bgt.w	8016bdc <__kernel_rem_pio2+0x32c>
 8016a6c:	f1bb 0f00 	cmp.w	fp, #0
 8016a70:	dd07      	ble.n	8016a82 <__kernel_rem_pio2+0x1d2>
 8016a72:	f1bb 0f01 	cmp.w	fp, #1
 8016a76:	f000 80bf 	beq.w	8016bf8 <__kernel_rem_pio2+0x348>
 8016a7a:	f1bb 0f02 	cmp.w	fp, #2
 8016a7e:	f000 80c6 	beq.w	8016c0e <__kernel_rem_pio2+0x35e>
 8016a82:	f1b9 0f02 	cmp.w	r9, #2
 8016a86:	d14c      	bne.n	8016b22 <__kernel_rem_pio2+0x272>
 8016a88:	4632      	mov	r2, r6
 8016a8a:	463b      	mov	r3, r7
 8016a8c:	494e      	ldr	r1, [pc, #312]	@ (8016bc8 <__kernel_rem_pio2+0x318>)
 8016a8e:	2000      	movs	r0, #0
 8016a90:	f7fa f8f2 	bl	8010c78 <__aeabi_dsub>
 8016a94:	4606      	mov	r6, r0
 8016a96:	460f      	mov	r7, r1
 8016a98:	2d00      	cmp	r5, #0
 8016a9a:	d042      	beq.n	8016b22 <__kernel_rem_pio2+0x272>
 8016a9c:	4658      	mov	r0, fp
 8016a9e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8016bb8 <__kernel_rem_pio2+0x308>
 8016aa2:	f000 fa5d 	bl	8016f60 <scalbn>
 8016aa6:	4630      	mov	r0, r6
 8016aa8:	4639      	mov	r1, r7
 8016aaa:	ec53 2b10 	vmov	r2, r3, d0
 8016aae:	f7fa f8e3 	bl	8010c78 <__aeabi_dsub>
 8016ab2:	4606      	mov	r6, r0
 8016ab4:	460f      	mov	r7, r1
 8016ab6:	e034      	b.n	8016b22 <__kernel_rem_pio2+0x272>
 8016ab8:	4b44      	ldr	r3, [pc, #272]	@ (8016bcc <__kernel_rem_pio2+0x31c>)
 8016aba:	2200      	movs	r2, #0
 8016abc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016ac0:	f7fa fa92 	bl	8010fe8 <__aeabi_dmul>
 8016ac4:	f7fa fd40 	bl	8011548 <__aeabi_d2iz>
 8016ac8:	f7fa fa24 	bl	8010f14 <__aeabi_i2d>
 8016acc:	4b40      	ldr	r3, [pc, #256]	@ (8016bd0 <__kernel_rem_pio2+0x320>)
 8016ace:	2200      	movs	r2, #0
 8016ad0:	4606      	mov	r6, r0
 8016ad2:	460f      	mov	r7, r1
 8016ad4:	f7fa fa88 	bl	8010fe8 <__aeabi_dmul>
 8016ad8:	4602      	mov	r2, r0
 8016ada:	460b      	mov	r3, r1
 8016adc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016ae0:	f7fa f8ca 	bl	8010c78 <__aeabi_dsub>
 8016ae4:	f7fa fd30 	bl	8011548 <__aeabi_d2iz>
 8016ae8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016aec:	f849 0b04 	str.w	r0, [r9], #4
 8016af0:	4639      	mov	r1, r7
 8016af2:	4630      	mov	r0, r6
 8016af4:	f7fa f8c2 	bl	8010c7c <__adddf3>
 8016af8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016afc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016b00:	e75d      	b.n	80169be <__kernel_rem_pio2+0x10e>
 8016b02:	d107      	bne.n	8016b14 <__kernel_rem_pio2+0x264>
 8016b04:	f108 33ff 	add.w	r3, r8, #4294967295
 8016b08:	aa0c      	add	r2, sp, #48	@ 0x30
 8016b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016b0e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8016b12:	e79e      	b.n	8016a52 <__kernel_rem_pio2+0x1a2>
 8016b14:	4b2f      	ldr	r3, [pc, #188]	@ (8016bd4 <__kernel_rem_pio2+0x324>)
 8016b16:	2200      	movs	r2, #0
 8016b18:	f7fa fcec 	bl	80114f4 <__aeabi_dcmpge>
 8016b1c:	2800      	cmp	r0, #0
 8016b1e:	d143      	bne.n	8016ba8 <__kernel_rem_pio2+0x2f8>
 8016b20:	4681      	mov	r9, r0
 8016b22:	2200      	movs	r2, #0
 8016b24:	2300      	movs	r3, #0
 8016b26:	4630      	mov	r0, r6
 8016b28:	4639      	mov	r1, r7
 8016b2a:	f7fa fcc5 	bl	80114b8 <__aeabi_dcmpeq>
 8016b2e:	2800      	cmp	r0, #0
 8016b30:	f000 80bf 	beq.w	8016cb2 <__kernel_rem_pio2+0x402>
 8016b34:	f108 33ff 	add.w	r3, r8, #4294967295
 8016b38:	2200      	movs	r2, #0
 8016b3a:	9900      	ldr	r1, [sp, #0]
 8016b3c:	428b      	cmp	r3, r1
 8016b3e:	da6e      	bge.n	8016c1e <__kernel_rem_pio2+0x36e>
 8016b40:	2a00      	cmp	r2, #0
 8016b42:	f000 8089 	beq.w	8016c58 <__kernel_rem_pio2+0x3a8>
 8016b46:	f108 38ff 	add.w	r8, r8, #4294967295
 8016b4a:	ab0c      	add	r3, sp, #48	@ 0x30
 8016b4c:	f1ab 0b18 	sub.w	fp, fp, #24
 8016b50:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8016b54:	2b00      	cmp	r3, #0
 8016b56:	d0f6      	beq.n	8016b46 <__kernel_rem_pio2+0x296>
 8016b58:	4658      	mov	r0, fp
 8016b5a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8016bb8 <__kernel_rem_pio2+0x308>
 8016b5e:	f000 f9ff 	bl	8016f60 <scalbn>
 8016b62:	f108 0301 	add.w	r3, r8, #1
 8016b66:	00da      	lsls	r2, r3, #3
 8016b68:	9205      	str	r2, [sp, #20]
 8016b6a:	ec55 4b10 	vmov	r4, r5, d0
 8016b6e:	aa70      	add	r2, sp, #448	@ 0x1c0
 8016b70:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8016bcc <__kernel_rem_pio2+0x31c>
 8016b74:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8016b78:	4646      	mov	r6, r8
 8016b7a:	f04f 0a00 	mov.w	sl, #0
 8016b7e:	2e00      	cmp	r6, #0
 8016b80:	f280 80cf 	bge.w	8016d22 <__kernel_rem_pio2+0x472>
 8016b84:	4644      	mov	r4, r8
 8016b86:	2c00      	cmp	r4, #0
 8016b88:	f2c0 80fd 	blt.w	8016d86 <__kernel_rem_pio2+0x4d6>
 8016b8c:	4b12      	ldr	r3, [pc, #72]	@ (8016bd8 <__kernel_rem_pio2+0x328>)
 8016b8e:	461f      	mov	r7, r3
 8016b90:	ab70      	add	r3, sp, #448	@ 0x1c0
 8016b92:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8016b96:	9306      	str	r3, [sp, #24]
 8016b98:	f04f 0a00 	mov.w	sl, #0
 8016b9c:	f04f 0b00 	mov.w	fp, #0
 8016ba0:	2600      	movs	r6, #0
 8016ba2:	eba8 0504 	sub.w	r5, r8, r4
 8016ba6:	e0e2      	b.n	8016d6e <__kernel_rem_pio2+0x4be>
 8016ba8:	f04f 0902 	mov.w	r9, #2
 8016bac:	e754      	b.n	8016a58 <__kernel_rem_pio2+0x1a8>
 8016bae:	bf00      	nop
	...
 8016bbc:	3ff00000 	.word	0x3ff00000
 8016bc0:	08017788 	.word	0x08017788
 8016bc4:	40200000 	.word	0x40200000
 8016bc8:	3ff00000 	.word	0x3ff00000
 8016bcc:	3e700000 	.word	0x3e700000
 8016bd0:	41700000 	.word	0x41700000
 8016bd4:	3fe00000 	.word	0x3fe00000
 8016bd8:	08017748 	.word	0x08017748
 8016bdc:	f854 3b04 	ldr.w	r3, [r4], #4
 8016be0:	b945      	cbnz	r5, 8016bf4 <__kernel_rem_pio2+0x344>
 8016be2:	b123      	cbz	r3, 8016bee <__kernel_rem_pio2+0x33e>
 8016be4:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8016be8:	f844 3c04 	str.w	r3, [r4, #-4]
 8016bec:	2301      	movs	r3, #1
 8016bee:	3201      	adds	r2, #1
 8016bf0:	461d      	mov	r5, r3
 8016bf2:	e738      	b.n	8016a66 <__kernel_rem_pio2+0x1b6>
 8016bf4:	1acb      	subs	r3, r1, r3
 8016bf6:	e7f7      	b.n	8016be8 <__kernel_rem_pio2+0x338>
 8016bf8:	f108 32ff 	add.w	r2, r8, #4294967295
 8016bfc:	ab0c      	add	r3, sp, #48	@ 0x30
 8016bfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016c02:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8016c06:	a90c      	add	r1, sp, #48	@ 0x30
 8016c08:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8016c0c:	e739      	b.n	8016a82 <__kernel_rem_pio2+0x1d2>
 8016c0e:	f108 32ff 	add.w	r2, r8, #4294967295
 8016c12:	ab0c      	add	r3, sp, #48	@ 0x30
 8016c14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016c18:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8016c1c:	e7f3      	b.n	8016c06 <__kernel_rem_pio2+0x356>
 8016c1e:	a90c      	add	r1, sp, #48	@ 0x30
 8016c20:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8016c24:	3b01      	subs	r3, #1
 8016c26:	430a      	orrs	r2, r1
 8016c28:	e787      	b.n	8016b3a <__kernel_rem_pio2+0x28a>
 8016c2a:	3401      	adds	r4, #1
 8016c2c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8016c30:	2a00      	cmp	r2, #0
 8016c32:	d0fa      	beq.n	8016c2a <__kernel_rem_pio2+0x37a>
 8016c34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8016c36:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8016c3a:	eb0d 0503 	add.w	r5, sp, r3
 8016c3e:	9b06      	ldr	r3, [sp, #24]
 8016c40:	aa20      	add	r2, sp, #128	@ 0x80
 8016c42:	4443      	add	r3, r8
 8016c44:	f108 0701 	add.w	r7, r8, #1
 8016c48:	3d98      	subs	r5, #152	@ 0x98
 8016c4a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8016c4e:	4444      	add	r4, r8
 8016c50:	42bc      	cmp	r4, r7
 8016c52:	da04      	bge.n	8016c5e <__kernel_rem_pio2+0x3ae>
 8016c54:	46a0      	mov	r8, r4
 8016c56:	e6a2      	b.n	801699e <__kernel_rem_pio2+0xee>
 8016c58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8016c5a:	2401      	movs	r4, #1
 8016c5c:	e7e6      	b.n	8016c2c <__kernel_rem_pio2+0x37c>
 8016c5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016c60:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8016c64:	f7fa f956 	bl	8010f14 <__aeabi_i2d>
 8016c68:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8016f30 <__kernel_rem_pio2+0x680>
 8016c6c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8016c70:	ed8d 7b02 	vstr	d7, [sp, #8]
 8016c74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016c78:	46b2      	mov	sl, r6
 8016c7a:	f04f 0800 	mov.w	r8, #0
 8016c7e:	9b05      	ldr	r3, [sp, #20]
 8016c80:	4598      	cmp	r8, r3
 8016c82:	dd05      	ble.n	8016c90 <__kernel_rem_pio2+0x3e0>
 8016c84:	ed9d 7b02 	vldr	d7, [sp, #8]
 8016c88:	3701      	adds	r7, #1
 8016c8a:	eca5 7b02 	vstmia	r5!, {d7}
 8016c8e:	e7df      	b.n	8016c50 <__kernel_rem_pio2+0x3a0>
 8016c90:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8016c94:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8016c98:	f7fa f9a6 	bl	8010fe8 <__aeabi_dmul>
 8016c9c:	4602      	mov	r2, r0
 8016c9e:	460b      	mov	r3, r1
 8016ca0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016ca4:	f7f9 ffea 	bl	8010c7c <__adddf3>
 8016ca8:	f108 0801 	add.w	r8, r8, #1
 8016cac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016cb0:	e7e5      	b.n	8016c7e <__kernel_rem_pio2+0x3ce>
 8016cb2:	f1cb 0000 	rsb	r0, fp, #0
 8016cb6:	ec47 6b10 	vmov	d0, r6, r7
 8016cba:	f000 f951 	bl	8016f60 <scalbn>
 8016cbe:	ec55 4b10 	vmov	r4, r5, d0
 8016cc2:	4b9d      	ldr	r3, [pc, #628]	@ (8016f38 <__kernel_rem_pio2+0x688>)
 8016cc4:	2200      	movs	r2, #0
 8016cc6:	4620      	mov	r0, r4
 8016cc8:	4629      	mov	r1, r5
 8016cca:	f7fa fc13 	bl	80114f4 <__aeabi_dcmpge>
 8016cce:	b300      	cbz	r0, 8016d12 <__kernel_rem_pio2+0x462>
 8016cd0:	4b9a      	ldr	r3, [pc, #616]	@ (8016f3c <__kernel_rem_pio2+0x68c>)
 8016cd2:	2200      	movs	r2, #0
 8016cd4:	4620      	mov	r0, r4
 8016cd6:	4629      	mov	r1, r5
 8016cd8:	f7fa f986 	bl	8010fe8 <__aeabi_dmul>
 8016cdc:	f7fa fc34 	bl	8011548 <__aeabi_d2iz>
 8016ce0:	4606      	mov	r6, r0
 8016ce2:	f7fa f917 	bl	8010f14 <__aeabi_i2d>
 8016ce6:	4b94      	ldr	r3, [pc, #592]	@ (8016f38 <__kernel_rem_pio2+0x688>)
 8016ce8:	2200      	movs	r2, #0
 8016cea:	f7fa f97d 	bl	8010fe8 <__aeabi_dmul>
 8016cee:	460b      	mov	r3, r1
 8016cf0:	4602      	mov	r2, r0
 8016cf2:	4629      	mov	r1, r5
 8016cf4:	4620      	mov	r0, r4
 8016cf6:	f7f9 ffbf 	bl	8010c78 <__aeabi_dsub>
 8016cfa:	f7fa fc25 	bl	8011548 <__aeabi_d2iz>
 8016cfe:	ab0c      	add	r3, sp, #48	@ 0x30
 8016d00:	f10b 0b18 	add.w	fp, fp, #24
 8016d04:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8016d08:	f108 0801 	add.w	r8, r8, #1
 8016d0c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8016d10:	e722      	b.n	8016b58 <__kernel_rem_pio2+0x2a8>
 8016d12:	4620      	mov	r0, r4
 8016d14:	4629      	mov	r1, r5
 8016d16:	f7fa fc17 	bl	8011548 <__aeabi_d2iz>
 8016d1a:	ab0c      	add	r3, sp, #48	@ 0x30
 8016d1c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8016d20:	e71a      	b.n	8016b58 <__kernel_rem_pio2+0x2a8>
 8016d22:	ab0c      	add	r3, sp, #48	@ 0x30
 8016d24:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8016d28:	f7fa f8f4 	bl	8010f14 <__aeabi_i2d>
 8016d2c:	4622      	mov	r2, r4
 8016d2e:	462b      	mov	r3, r5
 8016d30:	f7fa f95a 	bl	8010fe8 <__aeabi_dmul>
 8016d34:	4652      	mov	r2, sl
 8016d36:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8016d3a:	465b      	mov	r3, fp
 8016d3c:	4620      	mov	r0, r4
 8016d3e:	4629      	mov	r1, r5
 8016d40:	f7fa f952 	bl	8010fe8 <__aeabi_dmul>
 8016d44:	3e01      	subs	r6, #1
 8016d46:	4604      	mov	r4, r0
 8016d48:	460d      	mov	r5, r1
 8016d4a:	e718      	b.n	8016b7e <__kernel_rem_pio2+0x2ce>
 8016d4c:	9906      	ldr	r1, [sp, #24]
 8016d4e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8016d52:	9106      	str	r1, [sp, #24]
 8016d54:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8016d58:	f7fa f946 	bl	8010fe8 <__aeabi_dmul>
 8016d5c:	4602      	mov	r2, r0
 8016d5e:	460b      	mov	r3, r1
 8016d60:	4650      	mov	r0, sl
 8016d62:	4659      	mov	r1, fp
 8016d64:	f7f9 ff8a 	bl	8010c7c <__adddf3>
 8016d68:	3601      	adds	r6, #1
 8016d6a:	4682      	mov	sl, r0
 8016d6c:	468b      	mov	fp, r1
 8016d6e:	9b00      	ldr	r3, [sp, #0]
 8016d70:	429e      	cmp	r6, r3
 8016d72:	dc01      	bgt.n	8016d78 <__kernel_rem_pio2+0x4c8>
 8016d74:	42b5      	cmp	r5, r6
 8016d76:	dae9      	bge.n	8016d4c <__kernel_rem_pio2+0x49c>
 8016d78:	ab48      	add	r3, sp, #288	@ 0x120
 8016d7a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8016d7e:	e9c5 ab00 	strd	sl, fp, [r5]
 8016d82:	3c01      	subs	r4, #1
 8016d84:	e6ff      	b.n	8016b86 <__kernel_rem_pio2+0x2d6>
 8016d86:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8016d88:	2b02      	cmp	r3, #2
 8016d8a:	dc0b      	bgt.n	8016da4 <__kernel_rem_pio2+0x4f4>
 8016d8c:	2b00      	cmp	r3, #0
 8016d8e:	dc39      	bgt.n	8016e04 <__kernel_rem_pio2+0x554>
 8016d90:	d05d      	beq.n	8016e4e <__kernel_rem_pio2+0x59e>
 8016d92:	9b02      	ldr	r3, [sp, #8]
 8016d94:	f003 0007 	and.w	r0, r3, #7
 8016d98:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8016d9c:	ecbd 8b02 	vpop	{d8}
 8016da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016da4:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8016da6:	2b03      	cmp	r3, #3
 8016da8:	d1f3      	bne.n	8016d92 <__kernel_rem_pio2+0x4e2>
 8016daa:	9b05      	ldr	r3, [sp, #20]
 8016dac:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8016db0:	eb0d 0403 	add.w	r4, sp, r3
 8016db4:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8016db8:	4625      	mov	r5, r4
 8016dba:	46c2      	mov	sl, r8
 8016dbc:	f1ba 0f00 	cmp.w	sl, #0
 8016dc0:	f1a5 0508 	sub.w	r5, r5, #8
 8016dc4:	dc6b      	bgt.n	8016e9e <__kernel_rem_pio2+0x5ee>
 8016dc6:	4645      	mov	r5, r8
 8016dc8:	2d01      	cmp	r5, #1
 8016dca:	f1a4 0408 	sub.w	r4, r4, #8
 8016dce:	f300 8087 	bgt.w	8016ee0 <__kernel_rem_pio2+0x630>
 8016dd2:	9c05      	ldr	r4, [sp, #20]
 8016dd4:	ab48      	add	r3, sp, #288	@ 0x120
 8016dd6:	441c      	add	r4, r3
 8016dd8:	2000      	movs	r0, #0
 8016dda:	2100      	movs	r1, #0
 8016ddc:	f1b8 0f01 	cmp.w	r8, #1
 8016de0:	f300 809c 	bgt.w	8016f1c <__kernel_rem_pio2+0x66c>
 8016de4:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8016de8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8016dec:	f1b9 0f00 	cmp.w	r9, #0
 8016df0:	f040 80a6 	bne.w	8016f40 <__kernel_rem_pio2+0x690>
 8016df4:	9b04      	ldr	r3, [sp, #16]
 8016df6:	e9c3 7800 	strd	r7, r8, [r3]
 8016dfa:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8016dfe:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8016e02:	e7c6      	b.n	8016d92 <__kernel_rem_pio2+0x4e2>
 8016e04:	9d05      	ldr	r5, [sp, #20]
 8016e06:	ab48      	add	r3, sp, #288	@ 0x120
 8016e08:	441d      	add	r5, r3
 8016e0a:	4644      	mov	r4, r8
 8016e0c:	2000      	movs	r0, #0
 8016e0e:	2100      	movs	r1, #0
 8016e10:	2c00      	cmp	r4, #0
 8016e12:	da35      	bge.n	8016e80 <__kernel_rem_pio2+0x5d0>
 8016e14:	f1b9 0f00 	cmp.w	r9, #0
 8016e18:	d038      	beq.n	8016e8c <__kernel_rem_pio2+0x5dc>
 8016e1a:	4602      	mov	r2, r0
 8016e1c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016e20:	9c04      	ldr	r4, [sp, #16]
 8016e22:	e9c4 2300 	strd	r2, r3, [r4]
 8016e26:	4602      	mov	r2, r0
 8016e28:	460b      	mov	r3, r1
 8016e2a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8016e2e:	f7f9 ff23 	bl	8010c78 <__aeabi_dsub>
 8016e32:	ad4a      	add	r5, sp, #296	@ 0x128
 8016e34:	2401      	movs	r4, #1
 8016e36:	45a0      	cmp	r8, r4
 8016e38:	da2b      	bge.n	8016e92 <__kernel_rem_pio2+0x5e2>
 8016e3a:	f1b9 0f00 	cmp.w	r9, #0
 8016e3e:	d002      	beq.n	8016e46 <__kernel_rem_pio2+0x596>
 8016e40:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016e44:	4619      	mov	r1, r3
 8016e46:	9b04      	ldr	r3, [sp, #16]
 8016e48:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8016e4c:	e7a1      	b.n	8016d92 <__kernel_rem_pio2+0x4e2>
 8016e4e:	9c05      	ldr	r4, [sp, #20]
 8016e50:	ab48      	add	r3, sp, #288	@ 0x120
 8016e52:	441c      	add	r4, r3
 8016e54:	2000      	movs	r0, #0
 8016e56:	2100      	movs	r1, #0
 8016e58:	f1b8 0f00 	cmp.w	r8, #0
 8016e5c:	da09      	bge.n	8016e72 <__kernel_rem_pio2+0x5c2>
 8016e5e:	f1b9 0f00 	cmp.w	r9, #0
 8016e62:	d002      	beq.n	8016e6a <__kernel_rem_pio2+0x5ba>
 8016e64:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016e68:	4619      	mov	r1, r3
 8016e6a:	9b04      	ldr	r3, [sp, #16]
 8016e6c:	e9c3 0100 	strd	r0, r1, [r3]
 8016e70:	e78f      	b.n	8016d92 <__kernel_rem_pio2+0x4e2>
 8016e72:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8016e76:	f7f9 ff01 	bl	8010c7c <__adddf3>
 8016e7a:	f108 38ff 	add.w	r8, r8, #4294967295
 8016e7e:	e7eb      	b.n	8016e58 <__kernel_rem_pio2+0x5a8>
 8016e80:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8016e84:	f7f9 fefa 	bl	8010c7c <__adddf3>
 8016e88:	3c01      	subs	r4, #1
 8016e8a:	e7c1      	b.n	8016e10 <__kernel_rem_pio2+0x560>
 8016e8c:	4602      	mov	r2, r0
 8016e8e:	460b      	mov	r3, r1
 8016e90:	e7c6      	b.n	8016e20 <__kernel_rem_pio2+0x570>
 8016e92:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8016e96:	f7f9 fef1 	bl	8010c7c <__adddf3>
 8016e9a:	3401      	adds	r4, #1
 8016e9c:	e7cb      	b.n	8016e36 <__kernel_rem_pio2+0x586>
 8016e9e:	ed95 7b00 	vldr	d7, [r5]
 8016ea2:	ed8d 7b00 	vstr	d7, [sp]
 8016ea6:	ed95 7b02 	vldr	d7, [r5, #8]
 8016eaa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016eae:	ec53 2b17 	vmov	r2, r3, d7
 8016eb2:	ed8d 7b06 	vstr	d7, [sp, #24]
 8016eb6:	f7f9 fee1 	bl	8010c7c <__adddf3>
 8016eba:	4602      	mov	r2, r0
 8016ebc:	460b      	mov	r3, r1
 8016ebe:	4606      	mov	r6, r0
 8016ec0:	460f      	mov	r7, r1
 8016ec2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016ec6:	f7f9 fed7 	bl	8010c78 <__aeabi_dsub>
 8016eca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016ece:	f7f9 fed5 	bl	8010c7c <__adddf3>
 8016ed2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016ed6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8016eda:	e9c5 6700 	strd	r6, r7, [r5]
 8016ede:	e76d      	b.n	8016dbc <__kernel_rem_pio2+0x50c>
 8016ee0:	ed94 7b00 	vldr	d7, [r4]
 8016ee4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8016ee8:	ec51 0b17 	vmov	r0, r1, d7
 8016eec:	4652      	mov	r2, sl
 8016eee:	465b      	mov	r3, fp
 8016ef0:	ed8d 7b00 	vstr	d7, [sp]
 8016ef4:	f7f9 fec2 	bl	8010c7c <__adddf3>
 8016ef8:	4602      	mov	r2, r0
 8016efa:	460b      	mov	r3, r1
 8016efc:	4606      	mov	r6, r0
 8016efe:	460f      	mov	r7, r1
 8016f00:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016f04:	f7f9 feb8 	bl	8010c78 <__aeabi_dsub>
 8016f08:	4652      	mov	r2, sl
 8016f0a:	465b      	mov	r3, fp
 8016f0c:	f7f9 feb6 	bl	8010c7c <__adddf3>
 8016f10:	3d01      	subs	r5, #1
 8016f12:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8016f16:	e9c4 6700 	strd	r6, r7, [r4]
 8016f1a:	e755      	b.n	8016dc8 <__kernel_rem_pio2+0x518>
 8016f1c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8016f20:	f7f9 feac 	bl	8010c7c <__adddf3>
 8016f24:	f108 38ff 	add.w	r8, r8, #4294967295
 8016f28:	e758      	b.n	8016ddc <__kernel_rem_pio2+0x52c>
 8016f2a:	bf00      	nop
 8016f2c:	f3af 8000 	nop.w
	...
 8016f38:	41700000 	.word	0x41700000
 8016f3c:	3e700000 	.word	0x3e700000
 8016f40:	9b04      	ldr	r3, [sp, #16]
 8016f42:	9a04      	ldr	r2, [sp, #16]
 8016f44:	601f      	str	r7, [r3, #0]
 8016f46:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8016f4a:	605c      	str	r4, [r3, #4]
 8016f4c:	609d      	str	r5, [r3, #8]
 8016f4e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8016f52:	60d3      	str	r3, [r2, #12]
 8016f54:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016f58:	6110      	str	r0, [r2, #16]
 8016f5a:	6153      	str	r3, [r2, #20]
 8016f5c:	e719      	b.n	8016d92 <__kernel_rem_pio2+0x4e2>
 8016f5e:	bf00      	nop

08016f60 <scalbn>:
 8016f60:	b570      	push	{r4, r5, r6, lr}
 8016f62:	ec55 4b10 	vmov	r4, r5, d0
 8016f66:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8016f6a:	4606      	mov	r6, r0
 8016f6c:	462b      	mov	r3, r5
 8016f6e:	b991      	cbnz	r1, 8016f96 <scalbn+0x36>
 8016f70:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8016f74:	4323      	orrs	r3, r4
 8016f76:	d03d      	beq.n	8016ff4 <scalbn+0x94>
 8016f78:	4b35      	ldr	r3, [pc, #212]	@ (8017050 <scalbn+0xf0>)
 8016f7a:	4620      	mov	r0, r4
 8016f7c:	4629      	mov	r1, r5
 8016f7e:	2200      	movs	r2, #0
 8016f80:	f7fa f832 	bl	8010fe8 <__aeabi_dmul>
 8016f84:	4b33      	ldr	r3, [pc, #204]	@ (8017054 <scalbn+0xf4>)
 8016f86:	429e      	cmp	r6, r3
 8016f88:	4604      	mov	r4, r0
 8016f8a:	460d      	mov	r5, r1
 8016f8c:	da0f      	bge.n	8016fae <scalbn+0x4e>
 8016f8e:	a328      	add	r3, pc, #160	@ (adr r3, 8017030 <scalbn+0xd0>)
 8016f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016f94:	e01e      	b.n	8016fd4 <scalbn+0x74>
 8016f96:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8016f9a:	4291      	cmp	r1, r2
 8016f9c:	d10b      	bne.n	8016fb6 <scalbn+0x56>
 8016f9e:	4622      	mov	r2, r4
 8016fa0:	4620      	mov	r0, r4
 8016fa2:	4629      	mov	r1, r5
 8016fa4:	f7f9 fe6a 	bl	8010c7c <__adddf3>
 8016fa8:	4604      	mov	r4, r0
 8016faa:	460d      	mov	r5, r1
 8016fac:	e022      	b.n	8016ff4 <scalbn+0x94>
 8016fae:	460b      	mov	r3, r1
 8016fb0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8016fb4:	3936      	subs	r1, #54	@ 0x36
 8016fb6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8016fba:	4296      	cmp	r6, r2
 8016fbc:	dd0d      	ble.n	8016fda <scalbn+0x7a>
 8016fbe:	2d00      	cmp	r5, #0
 8016fc0:	a11d      	add	r1, pc, #116	@ (adr r1, 8017038 <scalbn+0xd8>)
 8016fc2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016fc6:	da02      	bge.n	8016fce <scalbn+0x6e>
 8016fc8:	a11d      	add	r1, pc, #116	@ (adr r1, 8017040 <scalbn+0xe0>)
 8016fca:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016fce:	a31a      	add	r3, pc, #104	@ (adr r3, 8017038 <scalbn+0xd8>)
 8016fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016fd4:	f7fa f808 	bl	8010fe8 <__aeabi_dmul>
 8016fd8:	e7e6      	b.n	8016fa8 <scalbn+0x48>
 8016fda:	1872      	adds	r2, r6, r1
 8016fdc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8016fe0:	428a      	cmp	r2, r1
 8016fe2:	dcec      	bgt.n	8016fbe <scalbn+0x5e>
 8016fe4:	2a00      	cmp	r2, #0
 8016fe6:	dd08      	ble.n	8016ffa <scalbn+0x9a>
 8016fe8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8016fec:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8016ff0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016ff4:	ec45 4b10 	vmov	d0, r4, r5
 8016ff8:	bd70      	pop	{r4, r5, r6, pc}
 8016ffa:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8016ffe:	da08      	bge.n	8017012 <scalbn+0xb2>
 8017000:	2d00      	cmp	r5, #0
 8017002:	a10b      	add	r1, pc, #44	@ (adr r1, 8017030 <scalbn+0xd0>)
 8017004:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017008:	dac1      	bge.n	8016f8e <scalbn+0x2e>
 801700a:	a10f      	add	r1, pc, #60	@ (adr r1, 8017048 <scalbn+0xe8>)
 801700c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017010:	e7bd      	b.n	8016f8e <scalbn+0x2e>
 8017012:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8017016:	3236      	adds	r2, #54	@ 0x36
 8017018:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 801701c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8017020:	4620      	mov	r0, r4
 8017022:	4b0d      	ldr	r3, [pc, #52]	@ (8017058 <scalbn+0xf8>)
 8017024:	4629      	mov	r1, r5
 8017026:	2200      	movs	r2, #0
 8017028:	e7d4      	b.n	8016fd4 <scalbn+0x74>
 801702a:	bf00      	nop
 801702c:	f3af 8000 	nop.w
 8017030:	c2f8f359 	.word	0xc2f8f359
 8017034:	01a56e1f 	.word	0x01a56e1f
 8017038:	8800759c 	.word	0x8800759c
 801703c:	7e37e43c 	.word	0x7e37e43c
 8017040:	8800759c 	.word	0x8800759c
 8017044:	fe37e43c 	.word	0xfe37e43c
 8017048:	c2f8f359 	.word	0xc2f8f359
 801704c:	81a56e1f 	.word	0x81a56e1f
 8017050:	43500000 	.word	0x43500000
 8017054:	ffff3cb0 	.word	0xffff3cb0
 8017058:	3c900000 	.word	0x3c900000
 801705c:	00000000 	.word	0x00000000

08017060 <floor>:
 8017060:	ec51 0b10 	vmov	r0, r1, d0
 8017064:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8017068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801706c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8017070:	2e13      	cmp	r6, #19
 8017072:	460c      	mov	r4, r1
 8017074:	4605      	mov	r5, r0
 8017076:	4680      	mov	r8, r0
 8017078:	dc34      	bgt.n	80170e4 <floor+0x84>
 801707a:	2e00      	cmp	r6, #0
 801707c:	da17      	bge.n	80170ae <floor+0x4e>
 801707e:	a332      	add	r3, pc, #200	@ (adr r3, 8017148 <floor+0xe8>)
 8017080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017084:	f7f9 fdfa 	bl	8010c7c <__adddf3>
 8017088:	2200      	movs	r2, #0
 801708a:	2300      	movs	r3, #0
 801708c:	f7fa fa3c 	bl	8011508 <__aeabi_dcmpgt>
 8017090:	b150      	cbz	r0, 80170a8 <floor+0x48>
 8017092:	2c00      	cmp	r4, #0
 8017094:	da55      	bge.n	8017142 <floor+0xe2>
 8017096:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801709a:	432c      	orrs	r4, r5
 801709c:	2500      	movs	r5, #0
 801709e:	42ac      	cmp	r4, r5
 80170a0:	4c2b      	ldr	r4, [pc, #172]	@ (8017150 <floor+0xf0>)
 80170a2:	bf08      	it	eq
 80170a4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80170a8:	4621      	mov	r1, r4
 80170aa:	4628      	mov	r0, r5
 80170ac:	e023      	b.n	80170f6 <floor+0x96>
 80170ae:	4f29      	ldr	r7, [pc, #164]	@ (8017154 <floor+0xf4>)
 80170b0:	4137      	asrs	r7, r6
 80170b2:	ea01 0307 	and.w	r3, r1, r7
 80170b6:	4303      	orrs	r3, r0
 80170b8:	d01d      	beq.n	80170f6 <floor+0x96>
 80170ba:	a323      	add	r3, pc, #140	@ (adr r3, 8017148 <floor+0xe8>)
 80170bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170c0:	f7f9 fddc 	bl	8010c7c <__adddf3>
 80170c4:	2200      	movs	r2, #0
 80170c6:	2300      	movs	r3, #0
 80170c8:	f7fa fa1e 	bl	8011508 <__aeabi_dcmpgt>
 80170cc:	2800      	cmp	r0, #0
 80170ce:	d0eb      	beq.n	80170a8 <floor+0x48>
 80170d0:	2c00      	cmp	r4, #0
 80170d2:	bfbe      	ittt	lt
 80170d4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80170d8:	4133      	asrlt	r3, r6
 80170da:	18e4      	addlt	r4, r4, r3
 80170dc:	ea24 0407 	bic.w	r4, r4, r7
 80170e0:	2500      	movs	r5, #0
 80170e2:	e7e1      	b.n	80170a8 <floor+0x48>
 80170e4:	2e33      	cmp	r6, #51	@ 0x33
 80170e6:	dd0a      	ble.n	80170fe <floor+0x9e>
 80170e8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80170ec:	d103      	bne.n	80170f6 <floor+0x96>
 80170ee:	4602      	mov	r2, r0
 80170f0:	460b      	mov	r3, r1
 80170f2:	f7f9 fdc3 	bl	8010c7c <__adddf3>
 80170f6:	ec41 0b10 	vmov	d0, r0, r1
 80170fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80170fe:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8017102:	f04f 37ff 	mov.w	r7, #4294967295
 8017106:	40df      	lsrs	r7, r3
 8017108:	4207      	tst	r7, r0
 801710a:	d0f4      	beq.n	80170f6 <floor+0x96>
 801710c:	a30e      	add	r3, pc, #56	@ (adr r3, 8017148 <floor+0xe8>)
 801710e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017112:	f7f9 fdb3 	bl	8010c7c <__adddf3>
 8017116:	2200      	movs	r2, #0
 8017118:	2300      	movs	r3, #0
 801711a:	f7fa f9f5 	bl	8011508 <__aeabi_dcmpgt>
 801711e:	2800      	cmp	r0, #0
 8017120:	d0c2      	beq.n	80170a8 <floor+0x48>
 8017122:	2c00      	cmp	r4, #0
 8017124:	da0a      	bge.n	801713c <floor+0xdc>
 8017126:	2e14      	cmp	r6, #20
 8017128:	d101      	bne.n	801712e <floor+0xce>
 801712a:	3401      	adds	r4, #1
 801712c:	e006      	b.n	801713c <floor+0xdc>
 801712e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8017132:	2301      	movs	r3, #1
 8017134:	40b3      	lsls	r3, r6
 8017136:	441d      	add	r5, r3
 8017138:	4545      	cmp	r5, r8
 801713a:	d3f6      	bcc.n	801712a <floor+0xca>
 801713c:	ea25 0507 	bic.w	r5, r5, r7
 8017140:	e7b2      	b.n	80170a8 <floor+0x48>
 8017142:	2500      	movs	r5, #0
 8017144:	462c      	mov	r4, r5
 8017146:	e7af      	b.n	80170a8 <floor+0x48>
 8017148:	8800759c 	.word	0x8800759c
 801714c:	7e37e43c 	.word	0x7e37e43c
 8017150:	bff00000 	.word	0xbff00000
 8017154:	000fffff 	.word	0x000fffff

08017158 <_init>:
 8017158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801715a:	bf00      	nop
 801715c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801715e:	bc08      	pop	{r3}
 8017160:	469e      	mov	lr, r3
 8017162:	4770      	bx	lr

08017164 <_fini>:
 8017164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017166:	bf00      	nop
 8017168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801716a:	bc08      	pop	{r3}
 801716c:	469e      	mov	lr, r3
 801716e:	4770      	bx	lr
