DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "Uabcn130dig"
duLibraryName "abc130"
duName "ABCN13_DIG"
elements [
]
mwi 0
uid 6429,0
)
(Instance
name "U_2"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 8175,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb2"
number "2"
)
]
frameInstances [
(FrameInstance
name "g0"
lb "0"
rb "127"
insts [
(Instance
name "U_0"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7879,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7902,0
)
]
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/abc130_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/abc130_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/abc130_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/abc130_top"
)
(vvPair
variable "date"
value "02/21/14"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "21"
)
(vvPair
variable "entity_name"
value "abc130_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "11/21/13"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "16:14:53"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "abc_emu"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../abc_emu/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../abc_emu/sim/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT/../abc_emu/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../abc_emu/ps"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "abc130_top"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "February"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/abc130_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/abc130_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:34:28"
)
(vvPair
variable "unit"
value "abc130_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "37000,12000,54000,13000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "37200,12000,47700,13000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,8000,58000,9000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "54200,8000,57100,9000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "37000,10000,54000,11000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "37200,10000,47100,11000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,10000,37000,11000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "33200,10000,34900,11000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,9000,74000,13000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "54200,9200,63300,10200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "58000,8000,74000,9000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "58200,8000,59800,9000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,8000,54000,10000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "40050,8500,46950,9500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,11000,37000,12000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "33200,11000,35200,12000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "33000,12000,37000,13000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "33200,12000,35900,13000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "37000,11000,54000,12000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "37200,11000,48000,12000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "33000,8000,74000,13000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 1327,0
decl (Decl
n "powerUpRstb_i"
t "std_logic"
o 17
suid 110,0
)
declText (MLText
uid 1328,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-8600,126000,-7400"
st "powerUpRstb_i  : std_logic"
)
)
*13 (PortIoOut
uid 1800,0
shape (CompositeShape
uid 1801,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1802,0
sl 0
ro 270
xt "63500,-34375,65000,-33625"
)
(Line
uid 1803,0
sl 0
ro 270
xt "63000,-34000,63500,-34000"
pts [
"63000,-34000"
"63500,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1804,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1805,0
va (VaSet
isHidden 1
)
xt "66000,-34500,72000,-33500"
st "dataOutFC1_o"
blo "66000,-33700"
tm "WireNameMgr"
)
)
)
*14 (PortIoOut
uid 1834,0
shape (CompositeShape
uid 1835,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1836,0
sl 0
ro 270
xt "63500,-33375,65000,-32625"
)
(Line
uid 1837,0
sl 0
ro 270
xt "63000,-33000,63500,-33000"
pts [
"63000,-33000"
"63500,-33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1838,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1839,0
va (VaSet
isHidden 1
)
xt "66000,-33500,72000,-32500"
st "dataOutFC2_o"
blo "66000,-32700"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 1846,0
decl (Decl
n "dataOutFC2_o"
t "std_logic"
o 27
suid 121,0
)
declText (MLText
uid 1847,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,3400,126000,4600"
st "dataOutFC2_o   : std_logic"
)
)
*16 (Net
uid 1848,0
decl (Decl
n "dataOutFC1_o"
t "std_logic"
o 26
suid 122,0
)
declText (MLText
uid 1849,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,2200,126000,3400"
st "dataOutFC1_o   : std_logic"
)
)
*17 (Net
uid 1874,0
decl (Decl
n "CLK_i"
t "std_logic"
o 2
suid 123,0
)
declText (MLText
uid 1875,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-45800,124000,-44600"
st "CLK_i          : std_logic"
)
)
*18 (PortIoIn
uid 1926,0
shape (CompositeShape
uid 1927,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1928,0
sl 0
ro 270
xt "14000,-42375,15500,-41625"
)
(Line
uid 1929,0
sl 0
ro 270
xt "15500,-42000,16000,-42000"
pts [
"15500,-42000"
"16000,-42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1930,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1931,0
va (VaSet
isHidden 1
)
xt "10600,-42500,13000,-41500"
st "CLK_i"
ju 2
blo "13000,-41700"
tm "WireNameMgr"
)
)
)
*19 (PortIoIn
uid 1932,0
shape (CompositeShape
uid 1933,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1934,0
sl 0
ro 270
xt "14000,-41375,15500,-40625"
)
(Line
uid 1935,0
sl 0
ro 270
xt "15500,-41000,16000,-41000"
pts [
"15500,-41000"
"16000,-41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1936,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1937,0
va (VaSet
isHidden 1
)
xt "11100,-41500,13000,-40500"
st "BC_i"
ju 2
blo "13000,-40700"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 2002,0
decl (Decl
n "BC_i"
t "std_logic"
o 1
suid 127,0
)
declText (MLText
uid 2003,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-47000,123700,-45800"
st "BC_i           : std_logic"
)
)
*21 (Net
uid 2244,0
decl (Decl
n "FastCLK_i"
t "std_logic"
o 8
suid 134,0
)
declText (MLText
uid 2245,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-33800,124600,-32600"
st "FastCLK_i      : std_logic"
)
)
*22 (PortIoIn
uid 2246,0
shape (CompositeShape
uid 2247,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2248,0
sl 0
ro 270
xt "14000,-29375,15500,-28625"
)
(Line
uid 2249,0
sl 0
ro 270
xt "15500,-29000,16000,-29000"
pts [
"15500,-29000"
"16000,-29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2250,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2251,0
va (VaSet
isHidden 1
)
xt "9000,-29500,13000,-28500"
st "FastCLK_i"
ju 2
blo "13000,-28700"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 2258,0
decl (Decl
n "padTerm_i"
t "std_logic"
o 16
suid 135,0
)
declText (MLText
uid 2259,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-9800,125100,-8600"
st "padTerm_i      : std_logic"
)
)
*24 (Net
uid 2462,0
decl (Decl
n "padID_i"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 15
suid 136,0
)
declText (MLText
uid 2463,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-11000,134900,-9800"
st "padID_i        : std_logic_vector(4 DOWNTO 0)"
)
)
*25 (PortIoIn
uid 2464,0
shape (CompositeShape
uid 2465,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2466,0
sl 0
ro 270
xt "14000,-22375,15500,-21625"
)
(Line
uid 2467,0
sl 0
ro 270
xt "15500,-22000,16000,-22000"
pts [
"15500,-22000"
"16000,-22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2468,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2469,0
va (VaSet
isHidden 1
)
xt "9200,-22500,13000,-21500"
st "padTerm_i"
ju 2
blo "13000,-21700"
tm "WireNameMgr"
)
)
)
*26 (PortIoIn
uid 2470,0
shape (CompositeShape
uid 2471,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2472,0
sl 0
ro 270
xt "14000,-20375,15500,-19625"
)
(Line
uid 2473,0
sl 0
ro 270
xt "15500,-20000,16000,-20000"
pts [
"15500,-20000"
"16000,-20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2474,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2475,0
va (VaSet
isHidden 1
)
xt "10100,-20500,13000,-19500"
st "padID_i"
ju 2
blo "13000,-19700"
tm "WireNameMgr"
)
)
)
*27 (PortIoIn
uid 2476,0
shape (CompositeShape
uid 2477,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2478,0
sl 0
ro 270
xt "-32000,-18375,-30500,-17625"
)
(Line
uid 2479,0
sl 0
ro 270
xt "-30500,-18000,-30000,-18000"
pts [
"-30500,-18000"
"-30000,-18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2480,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2481,0
va (VaSet
isHidden 1
)
xt "-35100,-18500,-33000,-17500"
st "DIN_i"
ju 2
blo "-33000,-17700"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 2482,0
decl (Decl
n "DIN_i"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 6
suid 137,0
)
declText (MLText
uid 2483,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-36200,135600,-35000"
st "DIN_i          : std_logic_vector(255 DOWNTO 0)"
)
)
*29 (PortIoIn
uid 2488,0
shape (CompositeShape
uid 2489,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2490,0
sl 0
ro 270
xt "14000,-47375,15500,-46625"
)
(Line
uid 2491,0
sl 0
ro 270
xt "15500,-47000,16000,-47000"
pts [
"15500,-47000"
"16000,-47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2492,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2493,0
va (VaSet
isHidden 1
)
xt "10100,-47500,13000,-46500"
st "RSTB_i"
ju 2
blo "13000,-46700"
tm "WireNameMgr"
)
)
)
*30 (PortIoIn
uid 2494,0
shape (CompositeShape
uid 2495,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2496,0
sl 0
ro 270
xt "14000,-48375,15500,-47625"
)
(Line
uid 2497,0
sl 0
ro 270
xt "15500,-48000,16000,-48000"
pts [
"15500,-48000"
"16000,-48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2498,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2499,0
va (VaSet
isHidden 1
)
xt "6600,-48500,13000,-47500"
st "powerUpRstb_i"
ju 2
blo "13000,-47700"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 3452,0
decl (Decl
n "DATLi"
t "std_logic"
o 4
suid 152,0
)
declText (MLText
uid 3453,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-38600,124100,-37400"
st "DATLi          : std_logic"
)
)
*32 (Net
uid 3460,0
decl (Decl
n "DATLo"
t "std_logic"
o 18
suid 153,0
)
declText (MLText
uid 3461,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-7400,124400,-6200"
st "DATLo          : std_logic"
)
)
*33 (Net
uid 3468,0
decl (Decl
n "DATRi"
t "std_logic"
o 5
suid 154,0
)
declText (MLText
uid 3469,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-37400,124300,-36200"
st "DATRi          : std_logic"
)
)
*34 (Net
uid 3476,0
decl (Decl
n "DATRo"
t "std_logic"
o 20
suid 155,0
)
declText (MLText
uid 3477,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-5000,124600,-3800"
st "DATRo          : std_logic"
)
)
*35 (Net
uid 3484,0
decl (Decl
n "XOFFLi"
t "std_logic"
o 13
suid 156,0
)
declText (MLText
uid 3485,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-13400,124400,-12200"
st "XOFFLi         : std_logic"
)
)
*36 (Net
uid 3492,0
decl (Decl
n "XOFFLo"
t "std_logic"
o 22
suid 157,0
)
declText (MLText
uid 3493,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-2600,124700,-1400"
st "XOFFLo         : std_logic"
)
)
*37 (Net
uid 3500,0
decl (Decl
n "XOFFRi"
t "std_logic"
o 14
suid 158,0
)
declText (MLText
uid 3501,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-12200,124600,-11000"
st "XOFFRi         : std_logic"
)
)
*38 (Net
uid 3508,0
decl (Decl
n "XOFFRo"
t "std_logic"
o 24
suid 159,0
)
declText (MLText
uid 3509,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-200,124900,1000"
st "XOFFRo         : std_logic"
)
)
*39 (PortIoIn
uid 3516,0
shape (CompositeShape
uid 3517,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3518,0
sl 0
ro 90
xt "63500,-49375,65000,-48625"
)
(Line
uid 3519,0
sl 0
ro 90
xt "63000,-49000,63500,-49000"
pts [
"63500,-49000"
"63000,-49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3520,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3521,0
va (VaSet
isHidden 1
)
xt "66000,-49500,68300,-48500"
st "DATLi"
blo "66000,-48700"
tm "WireNameMgr"
)
)
)
*40 (PortIoIn
uid 3528,0
shape (CompositeShape
uid 3529,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3530,0
sl 0
ro 90
xt "63500,-47375,65000,-46625"
)
(Line
uid 3531,0
sl 0
ro 90
xt "63000,-47000,63500,-47000"
pts [
"63500,-47000"
"63000,-47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3532,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3533,0
va (VaSet
isHidden 1
)
xt "66000,-47500,68400,-46500"
st "DATRi"
blo "66000,-46700"
tm "WireNameMgr"
)
)
)
*41 (PortIoIn
uid 3540,0
shape (CompositeShape
uid 3541,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3542,0
sl 0
ro 90
xt "63500,-44375,65000,-43625"
)
(Line
uid 3543,0
sl 0
ro 90
xt "63000,-44000,63500,-44000"
pts [
"63500,-44000"
"63000,-44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3544,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3545,0
va (VaSet
isHidden 1
)
xt "66000,-44500,68900,-43500"
st "XOFFLi"
blo "66000,-43700"
tm "WireNameMgr"
)
)
)
*42 (PortIoIn
uid 3552,0
shape (CompositeShape
uid 3553,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3554,0
sl 0
ro 90
xt "63500,-42375,65000,-41625"
)
(Line
uid 3555,0
sl 0
ro 90
xt "63000,-42000,63500,-42000"
pts [
"63500,-42000"
"63000,-42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3556,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3557,0
va (VaSet
isHidden 1
)
xt "66000,-42500,69000,-41500"
st "XOFFRi"
blo "66000,-41700"
tm "WireNameMgr"
)
)
)
*43 (PortIoOut
uid 3558,0
shape (CompositeShape
uid 3559,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3560,0
sl 0
ro 270
xt "63500,-48375,65000,-47625"
)
(Line
uid 3561,0
sl 0
ro 270
xt "63000,-48000,63500,-48000"
pts [
"63000,-48000"
"63500,-48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3562,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3563,0
va (VaSet
isHidden 1
)
xt "66000,-48500,68600,-47500"
st "DATLo"
blo "66000,-47700"
tm "WireNameMgr"
)
)
)
*44 (PortIoOut
uid 3564,0
shape (CompositeShape
uid 3565,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3566,0
sl 0
ro 270
xt "63500,-46375,65000,-45625"
)
(Line
uid 3567,0
sl 0
ro 270
xt "63000,-46000,63500,-46000"
pts [
"63000,-46000"
"63500,-46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3568,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3569,0
va (VaSet
isHidden 1
)
xt "66000,-46500,68700,-45500"
st "DATRo"
blo "66000,-45700"
tm "WireNameMgr"
)
)
)
*45 (PortIoOut
uid 3570,0
shape (CompositeShape
uid 3571,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3572,0
sl 0
ro 270
xt "63500,-43375,65000,-42625"
)
(Line
uid 3573,0
sl 0
ro 270
xt "63000,-43000,63500,-43000"
pts [
"63000,-43000"
"63500,-43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3574,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3575,0
va (VaSet
isHidden 1
)
xt "66000,-43500,69200,-42500"
st "XOFFLo"
blo "66000,-42700"
tm "WireNameMgr"
)
)
)
*46 (PortIoOut
uid 3576,0
shape (CompositeShape
uid 3577,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3578,0
sl 0
ro 270
xt "63500,-41375,65000,-40625"
)
(Line
uid 3579,0
sl 0
ro 270
xt "63000,-41000,63500,-41000"
pts [
"63000,-41000"
"63500,-41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3580,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3581,0
va (VaSet
isHidden 1
)
xt "66000,-41500,69300,-40500"
st "XOFFRo"
blo "66000,-40700"
tm "WireNameMgr"
)
)
)
*47 (PortIoIn
uid 4625,0
shape (CompositeShape
uid 4626,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4627,0
sl 0
ro 270
xt "14000,-36375,15500,-35625"
)
(Line
uid 4628,0
sl 0
ro 270
xt "15500,-36000,16000,-36000"
pts [
"15500,-36000"
"16000,-36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4629,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4630,0
va (VaSet
isHidden 1
)
xt "10400,-36500,13000,-35500"
st "COM_i"
ju 2
blo "13000,-35700"
tm "WireNameMgr"
)
)
)
*48 (PortIoIn
uid 4631,0
shape (CompositeShape
uid 4632,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4633,0
sl 0
ro 270
xt "14000,-33375,15500,-32625"
)
(Line
uid 4634,0
sl 0
ro 270
xt "15500,-33000,16000,-33000"
pts [
"15500,-33000"
"16000,-33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4635,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4636,0
va (VaSet
isHidden 1
)
xt "10000,-33500,13000,-32500"
st "LONE_i"
ju 2
blo "13000,-32700"
tm "WireNameMgr"
)
)
)
*49 (PortIoIn
uid 4637,0
shape (CompositeShape
uid 4638,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4639,0
sl 0
ro 270
xt "14000,-35375,15500,-34625"
)
(Line
uid 4640,0
sl 0
ro 270
xt "15500,-35000,16000,-35000"
pts [
"15500,-35000"
"16000,-35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4641,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4642,0
va (VaSet
isHidden 1
)
xt "9400,-35500,13000,-34500"
st "LZERO_i"
ju 2
blo "13000,-34700"
tm "WireNameMgr"
)
)
)
*50 (PortIoIn
uid 4643,0
shape (CompositeShape
uid 4644,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4645,0
sl 0
ro 270
xt "14000,-32375,15500,-31625"
)
(Line
uid 4646,0
sl 0
ro 270
xt "15500,-32000,16000,-32000"
pts [
"15500,-32000"
"16000,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4647,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4648,0
va (VaSet
isHidden 1
)
xt "8900,-32500,13000,-31500"
st "RTHREE_i"
ju 2
blo "13000,-31700"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 4649,0
decl (Decl
n "COM_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 3
suid 174,0
)
declText (MLText
uid 4650,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-44600,169500,-38600"
st "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */
COM_i          : std_logic -- //***"
)
)
*52 (Net
uid 4651,0
decl (Decl
n "LZERO_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 10
suid 175,0
)
declText (MLText
uid 4652,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-26600,169500,-20600"
st "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */
LZERO_i        : std_logic -- //***"
)
)
*53 (Net
uid 4653,0
decl (Decl
n "LONE_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 9
suid 176,0
)
declText (MLText
uid 4654,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-32600,169500,-26600"
st "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */
LONE_i         : std_logic -- //***"
)
)
*54 (Net
uid 4655,0
decl (Decl
n "RTHREE_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 12
suid 177,0
)
declText (MLText
uid 4656,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-19400,169500,-13400"
st "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */
RTHREE_i       : std_logic -- //***"
)
)
*55 (SaComponent
uid 6429,0
optionalChildren [
*56 (CptPort
uid 6061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6062,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,-36375,33000,-35625"
)
tg (CPTG
uid 6063,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6064,0
va (VaSet
)
xt "34000,-36500,35900,-35500"
st "COM"
blo "34000,-35700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "COM"
t "wire"
prec "// ***input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge"
eolc "// ***"
preAdd 0
posAdd 0
o 4
suid 5,0
)
)
)
*57 (CptPort
uid 6065,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6066,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-27375,53750,-26625"
)
tg (CPTG
uid 6067,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6068,0
va (VaSet
)
xt "47400,-27500,52000,-26500"
st "CalPulseTo"
ju 2
blo "52000,-26700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "CalPulseTo"
t "wire"
prec "// RST_padN,
// Towards FE"
preAdd 0
posAdd 0
o 29
suid 6,0
)
)
)
*58 (CptPort
uid 6069,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6070,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-49375,53750,-48625"
)
tg (CPTG
uid 6071,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6072,0
va (VaSet
)
xt "49700,-49500,52000,-48500"
st "DATLi"
ju 2
blo "52000,-48700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "DATLi"
t "wire"
eolc "// ***"
preAdd 0
posAdd 0
o 14
suid 7,0
)
)
)
*59 (CptPort
uid 6073,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6074,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-48375,53750,-47625"
)
tg (CPTG
uid 6075,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6076,0
va (VaSet
)
xt "49400,-48500,52000,-47500"
st "DATLo"
ju 2
blo "52000,-47700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "DATLo"
t "wire"
eolc "// ***"
preAdd 0
posAdd 0
o 15
suid 8,0
)
)
)
*60 (CptPort
uid 6077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6078,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-47375,53750,-46625"
)
tg (CPTG
uid 6079,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6080,0
va (VaSet
)
xt "49600,-47500,52000,-46500"
st "DATRi"
ju 2
blo "52000,-46700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "DATRi"
t "wire"
eolc "// ***"
preAdd 0
posAdd 0
o 18
suid 9,0
)
)
)
*61 (CptPort
uid 6081,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6082,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-46375,53750,-45625"
)
tg (CPTG
uid 6083,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6084,0
va (VaSet
)
xt "49300,-46500,52000,-45500"
st "DATRo"
ju 2
blo "52000,-45700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "DATRo"
t "wire"
eolc "// ***"
preAdd 0
posAdd 0
o 19
suid 10,0
)
)
)
*62 (CptPort
uid 6085,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6086,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,-18375,33000,-17625"
)
tg (CPTG
uid 6087,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6088,0
va (VaSet
)
xt "34000,-18500,39100,-17500"
st "DIN : [255:0]"
blo "34000,-17700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "DIN"
t "wire"
b "[255:0]"
prec "//verification testbench I/O's.  Not part of the actual chip
/* ***
`ifdef VTB
 R3_ReadEnable,
 L1_ReadEnable,
 L1_DCL_Packet,
 L1_DCL_busy,
 L1_DCL_fifowr,
 L1_DCL_Mcluster,
 R3_DCL_fifowr,
 R3_DCL_busy,
 R3_DCL_PCKT_o,
 OP_DIR,
`endif
*/
//data from the detector"
eolc "//Strip Data"
preAdd 0
posAdd 0
o 1
suid 11,0
)
)
)
*63 (CptPort
uid 6097,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6098,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,-33375,33000,-32625"
)
tg (CPTG
uid 6099,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6100,0
va (VaSet
)
xt "34000,-33500,36300,-32500"
st "LONE"
blo "34000,-32700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "LONE"
t "wire"
prec "// ***input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code"
eolc "// ***"
preAdd 0
posAdd 0
o 5
suid 14,0
)
)
)
*64 (CptPort
uid 6101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6102,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,-35375,33000,-34625"
)
tg (CPTG
uid 6103,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6104,0
va (VaSet
)
xt "34000,-35500,36900,-34500"
st "LZERO"
blo "34000,-34700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "LZERO"
t "wire"
eolc "// ***"
preAdd 0
posAdd 0
o 6
suid 15,0
)
)
)
*65 (CptPort
uid 6109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,-32375,33000,-31625"
)
tg (CPTG
uid 6111,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6112,0
va (VaSet
)
xt "34000,-32500,37400,-31500"
st "RTHREE"
blo "34000,-31700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "RTHREE"
t "wire"
eolc "// ***"
preAdd 0
posAdd 0
o 7
suid 17,0
)
)
)
*66 (CptPort
uid 6113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6114,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-44375,53750,-43625"
)
tg (CPTG
uid 6115,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6116,0
va (VaSet
)
xt "49100,-44500,52000,-43500"
st "XOFFLi"
ju 2
blo "52000,-43700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "XOFFLi"
t "wire"
prec "/* ***
inout XOFFL, XOFFLB;
inout DATL, DATLB;
inout XOFFR, XOFFRB;
inout DATR, DATRB;
*/"
eolc "// ***"
preAdd 0
posAdd 0
o 12
suid 18,0
)
)
)
*67 (CptPort
uid 6117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-43375,53750,-42625"
)
tg (CPTG
uid 6119,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6120,0
va (VaSet
)
xt "48800,-43500,52000,-42500"
st "XOFFLo"
ju 2
blo "52000,-42700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "XOFFLo"
t "wire"
eolc "// ***"
preAdd 0
posAdd 0
o 13
suid 19,0
)
)
)
*68 (CptPort
uid 6121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6122,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-42375,53750,-41625"
)
tg (CPTG
uid 6123,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6124,0
va (VaSet
)
xt "49000,-42500,52000,-41500"
st "XOFFRi"
ju 2
blo "52000,-41700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "XOFFRi"
t "wire"
eolc "// ***"
preAdd 0
posAdd 0
o 16
suid 20,0
)
)
)
*69 (CptPort
uid 6125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-41375,53750,-40625"
)
tg (CPTG
uid 6127,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6128,0
va (VaSet
)
xt "48700,-41500,52000,-40500"
st "XOFFRo"
ju 2
blo "52000,-40700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "XOFFRo"
t "wire"
eolc "// ***"
preAdd 0
posAdd 0
o 17
suid 21,0
)
)
)
*70 (CptPort
uid 6145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6146,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,-20375,33000,-19625"
)
tg (CPTG
uid 6147,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6148,0
va (VaSet
)
xt "34000,-20500,38900,-19500"
st "padID : [4:0]"
blo "34000,-19700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "padID"
t "wire"
b "[4:0]"
prec "//right edge signals"
eolc "//Chip ID"
preAdd 0
posAdd 0
o 8
suid 26,0
)
)
)
*71 (CptPort
uid 6149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6150,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,-22375,33000,-21625"
)
tg (CPTG
uid 6151,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6152,0
va (VaSet
)
xt "34000,-22500,37100,-21500"
st "padTerm"
blo "34000,-21700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "padTerm"
t "wire"
preAdd 0
posAdd 0
o 9
suid 27,0
)
)
)
*72 (CptPort
uid 6153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,-48375,33000,-47625"
)
tg (CPTG
uid 6155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6156,0
va (VaSet
)
xt "34000,-48500,39700,-47500"
st "powerUpRstb"
blo "34000,-47700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "powerUpRstb"
t "wire"
prec "// from Power circuit"
preAdd 0
o 38
suid 28,0
)
)
)
*73 (CptPort
uid 7295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7296,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,-41375,33000,-40625"
)
tg (CPTG
uid 7297,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7298,0
va (VaSet
)
xt "34000,-41500,35200,-40500"
st "BC"
blo "34000,-40700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "BC"
t "wire"
prec "// *** input BC_padP, BC_padN;   //40 MHz machine clock 'bunch crossing clock'"
eolc "// ***"
preAdd 0
posAdd 0
o 3
suid 97,0
)
)
)
*74 (CptPort
uid 7299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,-42375,33000,-41625"
)
tg (CPTG
uid 7301,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7302,0
va (VaSet
)
xt "34000,-42500,35700,-41500"
st "CLK"
blo "34000,-41700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "CLK"
t "wire"
prec "// *** input CLK_padP, CLK_padN; //80 or 160MHz clock diff-pair"
eolc "// ***"
preAdd 0
posAdd 0
o 2
suid 98,0
)
)
)
*75 (CptPort
uid 7303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,-29375,33000,-28625"
)
tg (CPTG
uid 7305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7306,0
va (VaSet
)
xt "34000,-29500,37300,-28500"
st "FastCLK"
blo "34000,-28700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "FastCLK"
t "wire"
prec "// *** input FastCLK_padP, FastCLK_padN; //160 or 320MHz or 640MHz clock diff-pair"
eolc "// ***"
preAdd 0
posAdd 0
o 10
suid 99,0
)
)
)
*76 (CptPort
uid 7307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-34375,53750,-33625"
)
tg (CPTG
uid 7309,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7310,0
va (VaSet
)
xt "47000,-34500,52000,-33500"
st "dataOutFC1"
ju 2
blo "52000,-33700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "dataOutFC1"
t "wire"
prec "/* ***
XOFFL,
XOFFLB,
DATL,
DATLB,
XOFFR,
XOFFRB,
DATR,
DATRB,
*/

/* ***
dataOutFC1_padP,
dataOutFC1_padN,
dataOutFC2_padP,
dataOutFC2_padN,
*/"
eolc "// ***"
preAdd 0
posAdd 0
o 24
suid 100,0
)
)
)
*77 (CptPort
uid 7311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7312,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-33375,53750,-32625"
)
tg (CPTG
uid 7313,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7314,0
va (VaSet
)
xt "47000,-33500,52000,-32500"
st "dataOutFC2"
ju 2
blo "52000,-32700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "dataOutFC2"
t "wire"
eolc "// ***"
preAdd 0
posAdd 0
o 25
suid 101,0
)
)
)
*78 (CptPort
uid 7508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-39375,53750,-38625"
)
tg (CPTG
uid 7510,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7511,0
va (VaSet
)
xt "48500,-39500,52000,-38500"
st "DATLoen"
ju 2
blo "52000,-38700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "DATLoen"
t "wire"
eolc "// ***"
preAdd 0
posAdd 0
o 20
suid 102,0
)
)
)
*79 (CptPort
uid 7512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-38375,53750,-37625"
)
tg (CPTG
uid 7514,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7515,0
va (VaSet
)
xt "48400,-38500,52000,-37500"
st "DATRoen"
ju 2
blo "52000,-37700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "DATRoen"
t "wire"
eolc "// ***"
preAdd 0
posAdd 0
o 21
suid 103,0
)
)
)
*80 (CptPort
uid 7516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7517,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,-14375,33000,-13625"
)
tg (CPTG
uid 7518,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7519,0
va (VaSet
)
xt "34000,-14500,36800,-13500"
st "Prompt"
blo "34000,-13700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "Prompt"
t "wire"
preAdd 0
posAdd 0
o 28
suid 104,0
)
)
)
*81 (CptPort
uid 7524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7525,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-37375,53750,-36625"
)
tg (CPTG
uid 7526,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7527,0
va (VaSet
)
xt "47900,-37500,52000,-36500"
st "XOFFLoen"
ju 2
blo "52000,-36700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "XOFFLoen"
t "wire"
eolc "// ***"
preAdd 0
posAdd 0
o 22
suid 106,0
)
)
)
*82 (CptPort
uid 7528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-36375,53750,-35625"
)
tg (CPTG
uid 7530,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7531,0
va (VaSet
)
xt "47800,-36500,52000,-35500"
st "XOFFRoen"
ju 2
blo "52000,-35700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "XOFFRoen"
t "wire"
eolc "// ***"
preAdd 0
posAdd 0
o 23
suid 107,0
)
)
)
*83 (CptPort
uid 7699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7700,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,-47375,33000,-46625"
)
tg (CPTG
uid 7701,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7702,0
va (VaSet
)
xt "34000,-47500,36200,-46500"
st "RSTB"
blo "34000,-46700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "RSTB"
t "wire"
prec "// *** input RSTB_pad;     //asynchronous hard reset"
eolc "// ***"
preAdd 0
posAdd 0
o 26
suid 110,0
)
)
)
*84 (CptPort
uid 7703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7704,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,-15375,33000,-14625"
)
tg (CPTG
uid 7705,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7706,0
va (VaSet
)
xt "34000,-15500,36200,-14500"
st "abcup"
blo "34000,-14700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "abcup"
t "wire"
prec "// *** input abcup_pad;"
eolc "// ***"
preAdd 0
posAdd 0
o 27
suid 111,0
)
)
)
*85 (CptPort
uid 7707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7708,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,-28375,33000,-27625"
)
tg (CPTG
uid 7709,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7710,0
va (VaSet
)
xt "34000,-28500,40000,-27500"
st "FastCLK_div2"
blo "34000,-27700"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "FastCLK_div2"
t "wire"
eolc "// ***"
posAdd 0
o 11
suid 112,0
)
)
)
*86 (CptPort
uid 7729,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-20375,53750,-19625"
)
tg (CPTG
uid 7731,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7732,0
va (VaSet
)
xt "43500,-20500,52000,-19500"
st "regChannel40 : [31:0]"
ju 2
blo "52000,-19700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "regChannel40"
t "wire"
b "[31:0]"
prec "/* ***
 regADCS1,
 regADCS2,
 regADCS3,
 regADCS6,
 regADCS7,
 regChannel0,
 regChannel1,
 regChannel2,
 regChannel3,
 regChannel4,
 regChannel5,
 regChannel6,
 regChannel7,
 regChannel8,
 regChannel9,
regChannel10,
regChannel11,
regChannel12,
regChannel13,
regChannel14,
regChannel15,
regChannel16,
regChannel17,
regChannel18,
regChannel19,
regChannel20,
regChannel21,
regChannel22,
regChannel23,
regChannel24,
regChannel25,
regChannel26,
regChannel27,
regChannel28,
regChannel29,
regChannel30,
regChannel31,
regChannel32,
regChannel33,
regChannel34,
regChannel35,
regChannel36,
regChannel37,
regChannel38,
regChannel39,
*/
// CAL_EN"
preAdd 0
o 30
suid 113,0
)
)
)
*87 (CptPort
uid 7733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-19375,53750,-18625"
)
tg (CPTG
uid 7735,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7736,0
va (VaSet
)
xt "43500,-19500,52000,-18500"
st "regChannel41 : [31:0]"
ju 2
blo "52000,-18700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "regChannel41"
t "wire"
b "[31:0]"
o 31
suid 114,0
)
)
)
*88 (CptPort
uid 7737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8223,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-18375,53750,-17625"
)
tg (CPTG
uid 7739,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7740,0
va (VaSet
)
xt "43500,-18500,52000,-17500"
st "regChannel42 : [31:0]"
ju 2
blo "52000,-17700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "regChannel42"
t "wire"
b "[31:0]"
o 32
suid 115,0
)
)
)
*89 (CptPort
uid 7741,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-17375,53750,-16625"
)
tg (CPTG
uid 7743,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7744,0
va (VaSet
)
xt "43500,-17500,52000,-16500"
st "regChannel43 : [31:0]"
ju 2
blo "52000,-16700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "regChannel43"
t "wire"
b "[31:0]"
o 33
suid 116,0
)
)
)
*90 (CptPort
uid 7745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-16375,53750,-15625"
)
tg (CPTG
uid 7747,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7748,0
va (VaSet
)
xt "43500,-16500,52000,-15500"
st "regChannel44 : [31:0]"
ju 2
blo "52000,-15700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "regChannel44"
t "wire"
b "[31:0]"
o 34
suid 117,0
)
)
)
*91 (CptPort
uid 7749,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8226,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-15375,53750,-14625"
)
tg (CPTG
uid 7751,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7752,0
va (VaSet
)
xt "43500,-15500,52000,-14500"
st "regChannel45 : [31:0]"
ju 2
blo "52000,-14700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "regChannel45"
t "wire"
b "[31:0]"
o 35
suid 118,0
)
)
)
*92 (CptPort
uid 7753,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-14375,53750,-13625"
)
tg (CPTG
uid 7755,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7756,0
va (VaSet
)
xt "43500,-14500,52000,-13500"
st "regChannel46 : [31:0]"
ju 2
blo "52000,-13700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "regChannel46"
t "wire"
b "[31:0]"
o 36
suid 119,0
)
)
)
*93 (CptPort
uid 7757,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-13375,53750,-12625"
)
tg (CPTG
uid 7759,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7760,0
va (VaSet
)
xt "43500,-13500,52000,-12500"
st "regChannel47 : [31:0]"
ju 2
blo "52000,-12700"
)
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "regChannel47"
t "wire"
b "[31:0]"
posAdd 0
o 37
suid 120,0
)
)
)
]
shape (Rectangle
uid 6430,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,-50000,53000,-11000"
)
oxt "82000,2000,102000,96000"
ttg (MlTextGroup
uid 6431,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 6432,0
va (VaSet
font "helvetica,8,1"
)
xt "41100,-34000,44000,-33000"
st "abc130"
blo "41100,-33200"
tm "BdLibraryNameMgr"
)
*95 (Text
uid 6433,0
va (VaSet
font "helvetica,8,1"
)
xt "41100,-33000,46900,-32000"
st "ABCN13_DIG"
blo "41100,-32200"
tm "CptNameMgr"
)
*96 (Text
uid 6434,0
va (VaSet
font "helvetica,8,1"
)
xt "41100,-32000,46800,-31000"
st "Uabcn130dig"
blo "41100,-31200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6435,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6436,0
text (MLText
uid 6437,0
va (VaSet
font "clean,8,0"
)
xt "0,12000,0,12000"
)
header ""
)
elements [
]
)
ordering 1
archFileType "UNKNOWN"
)
*97 (Net
uid 7572,0
decl (Decl
n "DATLoen"
t "std_logic"
eolc "// ***"
preAdd 0
posAdd 0
o 19
suid 318,0
)
declText (MLText
uid 7573,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-6200,128900,-5000"
st "DATLoen        : std_logic -- // ***"
)
)
*98 (Net
uid 7580,0
decl (Decl
n "DATRoen"
t "std_logic"
eolc "// ***"
preAdd 0
posAdd 0
o 21
suid 319,0
)
declText (MLText
uid 7581,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-3800,129100,-2600"
st "DATRoen        : std_logic -- // ***"
)
)
*99 (Net
uid 7588,0
decl (Decl
n "XOFFLoen"
t "std_logic"
eolc "// ***"
preAdd 0
posAdd 0
o 23
suid 320,0
)
declText (MLText
uid 7589,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-1400,129200,-200"
st "XOFFLoen       : std_logic -- // ***"
)
)
*100 (Net
uid 7596,0
decl (Decl
n "XOFFRoen"
t "std_logic"
eolc "// ***"
preAdd 0
posAdd 0
o 25
suid 321,0
)
declText (MLText
uid 7597,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,1000,129400,2200"
st "XOFFRoen       : std_logic -- // ***"
)
)
*101 (PortIoOut
uid 7604,0
shape (CompositeShape
uid 7605,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7606,0
sl 0
ro 270
xt "63500,-39375,65000,-38625"
)
(Line
uid 7607,0
sl 0
ro 270
xt "63000,-39000,63500,-39000"
pts [
"63000,-39000"
"63500,-39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7608,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7609,0
va (VaSet
isHidden 1
)
xt "66000,-39500,69500,-38500"
st "DATLoen"
blo "66000,-38700"
tm "WireNameMgr"
)
)
)
*102 (PortIoOut
uid 7610,0
shape (CompositeShape
uid 7611,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7612,0
sl 0
ro 270
xt "63500,-38375,65000,-37625"
)
(Line
uid 7613,0
sl 0
ro 270
xt "63000,-38000,63500,-38000"
pts [
"63000,-38000"
"63500,-38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7614,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7615,0
va (VaSet
isHidden 1
)
xt "66000,-38500,69600,-37500"
st "DATRoen"
blo "66000,-37700"
tm "WireNameMgr"
)
)
)
*103 (PortIoOut
uid 7616,0
shape (CompositeShape
uid 7617,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7618,0
sl 0
ro 270
xt "63500,-37375,65000,-36625"
)
(Line
uid 7619,0
sl 0
ro 270
xt "63000,-37000,63500,-37000"
pts [
"63000,-37000"
"63500,-37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7620,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7621,0
va (VaSet
isHidden 1
)
xt "66000,-37500,70100,-36500"
st "XOFFLoen"
blo "66000,-36700"
tm "WireNameMgr"
)
)
)
*104 (PortIoOut
uid 7622,0
shape (CompositeShape
uid 7623,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7624,0
sl 0
ro 270
xt "63500,-36375,65000,-35625"
)
(Line
uid 7625,0
sl 0
ro 270
xt "63000,-36000,63500,-36000"
pts [
"63000,-36000"
"63500,-36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7626,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7627,0
va (VaSet
isHidden 1
)
xt "66000,-36500,70200,-35500"
st "XOFFRoen"
blo "66000,-35700"
tm "WireNameMgr"
)
)
)
*105 (Net
uid 7642,0
decl (Decl
n "RSTB_i"
t "std_logic"
o 11
suid 322,0
)
declText (MLText
uid 7643,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-20600,124300,-19400"
st "RSTB_i         : std_logic"
)
)
*106 (Net
uid 7652,0
decl (Decl
n "HI"
t "std_logic"
posAdd 0
o 28
suid 324,0
)
declText (MLText
uid 7653,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-47000,126300,-45800"
st "signal HI             : std_logic"
)
)
*107 (HdlText
uid 7662,0
optionalChildren [
*108 (EmbeddedText
uid 7667,0
commentText (CommentText
uid 7668,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 7669,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "19000,-7000,25000,-4000"
)
oxt "0,0,18000,5000"
text (MLText
uid 7670,0
va (VaSet
font "clean,8,0"
)
xt "19200,-6800,24700,-5200"
st "
HI <= '1';
LO <= '0';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 3000
visibleWidth 6000
)
)
)
]
shape (Rectangle
uid 7663,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "17000,-7000,25000,-4000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 7664,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
uid 7665,0
va (VaSet
font "charter,8,0"
)
xt "17300,-7000,18700,-6000"
st "eb1"
blo "17300,-6200"
tm "HdlTextNameMgr"
)
*110 (Text
uid 7666,0
va (VaSet
font "charter,8,0"
)
xt "17300,-6000,17800,-5000"
st "1"
blo "17300,-5200"
tm "HdlTextNumberMgr"
)
]
)
)
*111 (Net
uid 7691,0
decl (Decl
n "LO"
t "std_logic"
o 29
suid 328,0
)
declText (MLText
uid 7692,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-45800,126400,-44600"
st "signal LO             : std_logic"
)
)
*112 (PortIoIn
uid 7719,0
shape (CompositeShape
uid 7720,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7721,0
sl 0
ro 270
xt "14000,-28375,15500,-27625"
)
(Line
uid 7722,0
sl 0
ro 270
xt "15500,-28000,16000,-28000"
pts [
"15500,-28000"
"16000,-28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7723,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7724,0
va (VaSet
isHidden 1
)
xt "6300,-28500,13000,-27500"
st "FastCLK_div2_i"
ju 2
blo "13000,-27700"
tm "WireNameMgr"
)
)
)
*113 (Net
uid 7725,0
decl (Decl
n "FastCLK_div2_i"
t "std_logic"
eolc "// ***"
posAdd 0
o 7
suid 330,0
)
declText (MLText
uid 7726,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-35000,129700,-33800"
st "FastCLK_div2_i : std_logic -- // ***"
)
)
*114 (Net
uid 7771,0
decl (Decl
n "cal_en0"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 31
suid 332,0
)
declText (MLText
uid 7772,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-43400,138800,-42200"
st "signal cal_en0        : std_logic_vector(255 DOWNTO 0)"
)
)
*115 (Net
uid 7841,0
decl (Decl
n "cal_pulse"
t "std_logic"
o 32
suid 334,0
)
declText (MLText
uid 7842,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-42200,127300,-41000"
st "signal cal_pulse      : std_logic"
)
)
*116 (HdlText
uid 7843,0
optionalChildren [
*117 (EmbeddedText
uid 7848,0
commentText (CommentText
uid 7849,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 7850,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-21000,-18000,8000,-4000"
)
oxt "0,0,18000,5000"
text (MLText
uid 7851,0
va (VaSet
font "clean,8,0"
)
xt "-20800,-17800,6200,-6600"
st "
cal_q(0) <= cal_pulse when rising_edge(BC_i);
cal_q(1) <= cal_q(0) when rising_edge(BC_i);
cal_q(2) <= cal_q(1) when rising_edge(BC_i);
cal_q(3) <= cal_q(2) when rising_edge(BC_i);
cal_q(4) <= cal_q(3) when rising_edge(BC_i);

digi_cal <= '1' when (cal_q(4 downto 3) = \"01\") else 
              '0';

strips_cal <= cal_en when (digi_cal = '1') else
              (others => '0');

strips <= strips_cal when (cal_pulse = '1') else 
          DIN_i;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 14000
visibleWidth 29000
)
)
)
]
shape (Rectangle
uid 7844,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-22000,-19000,9000,-11000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 7845,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
uid 7846,0
va (VaSet
font "charter,8,0"
)
xt "-21700,-19000,-20300,-18000"
st "eb2"
blo "-21700,-18200"
tm "HdlTextNameMgr"
)
*119 (Text
uid 7847,0
va (VaSet
font "charter,8,0"
)
xt "-21700,-18000,-21200,-17000"
st "2"
blo "-21700,-17200"
tm "HdlTextNumberMgr"
)
]
)
)
*120 (Frame
uid 7852,0
shape (RectFrame
uid 7853,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "77000,-25000,98000,-9000"
)
title (TextAssociate
uid 7854,0
ps "TopLeftStrategy"
text (MLText
uid 7855,0
va (VaSet
font "charter,10,0"
)
xt "76700,-26600,93300,-25400"
st "g0: FOR i IN 0 TO 127 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 7856,0
ps "TopLeftStrategy"
shape (Rectangle
uid 7857,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "77500,-24800,78500,-23200"
)
num (Text
uid 7858,0
va (VaSet
font "charter,10,0"
)
xt "77700,-24600,78300,-23400"
st "1"
blo "77700,-23600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 7859,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 7860,0
va (VaSet
font "charter,10,1"
)
xt "89000,-9000,100200,-7700"
st "Frame Declarations"
blo "89000,-8000"
)
*122 (MLText
uid 7861,0
va (VaSet
font "charter,10,0"
)
xt "89000,-7700,89000,-7700"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "127"
)
*123 (MWC
uid 7879,0
optionalChildren [
*124 (CptPort
uid 7862,0
optionalChildren [
*125 (Line
uid 7866,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "85000,-20000,86000,-20000"
pts [
"85000,-20000"
"86000,-20000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7863,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "84250,-20375,85000,-19625"
)
tg (CPTG
uid 7864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7865,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "82000,-20500,83500,-19600"
st "din"
blo "82000,-19800"
)
s (Text
uid 7888,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "82000,-19600,82000,-19600"
blo "82000,-19600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 31
suid 1,0
)
)
)
*126 (CptPort
uid 7867,0
optionalChildren [
*127 (Line
uid 7871,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89000,-20000,90000,-20000"
pts [
"90000,-20000"
"89000,-20000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7868,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "90000,-20375,90750,-19625"
)
tg (CPTG
uid 7869,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7870,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "91000,-20500,93000,-19600"
st "dout"
ju 2
blo "93000,-19800"
)
s (Text
uid 7889,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "93000,-19600,93000,-19600"
ju 2
blo "93000,-19600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 30
suid 2,0
)
)
)
*128 (Grouping
uid 7872,0
optionalChildren [
*129 (CommentGraphic
uid 7874,0
shape (CustomPolygon
pts [
"86000,-22000"
"89000,-20000"
"86000,-18000"
"86000,-22000"
]
uid 7875,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "86000,-22000,89000,-18000"
)
oxt "7000,6000,10000,10000"
)
*130 (CommentText
uid 7876,0
shape (Rectangle
uid 7877,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "86000,-21000,88250,-19000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7878,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "86125,-20450,88125,-19550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7873,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "86000,-22000,89000,-18000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7880,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "85000,-22000,90000,-18000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7881,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
uid 7882,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "87350,-19800,92850,-18900"
st "moduleware"
blo "87350,-19100"
)
*132 (Text
uid 7883,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "87350,-18900,89350,-18000"
st "buff"
blo "87350,-18200"
)
*133 (Text
uid 7884,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "87350,-18900,88850,-18000"
st "U_0"
blo "87350,-18200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7885,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7886,0
text (MLText
uid 7887,0
va (VaSet
font "courier,8,0"
)
xt "82000,-40700,82000,-40700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*134 (Net
uid 7900,0
decl (Decl
n "cal_en"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 30
suid 335,0
)
declText (MLText
uid 7901,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-44600,138500,-43400"
st "signal cal_en         : std_logic_vector(255 DOWNTO 0)"
)
)
*135 (MWC
uid 7902,0
optionalChildren [
*136 (CptPort
uid 7911,0
optionalChildren [
*137 (Line
uid 7916,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "85000,-16000,86000,-16000"
pts [
"85000,-16000"
"86000,-16000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7912,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "84250,-16375,85000,-15625"
)
tg (CPTG
uid 7913,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7914,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "82000,-16500,83500,-15600"
st "din"
blo "82000,-15800"
)
s (Text
uid 7915,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "82000,-15600,82000,-15600"
blo "82000,-15600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 31
)
)
)
*138 (CptPort
uid 7917,0
optionalChildren [
*139 (Line
uid 7922,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89000,-16000,90000,-16000"
pts [
"90000,-16000"
"89000,-16000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7918,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "90000,-16375,90750,-15625"
)
tg (CPTG
uid 7919,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7920,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "91000,-16500,93000,-15600"
st "dout"
ju 2
blo "93000,-15800"
)
s (Text
uid 7921,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "93000,-15600,93000,-15600"
ju 2
blo "93000,-15600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 30
)
)
)
*140 (Grouping
uid 7923,0
optionalChildren [
*141 (CommentGraphic
uid 7925,0
shape (CustomPolygon
pts [
"86000,-18000"
"89000,-16000"
"86000,-14000"
"86000,-18000"
]
uid 7926,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "86000,-18000,89000,-14000"
)
oxt "7000,6000,10000,10000"
)
*142 (CommentText
uid 7927,0
shape (Rectangle
uid 7928,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "86000,-17000,88250,-15000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7929,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "86125,-16450,88125,-15550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7924,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "86000,-18000,89000,-14000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7903,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "85000,-18000,90000,-14000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7904,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*143 (Text
uid 7905,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "87350,-15800,92850,-14900"
st "moduleware"
blo "87350,-15100"
)
*144 (Text
uid 7906,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "87350,-14900,89350,-14000"
st "buff"
blo "87350,-14200"
)
*145 (Text
uid 7907,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "87350,-14900,88850,-14000"
st "U_1"
blo "87350,-14200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7908,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7909,0
text (MLText
uid 7910,0
va (VaSet
font "courier,8,0"
)
xt "82000,-36700,82000,-36700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*146 (Net
uid 7966,0
decl (Decl
n "strips"
t "std_logic_vector"
b "(255 DOWNTO 0)"
prec "-- //verification testbench I/O's.  Not part of the actual chip
-- /* ***
-- `ifdef VTB
--  R3_ReadEnable,
--  L1_ReadEnable,
--  L1_DCL_Packet,
--  L1_DCL_busy,
--  L1_DCL_fifowr,
--  L1_DCL_Mcluster,
--  R3_DCL_fifowr,
--  R3_DCL_busy,
--  R3_DCL_PCKT_o,
--  OP_DIR,
-- `endif
-- */
-- //data from the detector"
eolc "//Strip Data"
preAdd 0
posAdd 0
o 36
suid 338,0
)
declText (MLText
uid 7967,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "113000,-41000,144700,-20600"
st "-- //verification testbench I/O's.  Not part of the actual chip
-- /* ***
-- `ifdef VTB
--  R3_ReadEnable,
--  L1_ReadEnable,
--  L1_DCL_Packet,
--  L1_DCL_busy,
--  L1_DCL_fifowr,
--  L1_DCL_Mcluster,
--  R3_DCL_fifowr,
--  R3_DCL_busy,
--  R3_DCL_PCKT_o,
--  OP_DIR,
-- `endif
-- */
-- //data from the detector
signal strips         : std_logic_vector(255 DOWNTO 0) -- //Strip Data"
)
)
*147 (Net
uid 7986,0
decl (Decl
n "strips_cal"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 37
suid 340,0
)
declText (MLText
uid 7987,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*148 (Net
uid 8154,0
decl (Decl
n "cal_q"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 34
suid 351,0
)
declText (MLText
uid 8155,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*149 (Net
uid 8156,0
decl (Decl
n "digi_cal"
t "std_logic"
o 35
suid 352,0
)
declText (MLText
uid 8157,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*150 (MWC
uid 8175,0
optionalChildren [
*151 (CptPort
uid 8162,0
optionalChildren [
*152 (Line
uid 8166,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "60000,-27000,61000,-27000"
pts [
"60000,-27000"
"61000,-27000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8163,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "59250,-27375,60000,-26625"
)
tg (CPTG
uid 8164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8165,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "57000,-27500,58500,-26600"
st "din"
blo "57000,-26800"
)
s (Text
uid 8184,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "57000,-26600,57000,-26600"
blo "57000,-26600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 33
suid 1,0
)
)
)
*153 (CptPort
uid 8167,0
optionalChildren [
*154 (Line
uid 8171,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "64750,-27000,65000,-27000"
pts [
"65000,-27000"
"64750,-27000"
]
)
*155 (Circle
uid 8172,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "64000,-27375,64750,-26625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8168,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "65000,-27375,65750,-26625"
)
tg (CPTG
uid 8169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8170,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "66750,-27500,68750,-26600"
st "dout"
ju 2
blo "68750,-26800"
)
s (Text
uid 8185,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "68750,-26600,68750,-26600"
ju 2
blo "68750,-26600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 32
suid 2,0
)
)
)
*156 (CommentGraphic
uid 8173,0
shape (CustomPolygon
pts [
"61000,-29000"
"64000,-27000"
"61000,-25000"
"61000,-29000"
]
uid 8174,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "61000,-29000,64000,-25000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8176,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "60000,-29000,65000,-25000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8177,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*157 (Text
uid 8178,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "62350,-26800,67850,-25900"
st "moduleware"
blo "62350,-26100"
)
*158 (Text
uid 8179,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "62350,-25900,63850,-25000"
st "inv"
blo "62350,-25200"
)
*159 (Text
uid 8180,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "62350,-25900,63850,-25000"
st "U_2"
blo "62350,-25200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8181,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8182,0
text (MLText
uid 8183,0
va (VaSet
font "courier,8,0"
)
xt "57000,-47700,57000,-47700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*160 (Net
uid 8194,0
decl (Decl
n "cal_pulse_n"
t "std_logic"
o 33
suid 353,0
)
declText (MLText
uid 8195,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*161 (Wire
uid 505,0
shape (OrthoPolyLine
uid 506,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30000,-18000,-22000,-18000"
pts [
"-30000,-18000"
"-26000,-18000"
"-22000,-18000"
]
)
start &27
end &116
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 510,0
va (VaSet
)
xt "-29000,-19000,-26900,-18000"
st "DIN_i"
blo "-29000,-18200"
tm "WireNameMgr"
)
)
on &28
)
*162 (Wire
uid 513,0
shape (OrthoPolyLine
uid 514,0
va (VaSet
vasetType 3
)
xt "16000,-42000,32250,-42000"
pts [
"16000,-42000"
"32250,-42000"
]
)
start &18
end &74
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 517,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 518,0
va (VaSet
)
xt "16000,-43000,18400,-42000"
st "CLK_i"
blo "16000,-42200"
tm "WireNameMgr"
)
)
on &17
)
*163 (Wire
uid 577,0
shape (OrthoPolyLine
uid 578,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,-20000,32250,-20000"
pts [
"16000,-20000"
"32250,-20000"
]
)
start &26
end &70
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 582,0
va (VaSet
)
xt "16000,-21000,18900,-20000"
st "padID_i"
blo "16000,-20200"
tm "WireNameMgr"
)
)
on &24
)
*164 (Wire
uid 585,0
shape (OrthoPolyLine
uid 586,0
va (VaSet
vasetType 3
)
xt "16000,-22000,32250,-22000"
pts [
"16000,-22000"
"32250,-22000"
]
)
start &25
end &71
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 590,0
va (VaSet
)
xt "16000,-23000,19800,-22000"
st "padTerm_i"
blo "16000,-22200"
tm "WireNameMgr"
)
)
on &23
)
*165 (Wire
uid 609,0
shape (OrthoPolyLine
uid 610,0
va (VaSet
vasetType 3
)
xt "16000,-47000,32250,-47000"
pts [
"16000,-47000"
"32250,-47000"
]
)
start &29
end &83
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 614,0
va (VaSet
)
xt "16000,-48000,18900,-47000"
st "RSTB_i"
blo "16000,-47200"
tm "WireNameMgr"
)
)
on &105
)
*166 (Wire
uid 617,0
shape (OrthoPolyLine
uid 618,0
va (VaSet
vasetType 3
)
xt "16000,-48000,32250,-48000"
pts [
"16000,-48000"
"32250,-48000"
]
)
start &30
end &72
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 622,0
va (VaSet
)
xt "16000,-49000,22400,-48000"
st "powerUpRstb_i"
blo "16000,-48200"
tm "WireNameMgr"
)
)
on &12
)
*167 (Wire
uid 751,0
shape (OrthoPolyLine
uid 752,0
va (VaSet
vasetType 3
)
xt "53750,-27000,60000,-27000"
pts [
"53750,-27000"
"60000,-27000"
]
)
start &57
end &151
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 756,0
va (VaSet
)
xt "55000,-28000,59900,-27000"
st "cal_pulse_n"
blo "55000,-27200"
tm "WireNameMgr"
)
)
on &160
)
*168 (Wire
uid 1792,0
shape (OrthoPolyLine
uid 1793,0
va (VaSet
vasetType 3
)
xt "53750,-34000,63000,-34000"
pts [
"53750,-34000"
"63000,-34000"
]
)
start &76
end &13
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1799,0
va (VaSet
)
xt "55000,-35000,61000,-34000"
st "dataOutFC1_o"
blo "55000,-34200"
tm "WireNameMgr"
)
)
on &16
)
*169 (Wire
uid 1840,0
shape (OrthoPolyLine
uid 1841,0
va (VaSet
vasetType 3
)
xt "53750,-33000,63000,-33000"
pts [
"53750,-33000"
"63000,-33000"
]
)
start &77
end &14
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1843,0
va (VaSet
)
xt "55000,-34000,61000,-33000"
st "dataOutFC2_o"
blo "55000,-33200"
tm "WireNameMgr"
)
)
on &15
)
*170 (Wire
uid 1990,0
shape (OrthoPolyLine
uid 1991,0
va (VaSet
vasetType 3
)
xt "16000,-41000,32250,-41000"
pts [
"16000,-41000"
"32250,-41000"
]
)
start &19
end &73
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1992,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1993,0
va (VaSet
)
xt "16000,-42000,17900,-41000"
st "BC_i"
blo "16000,-41200"
tm "WireNameMgr"
)
)
on &20
)
*171 (Wire
uid 2236,0
shape (OrthoPolyLine
uid 2237,0
va (VaSet
vasetType 3
)
xt "16000,-29000,32250,-29000"
pts [
"16000,-29000"
"32250,-29000"
]
)
start &22
end &75
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2243,0
va (VaSet
)
xt "16000,-30000,20000,-29000"
st "FastCLK_i"
blo "16000,-29200"
tm "WireNameMgr"
)
)
on &21
)
*172 (Wire
uid 3454,0
shape (OrthoPolyLine
uid 3455,0
va (VaSet
vasetType 3
)
xt "53750,-49000,63000,-49000"
pts [
"63000,-49000"
"53750,-49000"
]
)
start &39
end &58
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3458,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3459,0
va (VaSet
)
xt "55000,-50000,57300,-49000"
st "DATLi"
blo "55000,-49200"
tm "WireNameMgr"
)
)
on &31
)
*173 (Wire
uid 3462,0
shape (OrthoPolyLine
uid 3463,0
va (VaSet
vasetType 3
)
xt "53750,-48000,63000,-48000"
pts [
"53750,-48000"
"63000,-48000"
]
)
start &59
end &43
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3467,0
va (VaSet
)
xt "55000,-49000,57600,-48000"
st "DATLo"
blo "55000,-48200"
tm "WireNameMgr"
)
)
on &32
)
*174 (Wire
uid 3470,0
shape (OrthoPolyLine
uid 3471,0
va (VaSet
vasetType 3
)
xt "53750,-47000,63000,-47000"
pts [
"63000,-47000"
"53750,-47000"
]
)
start &40
end &60
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3475,0
va (VaSet
)
xt "55000,-48000,57400,-47000"
st "DATRi"
blo "55000,-47200"
tm "WireNameMgr"
)
)
on &33
)
*175 (Wire
uid 3478,0
shape (OrthoPolyLine
uid 3479,0
va (VaSet
vasetType 3
)
xt "53750,-46000,63000,-46000"
pts [
"53750,-46000"
"63000,-46000"
]
)
start &61
end &44
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3483,0
va (VaSet
)
xt "55000,-47000,57700,-46000"
st "DATRo"
blo "55000,-46200"
tm "WireNameMgr"
)
)
on &34
)
*176 (Wire
uid 3486,0
shape (OrthoPolyLine
uid 3487,0
va (VaSet
vasetType 3
)
xt "53750,-44000,63000,-44000"
pts [
"63000,-44000"
"53750,-44000"
]
)
start &41
end &66
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3491,0
va (VaSet
)
xt "55000,-45000,57900,-44000"
st "XOFFLi"
blo "55000,-44200"
tm "WireNameMgr"
)
)
on &35
)
*177 (Wire
uid 3494,0
shape (OrthoPolyLine
uid 3495,0
va (VaSet
vasetType 3
)
xt "53750,-43000,63000,-43000"
pts [
"53750,-43000"
"63000,-43000"
]
)
start &67
end &45
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3499,0
va (VaSet
)
xt "55000,-44000,58200,-43000"
st "XOFFLo"
blo "55000,-43200"
tm "WireNameMgr"
)
)
on &36
)
*178 (Wire
uid 3502,0
shape (OrthoPolyLine
uid 3503,0
va (VaSet
vasetType 3
)
xt "53750,-42000,63000,-42000"
pts [
"63000,-42000"
"53750,-42000"
]
)
start &42
end &68
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3507,0
va (VaSet
)
xt "55000,-43000,58000,-42000"
st "XOFFRi"
blo "55000,-42200"
tm "WireNameMgr"
)
)
on &37
)
*179 (Wire
uid 3510,0
shape (OrthoPolyLine
uid 3511,0
va (VaSet
vasetType 3
)
xt "53750,-41000,63000,-41000"
pts [
"53750,-41000"
"63000,-41000"
]
)
start &69
end &46
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3514,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3515,0
va (VaSet
)
xt "55000,-42000,58300,-41000"
st "XOFFRo"
blo "55000,-41200"
tm "WireNameMgr"
)
)
on &38
)
*180 (Wire
uid 4595,0
shape (OrthoPolyLine
uid 4596,0
va (VaSet
vasetType 3
)
xt "16000,-36000,32250,-36000"
pts [
"16000,-36000"
"32250,-36000"
]
)
start &47
end &56
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4600,0
va (VaSet
)
xt "16000,-37000,18600,-36000"
st "COM_i"
blo "16000,-36200"
tm "WireNameMgr"
)
)
on &51
)
*181 (Wire
uid 4603,0
shape (OrthoPolyLine
uid 4604,0
va (VaSet
vasetType 3
)
xt "16000,-33000,32250,-33000"
pts [
"16000,-33000"
"32250,-33000"
]
)
start &48
end &63
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4608,0
va (VaSet
)
xt "16000,-34000,19000,-33000"
st "LONE_i"
blo "16000,-33200"
tm "WireNameMgr"
)
)
on &53
)
*182 (Wire
uid 4611,0
shape (OrthoPolyLine
uid 4612,0
va (VaSet
vasetType 3
)
xt "16000,-35000,32250,-35000"
pts [
"16000,-35000"
"32250,-35000"
]
)
start &49
end &64
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4615,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4616,0
va (VaSet
)
xt "16000,-36000,19600,-35000"
st "LZERO_i"
blo "16000,-35200"
tm "WireNameMgr"
)
)
on &52
)
*183 (Wire
uid 4619,0
shape (OrthoPolyLine
uid 4620,0
va (VaSet
vasetType 3
)
xt "16000,-32000,32250,-32000"
pts [
"16000,-32000"
"32250,-32000"
]
)
start &50
end &65
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4624,0
va (VaSet
)
xt "16000,-33000,20100,-32000"
st "RTHREE_i"
blo "16000,-32200"
tm "WireNameMgr"
)
)
on &54
)
*184 (Wire
uid 7574,0
shape (OrthoPolyLine
uid 7575,0
va (VaSet
vasetType 3
)
xt "53750,-39000,63000,-39000"
pts [
"53750,-39000"
"63000,-39000"
]
)
start &78
end &101
sat 32
eat 32
st 0
si 0
tg (WTG
uid 7578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7579,0
va (VaSet
)
xt "55000,-40000,58500,-39000"
st "DATLoen"
blo "55000,-39200"
tm "WireNameMgr"
)
)
on &97
)
*185 (Wire
uid 7582,0
shape (OrthoPolyLine
uid 7583,0
va (VaSet
vasetType 3
)
xt "53750,-38000,63000,-38000"
pts [
"53750,-38000"
"63000,-38000"
]
)
start &79
end &102
sat 32
eat 32
st 0
si 0
tg (WTG
uid 7586,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7587,0
va (VaSet
)
xt "55000,-39000,58600,-38000"
st "DATRoen"
blo "55000,-38200"
tm "WireNameMgr"
)
)
on &98
)
*186 (Wire
uid 7590,0
shape (OrthoPolyLine
uid 7591,0
va (VaSet
vasetType 3
)
xt "53750,-37000,63000,-37000"
pts [
"53750,-37000"
"63000,-37000"
]
)
start &81
end &103
sat 32
eat 32
st 0
si 0
tg (WTG
uid 7594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7595,0
va (VaSet
)
xt "55000,-38000,59100,-37000"
st "XOFFLoen"
blo "55000,-37200"
tm "WireNameMgr"
)
)
on &99
)
*187 (Wire
uid 7598,0
shape (OrthoPolyLine
uid 7599,0
va (VaSet
vasetType 3
)
xt "53750,-36000,63000,-36000"
pts [
"53750,-36000"
"63000,-36000"
]
)
start &82
end &104
sat 32
eat 32
st 0
si 0
tg (WTG
uid 7602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7603,0
va (VaSet
)
xt "55000,-37000,59200,-36000"
st "XOFFRoen"
blo "55000,-36200"
tm "WireNameMgr"
)
)
on &100
)
*188 (Wire
uid 7646,0
shape (OrthoPolyLine
uid 7647,0
va (VaSet
vasetType 3
)
xt "28000,-14000,32250,-14000"
pts [
"28000,-14000"
"32250,-14000"
]
)
end &80
sat 16
eat 32
st 0
si 0
tg (WTG
uid 7650,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7651,0
va (VaSet
)
xt "29000,-15000,30100,-14000"
st "LO"
blo "29000,-14200"
tm "WireNameMgr"
)
)
on &111
)
*189 (Wire
uid 7673,0
shape (OrthoPolyLine
uid 7674,0
va (VaSet
vasetType 3
)
xt "25000,-6000,29000,-6000"
pts [
"25000,-6000"
"29000,-6000"
]
)
start &107
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7680,0
va (VaSet
)
xt "27000,-7000,27800,-6000"
st "HI"
blo "27000,-6200"
tm "WireNameMgr"
)
)
on &106
)
*190 (Wire
uid 7683,0
shape (OrthoPolyLine
uid 7684,0
va (VaSet
vasetType 3
)
xt "25000,-5000,29000,-5000"
pts [
"25000,-5000"
"29000,-5000"
]
)
start &107
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7690,0
va (VaSet
)
xt "27000,-6000,28100,-5000"
st "LO"
blo "27000,-5200"
tm "WireNameMgr"
)
)
on &111
)
*191 (Wire
uid 7713,0
shape (OrthoPolyLine
uid 7714,0
va (VaSet
vasetType 3
)
xt "16000,-28000,32250,-28000"
pts [
"16000,-28000"
"32250,-28000"
]
)
start &112
end &85
sat 32
eat 32
st 0
si 0
tg (WTG
uid 7717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7718,0
va (VaSet
)
xt "16000,-29000,22700,-28000"
st "FastCLK_div2_i"
blo "16000,-28200"
tm "WireNameMgr"
)
)
on &113
)
*192 (Wire
uid 7831,0
shape (OrthoPolyLine
uid 7832,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78000,-20000,85000,-20000"
pts [
"78000,-20000"
"85000,-20000"
]
)
end &124
es 0
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7838,0
va (VaSet
)
xt "79000,-21000,83200,-20000"
st "cal_en0(i)"
blo "79000,-20200"
tm "WireNameMgr"
)
)
on &114
)
*193 (Wire
uid 7892,0
shape (OrthoPolyLine
uid 7893,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,-20000,100000,-20000"
pts [
"90000,-20000"
"100000,-20000"
]
)
start &126
es 0
sat 32
eat 16
sty 1
sl "(i*2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7899,0
va (VaSet
)
xt "90000,-21000,94500,-20000"
st "cal_en(i*2)"
blo "90000,-20200"
tm "WireNameMgr"
)
)
on &134
)
*194 (Wire
uid 7930,0
shape (OrthoPolyLine
uid 7931,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78000,-16000,85000,-16000"
pts [
"78000,-16000"
"85000,-16000"
]
)
end &136
es 0
sat 16
eat 32
sty 1
sl "(i+128)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7937,0
va (VaSet
)
xt "79000,-17000,85200,-16000"
st "cal_en0(i+128)"
blo "79000,-16200"
tm "WireNameMgr"
)
)
on &114
)
*195 (Wire
uid 7938,0
shape (OrthoPolyLine
uid 7939,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,-16000,100000,-16000"
pts [
"90000,-16000"
"100000,-16000"
]
)
start &138
es 0
sat 32
eat 16
sty 1
sl "(i*2+1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7945,0
va (VaSet
)
xt "90000,-17000,95500,-16000"
st "cal_en(i*2+1)"
blo "90000,-16200"
tm "WireNameMgr"
)
)
on &134
)
*196 (Wire
uid 7948,0
shape (OrthoPolyLine
uid 7949,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-30000,-16000,-22000,-16000"
pts [
"-30000,-16000"
"-22000,-16000"
]
)
end &116
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7955,0
va (VaSet
)
xt "-29000,-17000,-26600,-16000"
st "cal_en"
blo "-29000,-16200"
tm "WireNameMgr"
)
)
on &134
)
*197 (Wire
uid 7958,0
shape (OrthoPolyLine
uid 7959,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,-18000,32250,-18000"
pts [
"9000,-18000"
"32250,-18000"
]
)
start &116
end &62
sat 2
eat 32
sty 1
st 0
si 0
tg (WTG
uid 7962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7963,0
va (VaSet
)
xt "16000,-19000,25700,-18000"
st "strips : (255 DOWNTO 0)"
blo "16000,-18200"
tm "WireNameMgr"
)
)
on &146
)
*198 (Wire
uid 7978,0
shape (OrthoPolyLine
uid 7979,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,-16000,15000,-16000"
pts [
"15000,-16000"
"9000,-16000"
]
)
end &116
sat 16
eat 4
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7985,0
va (VaSet
)
xt "11000,-17000,15100,-16000"
st "strips_cal"
blo "11000,-16200"
tm "WireNameMgr"
)
)
on &147
)
*199 (Wire
uid 7990,0
shape (OrthoPolyLine
uid 7991,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-16000,64000,-16000"
pts [
"53750,-16000"
"64000,-16000"
]
)
start &90
sat 32
eat 16
sty 1
sl "(159 downto 128)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7997,0
va (VaSet
)
xt "55000,-17000,62200,-16000"
st "cal_en0(159:128)"
blo "55000,-16200"
tm "WireNameMgr"
)
)
on &114
)
*200 (Wire
uid 7998,0
shape (OrthoPolyLine
uid 7999,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-18000,64000,-18000"
pts [
"53750,-18000"
"64000,-18000"
]
)
start &88
sat 32
eat 16
sty 1
sl "(95 downto 64)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8005,0
va (VaSet
)
xt "55000,-19000,61200,-18000"
st "cal_en0(95:64)"
blo "55000,-18200"
tm "WireNameMgr"
)
)
on &114
)
*201 (Wire
uid 8006,0
shape (OrthoPolyLine
uid 8007,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-14000,64000,-14000"
pts [
"53750,-14000"
"64000,-14000"
]
)
start &92
sat 32
eat 16
sty 1
sl "(223 downto 192)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8013,0
va (VaSet
)
xt "55000,-15000,62200,-14000"
st "cal_en0(223:192)"
blo "55000,-14200"
tm "WireNameMgr"
)
)
on &114
)
*202 (Wire
uid 8014,0
shape (OrthoPolyLine
uid 8015,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-17000,64000,-17000"
pts [
"53750,-17000"
"64000,-17000"
]
)
start &89
sat 32
eat 16
sty 1
sl "(127 downto 96)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8021,0
va (VaSet
)
xt "55000,-18000,61700,-17000"
st "cal_en0(127:96)"
blo "55000,-17200"
tm "WireNameMgr"
)
)
on &114
)
*203 (Wire
uid 8022,0
shape (OrthoPolyLine
uid 8023,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-20000,64000,-20000"
pts [
"53750,-20000"
"64000,-20000"
]
)
start &86
sat 32
eat 16
sty 1
sl "(31 downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8029,0
va (VaSet
)
xt "55000,-21000,60700,-20000"
st "cal_en0(31:0)"
blo "55000,-20200"
tm "WireNameMgr"
)
)
on &114
)
*204 (Wire
uid 8030,0
shape (OrthoPolyLine
uid 8031,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-19000,64000,-19000"
pts [
"53750,-19000"
"64000,-19000"
]
)
start &87
sat 32
eat 16
sty 1
sl "(63 downto 32)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8037,0
va (VaSet
)
xt "55000,-20000,61200,-19000"
st "cal_en0(63:32)"
blo "55000,-19200"
tm "WireNameMgr"
)
)
on &114
)
*205 (Wire
uid 8038,0
shape (OrthoPolyLine
uid 8039,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-13000,64000,-13000"
pts [
"53750,-13000"
"64000,-13000"
]
)
start &93
sat 32
eat 16
sty 1
sl "(255 downto 224)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8045,0
va (VaSet
)
xt "55000,-14000,62200,-13000"
st "cal_en0(255:224)"
blo "55000,-13200"
tm "WireNameMgr"
)
)
on &114
)
*206 (Wire
uid 8046,0
shape (OrthoPolyLine
uid 8047,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-15000,64000,-15000"
pts [
"53750,-15000"
"64000,-15000"
]
)
start &91
sat 32
eat 16
sty 1
sl "(191 downto 160)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8053,0
va (VaSet
)
xt "55000,-16000,62200,-15000"
st "cal_en0(191:160)"
blo "55000,-15200"
tm "WireNameMgr"
)
)
on &114
)
*207 (Wire
uid 8120,0
shape (OrthoPolyLine
uid 8121,0
va (VaSet
vasetType 3
)
xt "28000,-15000,32250,-15000"
pts [
"28000,-15000"
"32250,-15000"
]
)
end &84
sat 16
eat 32
st 0
si 0
tg (WTG
uid 8124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8125,0
va (VaSet
)
xt "29000,-16000,30100,-15000"
st "LO"
blo "29000,-15200"
tm "WireNameMgr"
)
)
on &111
)
*208 (Wire
uid 8138,0
shape (OrthoPolyLine
uid 8139,0
va (VaSet
vasetType 3
)
xt "9000,-13000,15000,-13000"
pts [
"9000,-13000"
"15000,-13000"
]
)
start &116
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8144,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8145,0
va (VaSet
)
xt "11000,-14000,13900,-13000"
st "digi_cal"
blo "11000,-13200"
tm "WireNameMgr"
)
)
on &149
)
*209 (Wire
uid 8146,0
shape (OrthoPolyLine
uid 8147,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,-14000,15000,-14000"
pts [
"15000,-14000"
"9000,-14000"
]
)
end &116
sat 16
eat 4
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8153,0
va (VaSet
)
xt "11000,-15000,13000,-14000"
st "cal_q"
blo "11000,-14200"
tm "WireNameMgr"
)
)
on &148
)
*210 (Wire
uid 8186,0
shape (OrthoPolyLine
uid 8187,0
va (VaSet
vasetType 3
)
xt "65000,-27000,73000,-27000"
pts [
"73000,-27000"
"65000,-27000"
]
)
end &153
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8192,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8193,0
va (VaSet
)
xt "67000,-28000,70400,-27000"
st "cal_pulse"
blo "67000,-27200"
tm "WireNameMgr"
)
)
on &115
)
*211 (Wire
uid 8287,0
shape (OrthoPolyLine
uid 8288,0
va (VaSet
vasetType 3
)
xt "-30000,-14000,-22000,-14000"
pts [
"-22000,-14000"
"-30000,-14000"
]
)
start &116
sat 1
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8294,0
va (VaSet
)
xt "-29000,-15000,-25600,-14000"
st "cal_pulse"
blo "-29000,-14200"
tm "WireNameMgr"
)
)
on &115
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *212 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*213 (Text
uid 43,0
va (VaSet
font "courier,8,1"
)
xt "14000,9100,20500,10000"
st "Package List"
blo "14000,9800"
)
*214 (MLText
uid 44,0
va (VaSet
)
xt "14000,10000,25300,13000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*215 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*216 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*217 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*218 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*219 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*220 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*221 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1201"
viewArea "-34008,-52023,103549,50275"
cachedDiagramExtent "-35100,-50000,169500,13000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 8634,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "900,1000,3900,2000"
st "Panel0"
blo "900,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*222 (Text
va (VaSet
font "charter,10,0"
)
xt "2350,3500,7150,4700"
st "<library>"
blo "2350,4500"
tm "BdLibraryNameMgr"
)
*223 (Text
va (VaSet
font "charter,10,0"
)
xt "2350,4700,6650,5900"
st "<block>"
blo "2350,5700"
tm "BlkNameMgr"
)
*224 (Text
va (VaSet
font "charter,10,0"
)
xt "2350,5900,4250,7100"
st "U_0"
blo "2350,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "clean,8,0"
)
xt "2350,13500,2350,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*225 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*226 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*227 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*228 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*229 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*230 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*231 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*232 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*233 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*234 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*235 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*236 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*237 (Text
va (VaSet
font "charter,8,0"
)
xt "3250,4000,4650,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*238 (Text
va (VaSet
font "charter,8,0"
)
xt "3250,5000,3750,6000"
st "1"
blo "3250,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "-1500,-1200,13900,0"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,150,850,1350"
st "1"
blo "250,1150"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*239 (Text
va (VaSet
font "charter,10,1"
)
xt "13800,20000,25000,21300"
st "Frame Declarations"
blo "13800,21000"
)
*240 (MLText
va (VaSet
font "charter,10,0"
)
xt "13800,21300,13800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "-950,-1200,8650,0"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,150,850,1350"
st "1"
blo "250,1150"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*241 (Text
va (VaSet
font "charter,10,1"
)
xt "13800,20000,25000,21300"
st "Frame Declarations"
blo "13800,21000"
)
*242 (MLText
va (VaSet
font "charter,10,0"
)
xt "13800,21300,13800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "111000,-49000,116500,-48000"
st "Declarations"
blo "111000,-48200"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "111000,-48000,113400,-47000"
st "Ports:"
blo "111000,-47200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "111000,-49000,114700,-48000"
st "Pre User:"
blo "111000,-48200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "111000,-49000,111000,-49000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "111000,-48000,118200,-47000"
st "Diagram Signals:"
blo "111000,-47200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "111000,-49000,115700,-48000"
st "Post User:"
blo "111000,-48200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "111000,-49000,111000,-49000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 353,0
usingSuid 1
emptyRow *243 (LEmptyRow
)
uid 54,0
optionalChildren [
*244 (RefLabelRowHdr
)
*245 (TitleRowHdr
)
*246 (FilterRowHdr
)
*247 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*248 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*249 (GroupColHdr
tm "GroupColHdrMgr"
)
*250 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*251 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*252 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*253 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*254 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*255 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*256 (LeafLogPort
port (LogicalPort
decl (Decl
n "powerUpRstb_i"
t "std_logic"
o 17
suid 110,0
)
)
uid 2422,0
)
*257 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dataOutFC2_o"
t "std_logic"
o 27
suid 121,0
)
)
uid 2434,0
)
*258 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dataOutFC1_o"
t "std_logic"
o 26
suid 122,0
)
)
uid 2436,0
)
*259 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLK_i"
t "std_logic"
o 2
suid 123,0
)
)
uid 2438,0
)
*260 (LeafLogPort
port (LogicalPort
decl (Decl
n "BC_i"
t "std_logic"
o 1
suid 127,0
)
)
uid 2444,0
)
*261 (LeafLogPort
port (LogicalPort
decl (Decl
n "FastCLK_i"
t "std_logic"
o 8
suid 134,0
)
)
uid 2458,0
)
*262 (LeafLogPort
port (LogicalPort
decl (Decl
n "padTerm_i"
t "std_logic"
o 16
suid 135,0
)
)
uid 2460,0
)
*263 (LeafLogPort
port (LogicalPort
decl (Decl
n "padID_i"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 15
suid 136,0
)
)
uid 2484,0
)
*264 (LeafLogPort
port (LogicalPort
decl (Decl
n "DIN_i"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 6
suid 137,0
)
)
uid 2486,0
)
*265 (LeafLogPort
port (LogicalPort
decl (Decl
n "DATLi"
t "std_logic"
o 4
suid 152,0
)
)
uid 3582,0
)
*266 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DATLo"
t "std_logic"
o 18
suid 153,0
)
)
uid 3584,0
)
*267 (LeafLogPort
port (LogicalPort
decl (Decl
n "DATRi"
t "std_logic"
o 5
suid 154,0
)
)
uid 3586,0
)
*268 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DATRo"
t "std_logic"
o 20
suid 155,0
)
)
uid 3588,0
)
*269 (LeafLogPort
port (LogicalPort
decl (Decl
n "XOFFLi"
t "std_logic"
o 13
suid 156,0
)
)
uid 3590,0
)
*270 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "XOFFLo"
t "std_logic"
o 22
suid 157,0
)
)
uid 3592,0
)
*271 (LeafLogPort
port (LogicalPort
decl (Decl
n "XOFFRi"
t "std_logic"
o 14
suid 158,0
)
)
uid 3594,0
)
*272 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "XOFFRo"
t "std_logic"
o 24
suid 159,0
)
)
uid 3596,0
)
*273 (LeafLogPort
port (LogicalPort
decl (Decl
n "COM_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 3
suid 174,0
)
)
uid 4657,0
)
*274 (LeafLogPort
port (LogicalPort
decl (Decl
n "LZERO_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 10
suid 175,0
)
)
uid 4659,0
)
*275 (LeafLogPort
port (LogicalPort
decl (Decl
n "LONE_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 9
suid 176,0
)
)
uid 4661,0
)
*276 (LeafLogPort
port (LogicalPort
decl (Decl
n "RTHREE_i"
t "std_logic"
prec "-- /* ***
-- input COM_LZERO_padP, COM_LZERO_padN; //serial command input port, embedded LZERO trigger on falling-edge
-- input LONERTHREE_padP, LONERTHREE_padN;   //Level-1 and R3 trigger code
-- */"
eolc "//***"
preAdd 0
posAdd 0
o 12
suid 177,0
)
)
uid 4663,0
)
*277 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DATLoen"
t "std_logic"
eolc "// ***"
preAdd 0
posAdd 0
o 19
suid 318,0
)
)
uid 7634,0
)
*278 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DATRoen"
t "std_logic"
eolc "// ***"
preAdd 0
posAdd 0
o 21
suid 319,0
)
)
uid 7636,0
)
*279 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "XOFFLoen"
t "std_logic"
eolc "// ***"
preAdd 0
posAdd 0
o 23
suid 320,0
)
)
uid 7638,0
)
*280 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "XOFFRoen"
t "std_logic"
eolc "// ***"
preAdd 0
posAdd 0
o 25
suid 321,0
)
)
uid 7640,0
)
*281 (LeafLogPort
port (LogicalPort
decl (Decl
n "RSTB_i"
t "std_logic"
o 11
suid 322,0
)
)
uid 7693,0
)
*282 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
posAdd 0
o 28
suid 324,0
)
)
uid 7695,0
)
*283 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 29
suid 328,0
)
)
uid 7697,0
)
*284 (LeafLogPort
port (LogicalPort
decl (Decl
n "FastCLK_div2_i"
t "std_logic"
eolc "// ***"
posAdd 0
o 7
suid 330,0
)
)
uid 7727,0
)
*285 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cal_en0"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 31
suid 332,0
)
)
uid 7829,0
)
*286 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cal_pulse"
t "std_logic"
o 32
suid 334,0
)
)
uid 7890,0
)
*287 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cal_en"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 30
suid 335,0
)
)
uid 7946,0
)
*288 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strips"
t "std_logic_vector"
b "(255 DOWNTO 0)"
prec "-- //verification testbench I/O's.  Not part of the actual chip
-- /* ***
-- `ifdef VTB
--  R3_ReadEnable,
--  L1_ReadEnable,
--  L1_DCL_Packet,
--  L1_DCL_busy,
--  L1_DCL_fifowr,
--  L1_DCL_Mcluster,
--  R3_DCL_fifowr,
--  R3_DCL_busy,
--  R3_DCL_PCKT_o,
--  OP_DIR,
-- `endif
-- */
-- //data from the detector"
eolc "//Strip Data"
preAdd 0
posAdd 0
o 36
suid 338,0
)
)
uid 7968,0
)
*289 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strips_cal"
t "std_logic_vector"
b "(255 DOWNTO 0)"
o 37
suid 340,0
)
)
uid 7988,0
)
*290 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cal_q"
t "std_logic_vector"
b "(4 DOWNTO 0)"
o 34
suid 351,0
)
)
uid 8158,0
)
*291 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "digi_cal"
t "std_logic"
o 35
suid 352,0
)
)
uid 8160,0
)
*292 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cal_pulse_n"
t "std_logic"
o 33
suid 353,0
)
)
uid 8196,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*293 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *294 (MRCItem
litem &243
pos 37
dimension 20
)
uid 69,0
optionalChildren [
*295 (MRCItem
litem &244
pos 0
dimension 20
uid 70,0
)
*296 (MRCItem
litem &245
pos 1
dimension 23
uid 71,0
)
*297 (MRCItem
litem &246
pos 2
hidden 1
dimension 20
uid 72,0
)
*298 (MRCItem
litem &256
pos 0
dimension 20
uid 2423,0
)
*299 (MRCItem
litem &257
pos 1
dimension 20
uid 2435,0
)
*300 (MRCItem
litem &258
pos 2
dimension 20
uid 2437,0
)
*301 (MRCItem
litem &259
pos 3
dimension 20
uid 2439,0
)
*302 (MRCItem
litem &260
pos 4
dimension 20
uid 2445,0
)
*303 (MRCItem
litem &261
pos 5
dimension 20
uid 2459,0
)
*304 (MRCItem
litem &262
pos 6
dimension 20
uid 2461,0
)
*305 (MRCItem
litem &263
pos 7
dimension 20
uid 2485,0
)
*306 (MRCItem
litem &264
pos 8
dimension 20
uid 2487,0
)
*307 (MRCItem
litem &265
pos 9
dimension 20
uid 3583,0
)
*308 (MRCItem
litem &266
pos 10
dimension 20
uid 3585,0
)
*309 (MRCItem
litem &267
pos 11
dimension 20
uid 3587,0
)
*310 (MRCItem
litem &268
pos 12
dimension 20
uid 3589,0
)
*311 (MRCItem
litem &269
pos 13
dimension 20
uid 3591,0
)
*312 (MRCItem
litem &270
pos 14
dimension 20
uid 3593,0
)
*313 (MRCItem
litem &271
pos 15
dimension 20
uid 3595,0
)
*314 (MRCItem
litem &272
pos 16
dimension 20
uid 3597,0
)
*315 (MRCItem
litem &273
pos 17
dimension 20
uid 4658,0
)
*316 (MRCItem
litem &274
pos 18
dimension 20
uid 4660,0
)
*317 (MRCItem
litem &275
pos 19
dimension 20
uid 4662,0
)
*318 (MRCItem
litem &276
pos 20
dimension 20
uid 4664,0
)
*319 (MRCItem
litem &277
pos 21
dimension 20
uid 7635,0
)
*320 (MRCItem
litem &278
pos 22
dimension 20
uid 7637,0
)
*321 (MRCItem
litem &279
pos 23
dimension 20
uid 7639,0
)
*322 (MRCItem
litem &280
pos 24
dimension 20
uid 7641,0
)
*323 (MRCItem
litem &281
pos 25
dimension 20
uid 7694,0
)
*324 (MRCItem
litem &282
pos 27
dimension 20
uid 7696,0
)
*325 (MRCItem
litem &283
pos 28
dimension 20
uid 7698,0
)
*326 (MRCItem
litem &284
pos 26
dimension 20
uid 7728,0
)
*327 (MRCItem
litem &285
pos 29
dimension 20
uid 7830,0
)
*328 (MRCItem
litem &286
pos 30
dimension 20
uid 7891,0
)
*329 (MRCItem
litem &287
pos 31
dimension 20
uid 7947,0
)
*330 (MRCItem
litem &288
pos 32
dimension 20
uid 7969,0
)
*331 (MRCItem
litem &289
pos 33
dimension 20
uid 7989,0
)
*332 (MRCItem
litem &290
pos 34
dimension 20
uid 8159,0
)
*333 (MRCItem
litem &291
pos 35
dimension 20
uid 8161,0
)
*334 (MRCItem
litem &292
pos 36
dimension 20
uid 8197,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*335 (MRCItem
litem &247
pos 0
dimension 20
uid 74,0
)
*336 (MRCItem
litem &249
pos 1
dimension 50
uid 75,0
)
*337 (MRCItem
litem &250
pos 2
dimension 100
uid 76,0
)
*338 (MRCItem
litem &251
pos 3
dimension 50
uid 77,0
)
*339 (MRCItem
litem &252
pos 4
dimension 100
uid 78,0
)
*340 (MRCItem
litem &253
pos 5
dimension 100
uid 79,0
)
*341 (MRCItem
litem &254
pos 6
dimension 50
uid 80,0
)
*342 (MRCItem
litem &255
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *343 (LEmptyRow
)
uid 83,0
optionalChildren [
*344 (RefLabelRowHdr
)
*345 (TitleRowHdr
)
*346 (FilterRowHdr
)
*347 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*348 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*349 (GroupColHdr
tm "GroupColHdrMgr"
)
*350 (NameColHdr
tm "GenericNameColHdrMgr"
)
*351 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*352 (InitColHdr
tm "GenericValueColHdrMgr"
)
*353 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*354 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*355 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *356 (MRCItem
litem &343
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*357 (MRCItem
litem &344
pos 0
dimension 20
uid 98,0
)
*358 (MRCItem
litem &345
pos 1
dimension 23
uid 99,0
)
*359 (MRCItem
litem &346
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*360 (MRCItem
litem &347
pos 0
dimension 20
uid 102,0
)
*361 (MRCItem
litem &349
pos 1
dimension 50
uid 103,0
)
*362 (MRCItem
litem &350
pos 2
dimension 100
uid 104,0
)
*363 (MRCItem
litem &351
pos 3
dimension 100
uid 105,0
)
*364 (MRCItem
litem &352
pos 4
dimension 50
uid 106,0
)
*365 (MRCItem
litem &353
pos 5
dimension 50
uid 107,0
)
*366 (MRCItem
litem &354
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
frameCount 1
)
