ADDRESS_REG_B=CLOCK0
CLOCK_ENABLE_INPUT_A=NORMAL
CLOCK_ENABLE_INPUT_B=NORMAL
CLOCK_ENABLE_OUTPUT_A=NORMAL
CLOCK_ENABLE_OUTPUT_B=NORMAL
INDATA_REG_B=CLOCK0
INIT_FILE=pic_ram.mif
INTENDED_DEVICE_FAMILY="Cyclone IV E"
LPM_TYPE=altsyncram
NUMWORDS_A=4096
NUMWORDS_B=4096
OPERATION_MODE=BIDIR_DUAL_PORT
OUTDATA_ACLR_A=CLEAR0
OUTDATA_ACLR_B=CLEAR0
OUTDATA_REG_A=CLOCK0
OUTDATA_REG_B=CLOCK0
POWER_UP_UNINITIALIZED=FALSE
READ_DURING_WRITE_MODE_MIXED_PORTS=DONT_CARE
READ_DURING_WRITE_MODE_PORT_A=NEW_DATA_NO_NBE_READ
READ_DURING_WRITE_MODE_PORT_B=NEW_DATA_NO_NBE_READ
WIDTHAD_A=12
WIDTHAD_B=12
WIDTH_A=16
WIDTH_B=16
WIDTH_BYTEENA_A=1
WIDTH_BYTEENA_B=1
WRCONTROL_WRADDRESS_REG_B=CLOCK0
DEVICE_FAMILY="Cyclone IV E"
aclr0
address_a
address_b
clock0
clocken0
data_a
data_b
rden_a
rden_b
wren_a
wren_b
q_a
q_b
