<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsRegisterBankInfo.cpp source code [llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::Mips::PartialMappingIdx,llvm::Mips::ValueMappingIdx "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsRegisterBankInfo.cpp.html'>MipsRegisterBankInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MipsRegisterBankInfo.cpp ---------------------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the targeting of the RegisterBankInfo class for Mips.</i></td></tr>
<tr><th id="10">10</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="MipsRegisterBankInfo.h.html">"MipsRegisterBankInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MipsInstrInfo.h.html">"MipsInstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MipsTargetMachine.h.html">"MipsTargetMachine.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html">"llvm/CodeGen/GlobalISel/GISelChangeObserver.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h.html">"llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html">"llvm/CodeGen/GlobalISel/LegalizerHelper.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/GET_TARGET_REGBANK_IMPL" data-ref="_M/GET_TARGET_REGBANK_IMPL">GET_TARGET_REGBANK_IMPL</dfn></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../build/lib/Target/Mips/MipsGenRegisterBank.inc.html">"MipsGenRegisterBank.inc"</a></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">Mips</span> {</td></tr>
<tr><th id="27">27</th><td><b>enum</b> <dfn class="type def" id="llvm::Mips::PartialMappingIdx" title='llvm::Mips::PartialMappingIdx' data-ref="llvm::Mips::PartialMappingIdx" data-ref-filename="llvm..Mips..PartialMappingIdx">PartialMappingIdx</dfn> {</td></tr>
<tr><th id="28">28</th><td>  <dfn class="enum" id="llvm::Mips::PMI_GPR" title='llvm::Mips::PMI_GPR' data-ref="llvm::Mips::PMI_GPR" data-ref-filename="llvm..Mips..PMI_GPR">PMI_GPR</dfn>,</td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::Mips::PMI_SPR" title='llvm::Mips::PMI_SPR' data-ref="llvm::Mips::PMI_SPR" data-ref-filename="llvm..Mips..PMI_SPR">PMI_SPR</dfn>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::Mips::PMI_DPR" title='llvm::Mips::PMI_DPR' data-ref="llvm::Mips::PMI_DPR" data-ref-filename="llvm..Mips..PMI_DPR">PMI_DPR</dfn>,</td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="llvm::Mips::PMI_MSA" title='llvm::Mips::PMI_MSA' data-ref="llvm::Mips::PMI_MSA" data-ref-filename="llvm..Mips..PMI_MSA">PMI_MSA</dfn>,</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::Mips::PMI_Min" title='llvm::Mips::PMI_Min' data-ref="llvm::Mips::PMI_Min" data-ref-filename="llvm..Mips..PMI_Min">PMI_Min</dfn> = <a class="enum" href="#llvm::Mips::PMI_GPR" title='llvm::Mips::PMI_GPR' data-ref="llvm::Mips::PMI_GPR" data-ref-filename="llvm..Mips..PMI_GPR">PMI_GPR</a>,</td></tr>
<tr><th id="33">33</th><td>};</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping" data-ref-filename="llvm..RegisterBankInfo..PartialMapping">PartialMapping</a> <dfn class="decl def" id="llvm::Mips::PartMappings" title='llvm::Mips::PartMappings' data-ref="llvm::Mips::PartMappings" data-ref-filename="llvm..Mips..PartMappings">PartMappings</dfn>[]{</td></tr>
<tr><th id="36">36</th><td>    {<var>0</var>, <var>32</var>, <a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterBank.inc.html#llvm::Mips::GPRBRegBank" title='llvm::Mips::GPRBRegBank' data-ref="llvm::Mips::GPRBRegBank" data-ref-filename="llvm..Mips..GPRBRegBank">GPRBRegBank</a>},</td></tr>
<tr><th id="37">37</th><td>    {<var>0</var>, <var>32</var>, <a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterBank.inc.html#llvm::Mips::FPRBRegBank" title='llvm::Mips::FPRBRegBank' data-ref="llvm::Mips::FPRBRegBank" data-ref-filename="llvm..Mips..FPRBRegBank">FPRBRegBank</a>},</td></tr>
<tr><th id="38">38</th><td>    {<var>0</var>, <var>64</var>, <a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterBank.inc.html#llvm::Mips::FPRBRegBank" title='llvm::Mips::FPRBRegBank' data-ref="llvm::Mips::FPRBRegBank" data-ref-filename="llvm..Mips..FPRBRegBank">FPRBRegBank</a>},</td></tr>
<tr><th id="39">39</th><td>    {<var>0</var>, <var>128</var>, <a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterBank.inc.html#llvm::Mips::FPRBRegBank" title='llvm::Mips::FPRBRegBank' data-ref="llvm::Mips::FPRBRegBank" data-ref-filename="llvm..Mips..FPRBRegBank">FPRBRegBank</a>}</td></tr>
<tr><th id="40">40</th><td>};</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>enum</b> <dfn class="type def" id="llvm::Mips::ValueMappingIdx" title='llvm::Mips::ValueMappingIdx' data-ref="llvm::Mips::ValueMappingIdx" data-ref-filename="llvm..Mips..ValueMappingIdx">ValueMappingIdx</dfn> {</td></tr>
<tr><th id="43">43</th><td>    <dfn class="enum" id="llvm::Mips::InvalidIdx" title='llvm::Mips::InvalidIdx' data-ref="llvm::Mips::InvalidIdx" data-ref-filename="llvm..Mips..InvalidIdx">InvalidIdx</dfn> = <var>0</var>,</td></tr>
<tr><th id="44">44</th><td>    <dfn class="enum" id="llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</dfn> = <var>1</var>,</td></tr>
<tr><th id="45">45</th><td>    <dfn class="enum" id="llvm::Mips::SPRIdx" title='llvm::Mips::SPRIdx' data-ref="llvm::Mips::SPRIdx" data-ref-filename="llvm..Mips..SPRIdx">SPRIdx</dfn> = <var>4</var>,</td></tr>
<tr><th id="46">46</th><td>    <dfn class="enum" id="llvm::Mips::DPRIdx" title='llvm::Mips::DPRIdx' data-ref="llvm::Mips::DPRIdx" data-ref-filename="llvm..Mips..DPRIdx">DPRIdx</dfn> = <var>7</var>,</td></tr>
<tr><th id="47">47</th><td>    <dfn class="enum" id="llvm::Mips::MSAIdx" title='llvm::Mips::MSAIdx' data-ref="llvm::Mips::MSAIdx" data-ref-filename="llvm..Mips..MSAIdx">MSAIdx</dfn> = <var>10</var></td></tr>
<tr><th id="48">48</th><td>};</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> <dfn class="decl def" id="llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</dfn>[] = {</td></tr>
<tr><th id="51">51</th><td>    <i>// invalid</i></td></tr>
<tr><th id="52">52</th><td>    {<b>nullptr</b>, <var>0</var>},</td></tr>
<tr><th id="53">53</th><td>    <i>// up to 3 operands in GPRs</i></td></tr>
<tr><th id="54">54</th><td>    {&amp;<a class="ref" href="#llvm::Mips::PartMappings" title='llvm::Mips::PartMappings' data-ref="llvm::Mips::PartMappings" data-ref-filename="llvm..Mips..PartMappings">PartMappings</a>[<a class="enum" href="#llvm::Mips::PMI_GPR" title='llvm::Mips::PMI_GPR' data-ref="llvm::Mips::PMI_GPR" data-ref-filename="llvm..Mips..PMI_GPR">PMI_GPR</a> - <a class="enum" href="#llvm::Mips::PMI_Min" title='llvm::Mips::PMI_Min' data-ref="llvm::Mips::PMI_Min" data-ref-filename="llvm..Mips..PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="55">55</th><td>    {&amp;<a class="ref" href="#llvm::Mips::PartMappings" title='llvm::Mips::PartMappings' data-ref="llvm::Mips::PartMappings" data-ref-filename="llvm..Mips..PartMappings">PartMappings</a>[<a class="enum" href="#llvm::Mips::PMI_GPR" title='llvm::Mips::PMI_GPR' data-ref="llvm::Mips::PMI_GPR" data-ref-filename="llvm..Mips..PMI_GPR">PMI_GPR</a> - <a class="enum" href="#llvm::Mips::PMI_Min" title='llvm::Mips::PMI_Min' data-ref="llvm::Mips::PMI_Min" data-ref-filename="llvm..Mips..PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="56">56</th><td>    {&amp;<a class="ref" href="#llvm::Mips::PartMappings" title='llvm::Mips::PartMappings' data-ref="llvm::Mips::PartMappings" data-ref-filename="llvm..Mips..PartMappings">PartMappings</a>[<a class="enum" href="#llvm::Mips::PMI_GPR" title='llvm::Mips::PMI_GPR' data-ref="llvm::Mips::PMI_GPR" data-ref-filename="llvm..Mips..PMI_GPR">PMI_GPR</a> - <a class="enum" href="#llvm::Mips::PMI_Min" title='llvm::Mips::PMI_Min' data-ref="llvm::Mips::PMI_Min" data-ref-filename="llvm..Mips..PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="57">57</th><td>    <i>// up to 3 operands in FPRs - single precission</i></td></tr>
<tr><th id="58">58</th><td>    {&amp;<a class="ref" href="#llvm::Mips::PartMappings" title='llvm::Mips::PartMappings' data-ref="llvm::Mips::PartMappings" data-ref-filename="llvm..Mips..PartMappings">PartMappings</a>[<a class="enum" href="#llvm::Mips::PMI_SPR" title='llvm::Mips::PMI_SPR' data-ref="llvm::Mips::PMI_SPR" data-ref-filename="llvm..Mips..PMI_SPR">PMI_SPR</a> - <a class="enum" href="#llvm::Mips::PMI_Min" title='llvm::Mips::PMI_Min' data-ref="llvm::Mips::PMI_Min" data-ref-filename="llvm..Mips..PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="59">59</th><td>    {&amp;<a class="ref" href="#llvm::Mips::PartMappings" title='llvm::Mips::PartMappings' data-ref="llvm::Mips::PartMappings" data-ref-filename="llvm..Mips..PartMappings">PartMappings</a>[<a class="enum" href="#llvm::Mips::PMI_SPR" title='llvm::Mips::PMI_SPR' data-ref="llvm::Mips::PMI_SPR" data-ref-filename="llvm..Mips..PMI_SPR">PMI_SPR</a> - <a class="enum" href="#llvm::Mips::PMI_Min" title='llvm::Mips::PMI_Min' data-ref="llvm::Mips::PMI_Min" data-ref-filename="llvm..Mips..PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="60">60</th><td>    {&amp;<a class="ref" href="#llvm::Mips::PartMappings" title='llvm::Mips::PartMappings' data-ref="llvm::Mips::PartMappings" data-ref-filename="llvm..Mips..PartMappings">PartMappings</a>[<a class="enum" href="#llvm::Mips::PMI_SPR" title='llvm::Mips::PMI_SPR' data-ref="llvm::Mips::PMI_SPR" data-ref-filename="llvm..Mips..PMI_SPR">PMI_SPR</a> - <a class="enum" href="#llvm::Mips::PMI_Min" title='llvm::Mips::PMI_Min' data-ref="llvm::Mips::PMI_Min" data-ref-filename="llvm..Mips..PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="61">61</th><td>    <i>// up to 3 operands in FPRs - double precission</i></td></tr>
<tr><th id="62">62</th><td>    {&amp;<a class="ref" href="#llvm::Mips::PartMappings" title='llvm::Mips::PartMappings' data-ref="llvm::Mips::PartMappings" data-ref-filename="llvm..Mips..PartMappings">PartMappings</a>[<a class="enum" href="#llvm::Mips::PMI_DPR" title='llvm::Mips::PMI_DPR' data-ref="llvm::Mips::PMI_DPR" data-ref-filename="llvm..Mips..PMI_DPR">PMI_DPR</a> - <a class="enum" href="#llvm::Mips::PMI_Min" title='llvm::Mips::PMI_Min' data-ref="llvm::Mips::PMI_Min" data-ref-filename="llvm..Mips..PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="63">63</th><td>    {&amp;<a class="ref" href="#llvm::Mips::PartMappings" title='llvm::Mips::PartMappings' data-ref="llvm::Mips::PartMappings" data-ref-filename="llvm..Mips..PartMappings">PartMappings</a>[<a class="enum" href="#llvm::Mips::PMI_DPR" title='llvm::Mips::PMI_DPR' data-ref="llvm::Mips::PMI_DPR" data-ref-filename="llvm..Mips..PMI_DPR">PMI_DPR</a> - <a class="enum" href="#llvm::Mips::PMI_Min" title='llvm::Mips::PMI_Min' data-ref="llvm::Mips::PMI_Min" data-ref-filename="llvm..Mips..PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="64">64</th><td>    {&amp;<a class="ref" href="#llvm::Mips::PartMappings" title='llvm::Mips::PartMappings' data-ref="llvm::Mips::PartMappings" data-ref-filename="llvm..Mips..PartMappings">PartMappings</a>[<a class="enum" href="#llvm::Mips::PMI_DPR" title='llvm::Mips::PMI_DPR' data-ref="llvm::Mips::PMI_DPR" data-ref-filename="llvm..Mips..PMI_DPR">PMI_DPR</a> - <a class="enum" href="#llvm::Mips::PMI_Min" title='llvm::Mips::PMI_Min' data-ref="llvm::Mips::PMI_Min" data-ref-filename="llvm..Mips..PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="65">65</th><td>    <i>// up to 3 operands in FPRs - MSA</i></td></tr>
<tr><th id="66">66</th><td>    {&amp;<a class="ref" href="#llvm::Mips::PartMappings" title='llvm::Mips::PartMappings' data-ref="llvm::Mips::PartMappings" data-ref-filename="llvm..Mips..PartMappings">PartMappings</a>[<a class="enum" href="#llvm::Mips::PMI_MSA" title='llvm::Mips::PMI_MSA' data-ref="llvm::Mips::PMI_MSA" data-ref-filename="llvm..Mips..PMI_MSA">PMI_MSA</a> - <a class="enum" href="#llvm::Mips::PMI_Min" title='llvm::Mips::PMI_Min' data-ref="llvm::Mips::PMI_Min" data-ref-filename="llvm..Mips..PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="67">67</th><td>    {&amp;<a class="ref" href="#llvm::Mips::PartMappings" title='llvm::Mips::PartMappings' data-ref="llvm::Mips::PartMappings" data-ref-filename="llvm..Mips..PartMappings">PartMappings</a>[<a class="enum" href="#llvm::Mips::PMI_MSA" title='llvm::Mips::PMI_MSA' data-ref="llvm::Mips::PMI_MSA" data-ref-filename="llvm..Mips..PMI_MSA">PMI_MSA</a> - <a class="enum" href="#llvm::Mips::PMI_Min" title='llvm::Mips::PMI_Min' data-ref="llvm::Mips::PMI_Min" data-ref-filename="llvm..Mips..PMI_Min">PMI_Min</a>], <var>1</var>},</td></tr>
<tr><th id="68">68</th><td>    {&amp;<a class="ref" href="#llvm::Mips::PartMappings" title='llvm::Mips::PartMappings' data-ref="llvm::Mips::PartMappings" data-ref-filename="llvm..Mips..PartMappings">PartMappings</a>[<a class="enum" href="#llvm::Mips::PMI_MSA" title='llvm::Mips::PMI_MSA' data-ref="llvm::Mips::PMI_MSA" data-ref-filename="llvm..Mips..PMI_MSA">PMI_MSA</a> - <a class="enum" href="#llvm::Mips::PMI_Min" title='llvm::Mips::PMI_Min' data-ref="llvm::Mips::PMI_Min" data-ref-filename="llvm..Mips..PMI_Min">PMI_Min</a>], <var>1</var>}</td></tr>
<tr><th id="69">69</th><td>};</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>} <i>// end namespace Mips</i></td></tr>
<tr><th id="72">72</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<dfn class="decl def fn" id="_ZN4llvm20MipsRegisterBankInfoC1ERKNS_18TargetRegisterInfoE" title='llvm::MipsRegisterBankInfo::MipsRegisterBankInfo' data-ref="_ZN4llvm20MipsRegisterBankInfoC1ERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfoC1ERKNS_18TargetRegisterInfoE">MipsRegisterBankInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="1TRI" data-ref-filename="1TRI">TRI</dfn>)</td></tr>
<tr><th id="77">77</th><td>    : <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsGenRegisterBankInfo" title='llvm::MipsGenRegisterBankInfo' data-ref="llvm::MipsGenRegisterBankInfo" data-ref-filename="llvm..MipsGenRegisterBankInfo">MipsGenRegisterBankInfo</a><a class="ref fn" href="../../../../build/lib/Target/Mips/MipsGenRegisterBank.inc.html#_ZN4llvm23MipsGenRegisterBankInfoC1Ev" title='llvm::MipsGenRegisterBankInfo::MipsGenRegisterBankInfo' data-ref="_ZN4llvm23MipsGenRegisterBankInfoC1Ev" data-ref-filename="_ZN4llvm23MipsGenRegisterBankInfoC1Ev">(</a>) {}</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> &amp;</td></tr>
<tr><th id="80">80</th><td><a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm20MipsRegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE" title='llvm::MipsRegisterBankInfo::getRegBankFromRegClass' data-ref="_ZNK4llvm20MipsRegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassENS_3LLTE">getRegBankFromRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="2RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="2RC" data-ref-filename="2RC">RC</dfn>,</td></tr>
<tr><th id="81">81</th><td>                                             <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>) <em>const</em> {</td></tr>
<tr><th id="82">82</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">Mips</span>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <b>switch</b> (<a class="local col2 ref" href="#2RC" title='RC' data-ref="2RC" data-ref-filename="2RC">RC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()) {</td></tr>
<tr><th id="85">85</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClassID" title='llvm::Mips::GPR32RegClassID' data-ref="llvm::Mips::GPR32RegClassID" data-ref-filename="llvm..Mips..GPR32RegClassID">GPR32RegClassID</a>:</td></tr>
<tr><th id="86">86</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::CPU16Regs_and_GPRMM16ZeroRegClassID" title='llvm::Mips::CPU16Regs_and_GPRMM16ZeroRegClassID' data-ref="llvm::Mips::CPU16Regs_and_GPRMM16ZeroRegClassID" data-ref-filename="llvm..Mips..CPU16Regs_and_GPRMM16ZeroRegClassID">CPU16Regs_and_GPRMM16ZeroRegClassID</a>:</td></tr>
<tr><th id="87">87</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPRMM16MovePPairFirstRegClassID" title='llvm::Mips::GPRMM16MovePPairFirstRegClassID' data-ref="llvm::Mips::GPRMM16MovePPairFirstRegClassID" data-ref-filename="llvm..Mips..GPRMM16MovePPairFirstRegClassID">GPRMM16MovePPairFirstRegClassID</a>:</td></tr>
<tr><th id="88">88</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::CPU16Regs_and_GPRMM16MovePPairSecondRegClassID" title='llvm::Mips::CPU16Regs_and_GPRMM16MovePPairSecondRegClassID' data-ref="llvm::Mips::CPU16Regs_and_GPRMM16MovePPairSecondRegClassID" data-ref-filename="llvm..Mips..CPU16Regs_and_GPRMM16MovePPairSecondRegClassID">CPU16Regs_and_GPRMM16MovePPairSecondRegClassID</a>:</td></tr>
<tr><th id="89">89</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID" title='llvm::Mips::GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID' data-ref="llvm::Mips::GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID" data-ref-filename="llvm..Mips..GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID">GPRMM16MoveP_and_CPU16Regs_and_GPRMM16ZeroRegClassID</a>:</td></tr>
<tr><th id="90">90</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID" title='llvm::Mips::GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID' data-ref="llvm::Mips::GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID" data-ref-filename="llvm..Mips..GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID">GPRMM16MovePPairFirst_and_GPRMM16MovePPairSecondRegClassID</a>:</td></tr>
<tr><th id="91">91</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::SP32RegClassID" title='llvm::Mips::SP32RegClassID' data-ref="llvm::Mips::SP32RegClassID" data-ref-filename="llvm..Mips..SP32RegClassID">SP32RegClassID</a>:</td></tr>
<tr><th id="92">92</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GP32RegClassID" title='llvm::Mips::GP32RegClassID' data-ref="llvm::Mips::GP32RegClassID" data-ref-filename="llvm..Mips..GP32RegClassID">GP32RegClassID</a>:</td></tr>
<tr><th id="93">93</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEj" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankEj">getRegBank</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterBank.inc.html#llvm::Mips::GPRBRegBankID" title='llvm::Mips::GPRBRegBankID' data-ref="llvm::Mips::GPRBRegBankID" data-ref-filename="llvm..Mips..GPRBRegBankID">GPRBRegBankID</a>);</td></tr>
<tr><th id="94">94</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::FGRCCRegClassID" title='llvm::Mips::FGRCCRegClassID' data-ref="llvm::Mips::FGRCCRegClassID" data-ref-filename="llvm..Mips..FGRCCRegClassID">FGRCCRegClassID</a>:</td></tr>
<tr><th id="95">95</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::FGR32RegClassID" title='llvm::Mips::FGR32RegClassID' data-ref="llvm::Mips::FGR32RegClassID" data-ref-filename="llvm..Mips..FGR32RegClassID">FGR32RegClassID</a>:</td></tr>
<tr><th id="96">96</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::FGR64RegClassID" title='llvm::Mips::FGR64RegClassID' data-ref="llvm::Mips::FGR64RegClassID" data-ref-filename="llvm..Mips..FGR64RegClassID">FGR64RegClassID</a>:</td></tr>
<tr><th id="97">97</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::AFGR64RegClassID" title='llvm::Mips::AFGR64RegClassID' data-ref="llvm::Mips::AFGR64RegClassID" data-ref-filename="llvm..Mips..AFGR64RegClassID">AFGR64RegClassID</a>:</td></tr>
<tr><th id="98">98</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::MSA128BRegClassID" title='llvm::Mips::MSA128BRegClassID' data-ref="llvm::Mips::MSA128BRegClassID" data-ref-filename="llvm..Mips..MSA128BRegClassID">MSA128BRegClassID</a>:</td></tr>
<tr><th id="99">99</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::MSA128HRegClassID" title='llvm::Mips::MSA128HRegClassID' data-ref="llvm::Mips::MSA128HRegClassID" data-ref-filename="llvm..Mips..MSA128HRegClassID">MSA128HRegClassID</a>:</td></tr>
<tr><th id="100">100</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::MSA128WRegClassID" title='llvm::Mips::MSA128WRegClassID' data-ref="llvm::Mips::MSA128WRegClassID" data-ref-filename="llvm..Mips..MSA128WRegClassID">MSA128WRegClassID</a>:</td></tr>
<tr><th id="101">101</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::MSA128DRegClassID" title='llvm::Mips::MSA128DRegClassID' data-ref="llvm::Mips::MSA128DRegClassID" data-ref-filename="llvm..Mips..MSA128DRegClassID">MSA128DRegClassID</a>:</td></tr>
<tr><th id="102">102</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEj" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankEj">getRegBank</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterBank.inc.html#llvm::Mips::FPRBRegBankID" title='llvm::Mips::FPRBRegBankID' data-ref="llvm::Mips::FPRBRegBankID" data-ref-filename="llvm..Mips..FPRBRegBankID">FPRBRegBankID</a>);</td></tr>
<tr><th id="103">103</th><td>  <b>default</b>:</td></tr>
<tr><th id="104">104</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Register class not supported"</q>);</td></tr>
<tr><th id="105">105</th><td>  }</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i  data-doc="_ZL21isFloatingPointOpcodej">// Instructions where all register operands are floating point.</i></td></tr>
<tr><th id="109">109</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL21isFloatingPointOpcodej" title='isFloatingPointOpcode' data-type='bool isFloatingPointOpcode(unsigned int Opc)' data-ref="_ZL21isFloatingPointOpcodej" data-ref-filename="_ZL21isFloatingPointOpcodej">isFloatingPointOpcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3Opc" title='Opc' data-type='unsigned int' data-ref="3Opc" data-ref-filename="3Opc">Opc</dfn>) {</td></tr>
<tr><th id="110">110</th><td>  <b>switch</b> (<a class="local col3 ref" href="#3Opc" title='Opc' data-ref="3Opc" data-ref-filename="3Opc">Opc</a>) {</td></tr>
<tr><th id="111">111</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#386" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT" data-ref-filename="llvm..TargetOpcode..G_FCONSTANT">G_FCONSTANT</a>:</td></tr>
<tr><th id="112">112</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD" data-ref-filename="llvm..TargetOpcode..G_FADD">G_FADD</a>:</td></tr>
<tr><th id="113">113</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#519" title='llvm::TargetOpcode::G_FSUB' data-ref="llvm::TargetOpcode::G_FSUB" data-ref-filename="llvm..TargetOpcode..G_FSUB">G_FSUB</a>:</td></tr>
<tr><th id="114">114</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#522" title='llvm::TargetOpcode::G_FMUL' data-ref="llvm::TargetOpcode::G_FMUL" data-ref-filename="llvm..TargetOpcode..G_FMUL">G_FMUL</a>:</td></tr>
<tr><th id="115">115</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#531" title='llvm::TargetOpcode::G_FDIV' data-ref="llvm::TargetOpcode::G_FDIV" data-ref-filename="llvm..TargetOpcode..G_FDIV">G_FDIV</a>:</td></tr>
<tr><th id="116">116</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#579" title='llvm::TargetOpcode::G_FABS' data-ref="llvm::TargetOpcode::G_FABS" data-ref-filename="llvm..TargetOpcode..G_FABS">G_FABS</a>:</td></tr>
<tr><th id="117">117</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#669" title='llvm::TargetOpcode::G_FSQRT' data-ref="llvm::TargetOpcode::G_FSQRT" data-ref-filename="llvm..TargetOpcode..G_FSQRT">G_FSQRT</a>:</td></tr>
<tr><th id="118">118</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#660" title='llvm::TargetOpcode::G_FCEIL' data-ref="llvm::TargetOpcode::G_FCEIL" data-ref-filename="llvm..TargetOpcode..G_FCEIL">G_FCEIL</a>:</td></tr>
<tr><th id="119">119</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#672" title='llvm::TargetOpcode::G_FFLOOR' data-ref="llvm::TargetOpcode::G_FFLOOR" data-ref-filename="llvm..TargetOpcode..G_FFLOOR">G_FFLOOR</a>:</td></tr>
<tr><th id="120">120</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#561" title='llvm::TargetOpcode::G_FPEXT' data-ref="llvm::TargetOpcode::G_FPEXT" data-ref-filename="llvm..TargetOpcode..G_FPEXT">G_FPEXT</a>:</td></tr>
<tr><th id="121">121</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#564" title='llvm::TargetOpcode::G_FPTRUNC' data-ref="llvm::TargetOpcode::G_FPTRUNC" data-ref-filename="llvm..TargetOpcode..G_FPTRUNC">G_FPTRUNC</a>:</td></tr>
<tr><th id="122">122</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="123">123</th><td>  <b>default</b>:</td></tr>
<tr><th id="124">124</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="125">125</th><td>  }</td></tr>
<tr><th id="126">126</th><td>}</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i  data-doc="_ZL24isFloatingPointOpcodeUsej">// Instructions where use operands are floating point registers.</i></td></tr>
<tr><th id="129">129</th><td><i  data-doc="_ZL24isFloatingPointOpcodeUsej">// Def operands are general purpose.</i></td></tr>
<tr><th id="130">130</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL24isFloatingPointOpcodeUsej" title='isFloatingPointOpcodeUse' data-type='bool isFloatingPointOpcodeUse(unsigned int Opc)' data-ref="_ZL24isFloatingPointOpcodeUsej" data-ref-filename="_ZL24isFloatingPointOpcodeUsej">isFloatingPointOpcodeUse</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="4Opc" title='Opc' data-type='unsigned int' data-ref="4Opc" data-ref-filename="4Opc">Opc</dfn>) {</td></tr>
<tr><th id="131">131</th><td>  <b>switch</b> (<a class="local col4 ref" href="#4Opc" title='Opc' data-ref="4Opc" data-ref-filename="4Opc">Opc</a>) {</td></tr>
<tr><th id="132">132</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#567" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI" data-ref-filename="llvm..TargetOpcode..G_FPTOSI">G_FPTOSI</a>:</td></tr>
<tr><th id="133">133</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#570" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI" data-ref-filename="llvm..TargetOpcode..G_FPTOUI">G_FPTOUI</a>:</td></tr>
<tr><th id="134">134</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#420" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP" data-ref-filename="llvm..TargetOpcode..G_FCMP">G_FCMP</a>:</td></tr>
<tr><th id="135">135</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="136">136</th><td>  <b>default</b>:</td></tr>
<tr><th id="137">137</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL21isFloatingPointOpcodej" title='isFloatingPointOpcode' data-use='c' data-ref="_ZL21isFloatingPointOpcodej" data-ref-filename="_ZL21isFloatingPointOpcodej">isFloatingPointOpcode</a>(<a class="local col4 ref" href="#4Opc" title='Opc' data-ref="4Opc" data-ref-filename="4Opc">Opc</a>);</td></tr>
<tr><th id="138">138</th><td>  }</td></tr>
<tr><th id="139">139</th><td>}</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i  data-doc="_ZL24isFloatingPointOpcodeDefj">// Instructions where def operands are floating point registers.</i></td></tr>
<tr><th id="142">142</th><td><i  data-doc="_ZL24isFloatingPointOpcodeDefj">// Use operands are general purpose.</i></td></tr>
<tr><th id="143">143</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL24isFloatingPointOpcodeDefj" title='isFloatingPointOpcodeDef' data-type='bool isFloatingPointOpcodeDef(unsigned int Opc)' data-ref="_ZL24isFloatingPointOpcodeDefj" data-ref-filename="_ZL24isFloatingPointOpcodeDefj">isFloatingPointOpcodeDef</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="5Opc" title='Opc' data-type='unsigned int' data-ref="5Opc" data-ref-filename="5Opc">Opc</dfn>) {</td></tr>
<tr><th id="144">144</th><td>  <b>switch</b> (<a class="local col5 ref" href="#5Opc" title='Opc' data-ref="5Opc" data-ref-filename="5Opc">Opc</a>) {</td></tr>
<tr><th id="145">145</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#573" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP" data-ref-filename="llvm..TargetOpcode..G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="146">146</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#576" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP" data-ref-filename="llvm..TargetOpcode..G_UITOFP">G_UITOFP</a>:</td></tr>
<tr><th id="147">147</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="148">148</th><td>  <b>default</b>:</td></tr>
<tr><th id="149">149</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL21isFloatingPointOpcodej" title='isFloatingPointOpcode' data-use='c' data-ref="_ZL21isFloatingPointOpcodej" data-ref-filename="_ZL21isFloatingPointOpcodej">isFloatingPointOpcode</a>(<a class="local col5 ref" href="#5Opc" title='Opc' data-ref="5Opc" data-ref-filename="5Opc">Opc</a>);</td></tr>
<tr><th id="150">150</th><td>  }</td></tr>
<tr><th id="151">151</th><td>}</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL34isGprbTwoInstrUnalignedLoadOrStorePKN4llvm12MachineInstrE" title='isGprbTwoInstrUnalignedLoadOrStore' data-type='bool isGprbTwoInstrUnalignedLoadOrStore(const llvm::MachineInstr * MI)' data-ref="_ZL34isGprbTwoInstrUnalignedLoadOrStorePKN4llvm12MachineInstrE" data-ref-filename="_ZL34isGprbTwoInstrUnalignedLoadOrStorePKN4llvm12MachineInstrE">isGprbTwoInstrUnalignedLoadOrStore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="6MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="6MI" data-ref-filename="6MI">MI</dfn>) {</td></tr>
<tr><th id="154">154</th><td>  <b>if</b> (<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a> ||</td></tr>
<tr><th id="155">155</th><td>      <a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>) {</td></tr>
<tr><th id="156">156</th><td>    <em>auto</em> <dfn class="local col7 decl" id="7MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="7MMO" data-ref-filename="7MMO">MMO</dfn> = *<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="157">157</th><td>    <em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col8 decl" id="8STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="8STI" data-ref-filename="8STI">STI</dfn> =</td></tr>
<tr><th id="158">158</th><td>        <b>static_cast</b>&lt;<em>const</em> <a class="type" href="MipsSubtarget.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;&gt;(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv" data-ref-filename="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="159">159</th><td>    <b>if</b> (<a class="local col7 ref" href="#7MMO" title='MMO' data-ref="7MMO" data-ref-filename="7MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>() == <var>4</var> &amp;&amp; (!<a class="local col8 ref" href="#8STI" title='STI' data-ref="8STI" data-ref-filename="8STI">STI</a>.<a class="ref fn" href="MipsSubtarget.h.html#_ZNK4llvm13MipsSubtarget29systemSupportsUnalignedAccessEv" title='llvm::MipsSubtarget::systemSupportsUnalignedAccess' data-ref="_ZNK4llvm13MipsSubtarget29systemSupportsUnalignedAccessEv" data-ref-filename="_ZNK4llvm13MipsSubtarget29systemSupportsUnalignedAccessEv">systemSupportsUnalignedAccess</a>() &amp;&amp;</td></tr>
<tr><th id="160">160</th><td>                                <a class="local col7 ref" href="#7MMO" title='MMO' data-ref="7MMO" data-ref-filename="7MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getAlignEv" title='llvm::MachineMemOperand::getAlign' data-ref="_ZNK4llvm17MachineMemOperand8getAlignEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getAlignEv">getAlign</a>() <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmltENS_5AlignEm" title='llvm::operator&lt;' data-ref="_ZN4llvmltENS_5AlignEm" data-ref-filename="_ZN4llvmltENS_5AlignEm">&lt;</a> <a class="local col7 ref" href="#7MMO" title='MMO' data-ref="7MMO" data-ref-filename="7MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>()))</td></tr>
<tr><th id="161">161</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="162">162</th><td>  }</td></tr>
<tr><th id="163">163</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="164">164</th><td>}</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL11isAmbiguousj" title='isAmbiguous' data-type='bool isAmbiguous(unsigned int Opc)' data-ref="_ZL11isAmbiguousj" data-ref-filename="_ZL11isAmbiguousj">isAmbiguous</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="9Opc" title='Opc' data-type='unsigned int' data-ref="9Opc" data-ref-filename="9Opc">Opc</dfn>) {</td></tr>
<tr><th id="167">167</th><td>  <b>switch</b> (<a class="local col9 ref" href="#9Opc" title='Opc' data-ref="9Opc" data-ref-filename="9Opc">Opc</a>) {</td></tr>
<tr><th id="168">168</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="169">169</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>:</td></tr>
<tr><th id="170">170</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI" data-ref-filename="llvm..TargetOpcode..G_PHI">G_PHI</a>:</td></tr>
<tr><th id="171">171</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#423" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT" data-ref-filename="llvm..TargetOpcode..G_SELECT">G_SELECT</a>:</td></tr>
<tr><th id="172">172</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#248" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>:</td></tr>
<tr><th id="173">173</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#264" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>:</td></tr>
<tr><th id="174">174</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#272" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_MERGE_VALUES">G_MERGE_VALUES</a>:</td></tr>
<tr><th id="175">175</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="176">176</th><td>  <b>default</b>:</td></tr>
<tr><th id="177">177</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="178">178</th><td>  }</td></tr>
<tr><th id="179">179</th><td>}</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><em>void</em> <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer' data-ref="llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer" data-ref-filename="llvm..MipsRegisterBankInfo..AmbiguousRegDefUseContainer">AmbiguousRegDefUseContainer</a>::<dfn class="decl def fn" id="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addDefUses' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE">addDefUses</dfn>(</td></tr>
<tr><th id="182">182</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="10Reg" title='Reg' data-type='llvm::Register' data-ref="10Reg" data-ref-filename="10Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="11MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="11MRI" data-ref-filename="11MRI">MRI</dfn>) {</td></tr>
<tr><th id="183">183</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MRI.getType(Reg).isPointer() &amp;&amp;</td></tr>
<tr><th id="184">184</th><td>         <q>"Pointers are gprb, they should not be considered as ambiguous.\n"</q>);</td></tr>
<tr><th id="185">185</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="12UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="12UseMI" data-ref-filename="12UseMI">UseMI</dfn> : <a class="local col1 ref" href="#11MRI" title='MRI' data-ref="11MRI" data-ref-filename="11MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE">use_instructions</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#10Reg" title='Reg' data-ref="10Reg" data-ref-filename="10Reg">Reg</a>)) {</td></tr>
<tr><th id="186">186</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="13NonCopyInstr" title='NonCopyInstr' data-type='llvm::MachineInstr *' data-ref="13NonCopyInstr" data-ref-filename="13NonCopyInstr">NonCopyInstr</dfn> = <a class="member fn" href="#_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesOutgoingEPNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::skipCopiesOutgoing' data-ref="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesOutgoingEPNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesOutgoingEPNS_12MachineInstrE">skipCopiesOutgoing</a>(&amp;<a class="local col2 ref" href="#12UseMI" title='UseMI' data-ref="12UseMI" data-ref-filename="12UseMI">UseMI</a>);</td></tr>
<tr><th id="187">187</th><td>    <i>// Copy with many uses.</i></td></tr>
<tr><th id="188">188</th><td>    <b>if</b> (<a class="local col3 ref" href="#13NonCopyInstr" title='NonCopyInstr' data-ref="13NonCopyInstr" data-ref-filename="13NonCopyInstr">NonCopyInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a> &amp;&amp;</td></tr>
<tr><th id="189">189</th><td>        !<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#13NonCopyInstr" title='NonCopyInstr' data-ref="13NonCopyInstr" data-ref-filename="13NonCopyInstr">NonCopyInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="190">190</th><td>      <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addDefUses' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE">addDefUses</a>(<a class="local col3 ref" href="#13NonCopyInstr" title='NonCopyInstr' data-ref="13NonCopyInstr" data-ref-filename="13NonCopyInstr">NonCopyInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#11MRI" title='MRI' data-ref="11MRI" data-ref-filename="11MRI">MRI</a>);</td></tr>
<tr><th id="191">191</th><td>    <b>else</b></td></tr>
<tr><th id="192">192</th><td>      <a class="member field" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::DefUses" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::DefUses' data-ref="llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::DefUses" data-ref-filename="llvm..MipsRegisterBankInfo..AmbiguousRegDefUseContainer..DefUses">DefUses</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="member fn" href="#_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesOutgoingEPNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::skipCopiesOutgoing' data-ref="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesOutgoingEPNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesOutgoingEPNS_12MachineInstrE">skipCopiesOutgoing</a>(&amp;<a class="local col2 ref" href="#12UseMI" title='UseMI' data-ref="12UseMI" data-ref-filename="12UseMI">UseMI</a>));</td></tr>
<tr><th id="193">193</th><td>  }</td></tr>
<tr><th id="194">194</th><td>}</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><em>void</em> <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer' data-ref="llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer" data-ref-filename="llvm..MipsRegisterBankInfo..AmbiguousRegDefUseContainer">AmbiguousRegDefUseContainer</a>::<dfn class="decl def fn" id="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addUseDef' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE">addUseDef</dfn>(</td></tr>
<tr><th id="197">197</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="14Reg" title='Reg' data-type='llvm::Register' data-ref="14Reg" data-ref-filename="14Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="15MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="15MRI" data-ref-filename="15MRI">MRI</dfn>) {</td></tr>
<tr><th id="198">198</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MRI.getType(Reg).isPointer() &amp;&amp;</td></tr>
<tr><th id="199">199</th><td>         <q>"Pointers are gprb, they should not be considered as ambiguous.\n"</q>);</td></tr>
<tr><th id="200">200</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="16DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="16DefMI" data-ref-filename="16DefMI">DefMI</dfn> = <a class="local col5 ref" href="#15MRI" title='MRI' data-ref="15MRI" data-ref-filename="15MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#14Reg" title='Reg' data-ref="14Reg" data-ref-filename="14Reg">Reg</a>);</td></tr>
<tr><th id="201">201</th><td>  <a class="member field" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::UseDefs" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::UseDefs' data-ref="llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::UseDefs" data-ref-filename="llvm..MipsRegisterBankInfo..AmbiguousRegDefUseContainer..UseDefs">UseDefs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="member fn" href="#_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesIncomingEPNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::skipCopiesIncoming' data-ref="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesIncomingEPNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesIncomingEPNS_12MachineInstrE">skipCopiesIncoming</a>(<a class="local col6 ref" href="#16DefMI" title='DefMI' data-ref="16DefMI" data-ref-filename="16DefMI">DefMI</a>));</td></tr>
<tr><th id="202">202</th><td>}</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="205">205</th><td><a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer' data-ref="llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer" data-ref-filename="llvm..MipsRegisterBankInfo..AmbiguousRegDefUseContainer">AmbiguousRegDefUseContainer</a>::<dfn class="decl def fn" id="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesOutgoingEPNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::skipCopiesOutgoing' data-ref="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesOutgoingEPNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesOutgoingEPNS_12MachineInstrE">skipCopiesOutgoing</dfn>(</td></tr>
<tr><th id="206">206</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="17MI" title='MI' data-type='llvm::MachineInstr *' data-ref="17MI" data-ref-filename="17MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="207">207</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="18MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="18MF" data-ref-filename="18MF">MF</dfn> = *<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI" data-ref-filename="17MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="208">208</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="19MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="19MRI" data-ref-filename="19MRI">MRI</dfn> = <a class="local col8 ref" href="#18MF" title='MF' data-ref="18MF" data-ref-filename="18MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="209">209</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="20Ret" title='Ret' data-type='llvm::MachineInstr *' data-ref="20Ret" data-ref-filename="20Ret">Ret</dfn> = <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI" data-ref-filename="17MI">MI</a>;</td></tr>
<tr><th id="210">210</th><td>  <b>while</b> (<a class="local col0 ref" href="#20Ret" title='Ret' data-ref="20Ret" data-ref-filename="20Ret">Ret</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a> &amp;&amp;</td></tr>
<tr><th id="211">211</th><td>         !<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#20Ret" title='Ret' data-ref="20Ret" data-ref-filename="20Ret">Ret</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="212">212</th><td>         <a class="local col9 ref" href="#19MRI" title='MRI' data-ref="19MRI" data-ref-filename="19MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE">hasOneUse</a>(<a class="local col0 ref" href="#20Ret" title='Ret' data-ref="20Ret" data-ref-filename="20Ret">Ret</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="213">213</th><td>    <a class="local col0 ref" href="#20Ret" title='Ret' data-ref="20Ret" data-ref-filename="20Ret">Ret</a> = &amp;(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col9 ref" href="#19MRI" title='MRI' data-ref="19MRI" data-ref-filename="19MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE">use_instr_begin</a>(<a class="local col0 ref" href="#20Ret" title='Ret' data-ref="20Ret" data-ref-filename="20Ret">Ret</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="214">214</th><td>  }</td></tr>
<tr><th id="215">215</th><td>  <b>return</b> <a class="local col0 ref" href="#20Ret" title='Ret' data-ref="20Ret" data-ref-filename="20Ret">Ret</a>;</td></tr>
<tr><th id="216">216</th><td>}</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="219">219</th><td><a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer' data-ref="llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer" data-ref-filename="llvm..MipsRegisterBankInfo..AmbiguousRegDefUseContainer">AmbiguousRegDefUseContainer</a>::<dfn class="decl def fn" id="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesIncomingEPNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::skipCopiesIncoming' data-ref="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesIncomingEPNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesIncomingEPNS_12MachineInstrE">skipCopiesIncoming</dfn>(</td></tr>
<tr><th id="220">220</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="21MI" title='MI' data-type='llvm::MachineInstr *' data-ref="21MI" data-ref-filename="21MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="221">221</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="22MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="22MF" data-ref-filename="22MF">MF</dfn> = *<a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI" data-ref-filename="21MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="222">222</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="23MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="23MRI" data-ref-filename="23MRI">MRI</dfn> = <a class="local col2 ref" href="#22MF" title='MF' data-ref="22MF" data-ref-filename="22MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="223">223</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="24Ret" title='Ret' data-type='llvm::MachineInstr *' data-ref="24Ret" data-ref-filename="24Ret">Ret</dfn> = <a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI" data-ref-filename="21MI">MI</a>;</td></tr>
<tr><th id="224">224</th><td>  <b>while</b> (<a class="local col4 ref" href="#24Ret" title='Ret' data-ref="24Ret" data-ref-filename="24Ret">Ret</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a> &amp;&amp;</td></tr>
<tr><th id="225">225</th><td>         !<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#24Ret" title='Ret' data-ref="24Ret" data-ref-filename="24Ret">Ret</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="226">226</th><td>    <a class="local col4 ref" href="#24Ret" title='Ret' data-ref="24Ret" data-ref-filename="24Ret">Ret</a> = <a class="local col3 ref" href="#23MRI" title='MRI' data-ref="23MRI" data-ref-filename="23MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="local col4 ref" href="#24Ret" title='Ret' data-ref="24Ret" data-ref-filename="24Ret">Ret</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="227">227</th><td>  <b>return</b> <a class="local col4 ref" href="#24Ret" title='Ret' data-ref="24Ret" data-ref-filename="24Ret">Ret</a>;</td></tr>
<tr><th id="228">228</th><td>}</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer' data-ref="llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer" data-ref-filename="llvm..MipsRegisterBankInfo..AmbiguousRegDefUseContainer">AmbiguousRegDefUseContainer</a>::<dfn class="decl def fn" id="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::AmbiguousRegDefUseContainer' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE">AmbiguousRegDefUseContainer</dfn>(</td></tr>
<tr><th id="231">231</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="25MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="25MI" data-ref-filename="25MI">MI</dfn>) {</td></tr>
<tr><th id="232">232</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isAmbiguous(MI-&gt;getOpcode()) &amp;&amp;</td></tr>
<tr><th id="233">233</th><td>         <q>"Not implemented for non Ambiguous opcode.\n"</q>);</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="26MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="26MRI" data-ref-filename="26MRI">MRI</dfn> = <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv" data-ref-filename="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <b>if</b> (<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>)</td></tr>
<tr><th id="238">238</th><td>    <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addDefUses' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE">addDefUses</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI" data-ref-filename="26MRI">MRI</a>);</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <b>if</b> (<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>)</td></tr>
<tr><th id="241">241</th><td>    <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addUseDef' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE">addUseDef</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI" data-ref-filename="26MRI">MRI</a>);</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <b>if</b> (<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI" data-ref-filename="llvm..TargetOpcode..G_PHI">G_PHI</a>) {</td></tr>
<tr><th id="244">244</th><td>    <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addDefUses' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE">addDefUses</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI" data-ref-filename="26MRI">MRI</a>);</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="27i" title='i' data-type='unsigned int' data-ref="27i" data-ref-filename="27i">i</dfn> = <var>1</var>; <a class="local col7 ref" href="#27i" title='i' data-ref="27i" data-ref-filename="27i">i</a> &lt; <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#27i" title='i' data-ref="27i" data-ref-filename="27i">i</a> += <var>2</var>)</td></tr>
<tr><th id="247">247</th><td>      <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addUseDef' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE">addUseDef</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#27i" title='i' data-ref="27i" data-ref-filename="27i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI" data-ref-filename="26MRI">MRI</a>);</td></tr>
<tr><th id="248">248</th><td>  }</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <b>if</b> (<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#423" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT" data-ref-filename="llvm..TargetOpcode..G_SELECT">G_SELECT</a>) {</td></tr>
<tr><th id="251">251</th><td>    <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addDefUses' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE">addDefUses</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI" data-ref-filename="26MRI">MRI</a>);</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>    <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addUseDef' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE">addUseDef</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI" data-ref-filename="26MRI">MRI</a>);</td></tr>
<tr><th id="254">254</th><td>    <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addUseDef' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE">addUseDef</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI" data-ref-filename="26MRI">MRI</a>);</td></tr>
<tr><th id="255">255</th><td>  }</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <b>if</b> (<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#248" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>)</td></tr>
<tr><th id="258">258</th><td>    <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addDefUses' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE">addDefUses</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI" data-ref-filename="26MRI">MRI</a>);</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <b>if</b> (<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#264" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>)</td></tr>
<tr><th id="261">261</th><td>    <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addUseDef' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer9addUseDefENS_8RegisterERKNS_19MachineRegisterInfoE">addUseDef</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI" data-ref-filename="26MRI">MRI</a>);</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <b>if</b> (<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#272" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_MERGE_VALUES">G_MERGE_VALUES</a>)</td></tr>
<tr><th id="264">264</th><td>      <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::addDefUses' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE">addDefUses</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI" data-ref-filename="26MRI">MRI</a>);</td></tr>
<tr><th id="265">265</th><td>}</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><em>bool</em> <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::TypeInfoForMF" title='llvm::MipsRegisterBankInfo::TypeInfoForMF' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF">TypeInfoForMF</a>::<dfn class="decl def fn" id="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF5visitEPKNS_12MachineInstrES4_RNS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::visit' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF5visitEPKNS_12MachineInstrES4_RNS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF5visitEPKNS_12MachineInstrES4_RNS0_8InstTypeE">visit</dfn>(</td></tr>
<tr><th id="268">268</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="28MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="28MI" data-ref-filename="28MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="29WaitingForTypeOfMI" title='WaitingForTypeOfMI' data-type='const llvm::MachineInstr *' data-ref="29WaitingForTypeOfMI" data-ref-filename="29WaitingForTypeOfMI">WaitingForTypeOfMI</dfn>,</td></tr>
<tr><th id="269">269</th><td>    <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> &amp;<dfn class="local col0 decl" id="30AmbiguousTy" title='AmbiguousTy' data-type='llvm::MipsRegisterBankInfo::InstType &amp;' data-ref="30AmbiguousTy" data-ref-filename="30AmbiguousTy">AmbiguousTy</dfn>) {</td></tr>
<tr><th id="270">270</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isAmbiguous(MI-&gt;getOpcode()) &amp;&amp; <q>"Visiting non-Ambiguous opcode.\n"</q>);</td></tr>
<tr><th id="271">271</th><td>  <b>if</b> (<a class="member fn" href="MipsRegisterBankInfo.h.html#_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF10wasVisitedEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::wasVisited' data-ref="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF10wasVisitedEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF10wasVisitedEPKNS_12MachineInstrE">wasVisited</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>))</td></tr>
<tr><th id="272">272</th><td>    <b>return</b> <b>true</b>; <i>// InstType has already been determined for MI.</i></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <a class="member fn" href="MipsRegisterBankInfo.h.html#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF10startVisitEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::startVisit' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF10startVisitEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF10startVisitEPKNS_12MachineInstrE">startVisit</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>);</td></tr>
<tr><th id="275">275</th><td>  <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer' data-ref="llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer" data-ref-filename="llvm..MipsRegisterBankInfo..AmbiguousRegDefUseContainer">AmbiguousRegDefUseContainer</a> <dfn class="local col1 decl" id="31DefUseContainer" title='DefUseContainer' data-type='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer' data-ref="31DefUseContainer" data-ref-filename="31DefUseContainer">DefUseContainer</dfn><a class="ref fn" href="#_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::AmbiguousRegDefUseContainer' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainerC1EPKNS_12MachineInstrE">(</a><a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>);</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL34isGprbTwoInstrUnalignedLoadOrStorePKN4llvm12MachineInstrE" title='isGprbTwoInstrUnalignedLoadOrStore' data-use='c' data-ref="_ZL34isGprbTwoInstrUnalignedLoadOrStorePKN4llvm12MachineInstrE" data-ref-filename="_ZL34isGprbTwoInstrUnalignedLoadOrStorePKN4llvm12MachineInstrE">isGprbTwoInstrUnalignedLoadOrStore</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>)) {</td></tr>
<tr><th id="278">278</th><td>    <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::setTypes' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE">setTypes</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>, <a class="enum" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::Integer" title='llvm::MipsRegisterBankInfo::Integer' data-ref="llvm::MipsRegisterBankInfo::Integer" data-ref-filename="llvm..MipsRegisterBankInfo..Integer">Integer</a>);</td></tr>
<tr><th id="279">279</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="280">280</th><td>  }</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <b>if</b> (<a class="local col0 ref" href="#30AmbiguousTy" title='AmbiguousTy' data-ref="30AmbiguousTy" data-ref-filename="30AmbiguousTy">AmbiguousTy</a> == <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::Ambiguous" title='llvm::MipsRegisterBankInfo::Ambiguous' data-ref="llvm::MipsRegisterBankInfo::Ambiguous" data-ref-filename="llvm..MipsRegisterBankInfo..Ambiguous">Ambiguous</a> &amp;&amp;</td></tr>
<tr><th id="283">283</th><td>      (<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#272" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_MERGE_VALUES">G_MERGE_VALUES</a> ||</td></tr>
<tr><th id="284">284</th><td>       <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#264" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>))</td></tr>
<tr><th id="285">285</th><td>    <a class="local col0 ref" href="#30AmbiguousTy" title='AmbiguousTy' data-ref="30AmbiguousTy" data-ref-filename="30AmbiguousTy">AmbiguousTy</a> = <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::AmbiguousWithMergeOrUnmerge" title='llvm::MipsRegisterBankInfo::AmbiguousWithMergeOrUnmerge' data-ref="llvm::MipsRegisterBankInfo::AmbiguousWithMergeOrUnmerge" data-ref-filename="llvm..MipsRegisterBankInfo..AmbiguousWithMergeOrUnmerge">AmbiguousWithMergeOrUnmerge</a>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <i>// Visit instructions where MI's DEF operands are USED.</i></td></tr>
<tr><th id="288">288</th><td>  <b>if</b> (<a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF19visitAdjacentInstrsEPKNS_12MachineInstrERNS_15SmallVectorImplIPS2_EEbRNS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::visitAdjacentInstrs' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF19visitAdjacentInstrsEPKNS_12MachineInstrERNS_15SmallVectorImplIPS2_EEbRNS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF19visitAdjacentInstrsEPKNS_12MachineInstrERNS_15SmallVectorImplIPS2_EEbRNS0_8InstTypeE">visitAdjacentInstrs</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#31DefUseContainer" title='DefUseContainer' data-ref="31DefUseContainer" data-ref-filename="31DefUseContainer">DefUseContainer</a>.<a class="ref fn" href="MipsRegisterBankInfo.h.html#_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10getDefUsesEv" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::getDefUses' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10getDefUsesEv" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10getDefUsesEv">getDefUses</a>()</span>, <b>true</b>, <span class='refarg'><a class="local col0 ref" href="#30AmbiguousTy" title='AmbiguousTy' data-ref="30AmbiguousTy" data-ref-filename="30AmbiguousTy">AmbiguousTy</a></span>))</td></tr>
<tr><th id="289">289</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <i>// Visit instructions that DEFINE MI's USE operands.</i></td></tr>
<tr><th id="292">292</th><td>  <b>if</b> (<a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF19visitAdjacentInstrsEPKNS_12MachineInstrERNS_15SmallVectorImplIPS2_EEbRNS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::visitAdjacentInstrs' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF19visitAdjacentInstrsEPKNS_12MachineInstrERNS_15SmallVectorImplIPS2_EEbRNS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF19visitAdjacentInstrsEPKNS_12MachineInstrERNS_15SmallVectorImplIPS2_EEbRNS0_8InstTypeE">visitAdjacentInstrs</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#31DefUseContainer" title='DefUseContainer' data-ref="31DefUseContainer" data-ref-filename="31DefUseContainer">DefUseContainer</a>.<a class="ref fn" href="MipsRegisterBankInfo.h.html#_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10getUseDefsEv" title='llvm::MipsRegisterBankInfo::AmbiguousRegDefUseContainer::getUseDefs' data-ref="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10getUseDefsEv" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10getUseDefsEv">getUseDefs</a>()</span>, <b>false</b>, <span class='refarg'><a class="local col0 ref" href="#30AmbiguousTy" title='AmbiguousTy' data-ref="30AmbiguousTy" data-ref-filename="30AmbiguousTy">AmbiguousTy</a></span>))</td></tr>
<tr><th id="293">293</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <i>// All MI's adjacent instructions, are ambiguous.</i></td></tr>
<tr><th id="296">296</th><td>  <b>if</b> (!<a class="local col9 ref" href="#29WaitingForTypeOfMI" title='WaitingForTypeOfMI' data-ref="29WaitingForTypeOfMI" data-ref-filename="29WaitingForTypeOfMI">WaitingForTypeOfMI</a>) {</td></tr>
<tr><th id="297">297</th><td>    <i>// This is chain of ambiguous instructions.</i></td></tr>
<tr><th id="298">298</th><td>    <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::setTypes' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE">setTypes</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>, <a class="local col0 ref" href="#30AmbiguousTy" title='AmbiguousTy' data-ref="30AmbiguousTy" data-ref-filename="30AmbiguousTy">AmbiguousTy</a>);</td></tr>
<tr><th id="299">299</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="300">300</th><td>  }</td></tr>
<tr><th id="301">301</th><td>  <i>// Excluding WaitingForTypeOfMI, MI is either connected to chains of ambiguous</i></td></tr>
<tr><th id="302">302</th><td><i>  // instructions or has no other adjacent instructions. Anyway InstType could</i></td></tr>
<tr><th id="303">303</th><td><i>  // not be determined. There could be unexplored path from some of</i></td></tr>
<tr><th id="304">304</th><td><i>  // WaitingForTypeOfMI's adjacent instructions to an instruction with only one</i></td></tr>
<tr><th id="305">305</th><td><i>  // mapping available.</i></td></tr>
<tr><th id="306">306</th><td><i>  // We are done with this branch, add MI to WaitingForTypeOfMI's WaitingQueue,</i></td></tr>
<tr><th id="307">307</th><td><i>  // this way when WaitingForTypeOfMI figures out its InstType same InstType</i></td></tr>
<tr><th id="308">308</th><td><i>  // will be assigned to all instructions in this branch.</i></td></tr>
<tr><th id="309">309</th><td>  <a class="member fn" href="MipsRegisterBankInfo.h.html#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17addToWaitingQueueEPKNS_12MachineInstrES4_" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::addToWaitingQueue' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17addToWaitingQueueEPKNS_12MachineInstrES4_" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17addToWaitingQueueEPKNS_12MachineInstrES4_">addToWaitingQueue</a>(<a class="local col9 ref" href="#29WaitingForTypeOfMI" title='WaitingForTypeOfMI' data-ref="29WaitingForTypeOfMI" data-ref-filename="29WaitingForTypeOfMI">WaitingForTypeOfMI</a>, <a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>);</td></tr>
<tr><th id="310">310</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="311">311</th><td>}</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><em>bool</em> <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::TypeInfoForMF" title='llvm::MipsRegisterBankInfo::TypeInfoForMF' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF">TypeInfoForMF</a>::<dfn class="decl def fn" id="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF19visitAdjacentInstrsEPKNS_12MachineInstrERNS_15SmallVectorImplIPS2_EEbRNS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::visitAdjacentInstrs' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF19visitAdjacentInstrsEPKNS_12MachineInstrERNS_15SmallVectorImplIPS2_EEbRNS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF19visitAdjacentInstrsEPKNS_12MachineInstrERNS_15SmallVectorImplIPS2_EEbRNS0_8InstTypeE">visitAdjacentInstrs</dfn>(</td></tr>
<tr><th id="314">314</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="32MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="32MI" data-ref-filename="32MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col3 decl" id="33AdjacentInstrs" title='AdjacentInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="33AdjacentInstrs" data-ref-filename="33AdjacentInstrs">AdjacentInstrs</dfn>,</td></tr>
<tr><th id="315">315</th><td>    <em>bool</em> <dfn class="local col4 decl" id="34isDefUse" title='isDefUse' data-type='bool' data-ref="34isDefUse" data-ref-filename="34isDefUse">isDefUse</dfn>, <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> &amp;<dfn class="local col5 decl" id="35AmbiguousTy" title='AmbiguousTy' data-type='llvm::MipsRegisterBankInfo::InstType &amp;' data-ref="35AmbiguousTy" data-ref-filename="35AmbiguousTy">AmbiguousTy</dfn>) {</td></tr>
<tr><th id="316">316</th><td>  <b>while</b> (!<a class="local col3 ref" href="#33AdjacentInstrs" title='AdjacentInstrs' data-ref="33AdjacentInstrs" data-ref-filename="33AdjacentInstrs">AdjacentInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="317">317</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="36AdjMI" title='AdjMI' data-type='llvm::MachineInstr *' data-ref="36AdjMI" data-ref-filename="36AdjMI">AdjMI</dfn> = <a class="local col3 ref" href="#33AdjacentInstrs" title='AdjacentInstrs' data-ref="33AdjacentInstrs" data-ref-filename="33AdjacentInstrs">AdjacentInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>    <b>if</b> (<a class="local col4 ref" href="#34isDefUse" title='isDefUse' data-ref="34isDefUse" data-ref-filename="34isDefUse">isDefUse</a> ? <a class="tu ref fn" href="#_ZL24isFloatingPointOpcodeUsej" title='isFloatingPointOpcodeUse' data-use='c' data-ref="_ZL24isFloatingPointOpcodeUsej" data-ref-filename="_ZL24isFloatingPointOpcodeUsej">isFloatingPointOpcodeUse</a>(<a class="local col6 ref" href="#36AdjMI" title='AdjMI' data-ref="36AdjMI" data-ref-filename="36AdjMI">AdjMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="320">320</th><td>                 : <a class="tu ref fn" href="#_ZL24isFloatingPointOpcodeDefj" title='isFloatingPointOpcodeDef' data-use='c' data-ref="_ZL24isFloatingPointOpcodeDefj" data-ref-filename="_ZL24isFloatingPointOpcodeDefj">isFloatingPointOpcodeDef</a>(<a class="local col6 ref" href="#36AdjMI" title='AdjMI' data-ref="36AdjMI" data-ref-filename="36AdjMI">AdjMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="321">321</th><td>      <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::setTypes' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE">setTypes</a>(<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>, <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::FloatingPoint" title='llvm::MipsRegisterBankInfo::FloatingPoint' data-ref="llvm::MipsRegisterBankInfo::FloatingPoint" data-ref-filename="llvm..MipsRegisterBankInfo..FloatingPoint">FloatingPoint</a>);</td></tr>
<tr><th id="322">322</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="323">323</th><td>    }</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>    <i>// Determine InstType from register bank of phys register that is</i></td></tr>
<tr><th id="326">326</th><td><i>    // 'isDefUse ? def : use' of this copy.</i></td></tr>
<tr><th id="327">327</th><td>    <b>if</b> (<a class="local col6 ref" href="#36AdjMI" title='AdjMI' data-ref="36AdjMI" data-ref-filename="36AdjMI">AdjMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>) {</td></tr>
<tr><th id="328">328</th><td>      <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF35setTypesAccordingToPhysicalRegisterEPKNS_12MachineInstrES4_j" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::setTypesAccordingToPhysicalRegister' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF35setTypesAccordingToPhysicalRegisterEPKNS_12MachineInstrES4_j" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF35setTypesAccordingToPhysicalRegisterEPKNS_12MachineInstrES4_j">setTypesAccordingToPhysicalRegister</a>(<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>, <a class="local col6 ref" href="#36AdjMI" title='AdjMI' data-ref="36AdjMI" data-ref-filename="36AdjMI">AdjMI</a>, <a class="local col4 ref" href="#34isDefUse" title='isDefUse' data-ref="34isDefUse" data-ref-filename="34isDefUse">isDefUse</a> ? <var>0</var> : <var>1</var>);</td></tr>
<tr><th id="329">329</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="330">330</th><td>    }</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>    <i>// Defaults to integer instruction. Small registers in G_MERGE (uses) and</i></td></tr>
<tr><th id="333">333</th><td><i>    // G_UNMERGE (defs) will always be gprb.</i></td></tr>
<tr><th id="334">334</th><td>    <b>if</b> ((!<a class="local col4 ref" href="#34isDefUse" title='isDefUse' data-ref="34isDefUse" data-ref-filename="34isDefUse">isDefUse</a> &amp;&amp; <a class="local col6 ref" href="#36AdjMI" title='AdjMI' data-ref="36AdjMI" data-ref-filename="36AdjMI">AdjMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#264" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>) ||</td></tr>
<tr><th id="335">335</th><td>        (<a class="local col4 ref" href="#34isDefUse" title='isDefUse' data-ref="34isDefUse" data-ref-filename="34isDefUse">isDefUse</a> &amp;&amp; <a class="local col6 ref" href="#36AdjMI" title='AdjMI' data-ref="36AdjMI" data-ref-filename="36AdjMI">AdjMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#272" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_MERGE_VALUES">G_MERGE_VALUES</a>) ||</td></tr>
<tr><th id="336">336</th><td>        !<a class="tu ref fn" href="#_ZL11isAmbiguousj" title='isAmbiguous' data-use='c' data-ref="_ZL11isAmbiguousj" data-ref-filename="_ZL11isAmbiguousj">isAmbiguous</a>(<a class="local col6 ref" href="#36AdjMI" title='AdjMI' data-ref="36AdjMI" data-ref-filename="36AdjMI">AdjMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="337">337</th><td>      <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::setTypes' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE">setTypes</a>(<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>, <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::Integer" title='llvm::MipsRegisterBankInfo::Integer' data-ref="llvm::MipsRegisterBankInfo::Integer" data-ref-filename="llvm..MipsRegisterBankInfo..Integer">Integer</a>);</td></tr>
<tr><th id="338">338</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="339">339</th><td>    }</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>    <i>// When AdjMI was visited first, MI has to continue to explore remaining</i></td></tr>
<tr><th id="342">342</th><td><i>    // adjacent instructions and determine InstType without visiting AdjMI.</i></td></tr>
<tr><th id="343">343</th><td>    <b>if</b> (!<a class="member fn" href="MipsRegisterBankInfo.h.html#_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF10wasVisitedEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::wasVisited' data-ref="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF10wasVisitedEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF10wasVisitedEPKNS_12MachineInstrE">wasVisited</a>(<a class="local col6 ref" href="#36AdjMI" title='AdjMI' data-ref="36AdjMI" data-ref-filename="36AdjMI">AdjMI</a>) ||</td></tr>
<tr><th id="344">344</th><td>        <a class="member fn" href="MipsRegisterBankInfo.h.html#_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF23getRecordedTypeForInstrEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::getRecordedTypeForInstr' data-ref="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF23getRecordedTypeForInstrEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF23getRecordedTypeForInstrEPKNS_12MachineInstrE">getRecordedTypeForInstr</a>(<a class="local col6 ref" href="#36AdjMI" title='AdjMI' data-ref="36AdjMI" data-ref-filename="36AdjMI">AdjMI</a>) != <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::NotDetermined" title='llvm::MipsRegisterBankInfo::NotDetermined' data-ref="llvm::MipsRegisterBankInfo::NotDetermined" data-ref-filename="llvm..MipsRegisterBankInfo..NotDetermined">NotDetermined</a>) {</td></tr>
<tr><th id="345">345</th><td>      <b>if</b> (<a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF5visitEPKNS_12MachineInstrES4_RNS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::visit' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF5visitEPKNS_12MachineInstrES4_RNS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF5visitEPKNS_12MachineInstrES4_RNS0_8InstTypeE">visit</a>(<a class="local col6 ref" href="#36AdjMI" title='AdjMI' data-ref="36AdjMI" data-ref-filename="36AdjMI">AdjMI</a>, <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>, <span class='refarg'><a class="local col5 ref" href="#35AmbiguousTy" title='AmbiguousTy' data-ref="35AmbiguousTy" data-ref-filename="35AmbiguousTy">AmbiguousTy</a></span>)) {</td></tr>
<tr><th id="346">346</th><td>        <i>// InstType is successfully determined and is same as for AdjMI.</i></td></tr>
<tr><th id="347">347</th><td>        <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::setTypes' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE">setTypes</a>(<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI" data-ref-filename="32MI">MI</a>, <a class="member fn" href="MipsRegisterBankInfo.h.html#_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF23getRecordedTypeForInstrEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::getRecordedTypeForInstr' data-ref="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF23getRecordedTypeForInstrEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF23getRecordedTypeForInstrEPKNS_12MachineInstrE">getRecordedTypeForInstr</a>(<a class="local col6 ref" href="#36AdjMI" title='AdjMI' data-ref="36AdjMI" data-ref-filename="36AdjMI">AdjMI</a>));</td></tr>
<tr><th id="348">348</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="349">349</th><td>      }</td></tr>
<tr><th id="350">350</th><td>    }</td></tr>
<tr><th id="351">351</th><td>  }</td></tr>
<tr><th id="352">352</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="353">353</th><td>}</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><em>void</em> <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::TypeInfoForMF" title='llvm::MipsRegisterBankInfo::TypeInfoForMF' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF">TypeInfoForMF</a>::<dfn class="decl def fn" id="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::setTypes' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE">setTypes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="37MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="37MI" data-ref-filename="37MI">MI</dfn>,</td></tr>
<tr><th id="356">356</th><td>                                                   <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> <dfn class="local col8 decl" id="38InstTy" title='InstTy' data-type='llvm::MipsRegisterBankInfo::InstType' data-ref="38InstTy" data-ref-filename="38InstTy">InstTy</dfn>) {</td></tr>
<tr><th id="357">357</th><td>  <a class="member fn" href="MipsRegisterBankInfo.h.html#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF26changeRecordedTypeForInstrEPKNS_12MachineInstrENS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::changeRecordedTypeForInstr' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF26changeRecordedTypeForInstrEPKNS_12MachineInstrENS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF26changeRecordedTypeForInstrEPKNS_12MachineInstrENS0_8InstTypeE">changeRecordedTypeForInstr</a>(<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI" data-ref-filename="37MI">MI</a>, <a class="local col8 ref" href="#38InstTy" title='InstTy' data-ref="38InstTy" data-ref-filename="38InstTy">InstTy</a>);</td></tr>
<tr><th id="358">358</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="39WaitingInstr" title='WaitingInstr' data-type='const llvm::MachineInstr *' data-ref="39WaitingInstr" data-ref-filename="39WaitingInstr">WaitingInstr</dfn> : <a class="member fn" href="MipsRegisterBankInfo.h.html#_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF18getWaitingQueueForEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::getWaitingQueueFor' data-ref="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF18getWaitingQueueForEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF18getWaitingQueueForEPKNS_12MachineInstrE">getWaitingQueueFor</a>(<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI" data-ref-filename="37MI">MI</a>)) {</td></tr>
<tr><th id="359">359</th><td>    <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::setTypes' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE">setTypes</a>(<a class="local col9 ref" href="#39WaitingInstr" title='WaitingInstr' data-ref="39WaitingInstr" data-ref-filename="39WaitingInstr">WaitingInstr</a>, <a class="local col8 ref" href="#38InstTy" title='InstTy' data-ref="38InstTy" data-ref-filename="38InstTy">InstTy</a>);</td></tr>
<tr><th id="360">360</th><td>  }</td></tr>
<tr><th id="361">361</th><td>}</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><em>void</em> <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::TypeInfoForMF" title='llvm::MipsRegisterBankInfo::TypeInfoForMF' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF">TypeInfoForMF</a>::<dfn class="decl def fn" id="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF35setTypesAccordingToPhysicalRegisterEPKNS_12MachineInstrES4_j" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::setTypesAccordingToPhysicalRegister' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF35setTypesAccordingToPhysicalRegisterEPKNS_12MachineInstrES4_j" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF35setTypesAccordingToPhysicalRegisterEPKNS_12MachineInstrES4_j">setTypesAccordingToPhysicalRegister</dfn>(</td></tr>
<tr><th id="364">364</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="40MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="40MI" data-ref-filename="40MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="41CopyInst" title='CopyInst' data-type='const llvm::MachineInstr *' data-ref="41CopyInst" data-ref-filename="41CopyInst">CopyInst</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="42Op" title='Op' data-type='unsigned int' data-ref="42Op" data-ref-filename="42Op">Op</dfn>) {</td></tr>
<tr><th id="365">365</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Register::isPhysicalRegister(CopyInst-&gt;getOperand(Op).getReg())) &amp;&amp;</td></tr>
<tr><th id="366">366</th><td>         <q>"Copies of non physical registers should not be considered here.\n"</q>);</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="43MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="43MF" data-ref-filename="43MF">MF</dfn> = *<a class="local col1 ref" href="#41CopyInst" title='CopyInst' data-ref="41CopyInst" data-ref-filename="41CopyInst">CopyInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv" data-ref-filename="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="369">369</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="44MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="44MRI" data-ref-filename="44MRI">MRI</dfn> = <a class="local col3 ref" href="#43MF" title='MF' data-ref="43MF" data-ref-filename="43MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="370">370</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col5 decl" id="45TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="45TRI" data-ref-filename="45TRI">TRI</dfn> = *<a class="local col3 ref" href="#43MF" title='MF' data-ref="43MF" data-ref-filename="43MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="371">371</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col6 decl" id="46RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="46RBI" data-ref-filename="46RBI">RBI</dfn> =</td></tr>
<tr><th id="372">372</th><td>      *<a class="local col1 ref" href="#41CopyInst" title='CopyInst' data-ref="41CopyInst" data-ref-filename="41CopyInst">CopyInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv" data-ref-filename="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo14getRegBankInfoEv" title='llvm::TargetSubtargetInfo::getRegBankInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo14getRegBankInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo14getRegBankInfoEv">getRegBankInfo</a>();</td></tr>
<tr><th id="373">373</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<dfn class="local col7 decl" id="47Bank" title='Bank' data-type='const llvm::RegisterBank *' data-ref="47Bank" data-ref-filename="47Bank">Bank</dfn> =</td></tr>
<tr><th id="374">374</th><td>      <a class="local col6 ref" href="#46RBI" title='RBI' data-ref="46RBI" data-ref-filename="46RBI">RBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col1 ref" href="#41CopyInst" title='CopyInst' data-ref="41CopyInst" data-ref-filename="41CopyInst">CopyInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#42Op" title='Op' data-ref="42Op" data-ref-filename="42Op">Op</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#44MRI" title='MRI' data-ref="44MRI" data-ref-filename="44MRI">MRI</a>, <a class="local col5 ref" href="#45TRI" title='TRI' data-ref="45TRI" data-ref-filename="45TRI">TRI</a>);</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <b>if</b> (<a class="local col7 ref" href="#47Bank" title='Bank' data-ref="47Bank" data-ref-filename="47Bank">Bank</a> == &amp;<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterBank.inc.html#llvm::Mips::FPRBRegBank" title='llvm::Mips::FPRBRegBank' data-ref="llvm::Mips::FPRBRegBank" data-ref-filename="llvm..Mips..FPRBRegBank">FPRBRegBank</a>)</td></tr>
<tr><th id="377">377</th><td>    <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::setTypes' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE">setTypes</a>(<a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>, <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::FloatingPoint" title='llvm::MipsRegisterBankInfo::FloatingPoint' data-ref="llvm::MipsRegisterBankInfo::FloatingPoint" data-ref-filename="llvm..MipsRegisterBankInfo..FloatingPoint">FloatingPoint</a>);</td></tr>
<tr><th id="378">378</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#47Bank" title='Bank' data-ref="47Bank" data-ref-filename="47Bank">Bank</a> == &amp;<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterBank.inc.html#llvm::Mips::GPRBRegBank" title='llvm::Mips::GPRBRegBank' data-ref="llvm::Mips::GPRBRegBank" data-ref-filename="llvm..Mips..GPRBRegBank">GPRBRegBank</a>)</td></tr>
<tr><th id="379">379</th><td>    <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::setTypes' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF8setTypesEPKNS_12MachineInstrENS0_8InstTypeE">setTypes</a>(<a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI" data-ref-filename="40MI">MI</a>, <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::Integer" title='llvm::MipsRegisterBankInfo::Integer' data-ref="llvm::MipsRegisterBankInfo::Integer" data-ref-filename="llvm..MipsRegisterBankInfo..Integer">Integer</a>);</td></tr>
<tr><th id="380">380</th><td>  <b>else</b></td></tr>
<tr><th id="381">381</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported register bank.\n"</q>);</td></tr>
<tr><th id="382">382</th><td>}</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a></td></tr>
<tr><th id="385">385</th><td><a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::TypeInfoForMF" title='llvm::MipsRegisterBankInfo::TypeInfoForMF' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF">TypeInfoForMF</a>::<dfn class="decl def fn" id="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::determineInstType' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE">determineInstType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="48MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="48MI" data-ref-filename="48MI">MI</dfn>) {</td></tr>
<tr><th id="386">386</th><td>  <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> <dfn class="local col9 decl" id="49DefaultAmbiguousType" title='DefaultAmbiguousType' data-type='llvm::MipsRegisterBankInfo::InstType' data-ref="49DefaultAmbiguousType" data-ref-filename="49DefaultAmbiguousType">DefaultAmbiguousType</dfn> = <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::Ambiguous" title='llvm::MipsRegisterBankInfo::Ambiguous' data-ref="llvm::MipsRegisterBankInfo::Ambiguous" data-ref-filename="llvm..MipsRegisterBankInfo..Ambiguous">Ambiguous</a>;</td></tr>
<tr><th id="387">387</th><td>  <a class="member fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF5visitEPKNS_12MachineInstrES4_RNS0_8InstTypeE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::visit' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF5visitEPKNS_12MachineInstrES4_RNS0_8InstTypeE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF5visitEPKNS_12MachineInstrES4_RNS0_8InstTypeE">visit</a>(<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI" data-ref-filename="48MI">MI</a>, <b>nullptr</b>, <span class='refarg'><a class="local col9 ref" href="#49DefaultAmbiguousType" title='DefaultAmbiguousType' data-ref="49DefaultAmbiguousType" data-ref-filename="49DefaultAmbiguousType">DefaultAmbiguousType</a></span>);</td></tr>
<tr><th id="388">388</th><td>  <b>return</b> <a class="member fn" href="MipsRegisterBankInfo.h.html#_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF23getRecordedTypeForInstrEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::getRecordedTypeForInstr' data-ref="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF23getRecordedTypeForInstrEPKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo13TypeInfoForMF23getRecordedTypeForInstrEPKNS_12MachineInstrE">getRecordedTypeForInstr</a>(<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI" data-ref-filename="48MI">MI</a>);</td></tr>
<tr><th id="389">389</th><td>}</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><em>void</em> <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::TypeInfoForMF" title='llvm::MipsRegisterBankInfo::TypeInfoForMF' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF">TypeInfoForMF</a>::<dfn class="decl def fn" id="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF20cleanupIfNewFunctionENS_9StringRefE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::cleanupIfNewFunction' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF20cleanupIfNewFunctionENS_9StringRefE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF20cleanupIfNewFunctionENS_9StringRefE">cleanupIfNewFunction</dfn>(</td></tr>
<tr><th id="392">392</th><td>    <span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col0 decl" id="50FunctionName" title='FunctionName' data-type='llvm::StringRef' data-ref="50FunctionName" data-ref-filename="50FunctionName">FunctionName</dfn>) {</td></tr>
<tr><th id="393">393</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" data-ref-filename="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="member field" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::TypeInfoForMF::MFName" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::MFName' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF::MFName" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF..MFName">MFName</a> <a class="ref fn" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmneENS_9StringRefES0_" title='llvm::operator!=' data-ref="_ZN4llvmneENS_9StringRefES0_" data-ref-filename="_ZN4llvmneENS_9StringRefES0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#57" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_" data-ref-filename="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col0 ref" href="#50FunctionName" title='FunctionName' data-ref="50FunctionName" data-ref-filename="50FunctionName">FunctionName</a>) {</td></tr>
<tr><th id="394">394</th><td>    <a class="member field" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::TypeInfoForMF::MFName" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::MFName' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF::MFName" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF..MFName">MFName</a> <span class='ref fn' title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE" data-ref-filename="_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE">=</span> <span class="namespace">std::</span><span class='typedef' title='std::string' data-type='basic_string&lt;char&gt;' data-ref="std::string" data-ref-filename="std..string">string</span><span class='ref fn' title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE" data-ref-filename="_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE">(</span><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" data-ref-filename="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="local col0 ref" href="#50FunctionName" title='FunctionName' data-ref="50FunctionName" data-ref-filename="50FunctionName">FunctionName</a>);</td></tr>
<tr><th id="395">395</th><td>    <a class="member field" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF::WaitingQueues" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF..WaitingQueues">WaitingQueues</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv" data-ref-filename="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="396">396</th><td>    <a class="member field" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::TypeInfoForMF::Types" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::Types' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF::Types" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF..Types">Types</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv" data-ref-filename="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="397">397</th><td>  }</td></tr>
<tr><th id="398">398</th><td>}</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><em>static</em> <em>const</em> <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *</td></tr>
<tr><th id="401">401</th><td><dfn class="tu decl def fn" id="_ZL13getMSAMappingRKN4llvm15MachineFunctionE" title='getMSAMapping' data-type='const MipsRegisterBankInfo::ValueMapping * getMSAMapping(const llvm::MachineFunction &amp; MF)' data-ref="_ZL13getMSAMappingRKN4llvm15MachineFunctionE" data-ref-filename="_ZL13getMSAMappingRKN4llvm15MachineFunctionE">getMSAMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="51MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="51MF" data-ref-filename="51MF">MF</dfn>) {</td></tr>
<tr><th id="402">402</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(<b>static_cast</b>&lt;<em>const</em> MipsSubtarget &amp;&gt;(MF.getSubtarget()).hasMSA() &amp;&amp;</td></tr>
<tr><th id="403">403</th><td>         <q>"MSA mapping not available on target without MSA."</q>);</td></tr>
<tr><th id="404">404</th><td>  <b>return</b> &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::MSAIdx" title='llvm::Mips::MSAIdx' data-ref="llvm::Mips::MSAIdx" data-ref-filename="llvm..Mips..MSAIdx">MSAIdx</a>];</td></tr>
<tr><th id="405">405</th><td>}</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><em>static</em> <em>const</em> <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *<dfn class="tu decl def fn" id="_ZL14getFprbMappingj" title='getFprbMapping' data-type='const MipsRegisterBankInfo::ValueMapping * getFprbMapping(unsigned int Size)' data-ref="_ZL14getFprbMappingj" data-ref-filename="_ZL14getFprbMappingj">getFprbMapping</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="52Size" title='Size' data-type='unsigned int' data-ref="52Size" data-ref-filename="52Size">Size</dfn>) {</td></tr>
<tr><th id="408">408</th><td>  <b>return</b> <a class="local col2 ref" href="#52Size" title='Size' data-ref="52Size" data-ref-filename="52Size">Size</a> == <var>32</var> ? &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::SPRIdx" title='llvm::Mips::SPRIdx' data-ref="llvm::Mips::SPRIdx" data-ref-filename="llvm..Mips..SPRIdx">SPRIdx</a>]</td></tr>
<tr><th id="409">409</th><td>                    : &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::DPRIdx" title='llvm::Mips::DPRIdx' data-ref="llvm::Mips::DPRIdx" data-ref-filename="llvm..Mips..DPRIdx">DPRIdx</a>];</td></tr>
<tr><th id="410">410</th><td>}</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="CustomMappingID" title='CustomMappingID' data-type='const unsigned int' data-ref="CustomMappingID" data-ref-filename="CustomMappingID">CustomMappingID</dfn> = <var>1</var>;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><i  data-doc="_ZL22getGprbOrCustomMappingjRj">// Only 64 bit mapping is available in fprb and will be marked as custom, i.e.</i></td></tr>
<tr><th id="415">415</th><td><i  data-doc="_ZL22getGprbOrCustomMappingjRj">// will be split into two 32 bit registers in gprb.</i></td></tr>
<tr><th id="416">416</th><td><em>static</em> <em>const</em> <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *</td></tr>
<tr><th id="417">417</th><td><dfn class="tu decl def fn" id="_ZL22getGprbOrCustomMappingjRj" title='getGprbOrCustomMapping' data-type='const MipsRegisterBankInfo::ValueMapping * getGprbOrCustomMapping(unsigned int Size, unsigned int &amp; MappingID)' data-ref="_ZL22getGprbOrCustomMappingjRj" data-ref-filename="_ZL22getGprbOrCustomMappingjRj">getGprbOrCustomMapping</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="53Size" title='Size' data-type='unsigned int' data-ref="53Size" data-ref-filename="53Size">Size</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="54MappingID" title='MappingID' data-type='unsigned int &amp;' data-ref="54MappingID" data-ref-filename="54MappingID">MappingID</dfn>) {</td></tr>
<tr><th id="418">418</th><td>  <b>if</b> (<a class="local col3 ref" href="#53Size" title='Size' data-ref="53Size" data-ref-filename="53Size">Size</a> == <var>32</var>)</td></tr>
<tr><th id="419">419</th><td>    <b>return</b> &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>];</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <a class="local col4 ref" href="#54MappingID" title='MappingID' data-ref="54MappingID" data-ref-filename="54MappingID">MappingID</a> = <a class="tu ref" href="#CustomMappingID" title='CustomMappingID' data-use='r' data-ref="CustomMappingID" data-ref-filename="CustomMappingID">CustomMappingID</a>;</td></tr>
<tr><th id="422">422</th><td>  <b>return</b> &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::DPRIdx" title='llvm::Mips::DPRIdx' data-ref="llvm::Mips::DPRIdx" data-ref-filename="llvm..Mips..DPRIdx">DPRIdx</a>];</td></tr>
<tr><th id="423">423</th><td>}</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="426">426</th><td><a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::getInstrMapping' data-ref="_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE">getInstrMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="55MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="55MI" data-ref-filename="55MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <em>static</em> <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::TypeInfoForMF" title='llvm::MipsRegisterBankInfo::TypeInfoForMF' data-ref="llvm::MipsRegisterBankInfo::TypeInfoForMF" data-ref-filename="llvm..MipsRegisterBankInfo..TypeInfoForMF">TypeInfoForMF</a> <a class="ref fn fake" href="MipsRegisterBankInfo.h.html#151" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::TypeInfoForMF' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMFC1Ev" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMFC1Ev"></a><dfn class="local col6 decl" id="56TI" title='TI' data-type='llvm::MipsRegisterBankInfo::TypeInfoForMF' data-ref="56TI" data-ref-filename="56TI">TI</dfn>;</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>  <i>// Reset TI internal data when MF changes.</i></td></tr>
<tr><th id="431">431</th><td>  <a class="local col6 ref" href="#56TI" title='TI' data-ref="56TI" data-ref-filename="56TI">TI</a>.<a class="ref fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF20cleanupIfNewFunctionENS_9StringRefE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::cleanupIfNewFunction' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF20cleanupIfNewFunctionENS_9StringRefE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF20cleanupIfNewFunctionENS_9StringRefE">cleanupIfNewFunction</a>(<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv" data-ref-filename="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv" data-ref-filename="_ZNK4llvm15MachineFunction7getNameEv">getName</a>());</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="57Opc" title='Opc' data-type='unsigned int' data-ref="57Opc" data-ref-filename="57Opc">Opc</dfn> = <a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="434">434</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="58MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="58MF" data-ref-filename="58MF">MF</dfn> = *<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="435">435</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="59MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="59MRI" data-ref-filename="59MRI">MRI</dfn> = <a class="local col8 ref" href="#58MF" title='MF' data-ref="58MF" data-ref-filename="58MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>  <b>if</b> (<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI" data-ref-filename="llvm..TargetOpcode..G_PHI">G_PHI</a>) {</td></tr>
<tr><th id="438">438</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping" data-ref-filename="llvm..RegisterBankInfo..InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col0 decl" id="60Mapping" title='Mapping' data-type='const RegisterBankInfo::InstructionMapping &amp;' data-ref="60Mapping" data-ref-filename="60Mapping">Mapping</dfn> =</td></tr>
<tr><th id="439">439</th><td>        <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrMappingImpl' data-ref="_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE">getInstrMappingImpl</a>(<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>);</td></tr>
<tr><th id="440">440</th><td>    <b>if</b> (<a class="local col0 ref" href="#60Mapping" title='Mapping' data-ref="60Mapping" data-ref-filename="60Mapping">Mapping</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv" title='llvm::RegisterBankInfo::InstructionMapping::isValid' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv">isValid</a>())</td></tr>
<tr><th id="441">441</th><td>      <b>return</b> <a class="local col0 ref" href="#60Mapping" title='Mapping' data-ref="60Mapping" data-ref-filename="60Mapping">Mapping</a>;</td></tr>
<tr><th id="442">442</th><td>  }</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">TargetOpcode</span>;</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="61NumOperands" title='NumOperands' data-type='unsigned int' data-ref="61NumOperands" data-ref-filename="61NumOperands">NumOperands</dfn> = <a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="447">447</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *<dfn class="local col2 decl" id="62OperandsMapping" title='OperandsMapping' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</dfn> = &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>];</td></tr>
<tr><th id="448">448</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="63MappingID" title='MappingID' data-type='unsigned int' data-ref="63MappingID" data-ref-filename="63MappingID">MappingID</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::DefaultMappingID" title='llvm::RegisterBankInfo::DefaultMappingID' data-ref="llvm::RegisterBankInfo::DefaultMappingID" data-ref-filename="llvm..RegisterBankInfo..DefaultMappingID">DefaultMappingID</a>;</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>  <i>// Check if LLT sizes match sizes of available register banks.</i></td></tr>
<tr><th id="451">451</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="64Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="64Op" data-ref-filename="64Op">Op</dfn> : <a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="452">452</th><td>    <b>if</b> (<a class="local col4 ref" href="#64Op" title='Op' data-ref="64Op" data-ref-filename="64Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="453">453</th><td>      <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="65RegTy" title='RegTy' data-type='llvm::LLT' data-ref="65RegTy" data-ref-filename="65RegTy">RegTy</dfn> = <a class="local col9 ref" href="#59MRI" title='MRI' data-ref="59MRI" data-ref-filename="59MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col4 ref" href="#64Op" title='Op' data-ref="64Op" data-ref-filename="64Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>      <b>if</b> (<a class="local col5 ref" href="#65RegTy" title='RegTy' data-ref="65RegTy" data-ref-filename="65RegTy">RegTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isScalarEv" title='llvm::LLT::isScalar' data-ref="_ZNK4llvm3LLT8isScalarEv" data-ref-filename="_ZNK4llvm3LLT8isScalarEv">isScalar</a>() &amp;&amp;</td></tr>
<tr><th id="456">456</th><td>          (<a class="local col5 ref" href="#65RegTy" title='RegTy' data-ref="65RegTy" data-ref-filename="65RegTy">RegTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>32</var> &amp;&amp; <a class="local col5 ref" href="#65RegTy" title='RegTy' data-ref="65RegTy" data-ref-filename="65RegTy">RegTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>64</var>))</td></tr>
<tr><th id="457">457</th><td>        <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</a>();</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>      <b>if</b> (<a class="local col5 ref" href="#65RegTy" title='RegTy' data-ref="65RegTy" data-ref-filename="65RegTy">RegTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col5 ref" href="#65RegTy" title='RegTy' data-ref="65RegTy" data-ref-filename="65RegTy">RegTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>128</var>)</td></tr>
<tr><th id="460">460</th><td>        <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</a>();</td></tr>
<tr><th id="461">461</th><td>    }</td></tr>
<tr><th id="462">462</th><td>  }</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="66Op0Ty" title='Op0Ty' data-type='const llvm::LLT' data-ref="66Op0Ty" data-ref-filename="66Op0Ty">Op0Ty</dfn> = <a class="local col9 ref" href="#59MRI" title='MRI' data-ref="59MRI" data-ref-filename="59MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="465">465</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="67Op0Size" title='Op0Size' data-type='unsigned int' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</dfn> = <a class="local col6 ref" href="#66Op0Ty" title='Op0Ty' data-ref="66Op0Ty" data-ref-filename="66Op0Ty">Op0Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="466">466</th><td>  <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a> <dfn class="local col8 decl" id="68InstTy" title='InstTy' data-type='llvm::MipsRegisterBankInfo::InstType' data-ref="68InstTy" data-ref-filename="68InstTy">InstTy</dfn> = <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::InstType" title='llvm::MipsRegisterBankInfo::InstType' data-ref="llvm::MipsRegisterBankInfo::InstType" data-ref-filename="llvm..MipsRegisterBankInfo..InstType">InstType</a>::<a class="enum" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo::Integer" title='llvm::MipsRegisterBankInfo::Integer' data-ref="llvm::MipsRegisterBankInfo::Integer" data-ref-filename="llvm..MipsRegisterBankInfo..Integer">Integer</a>;</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <b>switch</b> (<a class="local col7 ref" href="#57Opc" title='Opc' data-ref="57Opc" data-ref-filename="57Opc">Opc</a>) {</td></tr>
<tr><th id="469">469</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#380" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC" data-ref-filename="llvm..TargetOpcode..G_TRUNC">G_TRUNC</a>:</td></tr>
<tr><th id="470">470</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#467" title='llvm::TargetOpcode::G_UMULH' data-ref="llvm::TargetOpcode::G_UMULH" data-ref-filename="llvm..TargetOpcode..G_UMULH">G_UMULH</a>:</td></tr>
<tr><th id="471">471</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#320" title='llvm::TargetOpcode::G_ZEXTLOAD' data-ref="llvm::TargetOpcode::G_ZEXTLOAD" data-ref-filename="llvm..TargetOpcode..G_ZEXTLOAD">G_ZEXTLOAD</a>:</td></tr>
<tr><th id="472">472</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#317" title='llvm::TargetOpcode::G_SEXTLOAD' data-ref="llvm::TargetOpcode::G_SEXTLOAD" data-ref-filename="llvm..TargetOpcode..G_SEXTLOAD">G_SEXTLOAD</a>:</td></tr>
<tr><th id="473">473</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#603" title='llvm::TargetOpcode::G_PTR_ADD' data-ref="llvm::TargetOpcode::G_PTR_ADD" data-ref-filename="llvm..TargetOpcode..G_PTR_ADD">G_PTR_ADD</a>:</td></tr>
<tr><th id="474">474</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_INTTOPTR' data-ref="llvm::TargetOpcode::G_INTTOPTR" data-ref-filename="llvm..TargetOpcode..G_INTTOPTR">G_INTTOPTR</a>:</td></tr>
<tr><th id="475">475</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#286" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT" data-ref-filename="llvm..TargetOpcode..G_PTRTOINT">G_PTRTOINT</a>:</td></tr>
<tr><th id="476">476</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#239" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND" data-ref-filename="llvm..TargetOpcode..G_AND">G_AND</a>:</td></tr>
<tr><th id="477">477</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR" data-ref-filename="llvm..TargetOpcode..G_OR">G_OR</a>:</td></tr>
<tr><th id="478">478</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR" data-ref-filename="llvm..TargetOpcode..G_XOR">G_XOR</a>:</td></tr>
<tr><th id="479">479</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a>:</td></tr>
<tr><th id="480">480</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#408" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR" data-ref-filename="llvm..TargetOpcode..G_ASHR">G_ASHR</a>:</td></tr>
<tr><th id="481">481</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#405" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR" data-ref-filename="llvm..TargetOpcode..G_LSHR">G_LSHR</a>:</td></tr>
<tr><th id="482">482</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#365" title='llvm::TargetOpcode::G_BRINDIRECT' data-ref="llvm::TargetOpcode::G_BRINDIRECT" data-ref-filename="llvm..TargetOpcode..G_BRINDIRECT">G_BRINDIRECT</a>:</td></tr>
<tr><th id="483">483</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#389" title='llvm::TargetOpcode::G_VASTART' data-ref="llvm::TargetOpcode::G_VASTART" data-ref-filename="llvm..TargetOpcode..G_VASTART">G_VASTART</a>:</td></tr>
<tr><th id="484">484</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#654" title='llvm::TargetOpcode::G_BSWAP' data-ref="llvm::TargetOpcode::G_BSWAP" data-ref-filename="llvm..TargetOpcode..G_BSWAP">G_BSWAP</a>:</td></tr>
<tr><th id="485">485</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#645" title='llvm::TargetOpcode::G_CTLZ' data-ref="llvm::TargetOpcode::G_CTLZ" data-ref-filename="llvm..TargetOpcode..G_CTLZ">G_CTLZ</a>:</td></tr>
<tr><th id="486">486</th><td>    <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>];</td></tr>
<tr><th id="487">487</th><td>    <b>break</b>;</td></tr>
<tr><th id="488">488</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD" data-ref-filename="llvm..TargetOpcode..G_ADD">G_ADD</a>:</td></tr>
<tr><th id="489">489</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#221" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB" data-ref-filename="llvm..TargetOpcode..G_SUB">G_SUB</a>:</td></tr>
<tr><th id="490">490</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#224" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL" data-ref-filename="llvm..TargetOpcode..G_MUL">G_MUL</a>:</td></tr>
<tr><th id="491">491</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#227" title='llvm::TargetOpcode::G_SDIV' data-ref="llvm::TargetOpcode::G_SDIV" data-ref-filename="llvm..TargetOpcode..G_SDIV">G_SDIV</a>:</td></tr>
<tr><th id="492">492</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#233" title='llvm::TargetOpcode::G_SREM' data-ref="llvm::TargetOpcode::G_SREM" data-ref-filename="llvm..TargetOpcode..G_SREM">G_SREM</a>:</td></tr>
<tr><th id="493">493</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#230" title='llvm::TargetOpcode::G_UDIV' data-ref="llvm::TargetOpcode::G_UDIV" data-ref-filename="llvm..TargetOpcode..G_UDIV">G_UDIV</a>:</td></tr>
<tr><th id="494">494</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#236" title='llvm::TargetOpcode::G_UREM' data-ref="llvm::TargetOpcode::G_UREM" data-ref-filename="llvm..TargetOpcode..G_UREM">G_UREM</a>:</td></tr>
<tr><th id="495">495</th><td>    <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>];</td></tr>
<tr><th id="496">496</th><td>    <b>if</b> (<a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a> == <var>128</var>)</td></tr>
<tr><th id="497">497</th><td>      <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = <a class="tu ref fn" href="#_ZL13getMSAMappingRKN4llvm15MachineFunctionE" title='getMSAMapping' data-use='c' data-ref="_ZL13getMSAMappingRKN4llvm15MachineFunctionE" data-ref-filename="_ZL13getMSAMappingRKN4llvm15MachineFunctionE">getMSAMapping</a>(<a class="local col8 ref" href="#58MF" title='MF' data-ref="58MF" data-ref-filename="58MF">MF</a>);</td></tr>
<tr><th id="498">498</th><td>    <b>break</b>;</td></tr>
<tr><th id="499">499</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>:</td></tr>
<tr><th id="500">500</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>: {</td></tr>
<tr><th id="501">501</th><td>    <b>if</b> (<a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a> == <var>128</var>) {</td></tr>
<tr><th id="502">502</th><td>      <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>(</td></tr>
<tr><th id="503">503</th><td>          {<a class="tu ref fn" href="#_ZL13getMSAMappingRKN4llvm15MachineFunctionE" title='getMSAMapping' data-use='c' data-ref="_ZL13getMSAMappingRKN4llvm15MachineFunctionE" data-ref-filename="_ZL13getMSAMappingRKN4llvm15MachineFunctionE">getMSAMapping</a>(<a class="local col8 ref" href="#58MF" title='MF' data-ref="58MF" data-ref-filename="58MF">MF</a>), &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>]});</td></tr>
<tr><th id="504">504</th><td>      <b>break</b>;</td></tr>
<tr><th id="505">505</th><td>    }</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>    <b>if</b> (!<a class="local col6 ref" href="#66Op0Ty" title='Op0Ty' data-ref="66Op0Ty" data-ref-filename="66Op0Ty">Op0Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv" data-ref-filename="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="508">508</th><td>      <a class="local col8 ref" href="#68InstTy" title='InstTy' data-ref="68InstTy" data-ref-filename="68InstTy">InstTy</a> = <a class="local col6 ref" href="#56TI" title='TI' data-ref="56TI" data-ref-filename="56TI">TI</a>.<a class="ref fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::determineInstType' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE">determineInstType</a>(&amp;<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>);</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>    <b>if</b> (<a class="member fn" href="MipsRegisterBankInfo.h.html#_ZNK4llvm20MipsRegisterBankInfo22isFloatingPoint_32or64ENS0_8InstTypeEj" title='llvm::MipsRegisterBankInfo::isFloatingPoint_32or64' data-ref="_ZNK4llvm20MipsRegisterBankInfo22isFloatingPoint_32or64ENS0_8InstTypeEj" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo22isFloatingPoint_32or64ENS0_8InstTypeEj">isFloatingPoint_32or64</a>(<a class="local col8 ref" href="#68InstTy" title='InstTy' data-ref="68InstTy" data-ref-filename="68InstTy">InstTy</a>, <a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a>) ||</td></tr>
<tr><th id="511">511</th><td>        <a class="member fn" href="MipsRegisterBankInfo.h.html#_ZNK4llvm20MipsRegisterBankInfo14isAmbiguous_64ENS0_8InstTypeEj" title='llvm::MipsRegisterBankInfo::isAmbiguous_64' data-ref="_ZNK4llvm20MipsRegisterBankInfo14isAmbiguous_64ENS0_8InstTypeEj" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo14isAmbiguous_64ENS0_8InstTypeEj">isAmbiguous_64</a>(<a class="local col8 ref" href="#68InstTy" title='InstTy' data-ref="68InstTy" data-ref-filename="68InstTy">InstTy</a>, <a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a>)) {</td></tr>
<tr><th id="512">512</th><td>      <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>(</td></tr>
<tr><th id="513">513</th><td>          {<a class="tu ref fn" href="#_ZL14getFprbMappingj" title='getFprbMapping' data-use='c' data-ref="_ZL14getFprbMappingj" data-ref-filename="_ZL14getFprbMappingj">getFprbMapping</a>(<a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a>), &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>]});</td></tr>
<tr><th id="514">514</th><td>    } <b>else</b> {</td></tr>
<tr><th id="515">515</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((isInteger_32(InstTy, Op0Size) ||</td></tr>
<tr><th id="516">516</th><td>              isAmbiguous_32(InstTy, Op0Size) ||</td></tr>
<tr><th id="517">517</th><td>              isAmbiguousWithMergeOrUnmerge_64(InstTy, Op0Size)) &amp;&amp;</td></tr>
<tr><th id="518">518</th><td>             <q>"Unexpected Inst type"</q>);</td></tr>
<tr><th id="519">519</th><td>      <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="520">520</th><td>          <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({<a class="tu ref fn" href="#_ZL22getGprbOrCustomMappingjRj" title='getGprbOrCustomMapping' data-use='c' data-ref="_ZL22getGprbOrCustomMappingjRj" data-ref-filename="_ZL22getGprbOrCustomMappingjRj">getGprbOrCustomMapping</a>(<a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a>, <span class='refarg'><a class="local col3 ref" href="#63MappingID" title='MappingID' data-ref="63MappingID" data-ref-filename="63MappingID">MappingID</a></span>),</td></tr>
<tr><th id="521">521</th><td>                              &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>]});</td></tr>
<tr><th id="522">522</th><td>    }</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>    <b>break</b>;</td></tr>
<tr><th id="525">525</th><td>  }</td></tr>
<tr><th id="526">526</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI" data-ref-filename="llvm..TargetOpcode..G_PHI">G_PHI</a>: {</td></tr>
<tr><th id="527">527</th><td>    <b>if</b> (!<a class="local col6 ref" href="#66Op0Ty" title='Op0Ty' data-ref="66Op0Ty" data-ref-filename="66Op0Ty">Op0Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv" data-ref-filename="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="528">528</th><td>      <a class="local col8 ref" href="#68InstTy" title='InstTy' data-ref="68InstTy" data-ref-filename="68InstTy">InstTy</a> = <a class="local col6 ref" href="#56TI" title='TI' data-ref="56TI" data-ref-filename="56TI">TI</a>.<a class="ref fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::determineInstType' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE">determineInstType</a>(&amp;<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>);</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>    <i>// PHI is copylike and should have one regbank in mapping for def register.</i></td></tr>
<tr><th id="531">531</th><td>    <b>if</b> (<a class="member fn" href="MipsRegisterBankInfo.h.html#_ZNK4llvm20MipsRegisterBankInfo32isAmbiguousWithMergeOrUnmerge_64ENS0_8InstTypeEj" title='llvm::MipsRegisterBankInfo::isAmbiguousWithMergeOrUnmerge_64' data-ref="_ZNK4llvm20MipsRegisterBankInfo32isAmbiguousWithMergeOrUnmerge_64ENS0_8InstTypeEj" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo32isAmbiguousWithMergeOrUnmerge_64ENS0_8InstTypeEj">isAmbiguousWithMergeOrUnmerge_64</a>(<a class="local col8 ref" href="#68InstTy" title='InstTy' data-ref="68InstTy" data-ref-filename="68InstTy">InstTy</a>, <a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a>)) {</td></tr>
<tr><th id="532">532</th><td>      <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="533">533</th><td>          <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::DPRIdx" title='llvm::Mips::DPRIdx' data-ref="llvm::Mips::DPRIdx" data-ref-filename="llvm..Mips..DPRIdx">DPRIdx</a>]});</td></tr>
<tr><th id="534">534</th><td>      <a class="local col6 ref" href="#56TI" title='TI' data-ref="56TI" data-ref-filename="56TI">TI</a>.<a class="ref fn" href="MipsRegisterBankInfo.h.html#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17clearTypeInfoDataEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::clearTypeInfoData' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17clearTypeInfoDataEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17clearTypeInfoDataEPKNS_12MachineInstrE">clearTypeInfoData</a>(&amp;<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>);</td></tr>
<tr><th id="535">535</th><td>      <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<a class="tu ref" href="#CustomMappingID" title='CustomMappingID' data-use='r' data-ref="CustomMappingID" data-ref-filename="CustomMappingID">CustomMappingID</a>, <i>/*Cost=*/</i><var>1</var>, <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a>,</td></tr>
<tr><th id="536">536</th><td>                                   <i>/*NumOperands=*/</i><var>1</var>);</td></tr>
<tr><th id="537">537</th><td>    }</td></tr>
<tr><th id="538">538</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((isInteger_32(InstTy, Op0Size) ||</td></tr>
<tr><th id="539">539</th><td>            isFloatingPoint_32or64(InstTy, Op0Size) ||</td></tr>
<tr><th id="540">540</th><td>            isAmbiguous_32or64(InstTy, Op0Size)) &amp;&amp;</td></tr>
<tr><th id="541">541</th><td>           <q>"Unexpected Inst type"</q>);</td></tr>
<tr><th id="542">542</th><td>    <i>// Use default handling for PHI, i.e. set reg bank of def operand to match</i></td></tr>
<tr><th id="543">543</th><td><i>    // register banks of use operands.</i></td></tr>
<tr><th id="544">544</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrMappingImpl' data-ref="_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE">getInstrMappingImpl</a>(<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>);</td></tr>
<tr><th id="545">545</th><td>  }</td></tr>
<tr><th id="546">546</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#423" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT" data-ref-filename="llvm..TargetOpcode..G_SELECT">G_SELECT</a>: {</td></tr>
<tr><th id="547">547</th><td>    <b>if</b> (!<a class="local col6 ref" href="#66Op0Ty" title='Op0Ty' data-ref="66Op0Ty" data-ref-filename="66Op0Ty">Op0Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv" data-ref-filename="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="548">548</th><td>      <a class="local col8 ref" href="#68InstTy" title='InstTy' data-ref="68InstTy" data-ref-filename="68InstTy">InstTy</a> = <a class="local col6 ref" href="#56TI" title='TI' data-ref="56TI" data-ref-filename="56TI">TI</a>.<a class="ref fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::determineInstType' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE">determineInstType</a>(&amp;<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>);</td></tr>
<tr><th id="549">549</th><td>    <b>if</b> (<a class="member fn" href="MipsRegisterBankInfo.h.html#_ZNK4llvm20MipsRegisterBankInfo22isFloatingPoint_32or64ENS0_8InstTypeEj" title='llvm::MipsRegisterBankInfo::isFloatingPoint_32or64' data-ref="_ZNK4llvm20MipsRegisterBankInfo22isFloatingPoint_32or64ENS0_8InstTypeEj" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo22isFloatingPoint_32or64ENS0_8InstTypeEj">isFloatingPoint_32or64</a>(<a class="local col8 ref" href="#68InstTy" title='InstTy' data-ref="68InstTy" data-ref-filename="68InstTy">InstTy</a>, <a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a>) ||</td></tr>
<tr><th id="550">550</th><td>        <a class="member fn" href="MipsRegisterBankInfo.h.html#_ZNK4llvm20MipsRegisterBankInfo14isAmbiguous_64ENS0_8InstTypeEj" title='llvm::MipsRegisterBankInfo::isAmbiguous_64' data-ref="_ZNK4llvm20MipsRegisterBankInfo14isAmbiguous_64ENS0_8InstTypeEj" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo14isAmbiguous_64ENS0_8InstTypeEj">isAmbiguous_64</a>(<a class="local col8 ref" href="#68InstTy" title='InstTy' data-ref="68InstTy" data-ref-filename="68InstTy">InstTy</a>, <a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a>)) {</td></tr>
<tr><th id="551">551</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *<dfn class="local col9 decl" id="69Bank" title='Bank' data-type='const RegisterBankInfo::ValueMapping *' data-ref="69Bank" data-ref-filename="69Bank">Bank</dfn> = <a class="tu ref fn" href="#_ZL14getFprbMappingj" title='getFprbMapping' data-use='c' data-ref="_ZL14getFprbMappingj" data-ref-filename="_ZL14getFprbMappingj">getFprbMapping</a>(<a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a>);</td></tr>
<tr><th id="552">552</th><td>      <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>(</td></tr>
<tr><th id="553">553</th><td>          {<a class="local col9 ref" href="#69Bank" title='Bank' data-ref="69Bank" data-ref-filename="69Bank">Bank</a>, &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>], <a class="local col9 ref" href="#69Bank" title='Bank' data-ref="69Bank" data-ref-filename="69Bank">Bank</a>, <a class="local col9 ref" href="#69Bank" title='Bank' data-ref="69Bank" data-ref-filename="69Bank">Bank</a>});</td></tr>
<tr><th id="554">554</th><td>      <b>break</b>;</td></tr>
<tr><th id="555">555</th><td>    } <b>else</b> {</td></tr>
<tr><th id="556">556</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((isInteger_32(InstTy, Op0Size) ||</td></tr>
<tr><th id="557">557</th><td>              isAmbiguous_32(InstTy, Op0Size) ||</td></tr>
<tr><th id="558">558</th><td>              isAmbiguousWithMergeOrUnmerge_64(InstTy, Op0Size)) &amp;&amp;</td></tr>
<tr><th id="559">559</th><td>             <q>"Unexpected Inst type"</q>);</td></tr>
<tr><th id="560">560</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping" data-ref-filename="llvm..RegisterBankInfo..ValueMapping">ValueMapping</a> *<dfn class="local col0 decl" id="70Bank" title='Bank' data-type='const RegisterBankInfo::ValueMapping *' data-ref="70Bank" data-ref-filename="70Bank">Bank</dfn> =</td></tr>
<tr><th id="561">561</th><td>          <a class="tu ref fn" href="#_ZL22getGprbOrCustomMappingjRj" title='getGprbOrCustomMapping' data-use='c' data-ref="_ZL22getGprbOrCustomMappingjRj" data-ref-filename="_ZL22getGprbOrCustomMappingjRj">getGprbOrCustomMapping</a>(<a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a>, <span class='refarg'><a class="local col3 ref" href="#63MappingID" title='MappingID' data-ref="63MappingID" data-ref-filename="63MappingID">MappingID</a></span>);</td></tr>
<tr><th id="562">562</th><td>      <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>(</td></tr>
<tr><th id="563">563</th><td>          {<a class="local col0 ref" href="#70Bank" title='Bank' data-ref="70Bank" data-ref-filename="70Bank">Bank</a>, &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>], <a class="local col0 ref" href="#70Bank" title='Bank' data-ref="70Bank" data-ref-filename="70Bank">Bank</a>, <a class="local col0 ref" href="#70Bank" title='Bank' data-ref="70Bank" data-ref-filename="70Bank">Bank</a>});</td></tr>
<tr><th id="564">564</th><td>    }</td></tr>
<tr><th id="565">565</th><td>    <b>break</b>;</td></tr>
<tr><th id="566">566</th><td>  }</td></tr>
<tr><th id="567">567</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#248" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>: {</td></tr>
<tr><th id="568">568</th><td>    <b>if</b> (!<a class="local col6 ref" href="#66Op0Ty" title='Op0Ty' data-ref="66Op0Ty" data-ref-filename="66Op0Ty">Op0Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv" data-ref-filename="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="569">569</th><td>      <a class="local col8 ref" href="#68InstTy" title='InstTy' data-ref="68InstTy" data-ref-filename="68InstTy">InstTy</a> = <a class="local col6 ref" href="#56TI" title='TI' data-ref="56TI" data-ref-filename="56TI">TI</a>.<a class="ref fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::determineInstType' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE">determineInstType</a>(&amp;<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>);</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>    <b>if</b> (<a class="member fn" href="MipsRegisterBankInfo.h.html#_ZNK4llvm20MipsRegisterBankInfo22isFloatingPoint_32or64ENS0_8InstTypeEj" title='llvm::MipsRegisterBankInfo::isFloatingPoint_32or64' data-ref="_ZNK4llvm20MipsRegisterBankInfo22isFloatingPoint_32or64ENS0_8InstTypeEj" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo22isFloatingPoint_32or64ENS0_8InstTypeEj">isFloatingPoint_32or64</a>(<a class="local col8 ref" href="#68InstTy" title='InstTy' data-ref="68InstTy" data-ref-filename="68InstTy">InstTy</a>, <a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a>))</td></tr>
<tr><th id="572">572</th><td>      <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = <a class="tu ref fn" href="#_ZL14getFprbMappingj" title='getFprbMapping' data-use='c' data-ref="_ZL14getFprbMappingj" data-ref-filename="_ZL14getFprbMappingj">getFprbMapping</a>(<a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a>);</td></tr>
<tr><th id="573">573</th><td>    <b>else</b> {</td></tr>
<tr><th id="574">574</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((isInteger_32(InstTy, Op0Size) ||</td></tr>
<tr><th id="575">575</th><td>              isAmbiguousWithMergeOrUnmerge_64(InstTy, Op0Size)) &amp;&amp;</td></tr>
<tr><th id="576">576</th><td>             <q>"Unexpected Inst type"</q>);</td></tr>
<tr><th id="577">577</th><td>      <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = <a class="tu ref fn" href="#_ZL22getGprbOrCustomMappingjRj" title='getGprbOrCustomMapping' data-use='c' data-ref="_ZL22getGprbOrCustomMappingjRj" data-ref-filename="_ZL22getGprbOrCustomMappingjRj">getGprbOrCustomMapping</a>(<a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a>, <span class='refarg'><a class="local col3 ref" href="#63MappingID" title='MappingID' data-ref="63MappingID" data-ref-filename="63MappingID">MappingID</a></span>);</td></tr>
<tr><th id="578">578</th><td>    }</td></tr>
<tr><th id="579">579</th><td>  } <b>break</b>;</td></tr>
<tr><th id="580">580</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#264" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>: {</td></tr>
<tr><th id="581">581</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getNumOperands() == <var>3</var> &amp;&amp; <q>"Unsupported G_UNMERGE_VALUES"</q>);</td></tr>
<tr><th id="582">582</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="71Op3Size" title='Op3Size' data-type='unsigned int' data-ref="71Op3Size" data-ref-filename="71Op3Size">Op3Size</dfn> = <a class="local col9 ref" href="#59MRI" title='MRI' data-ref="59MRI" data-ref-filename="59MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="583">583</th><td>    <a class="local col8 ref" href="#68InstTy" title='InstTy' data-ref="68InstTy" data-ref-filename="68InstTy">InstTy</a> = <a class="local col6 ref" href="#56TI" title='TI' data-ref="56TI" data-ref-filename="56TI">TI</a>.<a class="ref fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::determineInstType' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE">determineInstType</a>(&amp;<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>);</td></tr>
<tr><th id="584">584</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((isAmbiguousWithMergeOrUnmerge_64(InstTy, Op3Size) ||</td></tr>
<tr><th id="585">585</th><td>            isFloatingPoint_64(InstTy, Op3Size)) &amp;&amp;</td></tr>
<tr><th id="586">586</th><td>           <q>"Unexpected Inst type"</q>);</td></tr>
<tr><th id="587">587</th><td>    <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>],</td></tr>
<tr><th id="588">588</th><td>                                          &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>],</td></tr>
<tr><th id="589">589</th><td>                                          &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::DPRIdx" title='llvm::Mips::DPRIdx' data-ref="llvm::Mips::DPRIdx" data-ref-filename="llvm..Mips..DPRIdx">DPRIdx</a>]});</td></tr>
<tr><th id="590">590</th><td>    <b>if</b> (<a class="member fn" href="MipsRegisterBankInfo.h.html#_ZNK4llvm20MipsRegisterBankInfo32isAmbiguousWithMergeOrUnmerge_64ENS0_8InstTypeEj" title='llvm::MipsRegisterBankInfo::isAmbiguousWithMergeOrUnmerge_64' data-ref="_ZNK4llvm20MipsRegisterBankInfo32isAmbiguousWithMergeOrUnmerge_64ENS0_8InstTypeEj" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo32isAmbiguousWithMergeOrUnmerge_64ENS0_8InstTypeEj">isAmbiguousWithMergeOrUnmerge_64</a>(<a class="local col8 ref" href="#68InstTy" title='InstTy' data-ref="68InstTy" data-ref-filename="68InstTy">InstTy</a>, <a class="local col1 ref" href="#71Op3Size" title='Op3Size' data-ref="71Op3Size" data-ref-filename="71Op3Size">Op3Size</a>))</td></tr>
<tr><th id="591">591</th><td>      <a class="local col3 ref" href="#63MappingID" title='MappingID' data-ref="63MappingID" data-ref-filename="63MappingID">MappingID</a> = <a class="tu ref" href="#CustomMappingID" title='CustomMappingID' data-use='r' data-ref="CustomMappingID" data-ref-filename="CustomMappingID">CustomMappingID</a>;</td></tr>
<tr><th id="592">592</th><td>    <b>break</b>;</td></tr>
<tr><th id="593">593</th><td>  }</td></tr>
<tr><th id="594">594</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#272" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_MERGE_VALUES">G_MERGE_VALUES</a>: {</td></tr>
<tr><th id="595">595</th><td>    <a class="local col8 ref" href="#68InstTy" title='InstTy' data-ref="68InstTy" data-ref-filename="68InstTy">InstTy</a> = <a class="local col6 ref" href="#56TI" title='TI' data-ref="56TI" data-ref-filename="56TI">TI</a>.<a class="ref fn" href="#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::determineInstType' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17determineInstTypeEPKNS_12MachineInstrE">determineInstType</a>(&amp;<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>);</td></tr>
<tr><th id="596">596</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((isAmbiguousWithMergeOrUnmerge_64(InstTy, Op0Size) ||</td></tr>
<tr><th id="597">597</th><td>            isFloatingPoint_64(InstTy, Op0Size)) &amp;&amp;</td></tr>
<tr><th id="598">598</th><td>           <q>"Unexpected Inst type"</q>);</td></tr>
<tr><th id="599">599</th><td>    <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::DPRIdx" title='llvm::Mips::DPRIdx' data-ref="llvm::Mips::DPRIdx" data-ref-filename="llvm..Mips..DPRIdx">DPRIdx</a>],</td></tr>
<tr><th id="600">600</th><td>                                          &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>],</td></tr>
<tr><th id="601">601</th><td>                                          &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>]});</td></tr>
<tr><th id="602">602</th><td>    <b>if</b> (<a class="member fn" href="MipsRegisterBankInfo.h.html#_ZNK4llvm20MipsRegisterBankInfo32isAmbiguousWithMergeOrUnmerge_64ENS0_8InstTypeEj" title='llvm::MipsRegisterBankInfo::isAmbiguousWithMergeOrUnmerge_64' data-ref="_ZNK4llvm20MipsRegisterBankInfo32isAmbiguousWithMergeOrUnmerge_64ENS0_8InstTypeEj" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo32isAmbiguousWithMergeOrUnmerge_64ENS0_8InstTypeEj">isAmbiguousWithMergeOrUnmerge_64</a>(<a class="local col8 ref" href="#68InstTy" title='InstTy' data-ref="68InstTy" data-ref-filename="68InstTy">InstTy</a>, <a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a>))</td></tr>
<tr><th id="603">603</th><td>      <a class="local col3 ref" href="#63MappingID" title='MappingID' data-ref="63MappingID" data-ref-filename="63MappingID">MappingID</a> = <a class="tu ref" href="#CustomMappingID" title='CustomMappingID' data-use='r' data-ref="CustomMappingID" data-ref-filename="CustomMappingID">CustomMappingID</a>;</td></tr>
<tr><th id="604">604</th><td>    <b>break</b>;</td></tr>
<tr><th id="605">605</th><td>  }</td></tr>
<tr><th id="606">606</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD" data-ref-filename="llvm..TargetOpcode..G_FADD">G_FADD</a>:</td></tr>
<tr><th id="607">607</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#519" title='llvm::TargetOpcode::G_FSUB' data-ref="llvm::TargetOpcode::G_FSUB" data-ref-filename="llvm..TargetOpcode..G_FSUB">G_FSUB</a>:</td></tr>
<tr><th id="608">608</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#522" title='llvm::TargetOpcode::G_FMUL' data-ref="llvm::TargetOpcode::G_FMUL" data-ref-filename="llvm..TargetOpcode..G_FMUL">G_FMUL</a>:</td></tr>
<tr><th id="609">609</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#531" title='llvm::TargetOpcode::G_FDIV' data-ref="llvm::TargetOpcode::G_FDIV" data-ref-filename="llvm..TargetOpcode..G_FDIV">G_FDIV</a>:</td></tr>
<tr><th id="610">610</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#579" title='llvm::TargetOpcode::G_FABS' data-ref="llvm::TargetOpcode::G_FABS" data-ref-filename="llvm..TargetOpcode..G_FABS">G_FABS</a>:</td></tr>
<tr><th id="611">611</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#669" title='llvm::TargetOpcode::G_FSQRT' data-ref="llvm::TargetOpcode::G_FSQRT" data-ref-filename="llvm..TargetOpcode..G_FSQRT">G_FSQRT</a>:</td></tr>
<tr><th id="612">612</th><td>    <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = <a class="tu ref fn" href="#_ZL14getFprbMappingj" title='getFprbMapping' data-use='c' data-ref="_ZL14getFprbMappingj" data-ref-filename="_ZL14getFprbMappingj">getFprbMapping</a>(<a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a>);</td></tr>
<tr><th id="613">613</th><td>    <b>if</b> (<a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a> == <var>128</var>)</td></tr>
<tr><th id="614">614</th><td>      <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = <a class="tu ref fn" href="#_ZL13getMSAMappingRKN4llvm15MachineFunctionE" title='getMSAMapping' data-use='c' data-ref="_ZL13getMSAMappingRKN4llvm15MachineFunctionE" data-ref-filename="_ZL13getMSAMappingRKN4llvm15MachineFunctionE">getMSAMapping</a>(<a class="local col8 ref" href="#58MF" title='MF' data-ref="58MF" data-ref-filename="58MF">MF</a>);</td></tr>
<tr><th id="615">615</th><td>    <b>break</b>;</td></tr>
<tr><th id="616">616</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#386" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT" data-ref-filename="llvm..TargetOpcode..G_FCONSTANT">G_FCONSTANT</a>:</td></tr>
<tr><th id="617">617</th><td>    <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({<a class="tu ref fn" href="#_ZL14getFprbMappingj" title='getFprbMapping' data-use='c' data-ref="_ZL14getFprbMappingj" data-ref-filename="_ZL14getFprbMappingj">getFprbMapping</a>(<a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a>), <b>nullptr</b>});</td></tr>
<tr><th id="618">618</th><td>    <b>break</b>;</td></tr>
<tr><th id="619">619</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#420" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP" data-ref-filename="llvm..TargetOpcode..G_FCMP">G_FCMP</a>: {</td></tr>
<tr><th id="620">620</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="72Op2Size" title='Op2Size' data-type='unsigned int' data-ref="72Op2Size" data-ref-filename="72Op2Size">Op2Size</dfn> = <a class="local col9 ref" href="#59MRI" title='MRI' data-ref="59MRI" data-ref-filename="59MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="621">621</th><td>    <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="622">622</th><td>        <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>], <b>nullptr</b>,</td></tr>
<tr><th id="623">623</th><td>                            <a class="tu ref fn" href="#_ZL14getFprbMappingj" title='getFprbMapping' data-use='c' data-ref="_ZL14getFprbMappingj" data-ref-filename="_ZL14getFprbMappingj">getFprbMapping</a>(<a class="local col2 ref" href="#72Op2Size" title='Op2Size' data-ref="72Op2Size" data-ref-filename="72Op2Size">Op2Size</a>), <a class="tu ref fn" href="#_ZL14getFprbMappingj" title='getFprbMapping' data-use='c' data-ref="_ZL14getFprbMappingj" data-ref-filename="_ZL14getFprbMappingj">getFprbMapping</a>(<a class="local col2 ref" href="#72Op2Size" title='Op2Size' data-ref="72Op2Size" data-ref-filename="72Op2Size">Op2Size</a>)});</td></tr>
<tr><th id="624">624</th><td>    <b>break</b>;</td></tr>
<tr><th id="625">625</th><td>  }</td></tr>
<tr><th id="626">626</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#561" title='llvm::TargetOpcode::G_FPEXT' data-ref="llvm::TargetOpcode::G_FPEXT" data-ref-filename="llvm..TargetOpcode..G_FPEXT">G_FPEXT</a>:</td></tr>
<tr><th id="627">627</th><td>    <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::DPRIdx" title='llvm::Mips::DPRIdx' data-ref="llvm::Mips::DPRIdx" data-ref-filename="llvm..Mips..DPRIdx">DPRIdx</a>],</td></tr>
<tr><th id="628">628</th><td>                                          &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::SPRIdx" title='llvm::Mips::SPRIdx' data-ref="llvm::Mips::SPRIdx" data-ref-filename="llvm..Mips..SPRIdx">SPRIdx</a>]});</td></tr>
<tr><th id="629">629</th><td>    <b>break</b>;</td></tr>
<tr><th id="630">630</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#564" title='llvm::TargetOpcode::G_FPTRUNC' data-ref="llvm::TargetOpcode::G_FPTRUNC" data-ref-filename="llvm..TargetOpcode..G_FPTRUNC">G_FPTRUNC</a>:</td></tr>
<tr><th id="631">631</th><td>    <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::SPRIdx" title='llvm::Mips::SPRIdx' data-ref="llvm::Mips::SPRIdx" data-ref-filename="llvm..Mips..SPRIdx">SPRIdx</a>],</td></tr>
<tr><th id="632">632</th><td>                                          &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::DPRIdx" title='llvm::Mips::DPRIdx' data-ref="llvm::Mips::DPRIdx" data-ref-filename="llvm..Mips..DPRIdx">DPRIdx</a>]});</td></tr>
<tr><th id="633">633</th><td>    <b>break</b>;</td></tr>
<tr><th id="634">634</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#567" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI" data-ref-filename="llvm..TargetOpcode..G_FPTOSI">G_FPTOSI</a>: {</td></tr>
<tr><th id="635">635</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Op0Size == <var>32</var>) &amp;&amp; <q>"Unsupported integer size"</q>);</td></tr>
<tr><th id="636">636</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="73SizeFP" title='SizeFP' data-type='unsigned int' data-ref="73SizeFP" data-ref-filename="73SizeFP">SizeFP</dfn> = <a class="local col9 ref" href="#59MRI" title='MRI' data-ref="59MRI" data-ref-filename="59MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="637">637</th><td>    <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>(</td></tr>
<tr><th id="638">638</th><td>        {&amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>], <a class="tu ref fn" href="#_ZL14getFprbMappingj" title='getFprbMapping' data-use='c' data-ref="_ZL14getFprbMappingj" data-ref-filename="_ZL14getFprbMappingj">getFprbMapping</a>(<a class="local col3 ref" href="#73SizeFP" title='SizeFP' data-ref="73SizeFP" data-ref-filename="73SizeFP">SizeFP</a>)});</td></tr>
<tr><th id="639">639</th><td>    <b>break</b>;</td></tr>
<tr><th id="640">640</th><td>  }</td></tr>
<tr><th id="641">641</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#573" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP" data-ref-filename="llvm..TargetOpcode..G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="642">642</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MRI.getType(MI.getOperand(<var>1</var>).getReg()).getSizeInBits() == <var>32</var>) &amp;&amp;</td></tr>
<tr><th id="643">643</th><td>           <q>"Unsupported integer size"</q>);</td></tr>
<tr><th id="644">644</th><td>    <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>(</td></tr>
<tr><th id="645">645</th><td>        {<a class="tu ref fn" href="#_ZL14getFprbMappingj" title='getFprbMapping' data-use='c' data-ref="_ZL14getFprbMappingj" data-ref-filename="_ZL14getFprbMappingj">getFprbMapping</a>(<a class="local col7 ref" href="#67Op0Size" title='Op0Size' data-ref="67Op0Size" data-ref-filename="67Op0Size">Op0Size</a>), &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>]});</td></tr>
<tr><th id="646">646</th><td>    <b>break</b>;</td></tr>
<tr><th id="647">647</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#383" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT" data-ref-filename="llvm..TargetOpcode..G_CONSTANT">G_CONSTANT</a>:</td></tr>
<tr><th id="648">648</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#255" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX" data-ref-filename="llvm..TargetOpcode..G_FRAME_INDEX">G_FRAME_INDEX</a>:</td></tr>
<tr><th id="649">649</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#258" title='llvm::TargetOpcode::G_GLOBAL_VALUE' data-ref="llvm::TargetOpcode::G_GLOBAL_VALUE" data-ref-filename="llvm..TargetOpcode..G_GLOBAL_VALUE">G_GLOBAL_VALUE</a>:</td></tr>
<tr><th id="650">650</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#687" title='llvm::TargetOpcode::G_JUMP_TABLE' data-ref="llvm::TargetOpcode::G_JUMP_TABLE" data-ref-filename="llvm..TargetOpcode..G_JUMP_TABLE">G_JUMP_TABLE</a>:</td></tr>
<tr><th id="651">651</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_BRCOND' data-ref="llvm::TargetOpcode::G_BRCOND" data-ref-filename="llvm..TargetOpcode..G_BRCOND">G_BRCOND</a>:</td></tr>
<tr><th id="652">652</th><td>    <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="653">653</th><td>        <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>], <b>nullptr</b>});</td></tr>
<tr><th id="654">654</th><td>    <b>break</b>;</td></tr>
<tr><th id="655">655</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#627" title='llvm::TargetOpcode::G_BRJT' data-ref="llvm::TargetOpcode::G_BRJT" data-ref-filename="llvm..TargetOpcode..G_BRJT">G_BRJT</a>:</td></tr>
<tr><th id="656">656</th><td>    <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="657">657</th><td>        <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>], <b>nullptr</b>,</td></tr>
<tr><th id="658">658</th><td>                            &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>]});</td></tr>
<tr><th id="659">659</th><td>    <b>break</b>;</td></tr>
<tr><th id="660">660</th><td>  <b>case</b> <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#417" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP" data-ref-filename="llvm..TargetOpcode..G_ICMP">G_ICMP</a>:</td></tr>
<tr><th id="661">661</th><td>    <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a> =</td></tr>
<tr><th id="662">662</th><td>        <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE" data-ref-filename="_ZNK4llvm16RegisterBankInfo18getOperandsMappingESt16initializer_listIPKNS0_12ValueMappingEE">getOperandsMapping</a>({&amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>], <b>nullptr</b>,</td></tr>
<tr><th id="663">663</th><td>                            &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>],</td></tr>
<tr><th id="664">664</th><td>                            &amp;<span class="namespace">Mips::</span><a class="ref" href="#llvm::Mips::ValueMappings" title='llvm::Mips::ValueMappings' data-ref="llvm::Mips::ValueMappings" data-ref-filename="llvm..Mips..ValueMappings">ValueMappings</a>[<span class="namespace">Mips::</span><a class="enum" href="#llvm::Mips::GPRIdx" title='llvm::Mips::GPRIdx' data-ref="llvm::Mips::GPRIdx" data-ref-filename="llvm..Mips..GPRIdx">GPRIdx</a>]});</td></tr>
<tr><th id="665">665</th><td>    <b>break</b>;</td></tr>
<tr><th id="666">666</th><td>  <b>default</b>:</td></tr>
<tr><th id="667">667</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</a>();</td></tr>
<tr><th id="668">668</th><td>  }</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>  <b>if</b> (<a class="local col3 ref" href="#63MappingID" title='MappingID' data-ref="63MappingID" data-ref-filename="63MappingID">MappingID</a> == <a class="tu ref" href="#CustomMappingID" title='CustomMappingID' data-use='r' data-ref="CustomMappingID" data-ref-filename="CustomMappingID">CustomMappingID</a>)</td></tr>
<tr><th id="671">671</th><td>    <a class="local col6 ref" href="#56TI" title='TI' data-ref="56TI" data-ref-filename="56TI">TI</a>.<a class="ref fn" href="MipsRegisterBankInfo.h.html#_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17clearTypeInfoDataEPKNS_12MachineInstrE" title='llvm::MipsRegisterBankInfo::TypeInfoForMF::clearTypeInfoData' data-ref="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17clearTypeInfoDataEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm20MipsRegisterBankInfo13TypeInfoForMF17clearTypeInfoDataEPKNS_12MachineInstrE">clearTypeInfoData</a>(&amp;<a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>);</td></tr>
<tr><th id="672">672</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<a class="local col3 ref" href="#63MappingID" title='MappingID' data-ref="63MappingID" data-ref-filename="63MappingID">MappingID</a>, <i>/*Cost=*/</i><var>1</var>, <a class="local col2 ref" href="#62OperandsMapping" title='OperandsMapping' data-ref="62OperandsMapping" data-ref-filename="62OperandsMapping">OperandsMapping</a>,</td></tr>
<tr><th id="673">673</th><td>                               <a class="local col1 ref" href="#61NumOperands" title='NumOperands' data-ref="61NumOperands" data-ref-filename="61NumOperands">NumOperands</a>);</td></tr>
<tr><th id="674">674</th><td>}</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td><b>using</b> <dfn class="typedef" id="InstListTy" title='InstListTy' data-type='GISelWorkList&lt;4&gt;' data-ref="InstListTy" data-ref-filename="InstListTy">InstListTy</dfn> = <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelWorkList.h.html#llvm::GISelWorkList" title='llvm::GISelWorkList' data-ref="llvm::GISelWorkList" data-ref-filename="llvm..GISelWorkList">GISelWorkList</a>&lt;<var>4</var>&gt;;</td></tr>
<tr><th id="677">677</th><td><b>namespace</b> {</td></tr>
<tr><th id="678">678</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::InstManager" title='(anonymous namespace)::InstManager' data-ref="(anonymousnamespace)::InstManager" data-ref-filename="(anonymousnamespace)..InstManager">InstManager</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> {</td></tr>
<tr><th id="679">679</th><td>  <a class="typedef" href="#InstListTy" title='InstListTy' data-type='GISelWorkList&lt;4&gt;' data-ref="InstListTy" data-ref-filename="InstListTy">InstListTy</a> &amp;<dfn class="tu decl field" id="(anonymousnamespace)::InstManager::InstList" title='(anonymous namespace)::InstManager::InstList' data-type='InstListTy &amp;' data-ref="(anonymousnamespace)::InstManager::InstList" data-ref-filename="(anonymousnamespace)..InstManager..InstList">InstList</dfn>;</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><b>public</b>:</td></tr>
<tr><th id="682">682</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_111InstManagerC1ERN4llvm13GISelWorkListILj4EEE" title='(anonymous namespace)::InstManager::InstManager' data-type='void (anonymous namespace)::InstManager::InstManager(InstListTy &amp; Insts)' data-ref="_ZN12_GLOBAL__N_111InstManagerC1ERN4llvm13GISelWorkListILj4EEE" data-ref-filename="_ZN12_GLOBAL__N_111InstManagerC1ERN4llvm13GISelWorkListILj4EEE">InstManager</dfn>(<a class="typedef" href="#InstListTy" title='InstListTy' data-type='GISelWorkList&lt;4&gt;' data-ref="InstListTy" data-ref-filename="InstListTy">InstListTy</a> &amp;<dfn class="local col4 decl" id="74Insts" title='Insts' data-type='InstListTy &amp;' data-ref="74Insts" data-ref-filename="74Insts">Insts</dfn>) : <a class="tu member field" href="#(anonymousnamespace)::InstManager::InstList" title='(anonymous namespace)::InstManager::InstList' data-use='w' data-ref="(anonymousnamespace)::InstManager::InstList" data-ref-filename="(anonymousnamespace)..InstManager..InstList">InstList</a>(<a class="local col4 ref" href="#74Insts" title='Insts' data-ref="74Insts" data-ref-filename="74Insts">Insts</a>) {}</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_111InstManager12createdInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::InstManager::createdInstr' data-type='void (anonymous namespace)::InstManager::createdInstr(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_111InstManager12createdInstrERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_111InstManager12createdInstrERN4llvm12MachineInstrE">createdInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="75MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="75MI" data-ref-filename="75MI">MI</dfn>) override { <a class="tu member field" href="#(anonymousnamespace)::InstManager::InstList" title='(anonymous namespace)::InstManager::InstList' data-use='m' data-ref="(anonymousnamespace)::InstManager::InstList" data-ref-filename="(anonymousnamespace)..InstManager..InstList">InstList</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelWorkList.h.html#_ZN4llvm13GISelWorkList6insertEPNS_12MachineInstrE" title='llvm::GISelWorkList::insert' data-ref="_ZN4llvm13GISelWorkList6insertEPNS_12MachineInstrE" data-ref-filename="_ZN4llvm13GISelWorkList6insertEPNS_12MachineInstrE">insert</a>(&amp;<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>); }</td></tr>
<tr><th id="685">685</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_111InstManager12erasingInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::InstManager::erasingInstr' data-type='void (anonymous namespace)::InstManager::erasingInstr(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_111InstManager12erasingInstrERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_111InstManager12erasingInstrERN4llvm12MachineInstrE">erasingInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="76MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="76MI" data-ref-filename="76MI">MI</dfn>) override {}</td></tr>
<tr><th id="686">686</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_111InstManager13changingInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::InstManager::changingInstr' data-type='void (anonymous namespace)::InstManager::changingInstr(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_111InstManager13changingInstrERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_111InstManager13changingInstrERN4llvm12MachineInstrE">changingInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="77MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="77MI" data-ref-filename="77MI">MI</dfn>) override {}</td></tr>
<tr><th id="687">687</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_111InstManager12changedInstrERN4llvm12MachineInstrE" title='(anonymous namespace)::InstManager::changedInstr' data-type='void (anonymous namespace)::InstManager::changedInstr(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_111InstManager12changedInstrERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_111InstManager12changedInstrERN4llvm12MachineInstrE">changedInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="78MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="78MI" data-ref-filename="78MI">MI</dfn>) override {}</td></tr>
<tr><th id="688">688</th><td>};</td></tr>
<tr><th id="689">689</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><em>void</em> <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm20MipsRegisterBankInfo10setRegBankERNS_12MachineInstrERNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::setRegBank' data-ref="_ZNK4llvm20MipsRegisterBankInfo10setRegBankERNS_12MachineInstrERNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo10setRegBankERNS_12MachineInstrERNS_19MachineRegisterInfoE">setRegBank</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="79MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="79MI" data-ref-filename="79MI">MI</dfn>,</td></tr>
<tr><th id="692">692</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="80MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="80MRI" data-ref-filename="80MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="693">693</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="81Dest" title='Dest' data-type='llvm::Register' data-ref="81Dest" data-ref-filename="81Dest">Dest</dfn> = <a class="local col9 ref" href="#79MI" title='MI' data-ref="79MI" data-ref-filename="79MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="694">694</th><td>  <b>switch</b> (<a class="local col9 ref" href="#79MI" title='MI' data-ref="79MI" data-ref-filename="79MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="695">695</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>:</td></tr>
<tr><th id="696">696</th><td>    <i>// No def operands, skip this instruction.</i></td></tr>
<tr><th id="697">697</th><td>    <b>break</b>;</td></tr>
<tr><th id="698">698</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#383" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT" data-ref-filename="llvm..TargetOpcode..G_CONSTANT">G_CONSTANT</a>:</td></tr>
<tr><th id="699">699</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="700">700</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#423" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT" data-ref-filename="llvm..TargetOpcode..G_SELECT">G_SELECT</a>:</td></tr>
<tr><th id="701">701</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI" data-ref-filename="llvm..TargetOpcode..G_PHI">G_PHI</a>:</td></tr>
<tr><th id="702">702</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#248" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>: {</td></tr>
<tr><th id="703">703</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.getType(Dest) == LLT::scalar(<var>32</var>) &amp;&amp; <q>"Unexpected operand type."</q>);</td></tr>
<tr><th id="704">704</th><td>    <a class="local col0 ref" href="#80MRI" title='MRI' data-ref="80MRI" data-ref-filename="80MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#81Dest" title='Dest' data-ref="81Dest" data-ref-filename="81Dest">Dest</a>, <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEj" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankEj">getRegBank</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterBank.inc.html#llvm::Mips::GPRBRegBankID" title='llvm::Mips::GPRBRegBankID' data-ref="llvm::Mips::GPRBRegBankID" data-ref-filename="llvm..Mips..GPRBRegBankID">GPRBRegBankID</a>));</td></tr>
<tr><th id="705">705</th><td>    <b>break</b>;</td></tr>
<tr><th id="706">706</th><td>  }</td></tr>
<tr><th id="707">707</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#603" title='llvm::TargetOpcode::G_PTR_ADD' data-ref="llvm::TargetOpcode::G_PTR_ADD" data-ref-filename="llvm..TargetOpcode..G_PTR_ADD">G_PTR_ADD</a>: {</td></tr>
<tr><th id="708">708</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.getType(Dest).isPointer() &amp;&amp; <q>"Unexpected operand type."</q>);</td></tr>
<tr><th id="709">709</th><td>    <a class="local col0 ref" href="#80MRI" title='MRI' data-ref="80MRI" data-ref-filename="80MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE" data-ref-filename="_ZN4llvm19MachineRegisterInfo10setRegBankENS_8RegisterERKNS_12RegisterBankE">setRegBank</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#81Dest" title='Dest' data-ref="81Dest" data-ref-filename="81Dest">Dest</a>, <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEj" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEj" data-ref-filename="_ZNK4llvm16RegisterBankInfo10getRegBankEj">getRegBank</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterBank.inc.html#llvm::Mips::GPRBRegBankID" title='llvm::Mips::GPRBRegBankID' data-ref="llvm::Mips::GPRBRegBankID" data-ref-filename="llvm..Mips..GPRBRegBankID">GPRBRegBankID</a>));</td></tr>
<tr><th id="710">710</th><td>    <b>break</b>;</td></tr>
<tr><th id="711">711</th><td>  }</td></tr>
<tr><th id="712">712</th><td>  <b>default</b>:</td></tr>
<tr><th id="713">713</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected opcode."</q>);</td></tr>
<tr><th id="714">714</th><td>  }</td></tr>
<tr><th id="715">715</th><td>}</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="718">718</th><td><dfn class="tu decl def fn" id="_ZL27combineAwayG_UNMERGE_VALUESRN4llvm28LegalizationArtifactCombinerERNS_12MachineInstrERNS_19GISelChangeObserverE" title='combineAwayG_UNMERGE_VALUES' data-type='void combineAwayG_UNMERGE_VALUES(llvm::LegalizationArtifactCombiner &amp; ArtCombiner, llvm::MachineInstr &amp; MI, llvm::GISelChangeObserver &amp; Observer)' data-ref="_ZL27combineAwayG_UNMERGE_VALUESRN4llvm28LegalizationArtifactCombinerERNS_12MachineInstrERNS_19GISelChangeObserverE" data-ref-filename="_ZL27combineAwayG_UNMERGE_VALUESRN4llvm28LegalizationArtifactCombinerERNS_12MachineInstrERNS_19GISelChangeObserverE">combineAwayG_UNMERGE_VALUES</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h.html#llvm::LegalizationArtifactCombiner" title='llvm::LegalizationArtifactCombiner' data-ref="llvm::LegalizationArtifactCombiner" data-ref-filename="llvm..LegalizationArtifactCombiner">LegalizationArtifactCombiner</a> &amp;<dfn class="local col2 decl" id="82ArtCombiner" title='ArtCombiner' data-type='llvm::LegalizationArtifactCombiner &amp;' data-ref="82ArtCombiner" data-ref-filename="82ArtCombiner">ArtCombiner</dfn>,</td></tr>
<tr><th id="719">719</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="83MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="83MI" data-ref-filename="83MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col4 decl" id="84Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="84Observer" data-ref-filename="84Observer">Observer</dfn>) {</td></tr>
<tr><th id="720">720</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="85UpdatedDefs" title='UpdatedDefs' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="85UpdatedDefs" data-ref-filename="85UpdatedDefs">UpdatedDefs</dfn>;</td></tr>
<tr><th id="721">721</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>2</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="86DeadInstrs" title='DeadInstrs' data-type='SmallVector&lt;llvm::MachineInstr *, 2&gt;' data-ref="86DeadInstrs" data-ref-filename="86DeadInstrs">DeadInstrs</dfn>;</td></tr>
<tr><th id="722">722</th><td>  <a class="local col2 ref" href="#82ArtCombiner" title='ArtCombiner' data-ref="82ArtCombiner" data-ref-filename="82ArtCombiner">ArtCombiner</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h.html#_ZN4llvm28LegalizationArtifactCombiner23tryCombineUnmergeValuesERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEERNS_19GISelChangeObserverE" title='llvm::LegalizationArtifactCombiner::tryCombineUnmergeValues' data-ref="_ZN4llvm28LegalizationArtifactCombiner23tryCombineUnmergeValuesERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEERNS_19GISelChangeObserverE" data-ref-filename="_ZN4llvm28LegalizationArtifactCombiner23tryCombineUnmergeValuesERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEERNS_19GISelChangeObserverE">tryCombineUnmergeValues</a>(<span class='refarg'><a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a></span>, <span class='refarg'><a class="local col6 ref" href="#86DeadInstrs" title='DeadInstrs' data-ref="86DeadInstrs" data-ref-filename="86DeadInstrs">DeadInstrs</a></span>, <span class='refarg'><a class="local col5 ref" href="#85UpdatedDefs" title='UpdatedDefs' data-ref="85UpdatedDefs" data-ref-filename="85UpdatedDefs">UpdatedDefs</a></span>, <span class='refarg'><a class="local col4 ref" href="#84Observer" title='Observer' data-ref="84Observer" data-ref-filename="84Observer">Observer</a></span>);</td></tr>
<tr><th id="723">723</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="87DeadMI" title='DeadMI' data-type='llvm::MachineInstr *' data-ref="87DeadMI" data-ref-filename="87DeadMI">DeadMI</dfn> : <a class="local col6 ref" href="#86DeadInstrs" title='DeadInstrs' data-ref="86DeadInstrs" data-ref-filename="86DeadInstrs">DeadInstrs</a>)</td></tr>
<tr><th id="724">724</th><td>    <a class="local col7 ref" href="#87DeadMI" title='DeadMI' data-ref="87DeadMI" data-ref-filename="87DeadMI">DeadMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="725">725</th><td>}</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><em>void</em> <a class="type" href="MipsRegisterBankInfo.h.html#llvm::MipsRegisterBankInfo" title='llvm::MipsRegisterBankInfo' data-ref="llvm::MipsRegisterBankInfo" data-ref-filename="llvm..MipsRegisterBankInfo">MipsRegisterBankInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm20MipsRegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::MipsRegisterBankInfo::applyMappingImpl' data-ref="_ZNK4llvm20MipsRegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE">applyMappingImpl</dfn>(</td></tr>
<tr><th id="728">728</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper" data-ref-filename="llvm..RegisterBankInfo..OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col8 decl" id="88OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="88OpdMapper" data-ref-filename="88OpdMapper">OpdMapper</dfn>) <em>const</em> {</td></tr>
<tr><th id="729">729</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="89MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="89MI" data-ref-filename="89MI">MI</dfn> = <a class="local col8 ref" href="#88OpdMapper" title='OpdMapper' data-ref="88OpdMapper" data-ref-filename="88OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv">getMI</a>();</td></tr>
<tr><th id="730">730</th><td>  <a class="typedef" href="#InstListTy" title='InstListTy' data-type='GISelWorkList&lt;4&gt;' data-ref="InstListTy" data-ref-filename="InstListTy">InstListTy</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/GISelWorkList.h.html#_ZN4llvm13GISelWorkListC1Ev" title='llvm::GISelWorkList::GISelWorkList&lt;N&gt;' data-ref="_ZN4llvm13GISelWorkListC1Ev" data-ref-filename="_ZN4llvm13GISelWorkListC1Ev"></a><dfn class="local col0 decl" id="90NewInstrs" title='NewInstrs' data-type='InstListTy' data-ref="90NewInstrs" data-ref-filename="90NewInstrs">NewInstrs</dfn>;</td></tr>
<tr><th id="731">731</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="91MF" title='MF' data-type='llvm::MachineFunction *' data-ref="91MF" data-ref-filename="91MF">MF</dfn> = <a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI" data-ref-filename="89MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="732">732</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="92MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="92MRI" data-ref-filename="92MRI">MRI</dfn> = <a class="local col8 ref" href="#88OpdMapper" title='OpdMapper' data-ref="88OpdMapper" data-ref-filename="88OpdMapper">OpdMapper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMRI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv" data-ref-filename="_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="733">733</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizerInfo" title='llvm::LegalizerInfo' data-ref="llvm::LegalizerInfo" data-ref-filename="llvm..LegalizerInfo">LegalizerInfo</a> &amp;<dfn class="local col3 decl" id="93LegInfo" title='LegInfo' data-type='const llvm::LegalizerInfo &amp;' data-ref="93LegInfo" data-ref-filename="93LegInfo">LegInfo</dfn> = *<a class="local col1 ref" href="#91MF" title='MF' data-ref="91MF" data-ref-filename="91MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo16getLegalizerInfoEv" title='llvm::TargetSubtargetInfo::getLegalizerInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo16getLegalizerInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo16getLegalizerInfoEv">getLegalizerInfo</a>();</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>  <a class="tu type" href="#(anonymousnamespace)::InstManager" title='(anonymous namespace)::InstManager' data-ref="(anonymousnamespace)::InstManager" data-ref-filename="(anonymousnamespace)..InstManager">InstManager</a> <dfn class="local col4 decl" id="94NewInstrObserver" title='NewInstrObserver' data-type='(anonymous namespace)::InstManager' data-ref="94NewInstrObserver" data-ref-filename="94NewInstrObserver">NewInstrObserver</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_111InstManagerC1ERN4llvm13GISelWorkListILj4EEE" title='(anonymous namespace)::InstManager::InstManager' data-use='c' data-ref="_ZN12_GLOBAL__N_111InstManagerC1ERN4llvm13GISelWorkListILj4EEE" data-ref-filename="_ZN12_GLOBAL__N_111InstManagerC1ERN4llvm13GISelWorkListILj4EEE">(</a><a class="local col0 ref" href="#90NewInstrs" title='NewInstrs' data-ref="90NewInstrs" data-ref-filename="90NewInstrs">NewInstrs</a>);</td></tr>
<tr><th id="736">736</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col5 decl" id="95B" title='B' data-type='llvm::MachineIRBuilder' data-ref="95B" data-ref-filename="95B">B</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrERNS_19GISelChangeObserverE">(</a><a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI" data-ref-filename="89MI">MI</a>, <a class="local col4 ref" href="#94NewInstrObserver" title='NewInstrObserver' data-ref="94NewInstrObserver" data-ref-filename="94NewInstrObserver">NewInstrObserver</a>);</td></tr>
<tr><th id="737">737</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> <dfn class="local col6 decl" id="96Helper" title='Helper' data-type='llvm::LegalizerHelper' data-ref="96Helper" data-ref-filename="96Helper">Helper</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" title='llvm::LegalizerHelper::LegalizerHelper' data-ref="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" data-ref-filename="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE">(</a>*<a class="local col1 ref" href="#91MF" title='MF' data-ref="91MF" data-ref-filename="91MF">MF</a>, <a class="local col4 ref" href="#94NewInstrObserver" title='NewInstrObserver' data-ref="94NewInstrObserver" data-ref-filename="94NewInstrObserver">NewInstrObserver</a>, <a class="local col5 ref" href="#95B" title='B' data-ref="95B" data-ref-filename="95B">B</a>);</td></tr>
<tr><th id="738">738</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h.html#llvm::LegalizationArtifactCombiner" title='llvm::LegalizationArtifactCombiner' data-ref="llvm::LegalizationArtifactCombiner" data-ref-filename="llvm..LegalizationArtifactCombiner">LegalizationArtifactCombiner</a> <dfn class="local col7 decl" id="97ArtCombiner" title='ArtCombiner' data-type='llvm::LegalizationArtifactCombiner' data-ref="97ArtCombiner" data-ref-filename="97ArtCombiner">ArtCombiner</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h.html#_ZN4llvm28LegalizationArtifactCombinerC1ERNS_16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_13LegalizerInfoE" title='llvm::LegalizationArtifactCombiner::LegalizationArtifactCombiner' data-ref="_ZN4llvm28LegalizationArtifactCombinerC1ERNS_16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_13LegalizerInfoE" data-ref-filename="_ZN4llvm28LegalizationArtifactCombinerC1ERNS_16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_13LegalizerInfoE">(</a><a class="local col5 ref" href="#95B" title='B' data-ref="95B" data-ref-filename="95B">B</a>, <a class="local col1 ref" href="#91MF" title='MF' data-ref="91MF" data-ref-filename="91MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>(), <a class="local col3 ref" href="#93LegInfo" title='LegInfo' data-ref="93LegInfo" data-ref-filename="93LegInfo">LegInfo</a>);</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>  <b>switch</b> (<a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI" data-ref-filename="89MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="741">741</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="742">742</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>:</td></tr>
<tr><th id="743">743</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI" data-ref-filename="llvm..TargetOpcode..G_PHI">G_PHI</a>:</td></tr>
<tr><th id="744">744</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#423" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT" data-ref-filename="llvm..TargetOpcode..G_SELECT">G_SELECT</a>:</td></tr>
<tr><th id="745">745</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#248" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>: {</td></tr>
<tr><th id="746">746</th><td>    <a class="local col6 ref" href="#96Helper" title='Helper' data-ref="96Helper" data-ref-filename="96Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE" title='llvm::LegalizerHelper::narrowScalar' data-ref="_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE">narrowScalar</a>(<span class='refarg'><a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI" data-ref-filename="89MI">MI</a></span>, <var>0</var>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>));</td></tr>
<tr><th id="747">747</th><td>    <i>// Handle new instructions.</i></td></tr>
<tr><th id="748">748</th><td>    <b>while</b> (!<a class="local col0 ref" href="#90NewInstrs" title='NewInstrs' data-ref="90NewInstrs" data-ref-filename="90NewInstrs">NewInstrs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelWorkList.h.html#_ZNK4llvm13GISelWorkList5emptyEv" title='llvm::GISelWorkList::empty' data-ref="_ZNK4llvm13GISelWorkList5emptyEv" data-ref-filename="_ZNK4llvm13GISelWorkList5emptyEv">empty</a>()) {</td></tr>
<tr><th id="749">749</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="98NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="98NewMI" data-ref-filename="98NewMI">NewMI</dfn> = <a class="local col0 ref" href="#90NewInstrs" title='NewInstrs' data-ref="90NewInstrs" data-ref-filename="90NewInstrs">NewInstrs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelWorkList.h.html#_ZN4llvm13GISelWorkList12pop_back_valEv" title='llvm::GISelWorkList::pop_back_val' data-ref="_ZN4llvm13GISelWorkList12pop_back_valEv" data-ref-filename="_ZN4llvm13GISelWorkList12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="750">750</th><td>      <i>// This is new G_UNMERGE that was created during narrowScalar and will</i></td></tr>
<tr><th id="751">751</th><td><i>      // not be considered for regbank selection. RegBankSelect for mips</i></td></tr>
<tr><th id="752">752</th><td><i>      // visits/makes corresponding G_MERGE first. Combine them here.</i></td></tr>
<tr><th id="753">753</th><td>      <b>if</b> (<a class="local col8 ref" href="#98NewMI" title='NewMI' data-ref="98NewMI" data-ref-filename="98NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#264" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>)</td></tr>
<tr><th id="754">754</th><td>        <a class="tu ref fn" href="#_ZL27combineAwayG_UNMERGE_VALUESRN4llvm28LegalizationArtifactCombinerERNS_12MachineInstrERNS_19GISelChangeObserverE" title='combineAwayG_UNMERGE_VALUES' data-use='c' data-ref="_ZL27combineAwayG_UNMERGE_VALUESRN4llvm28LegalizationArtifactCombinerERNS_12MachineInstrERNS_19GISelChangeObserverE" data-ref-filename="_ZL27combineAwayG_UNMERGE_VALUESRN4llvm28LegalizationArtifactCombinerERNS_12MachineInstrERNS_19GISelChangeObserverE">combineAwayG_UNMERGE_VALUES</a>(<span class='refarg'><a class="local col7 ref" href="#97ArtCombiner" title='ArtCombiner' data-ref="97ArtCombiner" data-ref-filename="97ArtCombiner">ArtCombiner</a></span>, <span class='refarg'>*<a class="local col8 ref" href="#98NewMI" title='NewMI' data-ref="98NewMI" data-ref-filename="98NewMI">NewMI</a></span>, <span class='refarg'><a class="local col4 ref" href="#94NewInstrObserver" title='NewInstrObserver' data-ref="94NewInstrObserver" data-ref-filename="94NewInstrObserver">NewInstrObserver</a></span>);</td></tr>
<tr><th id="755">755</th><td>      <i>// This G_MERGE will be combined away when its corresponding G_UNMERGE</i></td></tr>
<tr><th id="756">756</th><td><i>      // gets regBankSelected.</i></td></tr>
<tr><th id="757">757</th><td>      <b>else</b> <b>if</b> (<a class="local col8 ref" href="#98NewMI" title='NewMI' data-ref="98NewMI" data-ref-filename="98NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#272" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_MERGE_VALUES">G_MERGE_VALUES</a>)</td></tr>
<tr><th id="758">758</th><td>        <b>continue</b>;</td></tr>
<tr><th id="759">759</th><td>      <b>else</b></td></tr>
<tr><th id="760">760</th><td>        <i>// Manually set register banks for def operands to 32 bit gprb.</i></td></tr>
<tr><th id="761">761</th><td>        <a class="member fn" href="#_ZNK4llvm20MipsRegisterBankInfo10setRegBankERNS_12MachineInstrERNS_19MachineRegisterInfoE" title='llvm::MipsRegisterBankInfo::setRegBank' data-ref="_ZNK4llvm20MipsRegisterBankInfo10setRegBankERNS_12MachineInstrERNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm20MipsRegisterBankInfo10setRegBankERNS_12MachineInstrERNS_19MachineRegisterInfoE">setRegBank</a>(<span class='refarg'>*<a class="local col8 ref" href="#98NewMI" title='NewMI' data-ref="98NewMI" data-ref-filename="98NewMI">NewMI</a></span>, <span class='refarg'><a class="local col2 ref" href="#92MRI" title='MRI' data-ref="92MRI" data-ref-filename="92MRI">MRI</a></span>);</td></tr>
<tr><th id="762">762</th><td>    }</td></tr>
<tr><th id="763">763</th><td>    <b>return</b>;</td></tr>
<tr><th id="764">764</th><td>  }</td></tr>
<tr><th id="765">765</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#264" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>:</td></tr>
<tr><th id="766">766</th><td>    <a class="tu ref fn" href="#_ZL27combineAwayG_UNMERGE_VALUESRN4llvm28LegalizationArtifactCombinerERNS_12MachineInstrERNS_19GISelChangeObserverE" title='combineAwayG_UNMERGE_VALUES' data-use='c' data-ref="_ZL27combineAwayG_UNMERGE_VALUESRN4llvm28LegalizationArtifactCombinerERNS_12MachineInstrERNS_19GISelChangeObserverE" data-ref-filename="_ZL27combineAwayG_UNMERGE_VALUESRN4llvm28LegalizationArtifactCombinerERNS_12MachineInstrERNS_19GISelChangeObserverE">combineAwayG_UNMERGE_VALUES</a>(<span class='refarg'><a class="local col7 ref" href="#97ArtCombiner" title='ArtCombiner' data-ref="97ArtCombiner" data-ref-filename="97ArtCombiner">ArtCombiner</a></span>, <span class='refarg'><a class="local col9 ref" href="#89MI" title='MI' data-ref="89MI" data-ref-filename="89MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#94NewInstrObserver" title='NewInstrObserver' data-ref="94NewInstrObserver" data-ref-filename="94NewInstrObserver">NewInstrObserver</a></span>);</td></tr>
<tr><th id="767">767</th><td>    <b>return</b>;</td></tr>
<tr><th id="768">768</th><td>  <b>default</b>:</td></tr>
<tr><th id="769">769</th><td>    <b>break</b>;</td></tr>
<tr><th id="770">770</th><td>  }</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" data-ref-filename="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</a>(<a class="local col8 ref" href="#88OpdMapper" title='OpdMapper' data-ref="88OpdMapper" data-ref-filename="88OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="773">773</th><td>}</td></tr>
<tr><th id="774">774</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>