<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="lab_07_tb_processor_system_behav.wdb" id="1">
         <top_modules>
            <top_module name="alu_opcodes_pkg" />
            <top_module name="csr_pkg" />
            <top_module name="decoder_pkg" />
            <top_module name="glbl" />
            <top_module name="lab_07_tb_processor_system" />
            <top_module name="memory_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="2075000fs"></ZoomStartTime>
      <ZoomEndTime time="2410501fs"></ZoomEndTime>
      <Cursor1Time time="1999657fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="182"></NameColumnWidth>
      <ValueColumnWidth column_width="84"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="12" />
   <wvobject type="logic" fp_name="/lab_07_tb_processor_system/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/lab_07_tb_processor_system/rst">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/lab_07_tb_processor_system/DUT/im_read_data">
      <obj_property name="ElementShortName">im_read_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">im_read_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/lab_07_tb_processor_system/DUT/core/i_dcd/illegal_instr_o">
      <obj_property name="ElementShortName">illegal_instr_o</obj_property>
      <obj_property name="ObjectShortName">illegal_instr_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/lab_07_tb_processor_system/DUT/core/i_rf/rf_mem[4]">
      <obj_property name="ElementShortName">[4][31:0]</obj_property>
      <obj_property name="ObjectShortName">[4][31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/lab_07_tb_processor_system/DUT/i_dm/clk_i">
      <obj_property name="ElementShortName">clk_i</obj_property>
      <obj_property name="ObjectShortName">clk_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/lab_07_tb_processor_system/DUT/i_dm/mem_req_i">
      <obj_property name="ElementShortName">mem_req_i</obj_property>
      <obj_property name="ObjectShortName">mem_req_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/lab_07_tb_processor_system/DUT/i_dm/write_enable_i">
      <obj_property name="ElementShortName">write_enable_i</obj_property>
      <obj_property name="ObjectShortName">write_enable_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/lab_07_tb_processor_system/DUT/i_dm/byte_enable_i">
      <obj_property name="ElementShortName">byte_enable_i[3:0]</obj_property>
      <obj_property name="ObjectShortName">byte_enable_i[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/lab_07_tb_processor_system/DUT/i_dm/addr_i">
      <obj_property name="ElementShortName">addr_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr_i[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/lab_07_tb_processor_system/DUT/i_dm/write_data_i">
      <obj_property name="ElementShortName">write_data_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_data_i[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/lab_07_tb_processor_system/DUT/i_dm/read_data_o">
      <obj_property name="ElementShortName">read_data_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data_o[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
