{
  "design": {
    "design_info": {
      "boundary_crc": "0x27EF3E1B5070D9E7",
      "device": "xc7z010clg400-1",
      "name": "Proyecto_1_sep",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "Math_0": "",
      "RAM_FREC_0": "",
      "SINE_RAM_0": "",
      "Sel_frec_0": "",
      "Sel_funcion_0": "",
      "axi_traffic_gen_0": "",
      "axi_traffic_gen_1": "",
      "axi_traffic_gen_2": "",
      "clk_wiz": "",
      "generador_f_0": "",
      "ila_0": "",
      "rst_clk_100M": "",
      "vio_0": "",
      "axi_smc_1": "",
      "axi_traffic_gen_2_axi_periph": {
        "s00_couplers": {}
      },
      "axi_smc": "",
      "ila_1": "",
      "ila_2": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Proyecto_1_sep_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "btn": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "sel": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Proyecto_1_sep_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      }
    },
    "components": {
      "Math_0": {
        "vlnv": "xilinx.com:user:Math:1.4",
        "xci_name": "Proyecto_1_sep_Math_0_0"
      },
      "RAM_FREC_0": {
        "vlnv": "xilinx.com:user:RAM_FREC:3.0",
        "xci_name": "Proyecto_1_sep_RAM_FREC_0_0"
      },
      "SINE_RAM_0": {
        "vlnv": "xilinx.com:user:SINE_RAM:3",
        "xci_name": "Proyecto_1_sep_SINE_RAM_0_0"
      },
      "Sel_frec_0": {
        "vlnv": "xilinx.com:user:Sel_frec:1.0",
        "xci_name": "Proyecto_1_sep_Sel_frec_0_0"
      },
      "Sel_funcion_0": {
        "vlnv": "xilinx.com:user:Sel_funcion:1.4",
        "xci_name": "Proyecto_1_sep_Sel_funcion_0_0"
      },
      "axi_traffic_gen_0": {
        "vlnv": "xilinx.com:ip:axi_traffic_gen:3.0",
        "xci_name": "Proyecto_1_sep_axi_traffic_gen_0_0",
        "parameters": {
          "C_ATG_MIF_DATA_DEPTH": {
            "value": "256"
          },
          "C_ATG_MODE": {
            "value": "AXI4-Lite"
          },
          "C_ATG_SYSINIT_MODES": {
            "value": "System_Test"
          },
          "C_ATG_SYSTEM_CMD_MAX_RETRY": {
            "value": "2147483647"
          },
          "C_ATG_SYSTEM_INIT_ADDR_MIF": {
            "value": "../../../../../../../Extras/coe adv/addr_adv.coe"
          },
          "C_ATG_SYSTEM_INIT_CTRL_MIF": {
            "value": "../../../../../../../Extras/coe adv/ctrl_adv.coe"
          },
          "C_ATG_SYSTEM_INIT_DATA_MIF": {
            "value": "../../../../../../../Extras/coe adv/data_adv.coe"
          },
          "C_ATG_SYSTEM_INIT_MASK_MIF": {
            "value": "../../../../../../../Extras/coe adv/mask_adv.coe"
          }
        },
        "addressing": {
          "address_spaces": {
            "Reg1": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI_LITE_CH1": {
              "mode": "Master",
              "address_space_ref": "Reg1",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              },
              "master_id": "0",
              "parameters": {
                "master_id": {
                  "value": "0"
                }
              }
            }
          }
        }
      },
      "axi_traffic_gen_1": {
        "vlnv": "xilinx.com:ip:axi_traffic_gen:3.0",
        "xci_name": "Proyecto_1_sep_axi_traffic_gen_1_0",
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "S_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S_AXI"
            },
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              },
              "master_id": "1",
              "parameters": {
                "master_id": {
                  "value": "1"
                }
              }
            }
          }
        }
      },
      "axi_traffic_gen_2": {
        "vlnv": "xilinx.com:ip:axi_traffic_gen:3.0",
        "xci_name": "Proyecto_1_sep_axi_traffic_gen_2_0",
        "parameters": {
          "C_ATG_MODE": {
            "value": "AXI4-Lite"
          },
          "C_ATG_SYSINIT_MODES": {
            "value": "System_Test"
          },
          "C_ATG_SYSTEM_CMD_MAX_RETRY": {
            "value": "2147483647"
          },
          "C_ATG_SYSTEM_INIT_ADDR_MIF": {
            "value": "../../../../../../../Extras/coe lite/addr_sin.coe"
          },
          "C_ATG_SYSTEM_INIT_CTRL_MIF": {
            "value": "../../../../../../../Extras/coe lite/ctrl_sin.coe"
          },
          "C_ATG_SYSTEM_INIT_DATA_MIF": {
            "value": "../../../../../../../Extras/coe lite/data_sin.coe"
          },
          "C_ATG_SYSTEM_INIT_MASK_MIF": {
            "value": "../../../../../../../Extras/coe lite/mask_sin.coe"
          }
        },
        "addressing": {
          "address_spaces": {
            "Reg1": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI_LITE_CH1": {
              "mode": "Master",
              "address_space_ref": "Reg1",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "Proyecto_1_sep_clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "124.615"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "generador_f_0": {
        "vlnv": "xilinx.com:user:generador_f:1.0",
        "xci_name": "Proyecto_1_sep_generador_f_0_0"
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "Proyecto_1_sep_ila_0_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "7"
          },
          "C_PROBE0_WIDTH": {
            "value": "8"
          },
          "C_PROBE1_WIDTH": {
            "value": "8"
          },
          "C_PROBE2_WIDTH": {
            "value": "8"
          },
          "C_PROBE3_WIDTH": {
            "value": "8"
          },
          "C_PROBE4_WIDTH": {
            "value": "8"
          },
          "C_PROBE5_WIDTH": {
            "value": "8"
          },
          "C_PROBE6_WIDTH": {
            "value": "16"
          }
        }
      },
      "rst_clk_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "Proyecto_1_sep_rst_clk_100M_0"
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "Proyecto_1_sep_vio_0_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          },
          "C_NUM_PROBE_OUT": {
            "value": "3"
          },
          "C_PROBE_IN0_WIDTH": {
            "value": "8"
          },
          "C_PROBE_IN2_WIDTH": {
            "value": "8"
          },
          "C_PROBE_OUT0_WIDTH": {
            "value": "8"
          },
          "C_PROBE_OUT2_WIDTH": {
            "value": "8"
          }
        }
      },
      "axi_smc_1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "Proyecto_1_sep_axi_smc_1_3",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "7"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "7"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "7"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "7"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        },
        "addressing": {
          "interface_ports": {
            "S00_AXI": {
              "mode": "Slave",
              "bridges": [
                "M00_AXI"
              ]
            }
          }
        }
      },
      "axi_traffic_gen_2_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "Proyecto_1_sep_axi_traffic_gen_2_axi_periph_1",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_traffic_gen_2_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_traffic_gen_2_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_traffic_gen_2_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_traffic_gen_2_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "Proyecto_1_sep_axi_smc_5",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ],
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        },
        "addressing": {
          "interface_ports": {
            "S00_AXI": {
              "mode": "Slave",
              "bridges": [
                "M00_AXI"
              ]
            }
          }
        }
      },
      "ila_1": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "Proyecto_1_sep_ila_1_0",
        "parameters": {
          "ALL_PROBE_SAME_MU": {
            "value": "true"
          },
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "1"
          },
          "C_PROBE0_MU_CNT": {
            "value": "1"
          },
          "C_PROBE10_MU_CNT": {
            "value": "1"
          },
          "C_PROBE11_MU_CNT": {
            "value": "1"
          },
          "C_PROBE12_MU_CNT": {
            "value": "1"
          },
          "C_PROBE13_MU_CNT": {
            "value": "1"
          },
          "C_PROBE14_MU_CNT": {
            "value": "1"
          },
          "C_PROBE15_MU_CNT": {
            "value": "1"
          },
          "C_PROBE16_MU_CNT": {
            "value": "1"
          },
          "C_PROBE17_MU_CNT": {
            "value": "1"
          },
          "C_PROBE18_MU_CNT": {
            "value": "1"
          },
          "C_PROBE19_MU_CNT": {
            "value": "1"
          },
          "C_PROBE1_MU_CNT": {
            "value": "1"
          },
          "C_PROBE20_MU_CNT": {
            "value": "1"
          },
          "C_PROBE21_MU_CNT": {
            "value": "1"
          },
          "C_PROBE22_MU_CNT": {
            "value": "1"
          },
          "C_PROBE23_MU_CNT": {
            "value": "1"
          },
          "C_PROBE24_MU_CNT": {
            "value": "1"
          },
          "C_PROBE25_MU_CNT": {
            "value": "1"
          },
          "C_PROBE26_MU_CNT": {
            "value": "1"
          },
          "C_PROBE27_MU_CNT": {
            "value": "1"
          },
          "C_PROBE28_MU_CNT": {
            "value": "1"
          },
          "C_PROBE29_MU_CNT": {
            "value": "1"
          },
          "C_PROBE2_MU_CNT": {
            "value": "1"
          },
          "C_PROBE30_MU_CNT": {
            "value": "1"
          },
          "C_PROBE31_MU_CNT": {
            "value": "1"
          },
          "C_PROBE32_MU_CNT": {
            "value": "1"
          },
          "C_PROBE33_MU_CNT": {
            "value": "1"
          },
          "C_PROBE34_MU_CNT": {
            "value": "1"
          },
          "C_PROBE35_MU_CNT": {
            "value": "1"
          },
          "C_PROBE36_MU_CNT": {
            "value": "1"
          },
          "C_PROBE37_MU_CNT": {
            "value": "1"
          },
          "C_PROBE38_MU_CNT": {
            "value": "1"
          },
          "C_PROBE39_MU_CNT": {
            "value": "1"
          },
          "C_PROBE3_MU_CNT": {
            "value": "1"
          },
          "C_PROBE40_MU_CNT": {
            "value": "1"
          },
          "C_PROBE41_MU_CNT": {
            "value": "1"
          },
          "C_PROBE42_MU_CNT": {
            "value": "1"
          },
          "C_PROBE43_MU_CNT": {
            "value": "1"
          },
          "C_PROBE4_MU_CNT": {
            "value": "1"
          },
          "C_PROBE5_MU_CNT": {
            "value": "1"
          },
          "C_PROBE6_MU_CNT": {
            "value": "1"
          },
          "C_PROBE7_MU_CNT": {
            "value": "1"
          },
          "C_PROBE8_MU_CNT": {
            "value": "1"
          },
          "C_PROBE9_MU_CNT": {
            "value": "1"
          }
        }
      },
      "ila_2": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "Proyecto_1_sep_ila_1_1",
        "parameters": {
          "ALL_PROBE_SAME_MU": {
            "value": "true"
          },
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "1"
          },
          "C_PROBE0_MU_CNT": {
            "value": "1"
          },
          "C_PROBE10_MU_CNT": {
            "value": "1"
          },
          "C_PROBE11_MU_CNT": {
            "value": "1"
          },
          "C_PROBE12_MU_CNT": {
            "value": "1"
          },
          "C_PROBE13_MU_CNT": {
            "value": "1"
          },
          "C_PROBE14_MU_CNT": {
            "value": "1"
          },
          "C_PROBE15_MU_CNT": {
            "value": "1"
          },
          "C_PROBE16_MU_CNT": {
            "value": "1"
          },
          "C_PROBE17_MU_CNT": {
            "value": "1"
          },
          "C_PROBE18_MU_CNT": {
            "value": "1"
          },
          "C_PROBE19_MU_CNT": {
            "value": "1"
          },
          "C_PROBE1_MU_CNT": {
            "value": "1"
          },
          "C_PROBE20_MU_CNT": {
            "value": "1"
          },
          "C_PROBE21_MU_CNT": {
            "value": "1"
          },
          "C_PROBE22_MU_CNT": {
            "value": "1"
          },
          "C_PROBE23_MU_CNT": {
            "value": "1"
          },
          "C_PROBE24_MU_CNT": {
            "value": "1"
          },
          "C_PROBE25_MU_CNT": {
            "value": "1"
          },
          "C_PROBE26_MU_CNT": {
            "value": "1"
          },
          "C_PROBE27_MU_CNT": {
            "value": "1"
          },
          "C_PROBE28_MU_CNT": {
            "value": "1"
          },
          "C_PROBE29_MU_CNT": {
            "value": "1"
          },
          "C_PROBE2_MU_CNT": {
            "value": "1"
          },
          "C_PROBE30_MU_CNT": {
            "value": "1"
          },
          "C_PROBE31_MU_CNT": {
            "value": "1"
          },
          "C_PROBE32_MU_CNT": {
            "value": "1"
          },
          "C_PROBE33_MU_CNT": {
            "value": "1"
          },
          "C_PROBE34_MU_CNT": {
            "value": "1"
          },
          "C_PROBE35_MU_CNT": {
            "value": "1"
          },
          "C_PROBE36_MU_CNT": {
            "value": "1"
          },
          "C_PROBE37_MU_CNT": {
            "value": "1"
          },
          "C_PROBE38_MU_CNT": {
            "value": "1"
          },
          "C_PROBE39_MU_CNT": {
            "value": "1"
          },
          "C_PROBE3_MU_CNT": {
            "value": "1"
          },
          "C_PROBE40_MU_CNT": {
            "value": "1"
          },
          "C_PROBE41_MU_CNT": {
            "value": "1"
          },
          "C_PROBE42_MU_CNT": {
            "value": "1"
          },
          "C_PROBE43_MU_CNT": {
            "value": "1"
          },
          "C_PROBE4_MU_CNT": {
            "value": "1"
          },
          "C_PROBE5_MU_CNT": {
            "value": "1"
          },
          "C_PROBE6_MU_CNT": {
            "value": "1"
          },
          "C_PROBE7_MU_CNT": {
            "value": "1"
          },
          "C_PROBE8_MU_CNT": {
            "value": "1"
          },
          "C_PROBE9_MU_CNT": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "axi_traffic_gen_2_M_AXI_LITE_CH1": {
        "interface_ports": [
          "axi_traffic_gen_2/M_AXI_LITE_CH1",
          "axi_traffic_gen_2_axi_periph/S00_AXI"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "axi_traffic_gen_1/S_AXI"
        ]
      },
      "axi_traffic_gen_0_M_AXI_LITE_CH1": {
        "interface_ports": [
          "axi_traffic_gen_0/M_AXI_LITE_CH1",
          "axi_smc/S00_AXI"
        ]
      },
      "axi_smc_1_M00_AXI": {
        "interface_ports": [
          "axi_smc_1/M00_AXI",
          "RAM_FREC_0/S00_AXI",
          "ila_1/SLOT_0_AXI"
        ]
      },
      "axi_traffic_gen_2_axi_periph_M00_AXI": {
        "interface_ports": [
          "axi_traffic_gen_2_axi_periph/M00_AXI",
          "SINE_RAM_0/S00_AXI",
          "ila_2/SLOT_0_AXI"
        ]
      },
      "axi_traffic_gen_1_M_AXI": {
        "interface_ports": [
          "axi_traffic_gen_1/M_AXI",
          "axi_smc_1/S00_AXI"
        ]
      }
    },
    "nets": {
      "Sel_frec_0_clk_div": {
        "ports": [
          "Sel_frec_0/clk_div",
          "Math_0/clk_div",
          "Sel_funcion_0/clk_div",
          "generador_f_0/clk_div"
        ]
      },
      "Dientes_de_sierra_0_sierra": {
        "ports": [
          "generador_f_0/sierra_o",
          "SINE_RAM_0/counter",
          "Sel_funcion_0/sierra",
          "ila_0/probe3"
        ]
      },
      "RAM_test_0_seno": {
        "ports": [
          "SINE_RAM_0/seno",
          "Sel_funcion_0/seno",
          "ila_0/probe0"
        ]
      },
      "comp_cuadrada_0_cuadrada": {
        "ports": [
          "generador_f_0/cuadrada_o",
          "Sel_funcion_0/cuadrada",
          "ila_0/probe1"
        ]
      },
      "Triangular_0_triangulada": {
        "ports": [
          "generador_f_0/triangulada_o",
          "Sel_funcion_0/triangulada",
          "ila_0/probe2"
        ]
      },
      "btn_0_1": {
        "ports": [
          "btn",
          "Sel_funcion_0/btn"
        ]
      },
      "Sel_funcion_0_funcion_a": {
        "ports": [
          "Sel_funcion_0/funcion_a",
          "Math_0/funcion_a",
          "ila_0/probe4"
        ]
      },
      "Sel_funcion_0_funcion_b": {
        "ports": [
          "Sel_funcion_0/funcion_b",
          "Math_0/funcion_b",
          "ila_0/probe5"
        ]
      },
      "vio_0_probe_out2": {
        "ports": [
          "vio_0/probe_out2",
          "Math_0/cte"
        ]
      },
      "sel_0_1": {
        "ports": [
          "sel",
          "Math_0/sel"
        ]
      },
      "Math_0_f_out": {
        "ports": [
          "Math_0/f_out",
          "ila_0/probe6"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "generador_f_0/referencia"
        ]
      },
      "RAM_FREC_0_divisor": {
        "ports": [
          "RAM_FREC_0/divisor",
          "Sel_frec_0/sw"
        ]
      },
      "rst_clk_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_100M/peripheral_aresetn",
          "RAM_FREC_0/s00_axi_aresetn",
          "SINE_RAM_0/s00_axi_aresetn",
          "axi_traffic_gen_0/s_axi_aresetn",
          "axi_traffic_gen_1/s_axi_aresetn",
          "axi_traffic_gen_2/s_axi_aresetn",
          "axi_smc_1/aresetn",
          "axi_traffic_gen_2_axi_periph/S00_ARESETN",
          "axi_traffic_gen_2_axi_periph/M00_ARESETN",
          "axi_traffic_gen_2_axi_periph/ARESETN",
          "axi_smc/aresetn"
        ]
      },
      "vio_0_probe_out1": {
        "ports": [
          "vio_0/probe_out1",
          "Sel_funcion_0/reset",
          "clk_wiz/reset",
          "rst_clk_100M/ext_reset_in"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "axi_traffic_gen_0/s_axi_aclk",
          "axi_smc/aclk",
          "axi_traffic_gen_1/s_axi_aclk",
          "axi_smc_1/aclk",
          "axi_traffic_gen_2/s_axi_aclk",
          "axi_traffic_gen_2_axi_periph/S00_ACLK",
          "axi_traffic_gen_2_axi_periph/ACLK",
          "axi_traffic_gen_2_axi_periph/M00_ACLK",
          "SINE_RAM_0/s00_axi_aclk",
          "RAM_FREC_0/s00_axi_aclk",
          "rst_clk_100M/slowest_sync_clk",
          "Sel_frec_0/clk",
          "ila_1/clk",
          "ila_2/clk"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "ila_0/clk",
          "vio_0/clk"
        ]
      }
    },
    "addressing": {
      "/axi_traffic_gen_0": {
        "address_spaces": {
          "Reg1": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_traffic_gen_1_Reg0": {
                "address_block": "/axi_traffic_gen_1/S_AXI/Reg0",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_traffic_gen_1": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_RAM_FREC_0_S00_AXI_mem": {
                "address_block": "/RAM_FREC_0/S00_AXI/S00_AXI_mem",
                "offset": "0x76000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_traffic_gen_2": {
        "address_spaces": {
          "Reg1": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_SINE_RAM_0_S00_AXI_reg": {
                "address_block": "/SINE_RAM_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}