

================================================================
== Vitis HLS Report for 'load_mat2'
================================================================
* Date:           Mon Sep 15 01:27:56 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   589837|   589837|  2.359 ms|  2.359 ms|  589825|  589825|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- mem_rd_VITIS_LOOP_22_1  |   589835|   589835|        13|          1|          1|  589824|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [kernel_matmul.cpp:22]   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_matmul.cpp:20]   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %i_mat, i1 1, void @p_str"   --->   Operation 19 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem8, i1 1, void @p_str"   --->   Operation 20 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_mat_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %i_mat"   --->   Operation 28 'read' 'i_mat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem8, void @empty_49, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_21, void @empty_14, void @empty_48, i32 16, i32 16, i32 16, i32 16, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_stream, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i20 0, i20 %indvar_flatten"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.39ns)   --->   "%store_ln20 = store i10 0, i10 %i" [kernel_matmul.cpp:20]   --->   Operation 32 'store' 'store_ln20' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 33 [1/1] (0.39ns)   --->   "%store_ln22 = store i10 0, i10 %j" [kernel_matmul.cpp:22]   --->   Operation 33 'store' 'store_ln22' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 34 [1/1] (0.28ns)   --->   "%br_ln20 = br void %for.inc.i" [kernel_matmul.cpp:20]   --->   Operation 34 'br' 'br_ln20' <Predicate = true> <Delay = 0.28>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %entry, i1 0, void %for.inc.split.i"   --->   Operation 35 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%j_3 = load i10 %j" [kernel_matmul.cpp:22]   --->   Operation 36 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i20 %indvar_flatten" [kernel_matmul.cpp:20]   --->   Operation 37 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.80ns)   --->   "%add_ln20 = add i20 %indvar_flatten_load, i20 1" [kernel_matmul.cpp:20]   --->   Operation 38 'add' 'add_ln20' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.63ns)   --->   "%icmp_ln20 = icmp_eq  i20 %indvar_flatten_load, i20 589824" [kernel_matmul.cpp:20]   --->   Operation 39 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.63> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc5.i, void %load_mat2.exit" [kernel_matmul.cpp:20]   --->   Operation 40 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [kernel_matmul.cpp:20]   --->   Operation 41 'load' 'i_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.60ns)   --->   "%icmp_ln22 = icmp_eq  i10 %j_3, i10 768" [kernel_matmul.cpp:22]   --->   Operation 42 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.25ns)   --->   "%or_ln20 = or i1 %icmp_ln22, i1 %first_iter_0" [kernel_matmul.cpp:20]   --->   Operation 43 'or' 'or_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.71ns)   --->   "%add_ln20_3 = add i10 %i_load, i10 1" [kernel_matmul.cpp:20]   --->   Operation 44 'add' 'add_ln20_3' <Predicate = (!icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.37ns)   --->   "%select_ln20 = select i1 %icmp_ln22, i10 %add_ln20_3, i10 %i_load" [kernel_matmul.cpp:20]   --->   Operation 45 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %or_ln20, void %for.inc.split.i, void %for.first.iter.for.inc.i" [kernel_matmul.cpp:22]   --->   Operation 46 'br' 'br_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.71ns)   --->   "%add_ln22 = add i10 %j_3, i10 1" [kernel_matmul.cpp:22]   --->   Operation 47 'add' 'add_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.37ns)   --->   "%select_ln22 = select i1 %icmp_ln22, i10 1, i10 %add_ln22" [kernel_matmul.cpp:22]   --->   Operation 48 'select' 'select_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln20 = store i20 %add_ln20, i20 %indvar_flatten" [kernel_matmul.cpp:20]   --->   Operation 49 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.39ns)   --->   "%store_ln20 = store i10 %select_ln20, i10 %i" [kernel_matmul.cpp:20]   --->   Operation 50 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.39>
ST_1 : Operation 51 [1/1] (0.39ns)   --->   "%store_ln22 = store i10 %select_ln22, i10 %j" [kernel_matmul.cpp:22]   --->   Operation 51 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.39>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc.i" [kernel_matmul.cpp:22]   --->   Operation 52 'br' 'br_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @mem_rd_VITIS_LOOP_22_1_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 589824, i64 589824, i64 589824"   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln20, i10 0" [kernel_matmul.cpp:20]   --->   Operation 55 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln20, i8 0" [kernel_matmul.cpp:20]   --->   Operation 56 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl7 = zext i18 %tmp_4" [kernel_matmul.cpp:20]   --->   Operation 57 'zext' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.80ns)   --->   "%empty_111 = sub i20 %p_shl, i20 %p_shl7" [kernel_matmul.cpp:20]   --->   Operation 58 'sub' 'empty_111' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %empty_111, i2 0" [kernel_matmul.cpp:20]   --->   Operation 59 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_cast1_i = zext i22 %tmp" [kernel_matmul.cpp:20]   --->   Operation 60 'zext' 'p_cast1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.01ns)   --->   "%empty_112 = add i64 %p_cast1_i, i64 %i_mat_read" [kernel_matmul.cpp:20]   --->   Operation 61 'add' 'empty_112' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_112, i32 2, i32 63" [kernel_matmul.cpp:22]   --->   Operation 62 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i62 %trunc_ln" [kernel_matmul.cpp:22]   --->   Operation 63 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%gmem8_addr = getelementptr i32 %gmem8, i64 %sext_ln22" [kernel_matmul.cpp:22]   --->   Operation 64 'getelementptr' 'gmem8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem8_addr"   --->   Operation 65 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = (or_ln20)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 768"   --->   Operation 66 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = (or_ln20)> <Delay = 0.00>
ST_2 : Operation 67 [11/11] (1.03ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem8_addr, i64 768" [kernel_matmul.cpp:22]   --->   Operation 67 'readreq' 'empty' <Predicate = (or_ln20)> <Delay = 1.03> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 68 [10/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem8_addr, i64 768" [kernel_matmul.cpp:22]   --->   Operation 68 'readreq' 'empty' <Predicate = (or_ln20)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 69 [9/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem8_addr, i64 768" [kernel_matmul.cpp:22]   --->   Operation 69 'readreq' 'empty' <Predicate = (or_ln20)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 70 [8/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem8_addr, i64 768" [kernel_matmul.cpp:22]   --->   Operation 70 'readreq' 'empty' <Predicate = (or_ln20)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 71 [7/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem8_addr, i64 768" [kernel_matmul.cpp:22]   --->   Operation 71 'readreq' 'empty' <Predicate = (or_ln20)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 72 [6/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem8_addr, i64 768" [kernel_matmul.cpp:22]   --->   Operation 72 'readreq' 'empty' <Predicate = (or_ln20)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 73 [5/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem8_addr, i64 768" [kernel_matmul.cpp:22]   --->   Operation 73 'readreq' 'empty' <Predicate = (or_ln20)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 74 [4/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem8_addr, i64 768" [kernel_matmul.cpp:22]   --->   Operation 74 'readreq' 'empty' <Predicate = (or_ln20)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 75 [3/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem8_addr, i64 768" [kernel_matmul.cpp:22]   --->   Operation 75 'readreq' 'empty' <Predicate = (or_ln20)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 76 [2/11] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem8_addr, i64 768" [kernel_matmul.cpp:22]   --->   Operation 76 'readreq' 'empty' <Predicate = (or_ln20)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.03>
ST_12 : Operation 77 [1/11] (1.03ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem8_addr, i64 768" [kernel_matmul.cpp:22]   --->   Operation 77 'readreq' 'empty' <Predicate = (or_ln20)> <Delay = 1.03> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc.split.i" [kernel_matmul.cpp:22]   --->   Operation 78 'br' 'br_ln22' <Predicate = (or_ln20)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.28>

State 13 <SV = 12> <Delay = 2.36>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48" [kernel_matmul.cpp:23]   --->   Operation 79 'specpipeline' 'specpipeline_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_gmem8_addr_read = muxlogic"   --->   Operation 80 'muxlogic' 'muxLogicAXIMCE_to_gmem8_addr_read' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (1.03ns)   --->   "%gmem8_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem8_addr" [kernel_matmul.cpp:25]   --->   Operation 81 'read' 'gmem8_addr_read' <Predicate = (!icmp_ln20)> <Delay = 1.03> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.56> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 82 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicFIFOData_to_write_ln25 = muxlogic i32 %gmem8_addr_read"   --->   Operation 82 'muxlogic' 'muxLogicFIFOData_to_write_ln25' <Predicate = (!icmp_ln20)> <Delay = 0.34>
ST_13 : Operation 83 [1/1] ( I:0.98ns O:0.98ns ) (share mux size 3)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %matrix_stream, i32 %gmem8_addr_read" [kernel_matmul.cpp:25]   --->   Operation 83 'write' 'write_ln25' <Predicate = (!icmp_ln20)> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i_mat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ matrix_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                 (alloca           ) [ 01000000000000]
i                                 (alloca           ) [ 01000000000000]
indvar_flatten                    (alloca           ) [ 01000000000000]
specstablecontent_ln0             (specstablecontent) [ 00000000000000]
specstablecontent_ln0             (specstablecontent) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
i_mat_read                        (read             ) [ 01100000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
specinterface_ln0                 (specinterface    ) [ 00000000000000]
store_ln0                         (store            ) [ 00000000000000]
store_ln20                        (store            ) [ 00000000000000]
store_ln22                        (store            ) [ 00000000000000]
br_ln20                           (br               ) [ 00000000000000]
first_iter_0                      (phi              ) [ 01000000000000]
j_3                               (load             ) [ 00000000000000]
indvar_flatten_load               (load             ) [ 00000000000000]
add_ln20                          (add              ) [ 00000000000000]
icmp_ln20                         (icmp             ) [ 01111111111111]
br_ln20                           (br               ) [ 00000000000000]
i_load                            (load             ) [ 00000000000000]
icmp_ln22                         (icmp             ) [ 00000000000000]
or_ln20                           (or               ) [ 01111111111110]
add_ln20_3                        (add              ) [ 00000000000000]
select_ln20                       (select           ) [ 01100000000000]
br_ln22                           (br               ) [ 00000000000000]
add_ln22                          (add              ) [ 00000000000000]
select_ln22                       (select           ) [ 00000000000000]
store_ln20                        (store            ) [ 00000000000000]
store_ln20                        (store            ) [ 00000000000000]
store_ln22                        (store            ) [ 00000000000000]
br_ln22                           (br               ) [ 01000000000000]
specloopname_ln0                  (specloopname     ) [ 00000000000000]
speclooptripcount_ln0             (speclooptripcount) [ 00000000000000]
p_shl                             (bitconcatenate   ) [ 00000000000000]
tmp_4                             (bitconcatenate   ) [ 00000000000000]
p_shl7                            (zext             ) [ 00000000000000]
empty_111                         (sub              ) [ 00000000000000]
tmp                               (bitconcatenate   ) [ 00000000000000]
p_cast1_i                         (zext             ) [ 00000000000000]
empty_112                         (add              ) [ 00000000000000]
trunc_ln                          (partselect       ) [ 00000000000000]
sext_ln22                         (sext             ) [ 00000000000000]
gmem8_addr                        (getelementptr    ) [ 01011111111111]
muxLogicAXIMAddr_to_empty         (muxlogic         ) [ 00000000000000]
muxLogicAXIMBurst_to_empty        (muxlogic         ) [ 00000000000000]
empty                             (readreq          ) [ 00000000000000]
br_ln22                           (br               ) [ 00000000000000]
specpipeline_ln23                 (specpipeline     ) [ 00000000000000]
muxLogicAXIMCE_to_gmem8_addr_read (muxlogic         ) [ 00000000000000]
gmem8_addr_read                   (read             ) [ 00000000000000]
muxLogicFIFOData_to_write_ln25    (muxlogic         ) [ 00000000000000]
write_ln25                        (write            ) [ 00000000000000]
ret_ln0                           (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem8">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem8"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_mat">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_mat"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matrix_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_rd_VITIS_LOOP_22_1_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i20.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="j_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_mat_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_mat_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln25_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/13 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_readreq_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="gmem8_addr_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="11"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem8_addr_read/13 "/>
</bind>
</comp>

<comp id="120" class="1005" name="first_iter_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="first_iter_0_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="20" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln20_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln22_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="10" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="j_3_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="20" slack="0"/>
<pin id="151" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln20_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="20" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln20_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="20" slack="0"/>
<pin id="160" dir="0" index="1" bw="20" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln22_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="9" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="or_ln20_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln20_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_3/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="select_ln20_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="10" slack="0"/>
<pin id="188" dir="0" index="2" bw="10" slack="0"/>
<pin id="189" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln22_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="select_ln22_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="10" slack="0"/>
<pin id="203" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln20_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="20" slack="0"/>
<pin id="209" dir="0" index="1" bw="20" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln20_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="10" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln22_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="0" index="1" bw="10" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_shl_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="20" slack="0"/>
<pin id="224" dir="0" index="1" bw="10" slack="1"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_4_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="18" slack="0"/>
<pin id="231" dir="0" index="1" bw="10" slack="1"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_shl7_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="18" slack="0"/>
<pin id="238" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="empty_111_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="20" slack="0"/>
<pin id="242" dir="0" index="1" bw="18" slack="0"/>
<pin id="243" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_111/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="22" slack="0"/>
<pin id="248" dir="0" index="1" bw="20" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_cast1_i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="22" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast1_i/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="empty_112_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="22" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="1"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_112/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="62" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="0" index="2" bw="3" slack="0"/>
<pin id="267" dir="0" index="3" bw="7" slack="0"/>
<pin id="268" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln22_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="62" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="gmem8_addr_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="62" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem8_addr/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="muxLogicAXIMAddr_to_empty_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_empty/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="muxLogicAXIMBurst_to_empty_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMBurst_to_empty/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="muxLogicAXIMCE_to_gmem8_addr_read_fu_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_gmem8_addr_read/13 "/>
</bind>
</comp>

<comp id="294" class="1004" name="muxLogicFIFOData_to_write_ln25_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln25/13 "/>
</bind>
</comp>

<comp id="298" class="1005" name="j_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="0"/>
<pin id="300" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="0"/>
<pin id="307" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="312" class="1005" name="indvar_flatten_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="20" slack="0"/>
<pin id="314" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="319" class="1005" name="i_mat_read_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_mat_read "/>
</bind>
</comp>

<comp id="324" class="1005" name="icmp_ln20_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="328" class="1005" name="or_ln20_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln20 "/>
</bind>
</comp>

<comp id="332" class="1005" name="select_ln20_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="1"/>
<pin id="334" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln20 "/>
</bind>
</comp>

<comp id="338" class="1005" name="gmem8_addr_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem8_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="80" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="74" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="72" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="118"><net_src comp="78" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="114" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="149" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="171"><net_src comp="146" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="44" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="123" pin="4"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="164" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="167" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="179" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="164" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="197"><net_src comp="146" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="167" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="193" pin="2"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="152" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="185" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="199" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="58" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="60" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="239"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="222" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="258" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="68" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="70" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="276"><net_src comp="263" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="0" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="277" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="287"><net_src comp="277" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="72" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="114" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="82" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="308"><net_src comp="86" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="315"><net_src comp="90" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="322"><net_src comp="94" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="327"><net_src comp="158" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="173" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="185" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="341"><net_src comp="277" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: matrix_stream | {13 }
 - Input state : 
	Port: load_mat2 : gmem8 | {2 3 4 5 6 7 8 9 10 11 12 13 }
	Port: load_mat2 : i_mat | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln20 : 1
		store_ln22 : 1
		first_iter_0 : 1
		j_3 : 1
		indvar_flatten_load : 1
		add_ln20 : 2
		icmp_ln20 : 2
		br_ln20 : 3
		i_load : 1
		icmp_ln22 : 2
		or_ln20 : 3
		add_ln20_3 : 2
		select_ln20 : 3
		br_ln22 : 3
		add_ln22 : 2
		select_ln22 : 3
		store_ln20 : 3
		store_ln20 : 4
		store_ln22 : 4
	State 2
		p_shl7 : 1
		empty_111 : 2
		tmp : 3
		p_cast1_i : 4
		empty_112 : 5
		trunc_ln : 6
		sext_ln22 : 7
		gmem8_addr : 8
		muxLogicAXIMAddr_to_empty : 9
		empty : 9
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          |              add_ln20_fu_152             |    0    |    20   |
|    add   |             add_ln20_3_fu_179            |    0    |    10   |
|          |              add_ln22_fu_193             |    0    |    10   |
|          |             empty_112_fu_258             |    0    |    64   |
|----------|------------------------------------------|---------|---------|
|  select  |            select_ln20_fu_185            |    0    |    10   |
|          |            select_ln22_fu_199            |    0    |    10   |
|----------|------------------------------------------|---------|---------|
|    sub   |             empty_111_fu_240             |    0    |    20   |
|----------|------------------------------------------|---------|---------|
|   icmp   |             icmp_ln20_fu_158             |    0    |    8    |
|          |             icmp_ln22_fu_167             |    0    |    4    |
|----------|------------------------------------------|---------|---------|
|    or    |              or_ln20_fu_173              |    0    |    2    |
|----------|------------------------------------------|---------|---------|
|   read   |           i_mat_read_read_fu_94          |    0    |    0    |
|          |        gmem8_addr_read_read_fu_114       |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   write  |          write_ln25_write_fu_100         |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|  readreq |            grp_readreq_fu_107            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |               p_shl_fu_222               |    0    |    0    |
|bitconcatenate|               tmp_4_fu_229               |    0    |    0    |
|          |                tmp_fu_246                |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |               p_shl7_fu_236              |    0    |    0    |
|          |             p_cast1_i_fu_254             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|partselect|              trunc_ln_fu_263             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   sext   |             sext_ln22_fu_273             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |     muxLogicAXIMAddr_to_empty_fu_284     |    0    |    0    |
| muxlogic |     muxLogicAXIMBurst_to_empty_fu_288    |    0    |    0    |
|          | muxLogicAXIMCE_to_gmem8_addr_read_fu_292 |    0    |    0    |
|          |   muxLogicFIFOData_to_write_ln25_fu_294  |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |   158   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| first_iter_0_reg_120 |    1   |
|  gmem8_addr_reg_338  |   32   |
|  i_mat_read_reg_319  |   64   |
|       i_reg_305      |   10   |
|   icmp_ln20_reg_324  |    1   |
|indvar_flatten_reg_312|   20   |
|       j_reg_298      |   10   |
|    or_ln20_reg_328   |    1   |
|  select_ln20_reg_332 |   10   |
+----------------------+--------+
|         Total        |   149  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------|------|------|------|--------||---------||---------||---------|
| grp_readreq_fu_107 |  p1  |   2  |  32  |   64   ||    0    ||    32   |
|--------------------|------|------|------|--------||---------||---------||---------|
|        Total       |      |      |      |   64   ||  0.421  ||    0    ||    32   |
|--------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   158  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   32   |
|  Register |    -   |   149  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   149  |   190  |
+-----------+--------+--------+--------+
