<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>drivers/pinmux/include/pinmux_xwr18xx.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_0e51d2630c4f7c63874265cef474546c.html">pinmux</a></li><li class="navelem"><a class="el" href="dir_7da56cfbe24ae46df581cfaf10179a96.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pinmux_xwr18xx.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>PINMUX pad settings for 18xx device.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP13_PADAA</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP13_PADAA functionality </p>
</div></td></tr>
<tr class="memitem:gab29240cf6aece18f02dcdf9bec65a65c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP13_PADAA</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gab29240cf6aece18f02dcdf9bec65a65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11dcc0811ad248c88f04b1b10abc2e96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP13_PADAA_GPIO_12</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga11dcc0811ad248c88f04b1b10abc2e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1780d7c7e69ea986ed826ebd7ea5d569"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP13_PADAA_SPI_HOST_INTR</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga1780d7c7e69ea986ed826ebd7ea5d569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10ec3c2de4b35e292919c58046965601"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP13_PADAA_SPIB_CSN1</b>&#160;&#160;&#160;6U    /*&lt; SPI Channel B Chip Select*/</td></tr>
<tr class="separator:ga10ec3c2de4b35e292919c58046965601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINH13_PADAB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINH13_PADAB functionality </p>
</div></td></tr>
<tr class="memitem:gac17afcff9af3558f38ee1c69d210bb4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINH13_PADAB</b>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:gac17afcff9af3558f38ee1c69d210bb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e920cb3f4fd0c731e3c5772d2cdf908"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINH13_PADAB_GPIO_13</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga7e920cb3f4fd0c731e3c5772d2cdf908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ff0a5bd773b8e1e9c1be8e0f436582"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINH13_PADAB_GPIO_0</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gae4ff0a5bd773b8e1e9c1be8e0f436582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5ac0d98a422656691582cd2dfe730c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINH13_PADAB_PMIC_CLKOUT</b>&#160;&#160;&#160;2U    /*&lt; Output Clock from XWR18xx device for PMIC*/</td></tr>
<tr class="separator:ga0a5ac0d98a422656691582cd2dfe730c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73441423784d60d804e81e99909dd38a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINH13_PADAB_EPWM1_B</b>&#160;&#160;&#160;10U    /*&lt; PWM Module 1 - OutPut B*/</td></tr>
<tr class="separator:ga73441423784d60d804e81e99909dd38a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5acc87783164d4b20868d9747ebe111"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINH13_PADAB_EPWM2_A</b>&#160;&#160;&#160;11U    /*&lt; PWM Module 2 - OutPut A*/</td></tr>
<tr class="separator:gaa5acc87783164d4b20868d9747ebe111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINJ13_PADAC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINJ13_PADAC functionality </p>
</div></td></tr>
<tr class="memitem:ga3ef026cfeec7f7b207e8242bb493007d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINJ13_PADAC</b>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:ga3ef026cfeec7f7b207e8242bb493007d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7055eadf98b62de6710d6e2fe3d28df5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINJ13_PADAC_GPIO_16</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga7055eadf98b62de6710d6e2fe3d28df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa757dd18edabcf92d9d3b3f342dafa21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINJ13_PADAC_GPIO_1</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaa757dd18edabcf92d9d3b3f342dafa21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc06c3d08e4600080b9dd670f34e6fd2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINJ13_PADAC_SYNC_OUT</b>&#160;&#160;&#160;2U    /*&lt; Low Frequency Synchronization Signal output*/</td></tr>
<tr class="separator:gadc06c3d08e4600080b9dd670f34e6fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd2d58fd9e1106dbd9311680f140041a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINJ13_PADAC_DMM_MUXIN</b></td></tr>
<tr class="separator:gafd2d58fd9e1106dbd9311680f140041a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7de2a13ec1b16bdd22bee29acceaa3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINJ13_PADAC_SPIB_CSN1</b>&#160;&#160;&#160;13U    /*&lt; SPI Channel B Chip Select (Instance ID 1)*/</td></tr>
<tr class="separator:gaaa7de2a13ec1b16bdd22bee29acceaa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878c21291c9a19136ee9bd2fc9040a58"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINJ13_PADAC_SPIB_CSN2</b>&#160;&#160;&#160;14U    /*&lt; SPI Channel B Chip Select (Instance ID 2)*/</td></tr>
<tr class="separator:ga878c21291c9a19136ee9bd2fc9040a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ba66f9fee3c1ab9fe35b572c06bf1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINJ13_PADAC_EPWM1_SYNCI</b>&#160;&#160;&#160;15U    /*&lt; PWM Module 1 - Input Synchronization Signal*/</td></tr>
<tr class="separator:ga44ba66f9fee3c1ab9fe35b572c06bf1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PIND13_PADAD</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PIND13_PADAD functionality </p>
</div></td></tr>
<tr class="memitem:ga54e89ff2ab28fa4299b0691fc6487c24"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PIND13_PADAD</b>&#160;&#160;&#160;3U</td></tr>
<tr class="separator:ga54e89ff2ab28fa4299b0691fc6487c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f8b652b2ad4329b98afd4ee21b64e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PIND13_PADAD_GPIO_19</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga65f8b652b2ad4329b98afd4ee21b64e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de105e68ce6fc5bf694692a0bd54ded"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PIND13_PADAD_SPIA_MOSI</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel A - Master Out Slave In*/</td></tr>
<tr class="separator:ga4de105e68ce6fc5bf694692a0bd54ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad31dbf82c709888c0599e73cc45bbf0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PIND13_PADAD_CANFD_RX</b>&#160;&#160;&#160;2U    /*&lt; CAN FD (MCAN) Receive Signal*/</td></tr>
<tr class="separator:gaad31dbf82c709888c0599e73cc45bbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa943b91a45555f8c073515183d2ef8d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PIND13_PADAD_DSS_UART_TX</b>&#160;&#160;&#160;8U    /*&lt; Debug UART Transmit [DSP]*/</td></tr>
<tr class="separator:gaa943b91a45555f8c073515183d2ef8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINE14_PADAE</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINE14_PADAE functionality </p>
</div></td></tr>
<tr class="memitem:ga0b9bdff9d5fddb04042e1b80c7a6b352"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINE14_PADAE</b>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:ga0b9bdff9d5fddb04042e1b80c7a6b352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d69a69506272627efa658f241501836"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINE14_PADAE_GPIO_20</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga6d69a69506272627efa658f241501836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1c9c56bd19759e1674ce92414b3fb4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINE14_PADAE_SPIA_MISO</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel A - Master In Slave Out*/</td></tr>
<tr class="separator:ga3c1c9c56bd19759e1674ce92414b3fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5ad025e99fbb60474cc253ffac541b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINE14_PADAE_CANFD_TX</b>&#160;&#160;&#160;2U    /*&lt; CAN FD (MCAN) Transmit Signal*/</td></tr>
<tr class="separator:gaac5ad025e99fbb60474cc253ffac541b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINE13_PADAF</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINE13_PADAF functionality </p>
</div></td></tr>
<tr class="memitem:ga2bb00feaae27c98ab98b9e8df752bd1e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINE13_PADAF</b>&#160;&#160;&#160;5U</td></tr>
<tr class="separator:ga2bb00feaae27c98ab98b9e8df752bd1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768684f1ca0c96d0db569bf41621c997"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINE13_PADAF_GPIO_3</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga768684f1ca0c96d0db569bf41621c997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed17f4beb1c59c53633f824549eca8f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINE13_PADAF_SPIA_CLK</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel A - Clock*/</td></tr>
<tr class="separator:gaed17f4beb1c59c53633f824549eca8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0051b031eb3a3f0b4f258737e95cd5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINE13_PADAF_CAN_RX</b>&#160;&#160;&#160;6U    /*&lt; CAN (DCAN) Receive Signal*/</td></tr>
<tr class="separator:gabb0051b031eb3a3f0b4f258737e95cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a62548cc1af1542db053ccdf40b9e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINE13_PADAF_DSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [DSP]*/</td></tr>
<tr class="separator:ga32a62548cc1af1542db053ccdf40b9e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINE15_PADAG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINE15_PADAG functionality </p>
</div></td></tr>
<tr class="memitem:gaffcc3995f28ecbfff30ed821b9f62d7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINE15_PADAG</b>&#160;&#160;&#160;6U</td></tr>
<tr class="separator:gaffcc3995f28ecbfff30ed821b9f62d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad556ccdaf301ac20438b74e094eeb3ae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINE15_PADAG_GPIO_30</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gad556ccdaf301ac20438b74e094eeb3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e12e08989e2eca10acca4106555d325"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINE15_PADAG_SPIA_CSN</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel A - Chip Select*/</td></tr>
<tr class="separator:ga4e12e08989e2eca10acca4106555d325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab3ac9357d66ce15b3d82cdf28e0a67"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINE15_PADAG_CAN_TX</b>&#160;&#160;&#160;6U    /*&lt; CAN (DCAN) Transmit Signal*/</td></tr>
<tr class="separator:ga2ab3ac9357d66ce15b3d82cdf28e0a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINF13_PADAH</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINF13_PADAH functionality </p>
</div></td></tr>
<tr class="memitem:ga3c93c380294c9809d3ca4013f4078163"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINF13_PADAH</b>&#160;&#160;&#160;7U</td></tr>
<tr class="separator:ga3c93c380294c9809d3ca4013f4078163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9349a3b72da7c83daad4c8d3900bebfd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINF13_PADAH_GPIO_21</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga9349a3b72da7c83daad4c8d3900bebfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f02d460edf6721b050dd9a7250fabef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINF13_PADAH_SPIB_MOSI</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel B - Master Out Slave In*/</td></tr>
<tr class="separator:ga2f02d460edf6721b050dd9a7250fabef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4d335afe1d24fe1ae3210b06a3892e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINF13_PADAH_I2C_SDA</b>&#160;&#160;&#160;2U    /*&lt; I2C Data */</td></tr>
<tr class="separator:ga7a4d335afe1d24fe1ae3210b06a3892e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PING14_PADAI</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PING14_PADAI functionality </p>
</div></td></tr>
<tr class="memitem:ga6712eac2f461b51ee8ae0f3e99691306"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PING14_PADAI</b>&#160;&#160;&#160;8U</td></tr>
<tr class="separator:ga6712eac2f461b51ee8ae0f3e99691306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f4a17770e7126b5dd91cf7ce3a35a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PING14_PADAI_GPIO_22</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gab0f4a17770e7126b5dd91cf7ce3a35a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac69827723d6aa077c81c64c92e98a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PING14_PADAI_SPIB_MISO</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel B - Master In Slave Out*/</td></tr>
<tr class="separator:ga8ac69827723d6aa077c81c64c92e98a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa350926207f681fc10fd11e600dd4ce2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PING14_PADAI_I2C_SCL</b>&#160;&#160;&#160;2U    /*&lt; I2C Clock*/</td></tr>
<tr class="separator:gaa350926207f681fc10fd11e600dd4ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5204c3652ecf1151806a0483c04873af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PING14_PADAI_DSS_UART_TX</b>&#160;&#160;&#160;6U    /*&lt; Debug UART Transmit [DSP]*/</td></tr>
<tr class="separator:ga5204c3652ecf1151806a0483c04873af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINF14_PADAJ</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINF14_PADAJ functionality </p>
</div></td></tr>
<tr class="memitem:ga26a0226ad04a7ff0c2e2a20ec6addc83"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINF14_PADAJ</b>&#160;&#160;&#160;9U</td></tr>
<tr class="separator:ga26a0226ad04a7ff0c2e2a20ec6addc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a73611001917b888e81657ac796092"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINF14_PADAJ_GPIO_5</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gae5a73611001917b888e81657ac796092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf64f1be6ba6b43fc212ca02153ed9da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINF14_PADAJ_SPIB_CLK</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel B - Clock*/</td></tr>
<tr class="separator:gaaf64f1be6ba6b43fc212ca02153ed9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga912b87f5e7077d6cb5dacbb1a088f449"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINF14_PADAJ_MSS_UARTA_RX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Receive*/</td></tr>
<tr class="separator:ga912b87f5e7077d6cb5dacbb1a088f449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5adff59ddd2220b24d446edf741f5c7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINF14_PADAJ_MSS_UARTB_TX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga5adff59ddd2220b24d446edf741f5c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff37e48aa0f02cec862ca4939fa716ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINF14_PADAJ_BSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:gaff37e48aa0f02cec862ca4939fa716ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83611fe4162f0d0ca017efee1b62878"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINF14_PADAJ_CANFD_RX</b>&#160;&#160;&#160;8U    /*&lt; CAN FD (MCAN) Receive Signal*/</td></tr>
<tr class="separator:gac83611fe4162f0d0ca017efee1b62878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINH14_PADAK</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINH14_PADAK functionality </p>
</div></td></tr>
<tr class="memitem:ga7da078d3ebe012904d7f38b919952bdd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINH14_PADAK</b>&#160;&#160;&#160;10U</td></tr>
<tr class="separator:ga7da078d3ebe012904d7f38b919952bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e9cd0382c4541ca3447095e37730d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINH14_PADAK_GPIO_4</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga38e9cd0382c4541ca3447095e37730d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc9711e3d08c1ad5a5f2f4adb66ed0c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINH14_PADAK_SPIB_CSN</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel B Chip Select (Instance ID 0)*/</td></tr>
<tr class="separator:gacdc9711e3d08c1ad5a5f2f4adb66ed0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdbbc0c8fad25ea31eacd49f9df00084"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINH14_PADAK_MSS_UARTA_TX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Transmit*/</td></tr>
<tr class="separator:gacdbbc0c8fad25ea31eacd49f9df00084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f44992097eadee10ead3f8515c19d8a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINH14_PADAK_MSS_UARTB_TX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga0f44992097eadee10ead3f8515c19d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a0e7270bd9541ae8ae66952094aec6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINH14_PADAK_BSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga72a0e7270bd9541ae8ae66952094aec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d0fdccf99cca7b4aa5e75d469e1a5e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINH14_PADAK_QSPI_CLKEXT</b>&#160;&#160;&#160;8U    /*&lt; QSPI Clock (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:ga70d0fdccf99cca7b4aa5e75d469e1a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de8c563b4a309f84e9be57faca59e21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINH14_PADAK_CANFD_TX</b>&#160;&#160;&#160;9U    /*&lt; CAN FD (MCAN) Transmit Signal*/</td></tr>
<tr class="separator:ga4de8c563b4a309f84e9be57faca59e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR13_PADAL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR13_PADAL functionality </p>
</div></td></tr>
<tr class="memitem:ga5d55b7e15302a61e792dd668cdac1ebf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR13_PADAL</b>&#160;&#160;&#160;11U</td></tr>
<tr class="separator:ga5d55b7e15302a61e792dd668cdac1ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd54ca1cf60a66cb9d42d28e3739e58"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR13_PADAL_GPIO_8</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaefd54ca1cf60a66cb9d42d28e3739e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3431f6e562737fcb3b886eb31f6e5dd8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR13_PADAL_QSPI_D0</b>&#160;&#160;&#160;1U    /*&lt; QSPI Data Line #0 (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:ga3431f6e562737fcb3b886eb31f6e5dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066c6619333aade9db6a0686baf10193"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR13_PADAL_SPIB_MISO</b>&#160;&#160;&#160;2U    /*&lt; SPI Channel B - Master In Slave Out*/</td></tr>
<tr class="separator:ga066c6619333aade9db6a0686baf10193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN12_PADAM</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN12_PADAM functionality </p>
</div></td></tr>
<tr class="memitem:gad74e45936d7ce60126f79d29fd408299"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN12_PADAM</b>&#160;&#160;&#160;12U</td></tr>
<tr class="separator:gad74e45936d7ce60126f79d29fd408299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8731731a6764837ec2e4fb96ef411d4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN12_PADAM_GPIO_9</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga8731731a6764837ec2e4fb96ef411d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac537d4deb6a2aba8a53b88675b9078b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN12_PADAM_QSPI_D1</b>&#160;&#160;&#160;1U    /*&lt; QSPI Data Line #1 (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:gac537d4deb6a2aba8a53b88675b9078b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac56ac6bc01b6c14e056b180bba2b22bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN12_PADAM_SPIB_MOSI</b>&#160;&#160;&#160;2U    /*&lt; SPI Channel B - Master Out Slave In*/</td></tr>
<tr class="separator:gac56ac6bc01b6c14e056b180bba2b22bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9ba138e6507e2dce21af270a933a58"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN12_PADAM_SPIB_CSN2</b>&#160;&#160;&#160;8U    /*&lt; SPI Channel B Chip Select (Instance ID 2)*/</td></tr>
<tr class="separator:ga7f9ba138e6507e2dce21af270a933a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR14_PADAN</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR14_PADAN functionality </p>
</div></td></tr>
<tr class="memitem:ga6711f4f284bcd64752d47e9ce821186f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR14_PADAN</b>&#160;&#160;&#160;13U</td></tr>
<tr class="separator:ga6711f4f284bcd64752d47e9ce821186f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ebd452b793167a82c32b25bc185958"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR14_PADAN_GPIO_10</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga20ebd452b793167a82c32b25bc185958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1096101670921bb1dea91e74eb4950f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR14_PADAN_QSPI_D2</b>&#160;&#160;&#160;1U    /*&lt; QSPI Data Line #2 (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:ga1096101670921bb1dea91e74eb4950f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bc57388c810bd209b896a6e4d798b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR14_PADAN_CANFD_TX</b>&#160;&#160;&#160;8U    /*&lt; CAN FD (MCAN) Transmit Signal*/</td></tr>
<tr class="separator:ga52bc57388c810bd209b896a6e4d798b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP12_PADAO</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP12_PADAO functionality </p>
</div></td></tr>
<tr class="memitem:gafd15e11fae8531f0d012bfe9e9633159"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP12_PADAO</b>&#160;&#160;&#160;14U</td></tr>
<tr class="separator:gafd15e11fae8531f0d012bfe9e9633159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7658eeb43876c814e2ca35570019538"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP12_PADAO_GPIO_11</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaf7658eeb43876c814e2ca35570019538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f3820f941c061a53a326d6d211e9cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP12_PADAO_QSPI_D3</b>&#160;&#160;&#160;1U    /*&lt; QSPI Data Line #3 (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:ga15f3820f941c061a53a326d6d211e9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfcaa582643e1fa453c81b2c1449be39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP12_PADAO_CANFD_RX</b>&#160;&#160;&#160;8U    /*&lt; CAN FD (MCAN) Receive Signal*/</td></tr>
<tr class="separator:gabfcaa582643e1fa453c81b2c1449be39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR12_PADAP</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR12_PADAP functionality </p>
</div></td></tr>
<tr class="memitem:ga3c4a82e8e027a037daca50cc04979ad2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR12_PADAP</b>&#160;&#160;&#160;15U</td></tr>
<tr class="separator:ga3c4a82e8e027a037daca50cc04979ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga416fe3ac04e2adccabc5d63c088f3625"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR12_PADAP_GPIO_7</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga416fe3ac04e2adccabc5d63c088f3625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e70ecdbca2cd76b44fd50686cdd177"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR12_PADAP_QSPI_CLK</b>&#160;&#160;&#160;1U    /*&lt; QSPI Clock (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:ga78e70ecdbca2cd76b44fd50686cdd177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7907c7d605c54e54b11ede3f1b437d23"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR12_PADAP_SPIB_CLK</b>&#160;&#160;&#160;2U    /*&lt; SPI Channel B - Clock*/</td></tr>
<tr class="separator:ga7907c7d605c54e54b11ede3f1b437d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5849a8772d5df0ef54d194c445534fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR12_PADAP_DSS_UART_TX</b>&#160;&#160;&#160;6U    /*&lt; Debug UART Transmit [DSP]*/</td></tr>
<tr class="separator:gac5849a8772d5df0ef54d194c445534fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP11_PADAQ</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP11_PADAQ functionality </p>
</div></td></tr>
<tr class="memitem:ga80429d84f082d1a3df0389b7bfb9d6fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP11_PADAQ</b>&#160;&#160;&#160;16U</td></tr>
<tr class="separator:ga80429d84f082d1a3df0389b7bfb9d6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ffdf48bb1b8af263f2db8821beb3fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP11_PADAQ_GPIO_6</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga56ffdf48bb1b8af263f2db8821beb3fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1707d786fa6915ebc330c44c716b6f36"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP11_PADAQ_QSPI_CSN</b>&#160;&#160;&#160;1U    /*&lt; QSPI Chip Select (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:ga1707d786fa6915ebc330c44c716b6f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae54d988cfeb2e1d744ac5853395b32eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP11_PADAQ_SPIB_CSN</b>&#160;&#160;&#160;2U    /*&lt; SPI Channel B Chip Select (Instance ID 0)*/</td></tr>
<tr class="separator:gae54d988cfeb2e1d744ac5853395b32eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN7_PADAR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN7_PADAR functionality </p>
</div></td></tr>
<tr class="memitem:ga57eab174724f489029658ded792e9cf0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN7_PADAR</b>&#160;&#160;&#160;17U</td></tr>
<tr class="separator:ga57eab174724f489029658ded792e9cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e87ff242f08cf63c6853f935d393c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN7_PADAR_NERROR_IN</b></td></tr>
<tr class="separator:ga67e87ff242f08cf63c6853f935d393c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN9_PADAS</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN9_PADAS functionality </p>
</div></td></tr>
<tr class="memitem:ga4da2e562f4f3654ceedbabf03a036503"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN9_PADAS</b>&#160;&#160;&#160;18U</td></tr>
<tr class="separator:ga4da2e562f4f3654ceedbabf03a036503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4c75c8d8b26e82d442a0d4b88320f4c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN9_PADAS_WARM_RESET</b></td></tr>
<tr class="separator:gaf4c75c8d8b26e82d442a0d4b88320f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN6_PADAT</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN6_PADAT functionality </p>
</div></td></tr>
<tr class="memitem:ga193a889a46b5717ce11ed63c83e43441"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN6_PADAT</b>&#160;&#160;&#160;19U</td></tr>
<tr class="separator:ga193a889a46b5717ce11ed63c83e43441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d4c9aa4e5470abe7c5fbca37dffe7f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN6_PADAT_NERROR_OUT</b></td></tr>
<tr class="separator:ga3d4c9aa4e5470abe7c5fbca37dffe7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP10_PADAU</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP10_PADAU functionality </p>
</div></td></tr>
<tr class="memitem:ga4c5744a85d827887a4622a1bdefa2200"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP10_PADAU</b>&#160;&#160;&#160;20U</td></tr>
<tr class="separator:ga4c5744a85d827887a4622a1bdefa2200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d3bad1590e932aeb678eef22988305"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP10_PADAU_GPIO_17</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga05d3bad1590e932aeb678eef22988305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9102f2b8ca8a125e48b347dc00bd3d0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP10_PADAU_TCK</b>&#160;&#160;&#160;1U    /*&lt; JTAG Test Clock*/</td></tr>
<tr class="separator:gab9102f2b8ca8a125e48b347dc00bd3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9307266a3f972a9922f87841c413f22b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP10_PADAU_MSS_UARTB_TX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga9307266a3f972a9922f87841c413f22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b2fa6675d89581206220866a12b708"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP10_PADAU_CANFD_TX</b>&#160;&#160;&#160;8U    /*&lt; CAN FD (MCAN) Transmit Signal*/</td></tr>
<tr class="separator:ga49b2fa6675d89581206220866a12b708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN10_PADAV</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN10_PADAV functionality </p>
</div></td></tr>
<tr class="memitem:ga57d5a8635976f1f33911b573b3073b65"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN10_PADAV</b>&#160;&#160;&#160;21U</td></tr>
<tr class="separator:ga57d5a8635976f1f33911b573b3073b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52fb70dc566f761340ee3f0efae73dab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN10_PADAV_GPIO_18</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga52fb70dc566f761340ee3f0efae73dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9813b961c43626fba85a94a4c624366"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN10_PADAV_TMS</b>&#160;&#160;&#160;1U    /*&lt; JTAG Test Mode Signal*/</td></tr>
<tr class="separator:gac9813b961c43626fba85a94a4c624366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b49667eca89e176d8a8abd48488f83"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN10_PADAV_BSS_UART_TX</b>&#160;&#160;&#160;2U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:gaa6b49667eca89e176d8a8abd48488f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae169068231869376ce0201d7f765f00e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN10_PADAV_CANFD_RX</b>&#160;&#160;&#160;6U    /*&lt; CAN FD (MCAN) Receive Signal*/</td></tr>
<tr class="separator:gae169068231869376ce0201d7f765f00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR11_PADAW</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR11_PADAW functionality </p>
</div></td></tr>
<tr class="memitem:gae6a5560384ef9ac74634c90040960857"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR11_PADAW</b>&#160;&#160;&#160;22U</td></tr>
<tr class="separator:gae6a5560384ef9ac74634c90040960857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a57b8b9396b8d41dfc67c08db3e076"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR11_PADAW_GPIO_23</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga72a57b8b9396b8d41dfc67c08db3e076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8134ed4afd19a0ee2519037b75a7bd77"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR11_PADAW_TDI</b>&#160;&#160;&#160;1U    /*&lt; JTAG Test Data Input */</td></tr>
<tr class="separator:ga8134ed4afd19a0ee2519037b75a7bd77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746baa6fe128a49341d15da3131a18c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR11_PADAW_MSS_UARTA_RX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Receive*/</td></tr>
<tr class="separator:ga746baa6fe128a49341d15da3131a18c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN13_PADAX</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN13_PADAX functionality </p>
</div></td></tr>
<tr class="memitem:ga53757a8616139db3e7e68d2ed9563b38"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN13_PADAX</b>&#160;&#160;&#160;23U</td></tr>
<tr class="separator:ga53757a8616139db3e7e68d2ed9563b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23cfb5ff05052b058b36c3355d56166e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN13_PADAX_GPIO_24</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga23cfb5ff05052b058b36c3355d56166e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28e773961206fa8b4604508e49ef270"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN13_PADAX_TDO</b>&#160;&#160;&#160;1U    /*&lt; JTAG Test Data Output*/</td></tr>
<tr class="separator:gab28e773961206fa8b4604508e49ef270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ef9affe461b784d55af2f599c2d8f2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN13_PADAX_MSS_UARTA_TX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Transmit*/</td></tr>
<tr class="separator:ga18ef9affe461b784d55af2f599c2d8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d6922016d66523c8f887765a8ff976"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN13_PADAX_MSS_UARTB_TX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga26d6922016d66523c8f887765a8ff976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e325c50b04dddda0a09dcc675720b5a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN13_PADAX_BSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga0e325c50b04dddda0a09dcc675720b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba10bdb4028d09a3595bd9384b7ae2f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN13_PADAX_NDMM_EN</b>&#160;&#160;&#160;9U    /*&lt; Debug Interface (Hardware In Loop) Enable - Active Low Signal*/</td></tr>
<tr class="separator:ga2ba10bdb4028d09a3595bd9384b7ae2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN8_PADAY</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN8_PADAY functionality </p>
</div></td></tr>
<tr class="memitem:ga981d2337e82a158d7890d1b62e54181d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN8_PADAY</b>&#160;&#160;&#160;24U</td></tr>
<tr class="separator:ga981d2337e82a158d7890d1b62e54181d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91791be3405ac9bf5054fcde8c77180b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN8_PADAY_GPIO_25</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga91791be3405ac9bf5054fcde8c77180b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6f24065af117342cc24ff1f221d669"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN8_PADAY_MCU_CLKOUT</b>&#160;&#160;&#160;1U    /*&lt; Programmable clock given out to external MCU or the processor*/</td></tr>
<tr class="separator:gaee6f24065af117342cc24ff1f221d669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c05e9252b014bae5c3f34334b9c3300"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN8_PADAY_EPWM1_A</b>&#160;&#160;&#160;12U    /*&lt; PWM Module 1 - OutPut A*/</td></tr>
<tr class="separator:ga2c05e9252b014bae5c3f34334b9c3300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINK13_PADAZ</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINK13_PADAZ functionality </p>
</div></td></tr>
<tr class="memitem:gaf50cd629504c79314dc13458377f214c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINK13_PADAZ</b>&#160;&#160;&#160;25U</td></tr>
<tr class="separator:gaf50cd629504c79314dc13458377f214c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1a893c1010f25431dc63b3bdc463957"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINK13_PADAZ_GPIO_26</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaf1a893c1010f25431dc63b3bdc463957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf46a62045733a8ab09f47736f0a311ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINK13_PADAZ_GPIO_2</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaf46a62045733a8ab09f47736f0a311ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c9e0118607d7480434c00da59800e9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINK13_PADAZ_OSC_CLKOUT</b>&#160;&#160;&#160;2U    /*&lt; Reference clock output from clocking sub system after cleanup PLL*/</td></tr>
<tr class="separator:gac4c9e0118607d7480434c00da59800e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae820e22fd35d1633990d22ba298abf17"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINK13_PADAZ_MSS_UARTB_TX</b>&#160;&#160;&#160;7U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:gae820e22fd35d1633990d22ba298abf17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60ac81aa35e5d334d9074ae7d688f910"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINK13_PADAZ_BSS_UART_TX</b>&#160;&#160;&#160;8U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga60ac81aa35e5d334d9074ae7d688f910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f1a2fe777e6d56d344ecdaa7d1e454"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINK13_PADAZ_SYNC_OUT</b>&#160;&#160;&#160;9U    /*&lt; Low Frequency Synchronization Signal output*/</td></tr>
<tr class="separator:ga16f1a2fe777e6d56d344ecdaa7d1e454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02dc1837605ed4abd0abc4a5c0dd1eeb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINK13_PADAZ_PMIC_CLKOUT</b>&#160;&#160;&#160;10U    /*&lt; Output Clock from XWR18xx device for PMIC*/</td></tr>
<tr class="separator:ga02dc1837605ed4abd0abc4a5c0dd1eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP9_PADBA</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP9_PADBA functionality </p>
</div></td></tr>
<tr class="memitem:ga6de079e8ebf8460d3c190308b6d467f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP9_PADBA</b>&#160;&#160;&#160;26U</td></tr>
<tr class="separator:ga6de079e8ebf8460d3c190308b6d467f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf2bc1af9be79c99463c7724357defa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP9_PADBA_GPIO_27</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga8bf2bc1af9be79c99463c7724357defa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf07c0261b67dfe9c0becef05f54975f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP9_PADBA_PMIC_CLKOUT</b>&#160;&#160;&#160;1U    /*&lt; Output Clock from XWR18xx device for PMIC*/</td></tr>
<tr class="separator:gaaf07c0261b67dfe9c0becef05f54975f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd350f98c80fb7415d3afe570ab1577c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP9_PADBA_EPWM1_B</b>&#160;&#160;&#160;11U    /*&lt; PWM Module 1 - OutPut B*/</td></tr>
<tr class="separator:gadd350f98c80fb7415d3afe570ab1577c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4aff6ec52c72e749954ae532d6fd45"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP9_PADBA_EPWM2_A</b>&#160;&#160;&#160;12U    /*&lt; PWM Module 2- OutPut A*/</td></tr>
<tr class="separator:ga4d4aff6ec52c72e749954ae532d6fd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP4_PADBB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP4_PADBB functionality </p>
</div></td></tr>
<tr class="memitem:ga73a8588c35c49b7ab06d9887ee54fbce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP4_PADBB</b>&#160;&#160;&#160;27U</td></tr>
<tr class="separator:ga73a8588c35c49b7ab06d9887ee54fbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80300e67d49f45b4056b23abaac73ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP4_PADBB_GPIO_28</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gab80300e67d49f45b4056b23abaac73ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78182f9fc90e056aec2029a67942cb1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP4_PADBB_SYNC_IN</b>&#160;&#160;&#160;1U    /*&lt; Low frequency Synchronization signal input */</td></tr>
<tr class="separator:gae78182f9fc90e056aec2029a67942cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ddae8420d0db23036eb1e73bf0636a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP4_PADBB_MSS_UARTB_RX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Receiver*/</td></tr>
<tr class="separator:ga3ddae8420d0db23036eb1e73bf0636a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4280fb83ff3638276c318b3d49b4cc9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP4_PADBB_DMM_MUXIN</b>&#160;&#160;&#160;7U    /*&lt; Debug Interface (Hardware In Loop) Mux Select between DMM1 and DMM2 (Two Instances)*/</td></tr>
<tr class="separator:gac4280fb83ff3638276c318b3d49b4cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga680f252ab1e312336e92e426132ede94"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP4_PADBB_SYNC_OUT</b>&#160;&#160;&#160;9U    /*&lt; Low Frequency Synchronization Signal output*/</td></tr>
<tr class="separator:ga680f252ab1e312336e92e426132ede94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PING13_PADBC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PING13_PADBC functionality </p>
</div></td></tr>
<tr class="memitem:ga9f98e8ba584612ca70d706af88350513"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PING13_PADBC</b>&#160;&#160;&#160;28U</td></tr>
<tr class="separator:ga9f98e8ba584612ca70d706af88350513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a943d8e979d0cb865844424c899076"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PING13_PADBC_GPIO_29</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga19a943d8e979d0cb865844424c899076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga673887e9062edc39b5b83eb257e6f953"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PING13_PADBC_SYNC_OUT</b>&#160;&#160;&#160;1U    /*&lt; Low Frequency Synchronization Signal output*/</td></tr>
<tr class="separator:ga673887e9062edc39b5b83eb257e6f953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145c5a7468093f66ce65dd793a8c1e28"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PING13_PADBC_DMM_MUXIN</b>&#160;&#160;&#160;9U    /*&lt; Debug Interface (Hardware In Loop) Mux Select between DMM1 and DMM2 (Two Instances)*/</td></tr>
<tr class="separator:ga145c5a7468093f66ce65dd793a8c1e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2654893fa7cd482caf0aeb6f9cffa19e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PING13_PADBC_SPIB_CSN1</b>&#160;&#160;&#160;10U    /*&lt; SPI Channel B Chip Select (Instance ID 1)*/</td></tr>
<tr class="separator:ga2654893fa7cd482caf0aeb6f9cffa19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc0e10ae7dd90b78c481bd4530837d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PING13_PADBC_SPIB_CSN2</b>&#160;&#160;&#160;11U    /*&lt; SPI Channel B Chip Select (Instance ID 2)*/</td></tr>
<tr class="separator:ga6dc0e10ae7dd90b78c481bd4530837d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN4_PADBD</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN4_PADBD functionality </p>
</div></td></tr>
<tr class="memitem:ga551d00f4a100f9eaa064bafded867138"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN4_PADBD</b>&#160;&#160;&#160;29U</td></tr>
<tr class="separator:ga551d00f4a100f9eaa064bafded867138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62a87d8db898997b444aaccc8249b8bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN4_PADBD_GPIO_15</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga62a87d8db898997b444aaccc8249b8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a0cf4f65a1e6f2b6291a3b799639e3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN4_PADBD_RS232_RX</b>&#160;&#160;&#160;1U    /*&lt; Debug UART (Operates as Bus Master) - Receive Signal*/</td></tr>
<tr class="separator:ga7a0cf4f65a1e6f2b6291a3b799639e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47dc66e2598b467203f519ba349ce261"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN4_PADBD_MSS_UARTA_RX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Receive*/</td></tr>
<tr class="separator:ga47dc66e2598b467203f519ba349ce261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e9c22625d3bc4081d84b33daad02fda"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN4_PADBD_BSS_UART_TX</b>&#160;&#160;&#160;6U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga0e9c22625d3bc4081d84b33daad02fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9060aa00fdcf1633530c223684169e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN4_PADBD_MSS_UARTB_RX</b>&#160;&#160;&#160;7U    /*&lt; Master Subsystem  - UART B Receive*/</td></tr>
<tr class="separator:ga1c9060aa00fdcf1633530c223684169e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a302a450583bbb706f4d21f95770da5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN4_PADBD_CANFD_RX</b>&#160;&#160;&#160;8U    /*&lt; CAN FD (MCAN) Receive Signal*/</td></tr>
<tr class="separator:ga0a302a450583bbb706f4d21f95770da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a48f51fb0009454246dd8c8a13cc29"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN4_PADBD_I2C_SCL</b>&#160;&#160;&#160;9U    /*&lt; I2C Clock*/</td></tr>
<tr class="separator:ga04a48f51fb0009454246dd8c8a13cc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54d0715bbd08cb2308f0cc93b1d311e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN4_PADBD_EPWM2_A</b>&#160;&#160;&#160;10U    /*&lt; PWM Module 2 - OutPut A*/</td></tr>
<tr class="separator:gab54d0715bbd08cb2308f0cc93b1d311e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d13d030e236536de78450a86aeae25b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN4_PADBD_EPWM2_B</b>&#160;&#160;&#160;11U    /*&lt; PWM Module 2- OutPut B*/</td></tr>
<tr class="separator:ga5d13d030e236536de78450a86aeae25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8070aa9ac03acfb12f820e97e70d44f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN4_PADBD_EPWM3_A</b>&#160;&#160;&#160;12U    /*&lt; PWM Module 3 - OutPut A*/</td></tr>
<tr class="separator:gac8070aa9ac03acfb12f820e97e70d44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN5_PADBE</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN5_PADBE functionality </p>
</div></td></tr>
<tr class="memitem:ga5f5e3ff7387081ea13066fea06bc3c76"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN5_PADBE</b>&#160;&#160;&#160;30U</td></tr>
<tr class="separator:ga5f5e3ff7387081ea13066fea06bc3c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a875a5adca3561ffbb230a468123ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN5_PADBE_GPIO_14</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gae9a875a5adca3561ffbb230a468123ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c2b126c43ef8dbdfde8125b205904b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN5_PADBE_RS232_TX</b>&#160;&#160;&#160;1U    /*&lt; Debug UART (Operates as Bus Master) - Receive Signal*/</td></tr>
<tr class="separator:gac2c2b126c43ef8dbdfde8125b205904b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1caf5c23d533242099dea8a7b04b21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN5_PADBE_MSS_UARTA_TX</b>&#160;&#160;&#160;5U    /*&lt; Master Subsystem  - UART A Transmit*/</td></tr>
<tr class="separator:gafd1caf5c23d533242099dea8a7b04b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga785404ec7c3c6f5056d60358d487f92e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN5_PADBE_MSS_UARTB_TX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga785404ec7c3c6f5056d60358d487f92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f951ac128cba3683645c2845b70082a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN5_PADBE_BSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga4f951ac128cba3683645c2845b70082a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12612ce387dd97185f00be89ad479202"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN5_PADBE_CANFD_TX</b>&#160;&#160;&#160;10U    /*&lt; CAN FD (MCAN) Transmit Signal*/</td></tr>
<tr class="separator:ga12612ce387dd97185f00be89ad479202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5bf2b4188e192c2e74596af44b614c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN5_PADBE_I2C_SDA</b>&#160;&#160;&#160;11U    /*&lt; I2C Data */</td></tr>
<tr class="separator:ga4e5bf2b4188e192c2e74596af44b614c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b2a1784994f973ab195eb823277b1e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN5_PADBE_EPWM1_A</b>&#160;&#160;&#160;12U    /*&lt; PWM Module 1 - OutPut A*/</td></tr>
<tr class="separator:ga64b2a1784994f973ab195eb823277b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717002531766e1c0b6086e4244c22c65"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN5_PADBE_EPWM1_B</b>&#160;&#160;&#160;13U    /*&lt; PWM Module 1 - OutPut B*/</td></tr>
<tr class="separator:ga717002531766e1c0b6086e4244c22c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2009ce6d9641504ef39074e8480f0db"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN5_PADBE_NDMM_EN</b>&#160;&#160;&#160;14U    /*&lt; Debug Interface (Hardware In Loop) Enable - Active Low Signal*/</td></tr>
<tr class="separator:gae2009ce6d9641504ef39074e8480f0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98151b741d7f3559d5c5d127fae2a92e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN5_PADBE_EPWM2_A</b>&#160;&#160;&#160;15U    /*&lt; PWM Module 2 - OutPut A*/</td></tr>
<tr class="separator:ga98151b741d7f3559d5c5d127fae2a92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR4_PADBF</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR4_PADBF functionality </p>
</div></td></tr>
<tr class="memitem:gaf2d1e1f069232f98f0eee82c94959677"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR4_PADBF</b>&#160;&#160;&#160;31U</td></tr>
<tr class="separator:gaf2d1e1f069232f98f0eee82c94959677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d41371f37ae96ae378dbdc540c8710b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR4_PADBF_TRACE_DATA0</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:ga8d41371f37ae96ae378dbdc540c8710b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c035c2ea0d973753fa2ddafdb63f78"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR4_PADBF_GPIO_31</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gad6c035c2ea0d973753fa2ddafdb63f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad1e7439d4089feb31d0094bd51bb1f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR4_PADBF_DMM0</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:gaad1e7439d4089feb31d0094bd51bb1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1537c37e7f9c2c2f6a7ca6dc11399200"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR4_PADBF_MSS_UARTA_TX</b>&#160;&#160;&#160;4U    /*&lt; Master Subsystem  - UART A Transmit*/</td></tr>
<tr class="separator:ga1537c37e7f9c2c2f6a7ca6dc11399200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP5_PADBG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP5_PADBG functionality </p>
</div></td></tr>
<tr class="memitem:gaa4b3bb0e14f43eeaa5e218367d9a802a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP5_PADBG</b>&#160;&#160;&#160;32U</td></tr>
<tr class="separator:gaa4b3bb0e14f43eeaa5e218367d9a802a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb12f718e8998a0d78bc8dc5d59052ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP5_PADBG_TRACE_DATA1</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gafb12f718e8998a0d78bc8dc5d59052ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec7f7de1fc6c1e6c3598b24637af1c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP5_PADBG_GPIO_32</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaeec7f7de1fc6c1e6c3598b24637af1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0762b59e0758da19f8e995aeb7a009f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP5_PADBG_DMM1</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga0762b59e0758da19f8e995aeb7a009f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR5_PADBH</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR5_PADBH functionality </p>
</div></td></tr>
<tr class="memitem:ga3be6187708ea42cbd32d789ccefa4dd4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR5_PADBH</b>&#160;&#160;&#160;33U</td></tr>
<tr class="separator:ga3be6187708ea42cbd32d789ccefa4dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d265cc9b6fb4354d66f3ff3e8c0f28d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR5_PADBH_TRACE_DATA2</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:ga2d265cc9b6fb4354d66f3ff3e8c0f28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e49ba2f02b1c73da137044cb82fb7e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR5_PADBH_GPIO_33</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga7e49ba2f02b1c73da137044cb82fb7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga854fae66945d7c59ea4d754042c4f51e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR5_PADBH_DMM2</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga854fae66945d7c59ea4d754042c4f51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP6_PADBI</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP6_PADBI functionality </p>
</div></td></tr>
<tr class="memitem:gabc785006d9c6503e7d64b1f3790c9dc9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP6_PADBI</b>&#160;&#160;&#160;34U</td></tr>
<tr class="separator:gabc785006d9c6503e7d64b1f3790c9dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892e8d933c19696fd58e39c35e3627b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP6_PADBI_TRACE_DATA3</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:ga892e8d933c19696fd58e39c35e3627b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53a0f587eb0b9d16524388c6fb8e331"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP6_PADBI_GPIO_34</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gad53a0f587eb0b9d16524388c6fb8e331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad27ec6e51b58129b0855f69b8e6fee55"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP6_PADBI_DMM3</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:gad27ec6e51b58129b0855f69b8e6fee55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eafcbfc11b05b08fe56ba373caf07ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP6_PADBI_EPWM3_SYNCO</b>&#160;&#160;&#160;4U    /*&lt; */</td></tr>
<tr class="separator:ga3eafcbfc11b05b08fe56ba373caf07ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR7_PADBJ</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR7_PADBJ functionality </p>
</div></td></tr>
<tr class="memitem:ga1bc72b1fe54deac276332b00f63fa80c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR7_PADBJ</b>&#160;&#160;&#160;35U</td></tr>
<tr class="separator:ga1bc72b1fe54deac276332b00f63fa80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ec9bb7e747948d3436fe28ba969458"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR7_PADBJ_TRACE_DATA4</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gae7ec9bb7e747948d3436fe28ba969458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa4959688435b6849e88b809a200ff1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR7_PADBJ_GPIO_35</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gafa4959688435b6849e88b809a200ff1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea60cc4e7a58488873cc1906323fcd50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR7_PADBJ_DMM4</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:gaea60cc4e7a58488873cc1906323fcd50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebaa31d03f2edbefc9acaa075a1bf66"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR7_PADBJ_EPWM2_SYNCO</b>&#160;&#160;&#160;4U    /*&lt; */</td></tr>
<tr class="separator:gaeebaa31d03f2edbefc9acaa075a1bf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP7_PADBK</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP7_PADBK functionality </p>
</div></td></tr>
<tr class="memitem:ga6234c018ea863eefc361c4008d5e8217"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP7_PADBK</b>&#160;&#160;&#160;36U</td></tr>
<tr class="separator:ga6234c018ea863eefc361c4008d5e8217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0878362bfefe83c3f0ec4bce13ac2771"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP7_PADBK_TRACE_DATA5</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:ga0878362bfefe83c3f0ec4bce13ac2771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0301f3557a22bcdcc7a585f877b64c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP7_PADBK_GPIO_36</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gac0301f3557a22bcdcc7a585f877b64c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga488563534a552e7c40f2aa9012dc046d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP7_PADBK_DMM5</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga488563534a552e7c40f2aa9012dc046d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d525c8b17c0b221b69c09156f16dce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP7_PADBK_MSS_UARTB_TX</b>&#160;&#160;&#160;5U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga27d525c8b17c0b221b69c09156f16dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR8_PADBL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR8_PADBL functionality </p>
</div></td></tr>
<tr class="memitem:ga797745a1491b4d4623cdceabf4f1f49a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR8_PADBL</b>&#160;&#160;&#160;37U</td></tr>
<tr class="separator:ga797745a1491b4d4623cdceabf4f1f49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9b2b560b1e6f13929a0f2e5b39970a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR8_PADBL_TRACE_DATA6</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:ga4b9b2b560b1e6f13929a0f2e5b39970a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959f62b330ca8b5ba6c6af7d31584a88"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR8_PADBL_GPIO_37</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga959f62b330ca8b5ba6c6af7d31584a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9053ee7c93c83ae0887a2813debbf815"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR8_PADBL_DMM6</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga9053ee7c93c83ae0887a2813debbf815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae691e7b25715752bd345021bf9d42c77"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINR8_PADBL_BSS_UART_TX</b>&#160;&#160;&#160;5U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:gae691e7b25715752bd345021bf9d42c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP8_PADBM</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP8_PADBM functionality </p>
</div></td></tr>
<tr class="memitem:ga1238c52f656f26fa44e365255135debb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP8_PADBM</b>&#160;&#160;&#160;38U</td></tr>
<tr class="separator:ga1238c52f656f26fa44e365255135debb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf454d4ea17a1b704e842fcc897952e99"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP8_PADBM_TRACE_DATA7</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gaf454d4ea17a1b704e842fcc897952e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45f51bcc7f176c7b0a0b656e285ee0e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP8_PADBM_GPIO_38</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gae45f51bcc7f176c7b0a0b656e285ee0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722e99de60a8a61424f524487c60ab00"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP8_PADBM_DMM7</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga722e99de60a8a61424f524487c60ab00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a8e827f9de817c75bc3382e61f1cde3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINP8_PADBM_DSS_UART_TX</b>&#160;&#160;&#160;5U    /*&lt; Debug UART Transmit [DSP]*/</td></tr>
<tr class="separator:ga6a8e827f9de817c75bc3382e61f1cde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN15_PADBV</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN15_PADBV functionality </p>
</div></td></tr>
<tr class="memitem:ga1dc7392003bb1d1e893c93ee5792deb7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN15_PADBV</b>&#160;&#160;&#160;47U</td></tr>
<tr class="separator:ga1dc7392003bb1d1e893c93ee5792deb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f0fa24ea167e23060008846fdf5f1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN15_PADBV_TRACE_CLK</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Clock*/</td></tr>
<tr class="separator:ga51f0fa24ea167e23060008846fdf5f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866591d45e0d4a5065e8eea930138720"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN15_PADBV_GPIO_47</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga866591d45e0d4a5065e8eea930138720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e930541efd67ef401d1da9b181af75"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN15_PADBV_DMM_CLK</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Clock*/</td></tr>
<tr class="separator:ga20e930541efd67ef401d1da9b181af75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN14_PADBW</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN14_PADBW functionality </p>
</div></td></tr>
<tr class="memitem:ga7eb01d710de68d61183d9e47be5ce123"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN14_PADBW</b>&#160;&#160;&#160;48U</td></tr>
<tr class="separator:ga7eb01d710de68d61183d9e47be5ce123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4dd61409da40a9140f52427be3f7dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN14_PADBW_TRACE_CTL</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Control*/</td></tr>
<tr class="separator:ga9a4dd61409da40a9140f52427be3f7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae735568f7a1e35cadb6801e694097bd3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR18XX_PINN14_PADBW_DMM_SYNC</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Sync*/</td></tr>
<tr class="separator:gae735568f7a1e35cadb6801e694097bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>PINMUX pad settings for 18xx device. </p>
<p>============================================================================</p>
<hr/>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
