data
label
label_data_1_split_0
label_data_1_split_1
label_data_1_split_2
conv1_1_3x3_s2
conv1_2_3x3
conv1_3_3x3
pool1_3x3_s2
pool1_3x3_s2_pool1_3x3_s2_0_split_0
pool1_3x3_s2_pool1_3x3_s2_0_split_1
conv2_1_1x1_reduce
conv2_1_3x3
conv2_1_1x1_increase
conv2_1_1x1_proj
conv2_1
conv2_1_conv2_1/relu_0_split_0
conv2_1_conv2_1/relu_0_split_1
conv2_2_1x1_reduce
conv2_2_3x3
conv2_2_1x1_increase
conv2_2
conv2_2_conv2_2/relu_0_split_0
conv2_2_conv2_2/relu_0_split_1
conv2_3_1x1_reduce
conv2_3_3x3
conv2_3_1x1_increase
conv2_3
conv2_3_conv2_3/relu_0_split_0
conv2_3_conv2_3/relu_0_split_1
conv3_1_1x1_reduce
conv3_1_3x3
conv3_1_1x1_increase
conv3_1_1x1_proj
conv3_1
conv3_1_conv3_1/relu_0_split_0
conv3_1_conv3_1/relu_0_split_1
conv3_2_1x1_reduce
conv3_2_3x3
conv3_2_1x1_increase
conv3_2
conv3_2_conv3_2/relu_0_split_0
conv3_2_conv3_2/relu_0_split_1
conv3_3_1x1_reduce
conv3_3_3x3
conv3_3_1x1_increase
conv3_3
conv3_3_conv3_3/relu_0_split_0
conv3_3_conv3_3/relu_0_split_1
conv3_4_1x1_reduce
conv3_4_3x3
conv3_4_1x1_increase
conv3_4
conv3_4_conv3_4/relu_0_split_0
conv3_4_conv3_4/relu_0_split_1
conv4_1_1x1_reduce
conv4_1_3x3
conv4_1_1x1_increase
conv4_1_1x1_proj
conv4_1
conv4_1_conv4_1/relu_0_split_0
conv4_1_conv4_1/relu_0_split_1
conv4_2_1x1_reduce
conv4_2_3x3
conv4_2_1x1_increase
conv4_2
conv4_2_conv4_2/relu_0_split_0
conv4_2_conv4_2/relu_0_split_1
conv4_3_1x1_reduce
conv4_3_3x3
conv4_3_1x1_increase
conv4_3
conv4_3_conv4_3/relu_0_split_0
conv4_3_conv4_3/relu_0_split_1
conv4_4_1x1_reduce
conv4_4_3x3
conv4_4_1x1_increase
conv4_4
conv4_4_conv4_4/relu_0_split_0
conv4_4_conv4_4/relu_0_split_1
conv4_5_1x1_reduce
conv4_5_3x3
conv4_5_1x1_increase
conv4_5
conv4_5_conv4_5/relu_0_split_0
conv4_5_conv4_5/relu_0_split_1
conv4_6_1x1_reduce
conv4_6_3x3
conv4_6_1x1_increase
conv4_6
conv4_6_conv4_6/relu_0_split_0
conv4_6_conv4_6/relu_0_split_1
conv4_7_1x1_reduce
conv4_7_3x3
conv4_7_1x1_increase
conv4_7
conv4_7_conv4_7/relu_0_split_0
conv4_7_conv4_7/relu_0_split_1
conv4_8_1x1_reduce
conv4_8_3x3
conv4_8_1x1_increase
conv4_8
conv4_8_conv4_8/relu_0_split_0
conv4_8_conv4_8/relu_0_split_1
conv4_9_1x1_reduce
conv4_9_3x3
conv4_9_1x1_increase
conv4_9
conv4_9_conv4_9/relu_0_split_0
conv4_9_conv4_9/relu_0_split_1
conv4_10_1x1_reduce
conv4_10_3x3
conv4_10_1x1_increase
conv4_10
conv4_10_conv4_10/relu_0_split_0
conv4_10_conv4_10/relu_0_split_1
conv4_11_1x1_reduce
conv4_11_3x3
conv4_11_1x1_increase
conv4_11
conv4_11_conv4_11/relu_0_split_0
conv4_11_conv4_11/relu_0_split_1
conv4_12_1x1_reduce
conv4_12_3x3
conv4_12_1x1_increase
conv4_12
conv4_12_conv4_12/relu_0_split_0
conv4_12_conv4_12/relu_0_split_1
conv4_13_1x1_reduce
conv4_13_3x3
conv4_13_1x1_increase
conv4_13
conv4_13_conv4_13/relu_0_split_0
conv4_13_conv4_13/relu_0_split_1
conv4_14_1x1_reduce
conv4_14_3x3
conv4_14_1x1_increase
conv4_14
conv4_14_conv4_14/relu_0_split_0
conv4_14_conv4_14/relu_0_split_1
conv4_15_1x1_reduce
conv4_15_3x3
conv4_15_1x1_increase
conv4_15
conv4_15_conv4_15/relu_0_split_0
conv4_15_conv4_15/relu_0_split_1
conv4_16_1x1_reduce
conv4_16_3x3
conv4_16_1x1_increase
conv4_16
conv4_16_conv4_16/relu_0_split_0
conv4_16_conv4_16/relu_0_split_1
conv4_17_1x1_reduce
conv4_17_3x3
conv4_17_1x1_increase
conv4_17
conv4_17_conv4_17/relu_0_split_0
conv4_17_conv4_17/relu_0_split_1
conv4_18_1x1_reduce
conv4_18_3x3
conv4_18_1x1_increase
conv4_18
conv4_18_conv4_18/relu_0_split_0
conv4_18_conv4_18/relu_0_split_1
conv4_19_1x1_reduce
conv4_19_3x3
conv4_19_1x1_increase
conv4_19
conv4_19_conv4_19/relu_0_split_0
conv4_19_conv4_19/relu_0_split_1
conv4_20_1x1_reduce
conv4_20_3x3
conv4_20_1x1_increase
conv4_20
conv4_20_conv4_20/relu_0_split_0
conv4_20_conv4_20/relu_0_split_1
conv4_21_1x1_reduce
conv4_21_3x3
conv4_21_1x1_increase
conv4_21
conv4_21_conv4_21/relu_0_split_0
conv4_21_conv4_21/relu_0_split_1
conv4_22_1x1_reduce
conv4_22_3x3
conv4_22_1x1_increase
conv4_22
conv4_22_conv4_22/relu_0_split_0
conv4_22_conv4_22/relu_0_split_1
conv4_23_1x1_reduce
conv4_23_3x3
conv4_23_1x1_increase
conv4_23
conv4_23_conv4_23/relu_0_split_0
conv4_23_conv4_23/relu_0_split_1
conv4_23_conv4_23/relu_0_split_2
aux_drop
conv_aux
conv_aux_interp
aux_loss
conv5_1_1x1_reduce
conv5_1_3x3
conv5_1_1x1_increase
conv5_1_1x1_proj
conv5_1
conv5_1_conv5_1/relu_0_split_0
conv5_1_conv5_1/relu_0_split_1
conv5_2_1x1_reduce
conv5_2_3x3
conv5_2_1x1_increase
conv5_2
conv5_2_conv5_2/relu_0_split_0
conv5_2_conv5_2/relu_0_split_1
conv5_3_1x1_reduce
conv5_3_3x3
conv5_3_1x1_increase
conv5_3
conv5_3_conv5_3/relu_0_split_0
conv5_3_conv5_3/relu_0_split_1
conv5_3_conv5_3/relu_0_split_2
conv5_3_conv5_3/relu_0_split_3
conv5_3_conv5_3/relu_0_split_4
conv5_3_pool1
conv5_3_pool1_conv
conv5_3_pool1_interp
conv5_3_pool2
conv5_3_pool2_conv
conv5_3_pool2_interp
conv5_3_pool3
conv5_3_pool3_conv
conv5_3_pool3_interp
conv5_3_pool6
conv5_3_pool6_conv
conv5_3_pool6_interp
conv5_3_concat
conv5_4
conv6
conv6_interp
conv6_interp_conv6_interp_0_split_0
conv6_interp_conv6_interp_0_split_1
loss
accu
