Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jul  2 12:20:44 2025
| Host         : TOR00094 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_bw_rx_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_bw_rx_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_bw_rx_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/local_bw_tx_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/local_bw_tx_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/local_bw_tx_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 58 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 97 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.865      -21.835                     41               134534        0.030        0.000                      0               134072        0.264        0.000                       0                 75429  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
axi_c2c_selio_rx_clk_in                                                                     {0.000 5.000}        10.000          100.000         
  clk_out                                                                                   {2.500 7.500}        10.000          100.000         
  clkfbout                                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
prm_clk_40                                                                                  {0.000 12.500}       25.000          40.000          
  axi_periph_clk_design_1_CLK_COMMON_0                                                      {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_CLK_COMMON_0                                                            {0.000 12.500}       25.000          40.000          
  clkfbout_design_1_clk_DSP_0                                                               {0.000 12.500}       25.000          40.000          
  delay_clk_design_1_CLK_COMMON_0                                                           {0.000 2.500}        5.000           200.000         
  sample_rate_30_72_design_1_clk_DSP_0                                                      {0.000 16.276}       32.552          30.720          
    clk_out1_design_1_clk_wiz_0_0                                                           {0.000 2.713}        5.425           184.320         
    clk_out2_design_1_clk_wiz_0_0                                                           {0.000 1.695}        3.391           294.912         
    clkfbout_design_1_clk_wiz_0_0                                                           {0.000 16.276}       32.552          30.720          
prm_clk_ad1                                                                                 {0.000 2.000}        4.000           250.000         
prm_clk_ad2                                                                                 {0.000 2.000}        4.000           250.000         
prm_clk_ad3                                                                                 {0.000 2.000}        4.000           250.000         
prm_clk_ad4                                                                                 {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_c2c_selio_rx_clk_in                                                                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out                                                                                         5.909        0.000                      0                 1702        0.060        0.000                      0                 1402        4.232        0.000                       0                   856  
  clkfbout                                                                                                                                                                                                                                    8.592        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.154        0.000                      0                  928        0.044        0.000                      0                  928       15.732        0.000                       0                   483  
prm_clk_40                                                                                                                                                                                                                                    7.500        0.000                       0                     2  
  axi_periph_clk_design_1_CLK_COMMON_0                                                            2.230        0.000                      0                27107        0.056        0.000                      0                27016        4.232        0.000                       0                 12197  
  clkfbout_design_1_CLK_COMMON_0                                                                                                                                                                                                             23.592        0.000                       0                     3  
  clkfbout_design_1_clk_DSP_0                                                                                                                                                                                                                23.592        0.000                       0                     3  
  delay_clk_design_1_CLK_COMMON_0                                                                 4.185        0.000                      0                   17        0.108        0.000                      0                   17        0.264        0.000                       0                    29  
  sample_rate_30_72_design_1_clk_DSP_0                                                           20.172        0.000                      0                63752        0.030        0.000                      0                63752       11.276        0.000                       0                 43707  
    clk_out1_design_1_clk_wiz_0_0                                                                 0.417        0.000                      0                 8472        0.083        0.000                      0                 8472        1.945        0.000                       0                  2481  
    clk_out2_design_1_clk_wiz_0_0                                                                -0.865      -21.835                     41                17730        0.032        0.000                      0                17730        0.927        0.000                       0                  9794  
    clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                            20.081        0.000                       0                     3  
prm_clk_ad1                                                                                       1.047        0.000                      0                 2787        0.104        0.000                      0                 2787        1.600        0.000                       0                  1580  
prm_clk_ad2                                                                                       0.571        0.000                      0                 3142        0.086        0.000                      0                 3142        1.600        0.000                       0                  1784  
prm_clk_ad3                                                                                       0.863        0.000                      0                 2787        0.085        0.000                      0                 2787        1.600        0.000                       0                  1580  
prm_clk_ad4                                                                                       1.241        0.000                      0                 1595        0.084        0.000                      0                 1595        1.600        0.000                       0                   923  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axi_periph_clk_design_1_CLK_COMMON_0                                                        clk_out                                                                                           9.071        0.000                      0                   21                                                                        
clk_out1_design_1_clk_wiz_0_0                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.831        0.000                      0                    8                                                                        
clk_out                                                                                     axi_periph_clk_design_1_CLK_COMMON_0                                                              7.062        0.000                      0                   43                                                                        
clk_out1_design_1_clk_wiz_0_0                                                               sample_rate_30_72_design_1_clk_DSP_0                                                              1.273        0.000                      0                 1384        0.085        0.000                      0                 1384  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_1_clk_wiz_0_0                                                                    32.302        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           axi_periph_clk_design_1_CLK_COMMON_0                                                        axi_periph_clk_design_1_CLK_COMMON_0                                                              2.740        0.000                      0                 2242        0.257        0.000                      0                 2242  
**async_default**                                                                           clk_out                                                                                     clk_out                                                                                          11.899        0.000                      0                   17        0.517        0.000                      0                   17  
**async_default**                                                                           clk_out1_design_1_clk_wiz_0_0                                                               clk_out1_design_1_clk_wiz_0_0                                                                     2.549        0.000                      0                  265        0.265        0.000                      0                  265  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.315        0.000                      0                  100        0.058        0.000                      0                  100  
**async_default**                                                                           axi_periph_clk_design_1_CLK_COMMON_0                                                        delay_clk_design_1_CLK_COMMON_0                                                                   2.982        0.000                      0                   12        0.182        0.000                      0                   12  
**async_default**                                                                           prm_clk_ad1                                                                                 prm_clk_ad1                                                                                       1.490        0.000                      0                  282        0.304        0.000                      0                  282  
**async_default**                                                                           prm_clk_ad2                                                                                 prm_clk_ad2                                                                                       1.620        0.000                      0                  310        0.320        0.000                      0                  310  
**async_default**                                                                           prm_clk_ad3                                                                                 prm_clk_ad3                                                                                       1.427        0.000                      0                  282        0.388        0.000                      0                  282  
**async_default**                                                                           prm_clk_ad4                                                                                 prm_clk_ad4                                                                                       1.366        0.000                      0                  174        0.327        0.000                      0                  174  
**async_default**                                                                           clk_out1_design_1_clk_wiz_0_0                                                               sample_rate_30_72_design_1_clk_DSP_0                                                              2.364        0.000                      0                    7        0.588        0.000                      0                    7  
**async_default**                                                                           sample_rate_30_72_design_1_clk_DSP_0                                                        sample_rate_30_72_design_1_clk_DSP_0                                                             26.891        0.000                      0                   57        0.602        0.000                      0                   57  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_c2c_selio_rx_clk_in
  To Clock:  axi_c2c_selio_rx_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_c2c_selio_rx_clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AXI_TX_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack        5.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.934ns  (logic 0.805ns (20.460%)  route 3.129ns (79.540%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.726ns = ( 13.226 - 12.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.473     3.137    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X8Y106         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.259     3.396 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[3]/Q
                         net (fo=105, routed)         1.982     5.378    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[5]
    SLICE_X2Y111         LUT5 (Prop_lut5_I1_O)        0.050     5.428 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[7]_i_2/O
                         net (fo=16, routed)          1.148     6.576    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]_0
    SLICE_X12Y110        LUT5 (Prop_lut5_I1_O)        0.132     6.708 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.708    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry_i_3_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.964 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.964    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.018 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.018    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__0_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.072 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.072    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0
    SLICE_X12Y112        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.334    13.226    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X12Y112        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg/C
                         clock pessimism             -0.140    13.086    
                         clock uncertainty           -0.067    13.019    
    SLICE_X12Y112        FDRE (Setup_fdre_C_D)       -0.038    12.981    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg
  -------------------------------------------------------------------
                         required time                         12.981    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.882ns  (logic 0.890ns (22.924%)  route 2.992ns (77.076%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.727ns = ( 13.227 - 12.500 ) 
    Source Clock Delay      (SCD):    0.679ns = ( 3.179 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.515     3.179    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y128         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.223     3.402 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[12]/Q
                         net (fo=10, routed)          1.584     4.986    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/ddr_data_gen.data_dly_reg[33]_0[12]
    SLICE_X7Y111         LUT3 (Prop_lut3_I0_O)        0.050     5.036 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage1[13]_i_1/O
                         net (fo=3, routed)           0.611     5.647    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage0[13]
    SLICE_X13Y110        LUT5 (Prop_lut5_I4_O)        0.138     5.785 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__0_i_8/O
                         net (fo=3, routed)           0.333     6.118    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__0_i_8_n_0
    SLICE_X13Y111        LUT3 (Prop_lut3_I1_O)        0.136     6.254 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__0_i_5/O
                         net (fo=2, routed)           0.465     6.718    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__0_i_5_n_0
    SLICE_X10Y111        LUT4 (Prop_lut4_I3_O)        0.043     6.761 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.761    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry__0_i_4_n_0
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     7.007 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry__0_n_0
    SLICE_X10Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.061 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.061    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0
    SLICE_X10Y112        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.335    13.227    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X10Y112        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val_reg/C
                         clock pessimism             -0.140    13.087    
                         clock uncertainty           -0.067    13.020    
    SLICE_X10Y112        FDRE (Setup_fdre_C_D)       -0.038    12.982    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val_reg
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             6.049ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.725ns  (logic 0.902ns (24.217%)  route 2.823ns (75.783%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.726ns = ( 13.226 - 12.500 ) 
    Source Clock Delay      (SCD):    0.679ns = ( 3.179 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.515     3.179    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y128         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.223     3.402 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[12]/Q
                         net (fo=10, routed)          1.584     4.986    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/ddr_data_gen.data_dly_reg[33]_0[12]
    SLICE_X7Y111         LUT3 (Prop_lut3_I0_O)        0.050     5.036 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage1[13]_i_1/O
                         net (fo=3, routed)           0.611     5.647    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage0[13]
    SLICE_X13Y110        LUT5 (Prop_lut5_I4_O)        0.138     5.785 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__0_i_8/O
                         net (fo=3, routed)           0.333     6.118    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__0_i_8_n_0
    SLICE_X13Y111        LUT3 (Prop_lut3_I1_O)        0.136     6.254 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__0_i_5/O
                         net (fo=2, routed)           0.295     6.549    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__0_i_5_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I0_O)        0.043     6.592 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.592    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__0_i_4_n_0
    SLICE_X9Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.851 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.851    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__0_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.904 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.904    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0
    SLICE_X9Y112         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.334    13.226    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X9Y112         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val_reg/C
                         clock pessimism             -0.140    13.086    
                         clock uncertainty           -0.067    13.019    
    SLICE_X9Y112         FDRE (Setup_fdre_C_D)       -0.066    12.953    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val_reg
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                  6.049    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.733ns  (logic 0.696ns (18.643%)  route 3.037ns (81.357%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.727ns = ( 13.227 - 12.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.473     3.137    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X8Y106         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.259     3.396 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/Q
                         net (fo=104, routed)         2.234     5.630    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[6]
    SLICE_X5Y112         LUT5 (Prop_lut5_I1_O)        0.054     5.684 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[23]_i_2/O
                         net (fo=27, routed)          0.803     6.487    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]_2
    SLICE_X11Y111        LUT3 (Prop_lut3_I2_O)        0.137     6.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.624    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__0_i_1_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.817 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.817    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__0_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.870 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.870    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0
    SLICE_X11Y112        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.335    13.227    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X11Y112        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val_reg/C
                         clock pessimism             -0.140    13.087    
                         clock uncertainty           -0.067    13.020    
    SLICE_X11Y112        FDRE (Setup_fdre_C_D)       -0.066    12.954    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val_reg
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                          -6.870    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p1_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.661ns  (logic 0.593ns (16.198%)  route 3.068ns (83.803%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.782ns = ( 13.282 - 12.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.473     3.137    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X8Y106         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.259     3.396 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/Q
                         net (fo=104, routed)         2.234     5.630    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[6]
    SLICE_X5Y112         LUT5 (Prop_lut5_I1_O)        0.043     5.673 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[19]_i_2/O
                         net (fo=27, routed)          0.834     6.507    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p0_val0_carry__0
    SLICE_X1Y111         LUT5 (Prop_lut5_I4_O)        0.043     6.550 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p1_val0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.550    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p1_val_reg[0]_0[2]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.745 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p1_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.745    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p1_val0_carry__0_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.798 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p1_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.798    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p1_val0
    SLICE_X1Y112         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p1_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.390    13.282    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X1Y112         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p1_val_reg[0]/C
                         clock pessimism             -0.140    13.142    
                         clock uncertainty           -0.067    13.075    
    SLICE_X1Y112         FDRE (Setup_fdre_C_D)       -0.066    13.009    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p1_val_reg[0]
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.621ns  (logic 0.764ns (21.101%)  route 2.857ns (78.899%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.780ns = ( 13.280 - 12.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.473     3.137    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X8Y106         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.259     3.396 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/Q
                         net (fo=104, routed)         2.107     5.503    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[6]
    SLICE_X2Y111         LUT5 (Prop_lut5_I1_O)        0.051     5.554 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[15]_i_2/O
                         net (fo=26, routed)          0.750     6.304    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p2_val0_carry__0
    SLICE_X4Y113         LUT5 (Prop_lut5_I0_O)        0.134     6.438 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p0_val0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.438    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[0]_0[1]
    SLICE_X4Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.705 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p0_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.705    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p0_val0_carry__0_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.758 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p0_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.758    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p0_val0
    SLICE_X4Y114         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.388    13.280    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X4Y114         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[0]/C
                         clock pessimism             -0.140    13.140    
                         clock uncertainty           -0.067    13.073    
    SLICE_X4Y114         FDRE (Setup_fdre_C_D)       -0.066    13.007    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[0]
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                          -6.758    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.569ns  (logic 0.809ns (22.665%)  route 2.760ns (77.335%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.781ns = ( 13.281 - 12.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.473     3.137    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X8Y106         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.259     3.396 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/Q
                         net (fo=104, routed)         2.060     5.456    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[6]
    SLICE_X2Y111         LUT5 (Prop_lut5_I1_O)        0.051     5.507 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.state[10]_i_3/O
                         net (fo=28, routed)          0.701     6.207    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[3]_0
    SLICE_X4Y109         LUT4 (Prop_lut4_I1_O)        0.134     6.341 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.341    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg0_carry_i_4_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.600 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.600    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg0_carry_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.653 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.653    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg0_carry__0_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.706 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.706    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg0
    SLICE_X4Y111         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.389    13.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X4Y111         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg[0]/C
                         clock pessimism             -0.140    13.141    
                         clock uncertainty           -0.067    13.074    
    SLICE_X4Y111         FDRE (Setup_fdre_C_D)       -0.066    13.008    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg[0]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.575ns  (logic 0.345ns (9.651%)  route 3.230ns (90.349%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.779ns = ( 13.279 - 12.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.473     3.137    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X8Y106         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.259     3.396 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[3]/Q
                         net (fo=105, routed)         1.982     5.378    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[5]
    SLICE_X2Y111         LUT5 (Prop_lut5_I3_O)        0.043     5.421 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[31]_i_2/O
                         net (fo=27, routed)          0.875     6.296    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]_1
    SLICE_X7Y115         LUT3 (Prop_lut3_I1_O)        0.043     6.339 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[29]_i_1/O
                         net (fo=1, routed)           0.373     6.712    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel0[29]
    SLICE_X7Y115         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.387    13.279    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X7Y115         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel_reg[29]/C
                         clock pessimism             -0.140    13.139    
                         clock uncertainty           -0.067    13.072    
    SLICE_X7Y115         FDRE (Setup_fdre_C_D)       -0.031    13.041    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel_reg[29]
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.511ns  (logic 0.665ns (18.941%)  route 2.846ns (81.059%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.781ns = ( 13.281 - 12.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.473     3.137    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X8Y106         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.259     3.396 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/Q
                         net (fo=104, routed)         2.234     5.630    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[6]
    SLICE_X5Y112         LUT5 (Prop_lut5_I1_O)        0.043     5.673 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[19]_i_2/O
                         net (fo=27, routed)          0.612     6.285    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p0_val0_carry__0
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.043     6.328 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p2_val0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.328    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]_0[1]
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.595 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p2_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.595    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p2_val0_carry__0_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.648 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p2_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.648    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p2_val0
    SLICE_X3Y114         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.389    13.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X3Y114         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]/C
                         clock pessimism             -0.140    13.141    
                         clock uncertainty           -0.067    13.074    
    SLICE_X3Y114         FDRE (Setup_fdre_C_D)       -0.066    13.008    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.525ns  (logic 0.582ns (16.512%)  route 2.943ns (83.489%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.781ns = ( 13.281 - 12.500 ) 
    Source Clock Delay      (SCD):    0.637ns = ( 3.137 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.473     3.137    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X8Y106         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.259     3.396 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[4]/Q
                         net (fo=104, routed)         2.234     5.630    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[6]
    SLICE_X5Y112         LUT5 (Prop_lut5_I1_O)        0.043     5.673 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[19]_i_2/O
                         net (fo=27, routed)          0.709     6.382    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p0_val0_carry__0
    SLICE_X2Y113         LUT5 (Prop_lut5_I4_O)        0.043     6.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/deskew_enable_gen.p3_val_reg0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.425    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]_1[2]
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.608 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.608    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry__0_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.662 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.662    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0
    SLICE_X2Y114         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    16.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    10.024 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    11.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.892 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.389    13.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/clk_ph_out
    SLICE_X2Y114         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]/C
                         clock pessimism             -0.140    13.141    
                         clock uncertainty           -0.067    13.074    
    SLICE_X2Y114         FDRE (Setup_fdre_C_D)       -0.038    13.036    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                  6.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns = ( 3.481 - 2.500 ) 
    Source Clock Delay      (SCD):    0.595ns = ( 3.095 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.640     3.095    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/clk_ph_out
    SLICE_X19Y115        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y115        FDRE (Prop_fdre_C_Q)         0.100     3.195 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[14]/Q
                         net (fo=1, routed)           0.102     3.298    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/DIB0
    SLICE_X18Y117        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.857     3.481    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X18Y117        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.376     3.105    
    SLICE_X18Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.237    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.386%)  route 0.136ns (57.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns = ( 3.482 - 2.500 ) 
    Source Clock Delay      (SCD):    0.594ns = ( 3.094 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.639     3.094    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/clk_ph_out
    SLICE_X21Y113        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y113        FDRE (Prop_fdre_C_Q)         0.100     3.194 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[0]/Q
                         net (fo=1, routed)           0.136     3.330    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIA0
    SLICE_X20Y115        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.858     3.482    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X20Y115        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.376     3.106    
    SLICE_X20Y115        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.237    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (49.016%)  route 0.095ns (50.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns = ( 3.482 - 2.500 ) 
    Source Clock Delay      (SCD):    0.595ns = ( 3.095 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.640     3.095    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/clk_ph_out
    SLICE_X19Y115        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y115        FDRE (Prop_fdre_C_Q)         0.091     3.186 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[9]/Q
                         net (fo=1, routed)           0.095     3.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/DIB1
    SLICE_X18Y116        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.858     3.482    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X18Y116        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.376     3.106    
    SLICE_X18Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     3.185    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.137%)  route 0.137ns (57.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns = ( 3.481 - 2.500 ) 
    Source Clock Delay      (SCD):    0.595ns = ( 3.095 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.640     3.095    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/clk_ph_out
    SLICE_X19Y115        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y115        FDRE (Prop_fdre_C_Q)         0.100     3.195 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[12]/Q
                         net (fo=1, routed)           0.137     3.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/DIA0
    SLICE_X18Y117        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.857     3.481    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X18Y117        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.376     3.105    
    SLICE_X18Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.236    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 3.486 - 2.500 ) 
    Source Clock Delay      (SCD):    0.596ns = ( 3.096 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.641     3.096    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y111        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y111        FDRE (Prop_fdre_C_Q)         0.100     3.196 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2]/Q
                         net (fo=3, routed)           0.074     3.270    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[2][2]
    SLICE_X20Y111        LUT3 (Prop_lut3_I2_O)        0.028     3.298 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[1]_INST_0/O
                         net (fo=1, routed)           0.000     3.298    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]_0[1]
    SLICE_X20Y111        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.862     3.486    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X20Y111        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.379     3.107    
    SLICE_X20Y111        FDRE (Hold_fdre_C_D)         0.087     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 3.488 - 2.500 ) 
    Source Clock Delay      (SCD):    0.598ns = ( 3.098 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.643     3.098    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y104        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y104        FDRE (Prop_fdre_C_Q)         0.100     3.198 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][5]/Q
                         net (fo=3, routed)           0.074     3.272    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[2][5]
    SLICE_X20Y104        LUT5 (Prop_lut5_I4_O)        0.028     3.300 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[4]_INST_0/O
                         net (fo=1, routed)           0.000     3.300    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[4]
    SLICE_X20Y104        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.864     3.488    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X20Y104        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[4]/C
                         clock pessimism             -0.379     3.109    
    SLICE_X20Y104        FDRE (Hold_fdre_C_D)         0.087     3.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.182%)  route 0.075ns (36.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 3.486 - 2.500 ) 
    Source Clock Delay      (SCD):    0.596ns = ( 3.096 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.641     3.096    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y111        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y111        FDRE (Prop_fdre_C_Q)         0.100     3.196 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][2]/Q
                         net (fo=3, routed)           0.075     3.271    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[2][2]
    SLICE_X20Y111        LUT4 (Prop_lut4_I1_O)        0.028     3.299 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[0]_INST_0/O
                         net (fo=1, routed)           0.000     3.299    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]_0[0]
    SLICE_X20Y111        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.862     3.486    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X20Y111        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.379     3.107    
    SLICE_X20Y111        FDRE (Hold_fdre_C_D)         0.087     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.182%)  route 0.075ns (36.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 3.488 - 2.500 ) 
    Source Clock Delay      (SCD):    0.598ns = ( 3.098 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.643     3.098    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y104        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y104        FDRE (Prop_fdre_C_Q)         0.100     3.198 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][5]/Q
                         net (fo=3, routed)           0.075     3.273    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[2][5]
    SLICE_X20Y104        LUT4 (Prop_lut4_I0_O)        0.028     3.301 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[5]_INST_0/O
                         net (fo=1, routed)           0.000     3.301    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[5]
    SLICE_X20Y104        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.864     3.488    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X20Y104        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[5]/C
                         clock pessimism             -0.379     3.109    
    SLICE_X20Y104        FDRE (Hold_fdre_C_D)         0.087     3.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.301    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns = ( 3.482 - 2.500 ) 
    Source Clock Delay      (SCD):    0.594ns = ( 3.094 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.639     3.094    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/clk_ph_out
    SLICE_X21Y115        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDRE (Prop_fdre_C_Q)         0.091     3.185 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[5]/Q
                         net (fo=1, routed)           0.095     3.280    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIC1
    SLICE_X20Y115        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.858     3.482    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X20Y115        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.377     3.105    
    SLICE_X20Y115        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     3.175    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns = ( 3.483 - 2.500 ) 
    Source Clock Delay      (SCD):    0.595ns = ( 3.095 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578     4.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108     1.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.640     3.095    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/clk_ph_out
    SLICE_X19Y115        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y115        FDRE (Prop_fdre_C_Q)         0.100     3.195 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[18]/Q
                         net (fo=1, routed)           0.148     3.344    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/DIA0
    SLICE_X18Y115        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937     5.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568     1.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.859     3.483    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/WCLK
    SLICE_X18Y115        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA/CLK
                         clock pessimism             -0.377     3.106    
    SLICE_X18Y115        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.237    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y110    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y120    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[10].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y137    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[11].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y146    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[12].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y104    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[13].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y143    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[14].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y144    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[15].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y142    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[16].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y133    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X20Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y117    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y117    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y18   design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/fb_bufg_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y6  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.154ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.403ns (12.605%)  route 2.794ns (87.395%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 37.059 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y44        FDRE (Prop_fdre_C_Q)         0.223     4.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     5.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X135Y44        LUT6 (Prop_lut6_I3_O)        0.043     5.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X142Y48        LUT5 (Prop_lut5_I3_O)        0.043     6.362 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.675     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X147Y48        LUT4 (Prop_lut4_I1_O)        0.043     7.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.345     7.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X147Y49        LUT5 (Prop_lut5_I4_O)        0.051     7.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.487     7.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X148Y50        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561    37.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X148Y50        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.467    37.526    
                         clock uncertainty           -0.035    37.490    
    SLICE_X148Y50        FDRE (Setup_fdre_C_R)       -0.374    37.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.116    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                 29.154    

Slack (MET) :             29.154ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.403ns (12.605%)  route 2.794ns (87.395%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 37.059 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y44        FDRE (Prop_fdre_C_Q)         0.223     4.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     5.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X135Y44        LUT6 (Prop_lut6_I3_O)        0.043     5.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X142Y48        LUT5 (Prop_lut5_I3_O)        0.043     6.362 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.675     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X147Y48        LUT4 (Prop_lut4_I1_O)        0.043     7.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.345     7.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X147Y49        LUT5 (Prop_lut5_I4_O)        0.051     7.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.487     7.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X148Y50        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561    37.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X148Y50        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.467    37.526    
                         clock uncertainty           -0.035    37.490    
    SLICE_X148Y50        FDRE (Setup_fdre_C_R)       -0.374    37.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.116    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                 29.154    

Slack (MET) :             29.154ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.403ns (12.605%)  route 2.794ns (87.395%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 37.059 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y44        FDRE (Prop_fdre_C_Q)         0.223     4.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     5.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X135Y44        LUT6 (Prop_lut6_I3_O)        0.043     5.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X142Y48        LUT5 (Prop_lut5_I3_O)        0.043     6.362 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.675     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X147Y48        LUT4 (Prop_lut4_I1_O)        0.043     7.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.345     7.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X147Y49        LUT5 (Prop_lut5_I4_O)        0.051     7.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.487     7.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X148Y50        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561    37.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X148Y50        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.467    37.526    
                         clock uncertainty           -0.035    37.490    
    SLICE_X148Y50        FDRE (Setup_fdre_C_R)       -0.374    37.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.116    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                 29.154    

Slack (MET) :             29.154ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.403ns (12.605%)  route 2.794ns (87.395%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 37.059 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y44        FDRE (Prop_fdre_C_Q)         0.223     4.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     5.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X135Y44        LUT6 (Prop_lut6_I3_O)        0.043     5.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X142Y48        LUT5 (Prop_lut5_I3_O)        0.043     6.362 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.675     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X147Y48        LUT4 (Prop_lut4_I1_O)        0.043     7.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.345     7.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X147Y49        LUT5 (Prop_lut5_I4_O)        0.051     7.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.487     7.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X148Y50        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561    37.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X148Y50        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.467    37.526    
                         clock uncertainty           -0.035    37.490    
    SLICE_X148Y50        FDRE (Setup_fdre_C_R)       -0.374    37.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.116    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                 29.154    

Slack (MET) :             29.154ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.403ns (12.605%)  route 2.794ns (87.395%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 37.059 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y44        FDRE (Prop_fdre_C_Q)         0.223     4.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     5.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X135Y44        LUT6 (Prop_lut6_I3_O)        0.043     5.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X142Y48        LUT5 (Prop_lut5_I3_O)        0.043     6.362 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.675     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X147Y48        LUT4 (Prop_lut4_I1_O)        0.043     7.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.345     7.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X147Y49        LUT5 (Prop_lut5_I4_O)        0.051     7.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.487     7.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X148Y50        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561    37.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X148Y50        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.467    37.526    
                         clock uncertainty           -0.035    37.490    
    SLICE_X148Y50        FDRE (Setup_fdre_C_R)       -0.374    37.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         37.116    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                 29.154    

Slack (MET) :             29.154ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.403ns (12.605%)  route 2.794ns (87.395%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 37.059 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y44        FDRE (Prop_fdre_C_Q)         0.223     4.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     5.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X135Y44        LUT6 (Prop_lut6_I3_O)        0.043     5.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.821     6.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X142Y48        LUT5 (Prop_lut5_I3_O)        0.043     6.362 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.675     7.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X147Y48        LUT4 (Prop_lut4_I1_O)        0.043     7.080 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.345     7.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X147Y49        LUT5 (Prop_lut5_I4_O)        0.051     7.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.487     7.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X148Y50        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.561    37.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X148Y50        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.467    37.526    
                         clock uncertainty           -0.035    37.490    
    SLICE_X148Y50        FDRE (Setup_fdre_C_R)       -0.374    37.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         37.116    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                 29.154    

Slack (MET) :             29.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.693ns (18.629%)  route 3.027ns (81.371%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.176ns = ( 37.176 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y46        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y46        FDRE (Prop_fdre_C_Q)         0.204     4.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.284     6.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X139Y48        LUT4 (Prop_lut4_I1_O)        0.126     6.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.537     6.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X138Y48        LUT6 (Prop_lut6_I4_O)        0.043     6.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.959    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X138Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.139    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X138Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.652     7.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X135Y47        LUT5 (Prop_lut5_I1_O)        0.043     7.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.555     8.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X132Y45        LUT3 (Prop_lut3_I1_O)        0.043     8.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X132Y45        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.678    37.176    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X132Y45        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.542    37.718    
                         clock uncertainty           -0.035    37.682    
    SLICE_X132Y45        FDRE (Setup_fdre_C_D)        0.064    37.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.746    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 29.261    

Slack (MET) :             29.267ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.693ns (18.698%)  route 3.013ns (81.302%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 37.177 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y46        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y46        FDRE (Prop_fdre_C_Q)         0.204     4.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.284     6.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X139Y48        LUT4 (Prop_lut4_I1_O)        0.126     6.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.537     6.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X138Y48        LUT6 (Prop_lut6_I4_O)        0.043     6.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.959    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X138Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.139    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X138Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.652     7.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X135Y47        LUT5 (Prop_lut5_I1_O)        0.043     7.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.541     8.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X135Y45        LUT3 (Prop_lut3_I1_O)        0.043     8.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X135Y45        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.679    37.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y45        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.564    37.741    
                         clock uncertainty           -0.035    37.705    
    SLICE_X135Y45        FDRE (Setup_fdre_C_D)        0.034    37.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.739    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                 29.267    

Slack (MET) :             29.286ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.693ns (18.642%)  route 3.024ns (81.358%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 37.177 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y46        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y46        FDRE (Prop_fdre_C_Q)         0.204     4.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.284     6.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X139Y48        LUT4 (Prop_lut4_I1_O)        0.126     6.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.537     6.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X138Y48        LUT6 (Prop_lut6_I4_O)        0.043     6.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.959    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X138Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.139    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X138Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.652     7.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X135Y47        LUT5 (Prop_lut5_I1_O)        0.043     7.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.552     8.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X134Y45        LUT3 (Prop_lut3_I1_O)        0.043     8.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.483    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X134Y45        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.679    37.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X134Y45        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.564    37.741    
                         clock uncertainty           -0.035    37.705    
    SLICE_X134Y45        FDRE (Setup_fdre_C_D)        0.064    37.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.769    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 29.286    

Slack (MET) :             29.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.693ns (19.158%)  route 2.924ns (80.842%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 37.177 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y46        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y46        FDRE (Prop_fdre_C_Q)         0.204     4.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.284     6.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X139Y48        LUT4 (Prop_lut4_I1_O)        0.126     6.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13/O
                         net (fo=2, routed)           0.537     6.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[19]
    SLICE_X138Y48        LUT6 (Prop_lut6_I4_O)        0.043     6.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.959    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X138Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.139 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.139    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X138Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.193 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.652     7.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X135Y47        LUT5 (Prop_lut5_I1_O)        0.043     7.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.452     8.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X135Y45        LUT3 (Prop_lut3_I1_O)        0.043     8.383 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X135Y45        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.679    37.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y45        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.564    37.741    
                         clock uncertainty           -0.035    37.705    
    SLICE_X135Y45        FDRE (Setup_fdre_C_D)        0.034    37.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.739    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                 29.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.456%)  route 0.060ns (39.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.747     2.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X133Y44        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y44        FDCE (Prop_fdce_C_Q)         0.091     2.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.060     2.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X132Y44        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.008     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X132Y44        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.520     2.299    
    SLICE_X132Y44        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.653%)  route 0.146ns (59.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.779     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X147Y48        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y48        FDRE (Prop_fdre_C_Q)         0.100     2.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
                         net (fo=6, routed)           0.146     2.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
    SLICE_X147Y50        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.968     2.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X147Y50        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
                         clock pessimism             -0.318     2.461    
    SLICE_X147Y50        FDRE (Hold_fdre_C_D)         0.040     2.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.264%)  route 0.060ns (39.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.747     2.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X133Y44        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y44        FDCE (Prop_fdce_C_Q)         0.091     2.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.060     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X132Y44        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.008     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X132Y44        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.520     2.299    
    SLICE_X132Y44        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.259%)  route 0.148ns (59.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.747     2.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X133Y45        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y45        FDCE (Prop_fdce_C_Q)         0.100     2.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.148     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X134Y44        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.008     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X134Y44        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.498     2.321    
    SLICE_X134Y44        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.692%)  route 0.152ns (60.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.747     2.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X133Y44        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y44        FDCE (Prop_fdce_C_Q)         0.100     2.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.152     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X134Y44        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.008     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X134Y44        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.498     2.321    
    SLICE_X134Y44        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.077%)  route 0.063ns (32.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.779     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X149Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y49        FDRE (Prop_fdre_C_Q)         0.100     2.420 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.063     2.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X148Y49        LUT6 (Prop_lut6_I1_O)        0.028     2.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X148Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.040     2.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X148Y49        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -0.520     2.331    
    SLICE_X148Y49        FDRE (Hold_fdre_C_D)         0.087     2.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.795%)  route 0.108ns (54.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.747     2.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X133Y44        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y44        FDCE (Prop_fdce_C_Q)         0.091     2.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.108     2.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X134Y44        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.008     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X134Y44        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.498     2.321    
    SLICE_X134Y44        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     2.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.625%)  route 0.113ns (55.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.747     2.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X133Y43        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y43        FDCE (Prop_fdce_C_Q)         0.091     2.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.113     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X132Y43        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.008     2.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X132Y43        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.520     2.299    
    SLICE_X132Y43        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.100ns (65.887%)  route 0.052ns (34.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.743     2.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X124Y43        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y43        FDRE (Prop_fdre_C_Q)         0.100     2.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.052     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[13]
    SLICE_X125Y43        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.004     2.815    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X125Y43        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism             -0.520     2.295    
    SLICE_X125Y43        FDRE (Hold_fdre_C_D)         0.033     2.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.816ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.744     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X125Y48        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y48        FDPE (Prop_fdpe_C_Q)         0.100     2.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X125Y48        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.005     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X125Y48        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.531     2.285    
    SLICE_X125Y48        FDPE (Hold_fdpe_C_D)         0.047     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y8  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X145Y44  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X144Y45  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X149Y48  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X147Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X148Y46  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X149Y47  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X146Y47  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X147Y48  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X147Y48  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X132Y43  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_40
  To Clock:  prm_clk_40

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { FPGA_REF_40MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  axi_periph_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        2.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.362ns (4.712%)  route 7.320ns (95.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.574ns = ( 9.426 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         6.776     5.497    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X153Y62        LUT3 (Prop_lut3_I2_O)        0.126     5.623 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.545     6.168    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X152Y60        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.560     9.426    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y60        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[0]/C
                         clock pessimism             -0.655     8.770    
                         clock uncertainty           -0.092     8.678    
    SLICE_X152Y60        FDRE (Setup_fdre_C_R)       -0.281     8.397    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.362ns (4.712%)  route 7.320ns (95.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.574ns = ( 9.426 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         6.776     5.497    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X153Y62        LUT3 (Prop_lut3_I2_O)        0.126     5.623 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.545     6.168    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X152Y60        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.560     9.426    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y60        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[1]/C
                         clock pessimism             -0.655     8.770    
                         clock uncertainty           -0.092     8.678    
    SLICE_X152Y60        FDRE (Setup_fdre_C_R)       -0.281     8.397    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.362ns (4.712%)  route 7.320ns (95.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.574ns = ( 9.426 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         6.776     5.497    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X153Y62        LUT3 (Prop_lut3_I2_O)        0.126     5.623 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.545     6.168    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X152Y60        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.560     9.426    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y60        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[2]/C
                         clock pessimism             -0.655     8.770    
                         clock uncertainty           -0.092     8.678    
    SLICE_X152Y60        FDRE (Setup_fdre_C_R)       -0.281     8.397    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.362ns (4.712%)  route 7.320ns (95.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.574ns = ( 9.426 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         6.776     5.497    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X153Y62        LUT3 (Prop_lut3_I2_O)        0.126     5.623 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.545     6.168    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X152Y60        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.560     9.426    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y60        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[3]/C
                         clock pessimism             -0.655     8.770    
                         clock uncertainty           -0.092     8.678    
    SLICE_X152Y60        FDRE (Setup_fdre_C_R)       -0.281     8.397    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 0.362ns (4.712%)  route 7.320ns (95.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.574ns = ( 9.426 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         6.776     5.497    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X153Y62        LUT3 (Prop_lut3_I2_O)        0.126     5.623 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.545     6.168    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X152Y60        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.560     9.426    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y60        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[4]/C
                         clock pessimism             -0.655     8.770    
                         clock uncertainty           -0.092     8.678    
    SLICE_X152Y60        FDRE (Setup_fdre_C_R)       -0.281     8.397    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 0.504ns (6.306%)  route 7.488ns (93.694%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.575ns = ( 9.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         6.428     5.150    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aresetn
    SLICE_X153Y81        LUT5 (Prop_lut5_I0_O)        0.132     5.282 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[31]_i_1__0/O
                         net (fo=6, routed)           1.060     6.341    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/s_axi_aresetn_1
    SLICE_X153Y63        LUT5 (Prop_lut5_I2_O)        0.136     6.477 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_int[4]_i_1/O
                         net (fo=1, routed)           0.000     6.477    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/D[4]
    SLICE_X153Y63        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.559     9.425    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y63        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[4]/C
                         clock pessimism             -0.655     8.769    
                         clock uncertainty           -0.092     8.677    
    SLICE_X153Y63        FDRE (Setup_fdre_C_D)        0.034     8.711    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_rdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                          8.711    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 0.362ns (4.739%)  route 7.276ns (95.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.575ns = ( 9.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         6.776     5.497    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X153Y62        LUT3 (Prop_lut3_I2_O)        0.126     5.623 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.500     6.123    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X153Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.559     9.425    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[16]/C
                         clock pessimism             -0.655     8.769    
                         clock uncertainty           -0.092     8.677    
    SLICE_X153Y62        FDRE (Setup_fdre_C_R)       -0.304     8.373    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[16]
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 0.362ns (4.739%)  route 7.276ns (95.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.575ns = ( 9.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         6.776     5.497    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X153Y62        LUT3 (Prop_lut3_I2_O)        0.126     5.623 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.500     6.123    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X153Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.559     9.425    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[17]/C
                         clock pessimism             -0.655     8.769    
                         clock uncertainty           -0.092     8.677    
    SLICE_X153Y62        FDRE (Setup_fdre_C_R)       -0.304     8.373    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[17]
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 0.362ns (4.739%)  route 7.276ns (95.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.575ns = ( 9.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         6.776     5.497    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X153Y62        LUT3 (Prop_lut3_I2_O)        0.126     5.623 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.500     6.123    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X153Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.559     9.425    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[18]/C
                         clock pessimism             -0.655     8.769    
                         clock uncertainty           -0.092     8.677    
    SLICE_X153Y62        FDRE (Setup_fdre_C_R)       -0.304     8.373    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[18]
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 0.362ns (4.739%)  route 7.276ns (95.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.575ns = ( 9.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         6.776     5.497    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X153Y62        LUT3 (Prop_lut3_I2_O)        0.126     5.623 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.500     6.123    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X153Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.559     9.425    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[19]/C
                         clock pessimism             -0.655     8.769    
                         clock uncertainty           -0.092     8.677    
    SLICE_X153Y62        FDRE (Setup_fdre_C_R)       -0.304     8.373    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[19]
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                  2.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_2_1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_3_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.177ns (45.415%)  route 0.213ns (54.585%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.545    -0.439    design_1_i/Current_turning_off_0/inst/averaging_inst_4/s00_axi_aclk
    SLICE_X53Y152        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_2_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y152        FDRE (Prop_fdre_C_Q)         0.100    -0.339 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_2_1_reg[11]/Q
                         net (fo=1, routed)           0.213    -0.127    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_2_1[11]
    SLICE_X53Y147        LUT2 (Prop_lut2_I1_O)        0.028    -0.099 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_3_0[11]_i_2/O
                         net (fo=1, routed)           0.000    -0.099    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_3_0[11]_i_2_n_0
    SLICE_X53Y147        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049    -0.050 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_3_0_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.050    design_1_i/Current_turning_off_0/inst/averaging_inst_4/p_0_in[11]
    SLICE_X53Y147        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_3_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.816    -0.268    design_1_i/Current_turning_off_0/inst/averaging_inst_4/s00_axi_aclk
    SLICE_X53Y147        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_3_0_reg[11]/C
                         clock pessimism              0.091    -0.176    
    SLICE_X53Y147        FDRE (Hold_fdre_C_D)         0.071    -0.105    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_3_0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.638    -0.346    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/m_axi_lite_aclk
    SLICE_X19Y135        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y135        FDRE (Prop_fdre_C_Q)         0.100    -0.246 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/tx_data_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.145    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIC0
    SLICE_X18Y133        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.856    -0.228    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X18Y133        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.108    -0.335    
    SLICE_X18Y133        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.206    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/averaging_inst_5/value_reg_4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_5/value_reg_5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.066%)  route 0.144ns (54.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.593    -0.391    design_1_i/Current_turning_off_0/inst/averaging_inst_5/s00_axi_aclk
    SLICE_X70Y149        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_5/value_reg_4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y149        FDRE (Prop_fdre_C_Q)         0.118    -0.273 r  design_1_i/Current_turning_off_0/inst/averaging_inst_5/value_reg_4_reg[7]/Q
                         net (fo=3, routed)           0.144    -0.130    design_1_i/Current_turning_off_0/inst/averaging_inst_5/value_reg_4[7]
    SLICE_X70Y150        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_5/value_reg_5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.741    -0.343    design_1_i/Current_turning_off_0/inst/averaging_inst_5/s00_axi_aclk
    SLICE_X70Y150        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_5/value_reg_5_reg[7]/C
                         clock pessimism              0.091    -0.251    
    SLICE_X70Y150        FDRE (Hold_fdre_C_D)         0.059    -0.192    design_1_i/Current_turning_off_0/inst/averaging_inst_5/value_reg_5_reg[7]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.073%)  route 0.108ns (51.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.643    -0.341    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/s_axi_aclk
    SLICE_X13Y145        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.241 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[22]/Q
                         net (fo=3, routed)           0.108    -0.133    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/DIC0
    SLICE_X14Y146        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.863    -0.221    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/WCLK
    SLICE_X14Y146        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/RAMC/CLK
                         clock pessimism             -0.107    -0.327    
    SLICE_X14Y146        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.198    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/averaging_inst_0/sum_reg_2_0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_0/sum_reg_3_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.179ns (44.804%)  route 0.221ns (55.196%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.580    -0.404    design_1_i/Current_turning_off_0/inst/averaging_inst_0/s00_axi_aclk
    SLICE_X40Y152        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_0/sum_reg_2_0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.100    -0.304 r  design_1_i/Current_turning_off_0/inst/averaging_inst_0/sum_reg_2_0_reg[14]/Q
                         net (fo=2, routed)           0.221    -0.084    design_1_i/Current_turning_off_0/inst/averaging_inst_0/sum_reg_2_0[14]
    SLICE_X43Y149        LUT2 (Prop_lut2_I0_O)        0.028    -0.056 r  design_1_i/Current_turning_off_0/inst/averaging_inst_0/sum_reg_3_0[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.056    design_1_i/Current_turning_off_0/inst/averaging_inst_0/sum_reg_3_0[15]_i_2_n_0
    SLICE_X43Y149        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.005 r  design_1_i/Current_turning_off_0/inst/averaging_inst_0/sum_reg_3_0_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.005    design_1_i/Current_turning_off_0/inst/averaging_inst_0/p_0_in[14]
    SLICE_X43Y149        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_0/sum_reg_3_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.850    -0.234    design_1_i/Current_turning_off_0/inst/averaging_inst_0/s00_axi_aclk
    SLICE_X43Y149        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_0/sum_reg_3_0_reg[14]/C
                         clock pessimism              0.091    -0.142    
    SLICE_X43Y149        FDRE (Hold_fdre_C_D)         0.071    -0.071    design_1_i/Current_turning_off_0/inst/averaging_inst_0/sum_reg_3_0_reg[14]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.204%)  route 0.103ns (50.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.643    -0.341    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/s_axi_aclk
    SLICE_X13Y145        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDRE (Prop_fdre_C_Q)         0.100    -0.241 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[21]/Q
                         net (fo=3, routed)           0.103    -0.138    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/DIB1
    SLICE_X14Y146        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.863    -0.221    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/WCLK
    SLICE_X14Y146        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.107    -0.327    
    SLICE_X14Y146        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.212    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.635%)  route 0.101ns (50.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.642    -0.342    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/s_axi_aclk
    SLICE_X13Y141        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y141        FDRE (Prop_fdre_C_Q)         0.100    -0.242 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[7]/Q
                         net (fo=3, routed)           0.101    -0.141    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/DIA1
    SLICE_X14Y142        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.862    -0.222    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/WCLK
    SLICE_X14Y142        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.107    -0.328    
    SLICE_X14Y142        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    -0.220    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/averaging_inst_4/value_reg_5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.179ns (43.268%)  route 0.235ns (56.732%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.544    -0.440    design_1_i/Current_turning_off_0/inst/averaging_inst_4/s00_axi_aclk
    SLICE_X57Y150        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/value_reg_5_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y150        FDRE (Prop_fdre_C_Q)         0.100    -0.340 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/value_reg_5_reg[10]/Q
                         net (fo=2, routed)           0.235    -0.106    design_1_i/Current_turning_off_0/inst/averaging_inst_4/value_reg_5[10]
    SLICE_X57Y148        LUT2 (Prop_lut2_I1_O)        0.028    -0.078 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_2[11]_i_3/O
                         net (fo=1, routed)           0.000    -0.078    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_2[11]_i_3_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.027 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_2_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.027    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_20[10]
    SLICE_X57Y148        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.815    -0.269    design_1_i/Current_turning_off_0/inst/averaging_inst_4/s00_axi_aclk
    SLICE_X57Y148        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_2_reg[10]/C
                         clock pessimism              0.091    -0.177    
    SLICE_X57Y148        FDRE (Hold_fdre_C_D)         0.071    -0.106    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_transfer_id_eot_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.772%)  route 0.105ns (51.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.343ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.641    -0.343    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/s_axi_aclk
    SLICE_X13Y139        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_transfer_id_eot_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.100    -0.243 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_transfer_id_eot_d_reg[1]/Q
                         net (fo=2, routed)           0.105    -0.138    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/DIA1
    SLICE_X14Y140        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.862    -0.222    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/WCLK
    SLICE_X14Y140        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/RAMA_D1/CLK
                         clock pessimism             -0.107    -0.328    
    SLICE_X14Y140        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    -0.220    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_24_25/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/up_rdata_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.313ns
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.671    -0.313    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/s_axi_aclk
    SLICE_X149Y137       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/up_rdata_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y137       FDRE (Prop_fdre_C_Q)         0.100    -0.213 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/up_rdata_int_reg[18]/Q
                         net (fo=1, routed)           0.054    -0.160    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_s[1]_2[18]
    SLICE_X148Y137       LUT6 (Prop_lut6_I3_O)        0.028    -0.132 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int[18]_i_1_n_0
    SLICE_X148Y137       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.891    -0.193    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/s_axi_aclk
    SLICE_X148Y137       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[18]/C
                         clock pessimism             -0.110    -0.302    
    SLICE_X148Y137       FDCE (Hold_fdce_C_D)         0.087    -0.215    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[18]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_periph_clk_design_1_CLK_COMMON_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y156    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y154    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y158    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y160    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y162    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y172    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y194    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_rx_frame/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X1Y60     design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X1Y56     design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X1Y52     design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_idelay/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y131    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y131    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y131    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y131    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y131    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y131    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y131    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X16Y131    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y141    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y141    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y133    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y133    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y133    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y133    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y133    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y133    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y133    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y133    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y133    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X18Y133    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_CLK_COMMON_0
  To Clock:  clkfbout_design_1_CLK_COMMON_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_CLK_COMMON_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         25.000      23.592     BUFGCTRL_X0Y10   design_1_i/CLK_AXI/CLK_COMMON/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_DSP_0
  To Clock:  clkfbout_design_1_clk_DSP_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_DSP_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         25.000      23.592     BUFGCTRL_X0Y9    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  delay_clk_design_1_CLK_COMMON_0
  To Clock:  delay_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        4.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.223ns (31.419%)  route 0.487ns (68.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 4.072 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.455ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.348    -1.455    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y244         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y244         FDRE (Prop_fdre_C_Q)         0.223    -1.232 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.487    -0.745    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X0Y244         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.206     4.072    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y244         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.526     3.545    
                         clock uncertainty           -0.083     3.462    
    SLICE_X0Y244         FDRE (Setup_fdre_C_D)       -0.022     3.440    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.440    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.236ns (51.675%)  route 0.221ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y51        FDPE (Prop_fdpe_C_Q)         0.236    -0.866 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.221    -0.645    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X153Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.551     3.877    
                         clock uncertainty           -0.083     3.794    
    SLICE_X153Y51        FDRE (Setup_fdre_C_D)       -0.114     3.680    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.680    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.236ns (51.675%)  route 0.221ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.553ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y100       FDPE (Prop_fdpe_C_Q)         0.236    -1.038 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.221    -0.817    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X153Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.553     3.705    
                         clock uncertainty           -0.083     3.622    
    SLICE_X153Y100       FDRE (Setup_fdre_C_D)       -0.114     3.508    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.508    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.223ns (40.089%)  route 0.333ns (59.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y100       FDRE (Prop_fdre_C_Q)         0.223    -1.051 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.333    -0.717    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X153Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.532     3.726    
                         clock uncertainty           -0.083     3.643    
    SLICE_X153Y100       FDRE (Setup_fdre_C_D)       -0.022     3.621    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.621    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.223ns (40.210%)  route 0.332ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 4.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    -0.534ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.356    -1.447    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y199         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.223    -1.224 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.332    -0.892    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X1Y199         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.088    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y199         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.534     3.553    
                         clock uncertainty           -0.083     3.470    
    SLICE_X1Y199         FDRE (Setup_fdre_C_D)       -0.022     3.448    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.223ns (40.210%)  route 0.332ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y51        FDRE (Prop_fdre_C_Q)         0.223    -0.879 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.332    -0.547    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X153Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.530     3.898    
                         clock uncertainty           -0.083     3.815    
    SLICE_X153Y51        FDRE (Setup_fdre_C_D)       -0.022     3.793    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.793    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.204ns (47.920%)  route 0.222ns (52.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 4.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.356    -1.447    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDPE (Prop_fdpe_C_Q)         0.204    -1.243 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.222    -1.021    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X1Y199         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.088    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y199         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.555     3.532    
                         clock uncertainty           -0.083     3.449    
    SLICE_X1Y199         FDRE (Setup_fdre_C_D)       -0.111     3.338    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.338    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.236ns (51.819%)  route 0.219ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y100       FDPE (Prop_fdpe_C_Q)         0.236    -1.038 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.219    -0.818    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X152Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.532     3.726    
                         clock uncertainty           -0.083     3.643    
    SLICE_X152Y100       FDPE (Setup_fdpe_C_D)       -0.076     3.567    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.567    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.236ns (51.819%)  route 0.219ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y51        FDPE (Prop_fdpe_C_Q)         0.236    -0.866 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.219    -0.646    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.530     3.898    
                         clock uncertainty           -0.083     3.815    
    SLICE_X152Y51        FDPE (Setup_fdpe_C_D)       -0.076     3.739    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.739    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.204ns (51.371%)  route 0.193ns (48.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 4.072 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.455ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.348    -1.455    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y244         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y244         FDPE (Prop_fdpe_C_Q)         0.204    -1.251 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.193    -1.058    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X0Y244         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.206     4.072    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y244         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.547     3.524    
                         clock uncertainty           -0.083     3.441    
    SLICE_X0Y244         FDRE (Setup_fdre_C_D)       -0.111     3.330    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.330    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  4.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.610    -0.374    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y244         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y244         FDPE (Prop_fdpe_C_Q)         0.100    -0.274 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.220    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X1Y244         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.269    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y244         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.106    -0.374    
    SLICE_X1Y244         FDPE (Hold_fdpe_C_D)         0.047    -0.327    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.625    -0.359    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDPE (Prop_fdpe_C_Q)         0.100    -0.259 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.060    -0.199    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.259    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.101    -0.359    
    SLICE_X0Y199         FDPE (Hold_fdpe_C_D)         0.047    -0.312    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.677    -0.307    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y100       FDPE (Prop_fdpe_C_Q)         0.118    -0.189 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.135    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X152Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.897    -0.187    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.121    -0.307    
    SLICE_X152Y100       FDPE (Hold_fdpe_C_D)         0.042    -0.265    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.255ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.729    -0.255    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y51        FDPE (Prop_fdpe_C_Q)         0.118    -0.137 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.083    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.141    -0.255    
    SLICE_X152Y51        FDPE (Hold_fdpe_C_D)         0.042    -0.213    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.091ns (62.053%)  route 0.056ns (37.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.676    -0.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelay_ref_clk
    SLICE_X0Y103         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.091    -0.217 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/Q
                         net (fo=1, routed)           0.056    -0.162    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_idelay_Ctrl_cdc_to
    SLICE_X0Y103         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.896    -0.188    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelay_ref_clk
    SLICE_X0Y103         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg/C
                         clock pessimism             -0.121    -0.308    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)        -0.006    -0.314    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.610    -0.374    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y244         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y244         FDPE (Prop_fdpe_C_Q)         0.091    -0.283 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.095    -0.188    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X0Y244         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.269    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y244         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.095    -0.363    
    SLICE_X0Y244         FDRE (Hold_fdre_C_D)         0.002    -0.361    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.091ns (45.795%)  route 0.108ns (54.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.625    -0.359    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDPE (Prop_fdpe_C_Q)         0.091    -0.268 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.108    -0.161    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X1Y199         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.259    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y199         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.090    -0.348    
    SLICE_X1Y199         FDRE (Hold_fdre_C_D)         0.002    -0.346    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.610    -0.374    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y244         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y244         FDPE (Prop_fdpe_C_Q)         0.091    -0.283 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.106    -0.177    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X1Y244         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.269    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y244         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.106    -0.374    
    SLICE_X1Y244         FDPE (Hold_fdpe_C_D)         0.006    -0.368    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.625    -0.359    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDPE (Prop_fdpe_C_Q)         0.091    -0.268 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.106    -0.162    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.259    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.101    -0.359    
    SLICE_X0Y199         FDPE (Hold_fdpe_C_D)         0.006    -0.353    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.107ns (50.071%)  route 0.107ns (49.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.255ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.729    -0.255    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y51        FDPE (Prop_fdpe_C_Q)         0.107    -0.148 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.107    -0.042    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X153Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.130    -0.244    
    SLICE_X153Y51        FDRE (Hold_fdre_C_D)         0.000    -0.244    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         delay_clk_design_1_CLK_COMMON_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.IDELAYCTRL_inst/REFCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y5    design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X152Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.IDELAYCTRL_inst/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y100   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y100   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y103     design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y100   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X0Y199     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sample_rate_30_72_design_1_clk_DSP_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack       20.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.172ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_reg/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        12.340ns  (logic 5.048ns (40.906%)  route 7.292ns (59.093%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.609ns = ( 31.943 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.303ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.575    -1.303    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X91Y58         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.080 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.854     0.774    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1_n_40
    SLICE_X72Y54         LUT5 (Prop_lut5_I1_O)        0.043     0.817 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34/O
                         net (fo=1, routed)           0.251     1.068    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34_n_0
    SLICE_X72Y54         LUT6 (Prop_lut6_I0_O)        0.043     1.111 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27/O
                         net (fo=4, routed)           0.538     1.649    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27_n_0
    SLICE_X71Y56         LUT6 (Prop_lut6_I5_O)        0.043     1.692 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_10/O
                         net (fo=4, routed)           0.549     2.241    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0_n_10
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[5]_P[31])
                                                      2.737     4.978 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1/P[31]
                         net (fo=1, routed)           0.838     5.816    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1_n_74
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_P[4])
                                                      1.016     6.832 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1/P[4]
                         net (fo=1, routed)           0.643     7.475    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1_n_101
    SLICE_X53Y70         LUT2 (Prop_lut2_I1_O)        0.043     7.518 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27/O
                         net (fo=1, routed)           0.000     7.518    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.711 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.711    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.764 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.817 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.817    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_4_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.966 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_3/O[3]
                         net (fo=1, routed)           1.165     9.130    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0[15]
    SLICE_X55Y48         LUT3 (Prop_lut3_I0_O)        0.120     9.250 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_9/O
                         net (fo=3, routed)           1.049    10.299    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[15]
    SLICE_X77Y44         LUT4 (Prop_lut4_I2_O)        0.043    10.342 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_i_17/O
                         net (fo=1, routed)           0.000    10.342    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_i_17_n_0
    SLICE_X77Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.535 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.535    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_reg_i_3_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.588 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_reg_i_2/CO[3]
                         net (fo=1, routed)           0.406    10.995    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val0
    SLICE_X76Y45         LUT3 (Prop_lut3_I1_O)        0.043    11.038 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_i_1/O
                         net (fo=1, routed)           0.000    11.038    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_i_1_n_0
    SLICE_X76Y45         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.598    31.943    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X76Y45         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_reg/C
                         clock pessimism             -0.653    31.289    
                         clock uncertainty           -0.113    31.177    
    SLICE_X76Y45         FDRE (Setup_fdre_C_D)        0.033    31.210    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/loc_val_reg
  -------------------------------------------------------------------
                         required time                         31.210    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                 20.172    

Slack (MET) :             21.082ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        11.386ns  (logic 4.716ns (41.421%)  route 6.670ns (58.579%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.608ns = ( 31.944 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.303ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.575    -1.303    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X91Y58         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.080 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.854     0.774    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1_n_40
    SLICE_X72Y54         LUT5 (Prop_lut5_I1_O)        0.043     0.817 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34/O
                         net (fo=1, routed)           0.251     1.068    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34_n_0
    SLICE_X72Y54         LUT6 (Prop_lut6_I0_O)        0.043     1.111 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27/O
                         net (fo=4, routed)           0.538     1.649    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27_n_0
    SLICE_X71Y56         LUT6 (Prop_lut6_I5_O)        0.043     1.692 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_10/O
                         net (fo=4, routed)           0.549     2.241    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0_n_10
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[5]_P[31])
                                                      2.737     4.978 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1/P[31]
                         net (fo=1, routed)           0.838     5.816    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1_n_74
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_P[4])
                                                      1.016     6.832 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1/P[4]
                         net (fo=1, routed)           0.643     7.475    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1_n_101
    SLICE_X53Y70         LUT2 (Prop_lut2_I1_O)        0.043     7.518 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27/O
                         net (fo=1, routed)           0.000     7.518    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.711 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.711    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.764 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.817 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.817    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_4_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.966 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_3/O[3]
                         net (fo=1, routed)           1.165     9.130    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0[15]
    SLICE_X55Y48         LUT3 (Prop_lut3_I0_O)        0.120     9.250 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_9/O
                         net (fo=3, routed)           0.832    10.083    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[15]
    SLICE_X67Y44         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.599    31.944    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X67Y44         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[15]/C
                         clock pessimism             -0.653    31.290    
                         clock uncertainty           -0.113    31.178    
    SLICE_X67Y44         FDRE (Setup_fdre_C_D)       -0.013    31.165    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[15]
  -------------------------------------------------------------------
                         required time                         31.165    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                 21.082    

Slack (MET) :             21.237ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        11.236ns  (logic 4.842ns (43.095%)  route 6.394ns (56.905%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.608ns = ( 31.944 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.303ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.575    -1.303    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X91Y58         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.080 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.854     0.774    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1_n_40
    SLICE_X72Y54         LUT5 (Prop_lut5_I1_O)        0.043     0.817 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34/O
                         net (fo=1, routed)           0.251     1.068    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34_n_0
    SLICE_X72Y54         LUT6 (Prop_lut6_I0_O)        0.043     1.111 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27/O
                         net (fo=4, routed)           0.538     1.649    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27_n_0
    SLICE_X71Y56         LUT6 (Prop_lut6_I5_O)        0.043     1.692 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_10/O
                         net (fo=4, routed)           0.549     2.241    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0_n_10
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[5]_P[31])
                                                      2.737     4.978 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1/P[31]
                         net (fo=1, routed)           0.838     5.816    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1_n_74
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_P[4])
                                                      1.016     6.832 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1/P[4]
                         net (fo=1, routed)           0.643     7.475    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1_n_101
    SLICE_X53Y70         LUT2 (Prop_lut2_I1_O)        0.043     7.518 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27/O
                         net (fo=1, routed)           0.000     7.518    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.711 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.711    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.764 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.817 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.817    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_4_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.870 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.870    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_3_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.923 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.007     7.930    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_2_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.096 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_1/O[1]
                         net (fo=1, routed)           1.025     9.121    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0[21]
    SLICE_X50Y51         LUT3 (Prop_lut3_I0_O)        0.123     9.244 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_3/O
                         net (fo=3, routed)           0.689     9.933    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[21]
    SLICE_X69Y45         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.599    31.944    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X69Y45         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[21]/C
                         clock pessimism             -0.653    31.290    
                         clock uncertainty           -0.113    31.178    
    SLICE_X69Y45         FDRE (Setup_fdre_C_D)       -0.008    31.170    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[21]
  -------------------------------------------------------------------
                         required time                         31.170    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 21.237    

Slack (MET) :             21.309ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        11.164ns  (logic 4.786ns (42.871%)  route 6.378ns (57.129%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.608ns = ( 31.944 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.303ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.575    -1.303    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X91Y58         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.080 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.854     0.774    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1_n_40
    SLICE_X72Y54         LUT5 (Prop_lut5_I1_O)        0.043     0.817 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34/O
                         net (fo=1, routed)           0.251     1.068    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34_n_0
    SLICE_X72Y54         LUT6 (Prop_lut6_I0_O)        0.043     1.111 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27/O
                         net (fo=4, routed)           0.538     1.649    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27_n_0
    SLICE_X71Y56         LUT6 (Prop_lut6_I5_O)        0.043     1.692 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_10/O
                         net (fo=4, routed)           0.549     2.241    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0_n_10
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[5]_P[31])
                                                      2.737     4.978 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1/P[31]
                         net (fo=1, routed)           0.838     5.816    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1_n_74
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_P[4])
                                                      1.016     6.832 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1/P[4]
                         net (fo=1, routed)           0.643     7.475    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1_n_101
    SLICE_X53Y70         LUT2 (Prop_lut2_I1_O)        0.043     7.518 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27/O
                         net (fo=1, routed)           0.000     7.518    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.711 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.711    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.764 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.817 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.817    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_4_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.870 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.870    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_3_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.923 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.007     7.930    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_2_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.041 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_1/O[2]
                         net (fo=1, routed)           1.098     9.139    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0[22]
    SLICE_X56Y50         LUT3 (Prop_lut3_I0_O)        0.122     9.261 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_2/O
                         net (fo=3, routed)           0.600     9.861    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[22]
    SLICE_X69Y45         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.599    31.944    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X69Y45         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[22]/C
                         clock pessimism             -0.653    31.290    
                         clock uncertainty           -0.113    31.178    
    SLICE_X69Y45         FDRE (Setup_fdre_C_D)       -0.008    31.170    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[22]
  -------------------------------------------------------------------
                         required time                         31.170    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                 21.309    

Slack (MET) :             21.408ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        11.049ns  (logic 4.663ns (42.203%)  route 6.386ns (57.797%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.609ns = ( 31.943 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.303ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.575    -1.303    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X91Y58         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.080 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.854     0.774    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1_n_40
    SLICE_X72Y54         LUT5 (Prop_lut5_I1_O)        0.043     0.817 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34/O
                         net (fo=1, routed)           0.251     1.068    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34_n_0
    SLICE_X72Y54         LUT6 (Prop_lut6_I0_O)        0.043     1.111 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27/O
                         net (fo=4, routed)           0.538     1.649    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27_n_0
    SLICE_X71Y56         LUT6 (Prop_lut6_I5_O)        0.043     1.692 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_10/O
                         net (fo=4, routed)           0.549     2.241    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0_n_10
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[5]_P[31])
                                                      2.737     4.978 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1/P[31]
                         net (fo=1, routed)           0.838     5.816    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1_n_74
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_P[4])
                                                      1.016     6.832 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1/P[4]
                         net (fo=1, routed)           0.643     7.475    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1_n_101
    SLICE_X53Y70         LUT2 (Prop_lut2_I1_O)        0.043     7.518 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27/O
                         net (fo=1, routed)           0.000     7.518    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.711 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.711    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.764 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.913 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_4/O[3]
                         net (fo=1, routed)           1.085     8.998    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0[11]
    SLICE_X51Y46         LUT3 (Prop_lut3_I0_O)        0.120     9.118 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_13/O
                         net (fo=3, routed)           0.629     9.746    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[11]
    SLICE_X67Y43         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.598    31.943    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X67Y43         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[11]/C
                         clock pessimism             -0.653    31.289    
                         clock uncertainty           -0.113    31.177    
    SLICE_X67Y43         FDRE (Setup_fdre_C_D)       -0.022    31.155    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[11]
  -------------------------------------------------------------------
                         required time                         31.155    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 21.408    

Slack (MET) :             21.456ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        10.857ns  (logic 4.927ns (45.379%)  route 5.930ns (54.621%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.608ns = ( 31.944 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.815    -1.063    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X20Y46         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.259    -0.804 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[32]/Q
                         net (fo=65, routed)          1.415     0.611    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/A[15]
    SLICE_X17Y42         LUT5 (Prop_lut5_I0_O)        0.043     0.654 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_47/O
                         net (fo=1, routed)           0.522     1.176    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_47_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I3_O)        0.043     1.219 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_31/O
                         net (fo=3, routed)           0.337     1.557    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_31_n_0
    SLICE_X19Y44         LUT6 (Prop_lut6_I0_O)        0.043     1.600 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/in05_i_15/O
                         net (fo=4, routed)           0.635     2.235    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1_n_15
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[31])
                                                      2.737     4.972 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05/P[31]
                         net (fo=1, routed)           0.632     5.604    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05_n_74
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYIN_P[2])
                                                      1.016     6.620 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02/P[2]
                         net (fo=1, routed)           0.557     7.177    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in01[1]
    SLICE_X20Y45         LUT2 (Prop_lut2_I1_O)        0.043     7.220 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_29/O
                         net (fo=1, routed)           0.000     7.220    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_29_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.476 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.476    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_6_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.530 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_5_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.584 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.584    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_4_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.638 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.638    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_3_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.692 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.693    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     7.844 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1_inferred_i_1/O[3]
                         net (fo=1, routed)           1.177     9.021    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_1[23]
    SLICE_X52Y51         LUT3 (Prop_lut3_I1_O)        0.120     9.141 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_1/O
                         net (fo=3, routed)           0.654     9.795    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[23]
    SLICE_X70Y45         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.599    31.944    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X70Y45         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[23]/C
                         clock pessimism             -0.578    31.365    
                         clock uncertainty           -0.113    31.253    
    SLICE_X70Y45         FDRE (Setup_fdre_C_D)       -0.002    31.251    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[23]
  -------------------------------------------------------------------
                         required time                         31.251    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 21.456    

Slack (MET) :             21.458ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        11.013ns  (logic 4.769ns (43.305%)  route 6.244ns (56.695%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.608ns = ( 31.944 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.303ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.575    -1.303    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X91Y58         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.080 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.854     0.774    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1_n_40
    SLICE_X72Y54         LUT5 (Prop_lut5_I1_O)        0.043     0.817 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34/O
                         net (fo=1, routed)           0.251     1.068    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34_n_0
    SLICE_X72Y54         LUT6 (Prop_lut6_I0_O)        0.043     1.111 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27/O
                         net (fo=4, routed)           0.538     1.649    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27_n_0
    SLICE_X71Y56         LUT6 (Prop_lut6_I5_O)        0.043     1.692 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_10/O
                         net (fo=4, routed)           0.549     2.241    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0_n_10
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[5]_P[31])
                                                      2.737     4.978 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1/P[31]
                         net (fo=1, routed)           0.838     5.816    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1_n_74
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_P[4])
                                                      1.016     6.832 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1/P[4]
                         net (fo=1, routed)           0.643     7.475    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1_n_101
    SLICE_X53Y70         LUT2 (Prop_lut2_I1_O)        0.043     7.518 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27/O
                         net (fo=1, routed)           0.000     7.518    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.711 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.711    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.764 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.817 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.817    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_4_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.870 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.870    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_3_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.019 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_2/O[3]
                         net (fo=1, routed)           0.987     9.006    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0[19]
    SLICE_X54Y49         LUT3 (Prop_lut3_I0_O)        0.120     9.126 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_5/O
                         net (fo=3, routed)           0.584     9.710    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[19]
    SLICE_X69Y45         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.599    31.944    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X69Y45         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[19]/C
                         clock pessimism             -0.653    31.290    
                         clock uncertainty           -0.113    31.178    
    SLICE_X69Y45         FDRE (Setup_fdre_C_D)       -0.010    31.168    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[19]
  -------------------------------------------------------------------
                         required time                         31.168    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                 21.458    

Slack (MET) :             21.462ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        10.996ns  (logic 4.629ns (42.096%)  route 6.367ns (57.904%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.608ns = ( 31.944 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.303ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.575    -1.303    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X91Y58         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.080 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.854     0.774    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1_n_40
    SLICE_X72Y54         LUT5 (Prop_lut5_I1_O)        0.043     0.817 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34/O
                         net (fo=1, routed)           0.251     1.068    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34_n_0
    SLICE_X72Y54         LUT6 (Prop_lut6_I0_O)        0.043     1.111 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27/O
                         net (fo=4, routed)           0.538     1.649    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27_n_0
    SLICE_X71Y56         LUT6 (Prop_lut6_I5_O)        0.043     1.692 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_10/O
                         net (fo=4, routed)           0.549     2.241    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0_n_10
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[5]_P[31])
                                                      2.737     4.978 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1/P[31]
                         net (fo=1, routed)           0.838     5.816    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1_n_74
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_P[4])
                                                      1.016     6.832 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1/P[4]
                         net (fo=1, routed)           0.643     7.475    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1_n_101
    SLICE_X53Y70         LUT2 (Prop_lut2_I1_O)        0.043     7.518 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27/O
                         net (fo=1, routed)           0.000     7.518    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.711 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.711    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.764 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.875 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_4/O[0]
                         net (fo=1, routed)           1.090     8.965    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0[8]
    SLICE_X57Y47         LUT3 (Prop_lut3_I0_O)        0.124     9.089 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_16/O
                         net (fo=3, routed)           0.604     9.693    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[8]
    SLICE_X71Y44         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.599    31.944    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X71Y44         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[8]/C
                         clock pessimism             -0.653    31.290    
                         clock uncertainty           -0.113    31.178    
    SLICE_X71Y44         FDRE (Setup_fdre_C_D)       -0.022    31.156    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[8]
  -------------------------------------------------------------------
                         required time                         31.156    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                 21.462    

Slack (MET) :             21.543ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        10.917ns  (logic 4.683ns (42.896%)  route 6.234ns (57.104%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.609ns = ( 31.943 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.303ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.575    -1.303    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X91Y58         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.080 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.854     0.774    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1_n_40
    SLICE_X72Y54         LUT5 (Prop_lut5_I1_O)        0.043     0.817 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34/O
                         net (fo=1, routed)           0.251     1.068    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34_n_0
    SLICE_X72Y54         LUT6 (Prop_lut6_I0_O)        0.043     1.111 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27/O
                         net (fo=4, routed)           0.538     1.649    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27_n_0
    SLICE_X71Y56         LUT6 (Prop_lut6_I5_O)        0.043     1.692 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_10/O
                         net (fo=4, routed)           0.549     2.241    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0_n_10
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[5]_P[31])
                                                      2.737     4.978 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1/P[31]
                         net (fo=1, routed)           0.838     5.816    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1_n_74
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_P[4])
                                                      1.016     6.832 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1/P[4]
                         net (fo=1, routed)           0.643     7.475    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1_n_101
    SLICE_X53Y70         LUT2 (Prop_lut2_I1_O)        0.043     7.518 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27/O
                         net (fo=1, routed)           0.000     7.518    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.711 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.711    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.764 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.930 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_4/O[1]
                         net (fo=1, routed)           1.053     8.983    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0[9]
    SLICE_X57Y47         LUT3 (Prop_lut3_I0_O)        0.123     9.106 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_15/O
                         net (fo=3, routed)           0.509     9.614    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[9]
    SLICE_X69Y43         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.598    31.943    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X69Y43         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[9]/C
                         clock pessimism             -0.653    31.289    
                         clock uncertainty           -0.113    31.177    
    SLICE_X69Y43         FDRE (Setup_fdre_C_D)       -0.019    31.158    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[9]
  -------------------------------------------------------------------
                         required time                         31.158    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                 21.543    

Slack (MET) :             21.568ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        10.880ns  (logic 4.680ns (43.015%)  route 6.200ns (56.985%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.609ns = ( 31.943 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.303ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.575    -1.303    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/aclk
    SLICE_X91Y58         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDRE (Prop_fdre_C_Q)         0.223    -1.080 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/axi_wrapper/data_out_channel/gen_real_time.data_out_reg[34]/Q
                         net (fo=89, routed)          1.854     0.774    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1_n_40
    SLICE_X72Y54         LUT5 (Prop_lut5_I1_O)        0.043     0.817 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34/O
                         net (fo=1, routed)           0.251     1.068    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_34_n_0
    SLICE_X72Y54         LUT6 (Prop_lut6_I0_O)        0.043     1.111 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27/O
                         net (fo=4, routed)           0.538     1.649    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_27_n_0
    SLICE_X71Y56         LUT6 (Prop_lut6_I5_O)        0.043     1.692 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/in05__1_i_10/O
                         net (fo=4, routed)           0.549     2.241    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0_n_10
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[5]_P[31])
                                                      2.737     4.978 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1/P[31]
                         net (fo=1, routed)           0.838     5.816    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in05__1_n_74
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_P[4])
                                                      1.016     6.832 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1/P[4]
                         net (fo=1, routed)           0.643     7.475    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/in02__1_n_101
    SLICE_X53Y70         LUT2 (Prop_lut2_I1_O)        0.043     7.518 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27/O
                         net (fo=1, routed)           0.000     7.518    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_27_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.711 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.711    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_6_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.764 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.764    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_5_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.817 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.817    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_4_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.928 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0_inferred_i_3/O[2]
                         net (fo=1, routed)           1.086     9.014    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_0[14]
    SLICE_X55Y48         LUT3 (Prop_lut3_I0_O)        0.122     9.136 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/data_abs_mx_inferred_i_10/O
                         net (fo=3, routed)           0.441     9.577    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/corr_in[14]
    SLICE_X69Y43         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.598    31.943    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/clk
    SLICE_X69Y43         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[14]/C
                         clock pessimism             -0.653    31.289    
                         clock uncertainty           -0.113    31.177    
    SLICE_X69Y43         FDRE (Setup_fdre_C_D)       -0.031    31.146    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/find_max_sub/read_buff_reg[14]
  -------------------------------------------------------------------
                         required time                         31.146    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                 21.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.216ns
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.696    -0.354    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X75Y0          FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y0          FDRE (Prop_fdre_C_Q)         0.100    -0.254 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.095    -0.160    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[6]
    SLICE_X74Y0          SRL16E                                       r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.956    -0.216    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X74Y0          SRL16E                                       r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism             -0.128    -0.343    
    SLICE_X74Y0          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.189    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[14].ff/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.688    -0.362    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X63Y28         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[14].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.100    -0.262 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[14].ff/Q
                         net (fo=2, routed)           0.103    -0.159    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre_0[14]
    SLICE_X62Y27         SRL16E                                       r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.944    -0.228    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/aclk
    SLICE_X62Y27         SRL16E                                       r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism             -0.124    -0.351    
    SLICE_X62Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.197    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.195ns (63.855%)  route 0.110ns (36.145%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.642    -0.408    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X78Y56         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y56         FDRE (Prop_fdre_C_Q)         0.118    -0.290 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1/Q
                         net (fo=4, routed)           0.110    -0.180    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X80Y56         LUT2 (Prop_lut2_I1_O)        0.028    -0.152 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.152    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049    -0.103 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.103    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/p_4_out
    SLICE_X80Y56         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.886    -0.286    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X80Y56         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.073    -0.212    
    SLICE_X80Y56         FDRE (Hold_fdre_C_D)         0.071    -0.141    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/add_subs.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/unscaling_reg.scale_out_im_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.536%)  route 0.111ns (48.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.644    -0.406    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/aclk
    SLICE_X56Y62         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/unscaling_reg.scale_out_im_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.118    -0.288 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/unscaling_reg.scale_out_im_reg[21]/Q
                         net (fo=2, routed)           0.111    -0.177    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/scale_out_im[15]
    SLICE_X58Y62         SRL16E                                       r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.882    -0.290    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X58Y62         SRL16E                                       r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/CLK
                         clock pessimism             -0.087    -0.376    
    SLICE_X58Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.222    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[13].ff/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.253%)  route 0.137ns (57.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.743    -0.307    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[13].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[13].ff/Q
                         net (fo=1, routed)           0.137    -0.071    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/D[13]
    SLICE_X27Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.931    -0.241    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X27Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]/C
                         clock pessimism              0.073    -0.167    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.047    -0.120    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[5].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[13]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.221%)  route 0.165ns (52.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.695    -0.355    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/aclk
    SLICE_X82Y13         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y13         FDRE (Prop_fdre_C_Q)         0.118    -0.237 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_fdre1/Q
                         net (fo=1, routed)           0.165    -0.072    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/Q[17]
    SLICE_X79Y13         LUT3 (Prop_lut3_I0_O)        0.030    -0.042 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[8].mlut1/O
                         net (fo=1, routed)           0.000    -0.042    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.gen_full_lut6_2s[8].mlut1__0
    SLICE_X79Y13         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.949    -0.223    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X79Y13         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]/C
                         clock pessimism              0.053    -0.169    
    SLICE_X79Y13         FDRE (Hold_fdre_C_D)         0.075    -0.094    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s0/fft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[3].gen_fdre[3].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (49.040%)  route 0.095ns (50.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.748    -0.302    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X15Y47         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[3].gen_fdre[3].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.091    -0.211 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[3].gen_fdre[3].ff_ai/Q
                         net (fo=1, routed)           0.095    -0.117    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/ai_tmp[15]
    SLICE_X12Y47         SRL16E                                       r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.009    -0.163    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X12Y47         SRL16E                                       r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/CLK
                         clock pessimism             -0.126    -0.288    
    SLICE_X12Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.170    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (49.040%)  route 0.095ns (50.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.730    -0.320    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X45Y35         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.091    -0.229 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.095    -0.135    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[7]
    SLICE_X42Y35         SRLC32E                                      r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.988    -0.184    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X42Y35         SRLC32E                                      r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][7]_srl32/CLK
                         clock pessimism             -0.124    -0.307    
    SLICE_X42Y35         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118    -0.189    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.706    -0.344    design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X103Y10        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y10        FDRE (Prop_fdre_C_Q)         0.091    -0.253 r  design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[19]/Q
                         net (fo=1, routed)           0.095    -0.158    design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1_0[6]
    SLICE_X102Y9         SRL16E                                       r  design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.967    -0.205    design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/aclk
    SLICE_X102Y9         SRL16E                                       r  design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism             -0.125    -0.329    
    SLICE_X102Y9         SRL16E (Hold_srl16e_CLK_D)
                                                      0.116    -0.213    design_1_i/only_tx_0/inst/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[1].ff/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.208ns (53.295%)  route 0.182ns (46.705%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.643    -0.407    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X78Y50         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y50         FDRE (Prop_fdre_C_Q)         0.118    -0.289 r  design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1/Q
                         net (fo=2, routed)           0.182    -0.107    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X79Y49         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090    -0.017 r  design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.017    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/q_asy[1]
    SLICE_X79Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[1].ff/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.955    -0.217    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X79Y49         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[1].ff/C
                         clock pessimism              0.073    -0.143    
    SLICE_X79Y49         FDRE (Hold_fdre_C_D)         0.071    -0.072    design_1_i/only_rx_0/inst/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[1].ff
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sample_rate_30_72_design_1_clk_DSP_0
Waveform(ns):       { 0.000 16.276 }
Period(ns):         32.552
Sources:            { design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X4Y3      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X4Y6      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X4Y5      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X4Y2      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X5Y6      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X6Y4      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X5Y3      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_q_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X5Y5      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_q_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X6Y6      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_q_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X6Y3      design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/ram_sub/buff_q_reg_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        32.552      20.081     PLLE2_ADV_X0Y3   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       32.552      180.808    MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            5.000         16.276      11.276     PLLE2_ADV_X0Y3   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            5.000         16.276      11.276     PLLE2_ADV_X0Y3   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y43    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_0_63_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y43    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_0_63_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y43    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_0_63_9_11/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y43    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_0_63_9_11/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y44    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_256_319_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y44    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_256_319_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y44    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_256_319_9_11/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y44    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_256_319_9_11/RAMD/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            5.000         16.276      11.276     PLLE2_ADV_X0Y3   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            5.000         16.276      11.276     PLLE2_ADV_X0Y3   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y43    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_0_63_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y43    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_0_63_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y43    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_0_63_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y43    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_0_63_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y42    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_320_383_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y42    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_320_383_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y42    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_320_383_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X142Y42    design_1_i/only_tx_0/inst/TX_phy_sub/add_cp/fifo_i_reg_320_383_9_11/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.945ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 2.489ns (54.516%)  route 2.077ns (45.484%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.596ns = ( 4.829 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.103ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.775    -1.103    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.697 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[2]
                         net (fo=2, routed)           0.635     1.331    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[6]
    SLICE_X101Y29        LUT1 (Prop_lut1_I0_O)        0.043     1.374 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_2
    SLICE_X101Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.641 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.641    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.752 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=106, routed)         0.556     2.308    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X99Y29         LUT2 (Prop_lut2_I0_O)        0.132     2.440 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2304_2431_0_0_i_2/O
                         net (fo=7, routed)           0.435     2.875    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2304_2431_0_0_i_2_n_0
    SLICE_X103Y28        LUT6 (Prop_lut6_I3_O)        0.136     3.011 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2304_2431_0_0_i_1/O
                         net (fo=4, routed)           0.451     3.462    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/WE
    SLICE_X110Y27        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.611     4.829    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/WCLK
    SLICE_X110Y27        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/DP.HIGH/CLK
                         clock pessimism             -0.578     4.251    
                         clock uncertainty           -0.068     4.182    
    SLICE_X110Y27        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.879    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 2.489ns (54.516%)  route 2.077ns (45.484%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.596ns = ( 4.829 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.103ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.775    -1.103    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.697 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[2]
                         net (fo=2, routed)           0.635     1.331    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[6]
    SLICE_X101Y29        LUT1 (Prop_lut1_I0_O)        0.043     1.374 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_2
    SLICE_X101Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.641 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.641    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.752 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=106, routed)         0.556     2.308    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X99Y29         LUT2 (Prop_lut2_I0_O)        0.132     2.440 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2304_2431_0_0_i_2/O
                         net (fo=7, routed)           0.435     2.875    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2304_2431_0_0_i_2_n_0
    SLICE_X103Y28        LUT6 (Prop_lut6_I3_O)        0.136     3.011 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2304_2431_0_0_i_1/O
                         net (fo=4, routed)           0.451     3.462    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/WE
    SLICE_X110Y27        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.611     4.829    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/WCLK
    SLICE_X110Y27        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/DP.LOW/CLK
                         clock pessimism             -0.578     4.251    
                         clock uncertainty           -0.068     4.182    
    SLICE_X110Y27        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.879    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 2.489ns (54.516%)  route 2.077ns (45.484%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.596ns = ( 4.829 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.103ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.775    -1.103    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.697 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[2]
                         net (fo=2, routed)           0.635     1.331    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[6]
    SLICE_X101Y29        LUT1 (Prop_lut1_I0_O)        0.043     1.374 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_2
    SLICE_X101Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.641 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.641    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.752 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=106, routed)         0.556     2.308    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X99Y29         LUT2 (Prop_lut2_I0_O)        0.132     2.440 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2304_2431_0_0_i_2/O
                         net (fo=7, routed)           0.435     2.875    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2304_2431_0_0_i_2_n_0
    SLICE_X103Y28        LUT6 (Prop_lut6_I3_O)        0.136     3.011 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2304_2431_0_0_i_1/O
                         net (fo=4, routed)           0.451     3.462    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/WE
    SLICE_X110Y27        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.611     4.829    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/WCLK
    SLICE_X110Y27        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/SP.HIGH/CLK
                         clock pessimism             -0.578     4.251    
                         clock uncertainty           -0.068     4.182    
    SLICE_X110Y27        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.879    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 2.489ns (54.516%)  route 2.077ns (45.484%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.596ns = ( 4.829 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.103ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.775    -1.103    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.697 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[2]
                         net (fo=2, routed)           0.635     1.331    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[6]
    SLICE_X101Y29        LUT1 (Prop_lut1_I0_O)        0.043     1.374 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_2
    SLICE_X101Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.641 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.641    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.752 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=106, routed)         0.556     2.308    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X99Y29         LUT2 (Prop_lut2_I0_O)        0.132     2.440 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2304_2431_0_0_i_2/O
                         net (fo=7, routed)           0.435     2.875    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2304_2431_0_0_i_2_n_0
    SLICE_X103Y28        LUT6 (Prop_lut6_I3_O)        0.136     3.011 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2304_2431_0_0_i_1/O
                         net (fo=4, routed)           0.451     3.462    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/WE
    SLICE_X110Y27        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.611     4.829    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/WCLK
    SLICE_X110Y27        RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/SP.LOW/CLK
                         clock pessimism             -0.578     4.251    
                         clock uncertainty           -0.068     4.182    
    SLICE_X110Y27        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.879    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_2304_2431_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 2.388ns (53.000%)  route 2.118ns (47.000%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 4.818 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.103ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.775    -1.103    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.697 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[2]
                         net (fo=2, routed)           0.635     1.331    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[6]
    SLICE_X101Y29        LUT1 (Prop_lut1_I0_O)        0.043     1.374 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_2
    SLICE_X101Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.641 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.641    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.752 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=106, routed)         0.556     2.308    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X99Y29         LUT2 (Prop_lut2_I0_O)        0.124     2.432 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2176_2303_0_0_i_2/O
                         net (fo=7, routed)           0.619     3.051    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2176_2303_0_0_i_2_n_0
    SLICE_X85Y32         LUT6 (Prop_lut6_I3_O)        0.043     3.094 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_4224_4351_0_0_i_1/O
                         net (fo=4, routed)           0.308     3.402    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/WE
    SLICE_X82Y32         RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.600     4.818    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/WCLK
    SLICE_X82Y32         RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/DP.HIGH/CLK
                         clock pessimism             -0.578     4.240    
                         clock uncertainty           -0.068     4.171    
    SLICE_X82Y32         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.868    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          3.868    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 2.388ns (53.000%)  route 2.118ns (47.000%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 4.818 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.103ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.775    -1.103    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.697 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[2]
                         net (fo=2, routed)           0.635     1.331    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[6]
    SLICE_X101Y29        LUT1 (Prop_lut1_I0_O)        0.043     1.374 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_2
    SLICE_X101Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.641 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.641    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.752 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=106, routed)         0.556     2.308    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X99Y29         LUT2 (Prop_lut2_I0_O)        0.124     2.432 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2176_2303_0_0_i_2/O
                         net (fo=7, routed)           0.619     3.051    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2176_2303_0_0_i_2_n_0
    SLICE_X85Y32         LUT6 (Prop_lut6_I3_O)        0.043     3.094 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_4224_4351_0_0_i_1/O
                         net (fo=4, routed)           0.308     3.402    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/WE
    SLICE_X82Y32         RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.600     4.818    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/WCLK
    SLICE_X82Y32         RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/DP.LOW/CLK
                         clock pessimism             -0.578     4.240    
                         clock uncertainty           -0.068     4.171    
    SLICE_X82Y32         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.868    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          3.868    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 2.388ns (53.000%)  route 2.118ns (47.000%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 4.818 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.103ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.775    -1.103    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.697 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[2]
                         net (fo=2, routed)           0.635     1.331    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[6]
    SLICE_X101Y29        LUT1 (Prop_lut1_I0_O)        0.043     1.374 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_2
    SLICE_X101Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.641 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.641    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.752 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=106, routed)         0.556     2.308    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X99Y29         LUT2 (Prop_lut2_I0_O)        0.124     2.432 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2176_2303_0_0_i_2/O
                         net (fo=7, routed)           0.619     3.051    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2176_2303_0_0_i_2_n_0
    SLICE_X85Y32         LUT6 (Prop_lut6_I3_O)        0.043     3.094 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_4224_4351_0_0_i_1/O
                         net (fo=4, routed)           0.308     3.402    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/WE
    SLICE_X82Y32         RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.600     4.818    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/WCLK
    SLICE_X82Y32         RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/SP.HIGH/CLK
                         clock pessimism             -0.578     4.240    
                         clock uncertainty           -0.068     4.171    
    SLICE_X82Y32         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.868    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                          3.868    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 2.388ns (53.000%)  route 2.118ns (47.000%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.607ns = ( 4.818 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.103ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.775    -1.103    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.697 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[2]
                         net (fo=2, routed)           0.635     1.331    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[6]
    SLICE_X101Y29        LUT1 (Prop_lut1_I0_O)        0.043     1.374 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_2
    SLICE_X101Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.641 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.641    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.752 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=106, routed)         0.556     2.308    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X99Y29         LUT2 (Prop_lut2_I0_O)        0.124     2.432 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2176_2303_0_0_i_2/O
                         net (fo=7, routed)           0.619     3.051    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2176_2303_0_0_i_2_n_0
    SLICE_X85Y32         LUT6 (Prop_lut6_I3_O)        0.043     3.094 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_4224_4351_0_0_i_1/O
                         net (fo=4, routed)           0.308     3.402    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/WE
    SLICE_X82Y32         RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.600     4.818    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/WCLK
    SLICE_X82Y32         RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/SP.LOW/CLK
                         clock pessimism             -0.578     4.240    
                         clock uncertainty           -0.068     4.171    
    SLICE_X82Y32         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.868    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4224_4351_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          3.868    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4352_4479_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 2.489ns (55.168%)  route 2.023ns (44.832%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 4.826 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.103ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.775    -1.103    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.697 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[2]
                         net (fo=2, routed)           0.635     1.331    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[6]
    SLICE_X101Y29        LUT1 (Prop_lut1_I0_O)        0.043     1.374 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_2
    SLICE_X101Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.641 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.641    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.752 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=106, routed)         0.556     2.308    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X99Y29         LUT2 (Prop_lut2_I0_O)        0.132     2.440 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2304_2431_0_0_i_2/O
                         net (fo=7, routed)           0.429     2.869    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2304_2431_0_0_i_2_n_0
    SLICE_X91Y33         LUT6 (Prop_lut6_I3_O)        0.136     3.005 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_4352_4479_0_0_i_1/O
                         net (fo=4, routed)           0.403     3.409    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4352_4479_0_0/WE
    SLICE_X90Y37         RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4352_4479_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.608     4.826    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4352_4479_0_0/WCLK
    SLICE_X90Y37         RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4352_4479_0_0/DP.HIGH/CLK
                         clock pessimism             -0.578     4.248    
                         clock uncertainty           -0.068     4.179    
    SLICE_X90Y37         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.876    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4352_4479_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          3.876    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4352_4479_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 2.489ns (55.168%)  route 2.023ns (44.832%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.599ns = ( 4.826 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.103ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.775    -1.103    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.697 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[2]
                         net (fo=2, routed)           0.635     1.331    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/out[6]
    SLICE_X101Y29        LUT1 (Prop_lut1_I0_O)        0.043     1.374 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/intram_write_cnt_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom_n_2
    SLICE_X101Y29        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.641 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.641    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X101Y30        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.752 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[0]
                         net (fo=106, routed)         0.556     2.308    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[2]
    SLICE_X99Y29         LUT2 (Prop_lut2_I0_O)        0.132     2.440 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2304_2431_0_0_i_2/O
                         net (fo=7, routed)           0.429     2.869    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_2304_2431_0_0_i_2_n_0
    SLICE_X91Y33         LUT6 (Prop_lut6_I3_O)        0.136     3.005 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/ram_reg_4352_4479_0_0_i_1/O
                         net (fo=4, routed)           0.403     3.409    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4352_4479_0_0/WE
    SLICE_X90Y37         RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4352_4479_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.608     4.826    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4352_4479_0_0/WCLK
    SLICE_X90Y37         RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4352_4479_0_0/DP.LOW/CLK
                         clock pessimism             -0.578     4.248    
                         clock uncertainty           -0.068     4.179    
    SLICE_X90Y37         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.876    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_4352_4479_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          3.876    
                         arrival time                          -3.409    
  -------------------------------------------------------------------
                         slack                                  0.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.259%)  route 0.102ns (52.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.742    -0.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X127Y42        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y42        FDRE (Prop_fdre_C_Q)         0.091    -0.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/Q
                         net (fo=1, routed)           0.102    -0.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X126Y44        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.004    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X126Y44        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.126    -0.293    
    SLICE_X126Y44        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095    -0.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/DECODER_INST/probe_out_modified_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/vio_0/inst/DECODER_INST/Bus_data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.714    -0.336    design_1_i/vio_0/inst/DECODER_INST/out
    SLICE_X119Y41        FDRE                                         r  design_1_i/vio_0/inst/DECODER_INST/probe_out_modified_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y41        FDRE (Prop_fdre_C_Q)         0.100    -0.236 r  design_1_i/vio_0/inst/DECODER_INST/probe_out_modified_reg[13]/Q
                         net (fo=1, routed)           0.055    -0.182    design_1_i/vio_0/inst/DECODER_INST/probe_out_modified[13]
    SLICE_X118Y41        LUT6 (Prop_lut6_I1_O)        0.028    -0.154 r  design_1_i/vio_0/inst/DECODER_INST/Bus_data_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    design_1_i/vio_0/inst/DECODER_INST/Bus_data_out[13]_i_1_n_0
    SLICE_X118Y41        FDRE                                         r  design_1_i/vio_0/inst/DECODER_INST/Bus_data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.974    -0.198    design_1_i/vio_0/inst/DECODER_INST/out
    SLICE_X118Y41        FDRE                                         r  design_1_i/vio_0/inst/DECODER_INST/Bus_data_out_reg[13]/C
                         clock pessimism             -0.128    -0.325    
    SLICE_X118Y41        FDRE (Hold_fdre_C_D)         0.087    -0.238    design_1_i/vio_0/inst/DECODER_INST/Bus_data_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.891%)  route 0.145ns (59.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.742    -0.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X127Y42        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y42        FDRE (Prop_fdre_C_Q)         0.100    -0.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.145    -0.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X126Y45        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.004    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X126Y45        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.126    -0.293    
    SLICE_X126Y45        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/acu_reg[0][13][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/acu_reg[0][12][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.168%)  route 0.071ns (35.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.738    -0.312    design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/clk
    SLICE_X123Y13        FDRE                                         r  design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/acu_reg[0][13][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y13        FDRE (Prop_fdre_C_Q)         0.100    -0.212 r  design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/acu_reg[0][13][2]/Q
                         net (fo=3, routed)           0.071    -0.141    design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/acu_reg[0][12][3]_0[2]
    SLICE_X122Y13        LUT6 (Prop_lut6_I0_O)        0.028    -0.113 r  design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen/acu[0][12][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/addr_gen_n_50
    SLICE_X122Y13        FDRE                                         r  design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/acu_reg[0][12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.997    -0.175    design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/clk
    SLICE_X122Y13        FDRE                                         r  design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/acu_reg[0][12][2]/C
                         clock pessimism             -0.127    -0.301    
    SLICE_X122Y13        FDRE (Hold_fdre_C_D)         0.087    -0.214    design_1_i/only_tx_0/inst/FEC_sub/ldpc_enc/acu_reg[0][12][2]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_9088_9215_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.792%)  route 0.145ns (59.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.692    -0.358    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/clk
    SLICE_X95Y24         FDRE                                         r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y24         FDRE (Prop_fdre_C_Q)         0.100    -0.258 r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/delay_dat_reg_rep__1/Q
                         net (fo=128, routed)         0.145    -0.113    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_9088_9215_0_0/D
    SLICE_X94Y22         RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_9088_9215_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.951    -0.221    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_9088_9215_0_0/WCLK
    SLICE_X94Y22         RAMD64E                                      r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_9088_9215_0_0/SP.LOW/CLK
                         clock pessimism             -0.124    -0.344    
    SLICE_X94Y22         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.215    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_9088_9215_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.091ns (29.446%)  route 0.218ns (70.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.743    -0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X127Y46        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y46        FDCE (Prop_fdce_C_Q)         0.091    -0.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.218     0.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X126Y45        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.004    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X126Y45        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.126    -0.293    
    SLICE_X126Y45        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189    -0.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.091ns (29.446%)  route 0.218ns (70.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.743    -0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X127Y46        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y46        FDCE (Prop_fdce_C_Q)         0.091    -0.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.218     0.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X126Y45        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.004    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X126Y45        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.126    -0.293    
    SLICE_X126Y45        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189    -0.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.091ns (29.446%)  route 0.218ns (70.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.743    -0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X127Y46        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y46        FDCE (Prop_fdce_C_Q)         0.091    -0.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.218     0.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X126Y45        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.004    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X126Y45        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.126    -0.293    
    SLICE_X126Y45        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189    -0.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.091ns (29.446%)  route 0.218ns (70.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.743    -0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X127Y46        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y46        FDCE (Prop_fdce_C_Q)         0.091    -0.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.218     0.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X126Y45        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.004    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X126Y45        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.126    -0.293    
    SLICE_X126Y45        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189    -0.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.091ns (29.446%)  route 0.218ns (70.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.743    -0.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X127Y46        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y46        FDCE (Prop_fdce_C_Q)         0.091    -0.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.218     0.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X126Y45        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.004    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X126Y45        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.126    -0.293    
    SLICE_X126Y45        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189    -0.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.713 }
Period(ns):         5.425
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.425       3.586      RAMB36_X3Y6     design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.425       3.586      RAMB36_X3Y5     design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.425       3.586      RAMB36_X3Y7     design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.425       3.586      RAMB18_X3Y19    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.425       4.017      BUFGCTRL_X0Y7   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         5.425       4.355      PLLE2_ADV_X0Y3  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         5.425       4.675      SLICE_X144Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.425       4.675      SLICE_X144Y46   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.425       4.675      SLICE_X146Y50   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.425       4.675      SLICE_X147Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       5.425       154.575    PLLE2_ADV_X0Y3  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X126Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X126Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X126Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X126Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X126Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X126Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.713       1.945      SLICE_X126Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.713       1.945      SLICE_X126Y45   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X126Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X126Y44   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X82Y24    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_10368_10495_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X82Y24    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_10368_10495_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X82Y24    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_10368_10495_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X82Y24    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_10368_10495_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X94Y21    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_11776_11903_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X94Y21    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_11776_11903_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X94Y21    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_11776_11903_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X94Y21    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_11776_11903_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X104Y26   design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_12416_12543_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X104Y26   design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/sub0_ram/ram_reg_12416_12543_0_0/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           41  Failing Endpoints,  Worst Slack       -0.865ns,  Total Violation      -21.835ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.865ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 2.188ns (60.136%)  route 1.450ns (39.864%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.736ns = ( 2.655 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.616    -1.262    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.538 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[0]
                         net (fo=2, routed)           0.746     1.284    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[8]
    SLICE_X104Y68        LUT1 (Prop_lut1_I0_O)        0.043     1.327 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_10/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_2[3]
    SLICE_X104Y68        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     1.507 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.507    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.672 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2/O[1]
                         net (fo=3, routed)           0.704     2.376    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[10]
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.472     2.655    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.580     2.075    
                         clock uncertainty           -0.065     2.010    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.498     1.512    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                          1.512    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                 -0.865    

Slack (VIOLATED) :        -0.862ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 2.135ns (58.752%)  route 1.499ns (41.248%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.736ns = ( 2.655 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.616    -1.262    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.538 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[0]
                         net (fo=2, routed)           0.746     1.284    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[8]
    SLICE_X104Y68        LUT1 (Prop_lut1_I0_O)        0.043     1.327 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_10/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_2[3]
    SLICE_X104Y68        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     1.507 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.507    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     1.619 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2/O[2]
                         net (fo=3, routed)           0.753     2.372    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[11]
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.472     2.655    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.580     2.075    
                         clock uncertainty           -0.065     2.010    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.500     1.510    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                          1.510    
                         arrival time                          -2.372    
  -------------------------------------------------------------------
                         slack                                 -0.862    

Slack (VIOLATED) :        -0.844ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 2.207ns (60.976%)  route 1.412ns (39.024%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.736ns = ( 2.655 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.616    -1.262    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.538 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[2]
                         net (fo=2, routed)           0.740     1.278    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[10]
    SLICE_X104Y69        LUT1 (Prop_lut1_I0_O)        0.043     1.321 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_8/O
                         net (fo=1, routed)           0.000     1.321    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_2_0[1]
    SLICE_X104Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.577 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.577    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.685 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_1/O[0]
                         net (fo=3, routed)           0.672     2.357    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[13]
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.472     2.655    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.580     2.075    
                         clock uncertainty           -0.065     2.010    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.496     1.514    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                          1.514    
                         arrival time                          -2.357    
  -------------------------------------------------------------------
                         slack                                 -0.844    

Slack (VIOLATED) :        -0.839ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 2.174ns (60.097%)  route 1.443ns (39.903%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.736ns = ( 2.655 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.616    -1.262    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.538 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[0]
                         net (fo=2, routed)           0.746     1.284    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[8]
    SLICE_X104Y68        LUT1 (Prop_lut1_I0_O)        0.043     1.327 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_10/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_2[3]
    SLICE_X104Y68        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     1.507 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.507    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.658 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2/O[3]
                         net (fo=3, routed)           0.697     2.355    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[12]
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.472     2.655    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.580     2.075    
                         clock uncertainty           -0.065     2.010    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.493     1.517    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                          1.517    
                         arrival time                          -2.355    
  -------------------------------------------------------------------
                         slack                                 -0.839    

Slack (VIOLATED) :        -0.738ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 2.135ns (60.919%)  route 1.370ns (39.081%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 2.650 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.616    -1.262    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.538 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[0]
                         net (fo=2, routed)           0.746     1.284    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[8]
    SLICE_X104Y68        LUT1 (Prop_lut1_I0_O)        0.043     1.327 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_10/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_2[3]
    SLICE_X104Y68        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     1.507 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.507    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     1.619 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2/O[2]
                         net (fo=3, routed)           0.624     2.242    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[11]
    RAMB18_X3Y31         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.467     2.650    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB18_X3Y31         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.580     2.070    
                         clock uncertainty           -0.065     2.005    
    RAMB18_X3Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.500     1.505    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                          1.505    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 -0.738    

Slack (VIOLATED) :        -0.714ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 2.207ns (63.325%)  route 1.278ns (36.675%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 2.650 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.616    -1.262    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.538 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[2]
                         net (fo=2, routed)           0.740     1.278    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[10]
    SLICE_X104Y69        LUT1 (Prop_lut1_I0_O)        0.043     1.321 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_8/O
                         net (fo=1, routed)           0.000     1.321    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_2_0[1]
    SLICE_X104Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.577 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.577    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.685 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_1/O[0]
                         net (fo=3, routed)           0.538     2.223    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[13]
    RAMB18_X3Y31         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.467     2.650    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB18_X3Y31         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.580     2.070    
                         clock uncertainty           -0.065     2.005    
    RAMB18_X3Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.496     1.509    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                          1.509    
                         arrival time                          -2.223    
  -------------------------------------------------------------------
                         slack                                 -0.714    

Slack (VIOLATED) :        -0.698ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 2.131ns (61.345%)  route 1.343ns (38.655%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.736ns = ( 2.655 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.616    -1.262    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.538 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[0]
                         net (fo=2, routed)           0.746     1.284    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[8]
    SLICE_X104Y68        LUT1 (Prop_lut1_I0_O)        0.043     1.327 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_10/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_2[3]
    SLICE_X104Y68        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     1.507 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.507    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.615 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2/O[0]
                         net (fo=3, routed)           0.597     2.212    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[9]
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.472     2.655    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.580     2.075    
                         clock uncertainty           -0.065     2.010    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.496     1.514    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                          1.514    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                 -0.698    

Slack (VIOLATED) :        -0.683ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 2.264ns (65.321%)  route 1.202ns (34.679%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.736ns = ( 2.655 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.271ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.607    -1.271    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.529 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[2]
                         net (fo=2, routed)           0.465     0.994    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[2]
    SLICE_X104Y67        LUT1 (Prop_lut1_I0_O)        0.043     1.037 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_16/O
                         net (fo=1, routed)           0.000     1.037    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[1]
    SLICE_X104Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.293 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.293    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4_n_0
    SLICE_X104Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.458 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/O[1]
                         net (fo=3, routed)           0.737     2.195    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[6]
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.472     2.655    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.580     2.075    
                         clock uncertainty           -0.065     2.010    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.498     1.512    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                          1.512    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                 -0.683    

Slack (VIOLATED) :        -0.679ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 2.250ns (64.901%)  route 1.217ns (35.099%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.736ns = ( 2.655 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.271ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.607    -1.271    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.800     0.529 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[2]
                         net (fo=2, routed)           0.465     0.994    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[2]
    SLICE_X104Y67        LUT1 (Prop_lut1_I0_O)        0.043     1.037 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_16/O
                         net (fo=1, routed)           0.000     1.037    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[1]
    SLICE_X104Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.293 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.293    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_4_n_0
    SLICE_X104Y68        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.444 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/O[3]
                         net (fo=3, routed)           0.752     2.196    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[8]
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.472     2.655    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/CLKBWRCLK
                         clock pessimism             -0.580     2.075    
                         clock uncertainty           -0.065     2.010    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.493     1.517    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                          1.517    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                 -0.679    

Slack (VIOLATED) :        -0.677ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.391ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.391ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 2.174ns (62.996%)  route 1.277ns (37.004%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 2.650 - 3.391 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.616    -1.262    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X3Y11         RAMB36E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.538 f  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_2/DOADO[0]
                         net (fo=2, routed)           0.746     1.284    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[8]
    SLICE_X104Y68        LUT1 (Prop_lut1_I0_O)        0.043     1.327 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/ram_reg_0_i_10/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_2[3]
    SLICE_X104Y68        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     1.507 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.507    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_3_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.658 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/ram_reg_0_i_2/O[3]
                         net (fo=3, routed)           0.531     2.189    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/r_ram_counter[12]
    RAMB18_X3Y31         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.391     3.391 r  
    F22                                               0.000     3.391 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.391    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     4.826 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     5.812    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.586 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.100    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     2.468    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721    -0.253 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     1.100    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.183 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        1.467     2.650    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB18_X3Y31         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.580     2.070    
                         clock uncertainty           -0.065     2.005    
    RAMB18_X3Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.493     1.512    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                          1.512    
                         arrival time                          -2.189    
  -------------------------------------------------------------------
                         slack                                 -0.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[75][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[76][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.218ns (59.565%)  route 0.148ns (40.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.602    -0.448    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/clk_hh
    SLICE_X92Y100        FDCE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[75][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDCE (Prop_fdce_C_Q)         0.100    -0.348 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[75][0]/Q
                         net (fo=2, routed)           0.148    -0.200    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[75]_91[0]
    SLICE_X93Y99         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.118    -0.082 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/p_0_out_inferred__74/i__carry/O[0]
                         net (fo=1, routed)           0.000    -0.082    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/p_0_out_inferred__74/i__carry_n_7
    SLICE_X93Y99         FDCE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[76][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.893    -0.279    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/clk_hh
    SLICE_X93Y99         FDCE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[76][1]/C
                         clock pessimism              0.093    -0.185    
    SLICE_X93Y99         FDCE (Hold_fdce_C_D)         0.071    -0.114    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[76][1]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[75][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[76][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.227ns (60.535%)  route 0.148ns (39.465%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.602    -0.448    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/clk_hh
    SLICE_X92Y100        FDCE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[75][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDCE (Prop_fdce_C_Q)         0.100    -0.348 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[75][0]/Q
                         net (fo=2, routed)           0.148    -0.200    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[75]_91[0]
    SLICE_X93Y99         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.127    -0.073 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/p_0_out_inferred__74/i__carry/O[1]
                         net (fo=1, routed)           0.000    -0.073    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/p_0_out_inferred__74/i__carry_n_6
    SLICE_X93Y99         FDCE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[76][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.893    -0.279    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/clk_hh
    SLICE_X93Y99         FDCE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[76][2]/C
                         clock pessimism              0.093    -0.185    
    SLICE_X93Y99         FDCE (Hold_fdce_C_D)         0.071    -0.114    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[76][2]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem__iwdat_reg[2][0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/wdat_reg[2][6][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.230ns (60.892%)  route 0.148ns (39.108%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.593    -0.457    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/iclk
    SLICE_X70Y100        FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem__iwdat_reg[2][0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y100        FDRE (Prop_fdre_C_Q)         0.107    -0.350 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem__iwdat_reg[2][0][0][2]/Q
                         net (fo=8, routed)           0.148    -0.203    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/wdat_reg[2][0][0][4]_3[2]
    SLICE_X71Y99         LUT6 (Prop_lut6_I5_O)        0.064    -0.139 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/wdat[2][6][0][2]_i_2/O
                         net (fo=1, routed)           0.000    -0.139    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/wdat[2][6][0][2]_i_2_n_0
    SLICE_X71Y99         MUXF7 (Prop_muxf7_I0_O)      0.059    -0.080 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/wdat_reg[2][6][0][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/wdat_reg[2][6][0][2]_i_1_n_0
    SLICE_X71Y99         FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/wdat_reg[2][6][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.885    -0.287    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X71Y99         FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/wdat_reg[2][6][0][2]/C
                         clock pessimism              0.093    -0.193    
    SLICE_X71Y99         FDRE (Hold_fdre_C_D)         0.070    -0.123    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/wdat_reg[2][6][0][2]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[75][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[76][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.233ns (61.157%)  route 0.148ns (38.843%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.602    -0.448    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/clk_hh
    SLICE_X92Y100        FDCE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[75][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDCE (Prop_fdce_C_Q)         0.100    -0.348 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[75][0]/Q
                         net (fo=2, routed)           0.148    -0.200    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[75]_91[0]
    SLICE_X93Y99         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.133    -0.067 r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/p_0_out_inferred__74/i__carry/O[2]
                         net (fo=1, routed)           0.000    -0.067    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/p_0_out_inferred__74/i__carry_n_5
    SLICE_X93Y99         FDCE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[76][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.893    -0.279    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/clk_hh
    SLICE_X93Y99         FDCE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[76][3]/C
                         clock pessimism              0.093    -0.185    
    SLICE_X93Y99         FDCE (Hold_fdce_C_D)         0.071    -0.114    design_1_i/only_rx_0/inst/DeFEC_sub/sub0_pack_finder/sum_reg[76][3]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine__icnode_reg[6][0][0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/cn_sum_reg[0][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.155ns (50.930%)  route 0.149ns (49.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.640    -0.410    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/iclk
    SLICE_X79Y88         FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine__icnode_reg[6][0][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.091    -0.319 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine__icnode_reg[6][0][0][0]/Q
                         net (fo=5, routed)           0.149    -0.170    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/cnode_reg[0][0][4]_0[0]
    SLICE_X80Y88         LUT6 (Prop_lut6_I0_O)        0.064    -0.106 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/cn_sum[0][0][2]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.106    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/cn_sum[0][0][2]_i_1__5_n_0
    SLICE_X80Y88         FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/cn_sum_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.884    -0.288    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/iclk
    SLICE_X80Y88         FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/cn_sum_reg[0][0][2]/C
                         clock pessimism              0.073    -0.214    
    SLICE_X80Y88         FDRE (Hold_fdre_C_D)         0.060    -0.154    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/cn_sum_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/vn_reg[vn_sign][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/vn_reg[vn_sign][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.926%)  route 0.107ns (54.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.685    -0.365    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/iclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/vn_reg[vn_sign][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.091    -0.274 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/vn_reg[vn_sign][6]/Q
                         net (fo=2, routed)           0.107    -0.167    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/vn_reg[vn_sign][6]
    SLICE_X37Y100        FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/vn_reg[vn_sign][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.854    -0.318    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/iclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/vn_reg[vn_sign][7]/C
                         clock pessimism              0.093    -0.224    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.007    -0.217    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/cnode/engine_inst_c_gen[3].engine_inst_llra_gen[5].engine/vn_reg[vn_sign][7]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[2][4][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.523%)  route 0.182ns (64.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.608    -0.442    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X105Y103       FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[2][4][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.100    -0.342 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[2][4][0][8]/Q
                         net (fo=1, routed)           0.182    -0.161    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/out[8]
    RAMB18_X3Y40         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.859    -0.313    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/iclk
    RAMB18_X3Y40         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.085    -0.398    
    RAMB18_X3Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.215    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[2][4][0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.272%)  route 0.184ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.609    -0.441    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X105Y102       FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[2][4][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y102       FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[2][4][0][7]/Q
                         net (fo=1, routed)           0.184    -0.158    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/out[7]
    RAMB18_X3Y40         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.859    -0.313    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/iclk
    RAMB18_X3Y40         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.085    -0.398    
    RAMB18_X3Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.215    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[2][4][0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.183%)  route 0.184ns (64.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.609    -0.441    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X105Y101       FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[2][4][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[2][4][0][1]/Q
                         net (fo=1, routed)           0.184    -0.157    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/out[1]
    RAMB18_X3Y40         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.859    -0.313    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/iclk
    RAMB18_X3Y40         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.085    -0.398    
    RAMB18_X3Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.215    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[2][4][0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Destination:            design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.695ns period=3.391ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.183%)  route 0.184ns (64.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.609    -0.441    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X105Y101       FDRE                                         r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[2][4][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/raddr_reg[2][4][0][2]/Q
                         net (fo=1, routed)           0.184    -0.157    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/out[2]
    RAMB18_X3Y40         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9792, routed)        0.859    -0.313    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/iclk
    RAMB18_X3Y40         RAMB18E1                                     r  design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.085    -0.398    
    RAMB18_X3Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.215    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[2].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.695 }
Period(ns):         3.391
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X2Y25    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[0].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X2Y26    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X2Y24    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X1Y25    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[3].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X2Y22    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X2Y23    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[5].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X1Y26    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[6].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X1Y27    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[7].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X2Y30    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[0].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.391       1.296      RAMB18_X1Y28    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       3.391       156.609    PLLE2_ADV_X0Y3  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y73    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y73    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y73    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y73    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y73    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y73    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y73    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y73    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y74    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y74    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y74    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y74    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y74    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y74    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y74    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y74    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y74    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y74    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y74    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.695       0.927      SLICE_X82Y74    design_1_i/only_rx_0/inst/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 16.276 }
Period(ns):         32.552
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         32.552      31.144     BUFGCTRL_X0Y11  design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         32.552      31.481     PLLE2_ADV_X0Y3  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         32.552      31.481     PLLE2_ADV_X0Y3  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        32.552      20.081     PLLE2_ADV_X0Y3  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       32.552      127.448    PLLE2_ADV_X0Y3  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad1
  To Clock:  prm_clk_ad1

Setup :            0  Failing Endpoints,  Worst Slack        1.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.266ns (9.976%)  route 2.400ns (90.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 7.551 - 4.000 ) 
    Source Clock Delay      (SCD):    3.886ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.354     3.886    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.223     4.109 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         2.004     6.113    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X1Y185         LUT2 (Prop_lut2_I0_O)        0.043     6.156 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.396     6.552    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X1Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.218     7.551    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X1Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[10]/C
                         clock pessimism              0.284     7.836    
                         clock uncertainty           -0.035     7.800    
    SLICE_X1Y187         FDSE (Setup_fdse_C_CE)      -0.201     7.599    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[10]
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.266ns (9.976%)  route 2.400ns (90.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 7.551 - 4.000 ) 
    Source Clock Delay      (SCD):    3.886ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.354     3.886    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.223     4.109 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         2.004     6.113    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X1Y185         LUT2 (Prop_lut2_I0_O)        0.043     6.156 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.396     6.552    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X1Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.218     7.551    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X1Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[12]/C
                         clock pessimism              0.284     7.836    
                         clock uncertainty           -0.035     7.800    
    SLICE_X1Y187         FDSE (Setup_fdse_C_CE)      -0.201     7.599    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[12]
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.266ns (9.976%)  route 2.400ns (90.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 7.551 - 4.000 ) 
    Source Clock Delay      (SCD):    3.886ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.354     3.886    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.223     4.109 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         2.004     6.113    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X1Y185         LUT2 (Prop_lut2_I0_O)        0.043     6.156 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.396     6.552    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X1Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.218     7.551    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X1Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[15]/C
                         clock pessimism              0.284     7.836    
                         clock uncertainty           -0.035     7.800    
    SLICE_X1Y187         FDSE (Setup_fdse_C_CE)      -0.201     7.599    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[15]
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.266ns (9.976%)  route 2.400ns (90.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 7.551 - 4.000 ) 
    Source Clock Delay      (SCD):    3.886ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.354     3.886    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.223     4.109 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         2.004     6.113    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X1Y185         LUT2 (Prop_lut2_I0_O)        0.043     6.156 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.396     6.552    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X1Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.218     7.551    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X1Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[17]/C
                         clock pessimism              0.284     7.836    
                         clock uncertainty           -0.035     7.800    
    SLICE_X1Y187         FDSE (Setup_fdse_C_CE)      -0.201     7.599    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[17]
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.266ns (9.976%)  route 2.400ns (90.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 7.551 - 4.000 ) 
    Source Clock Delay      (SCD):    3.886ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.354     3.886    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.223     4.109 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         2.004     6.113    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X1Y185         LUT2 (Prop_lut2_I0_O)        0.043     6.156 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.396     6.552    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X1Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.218     7.551    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X1Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[19]/C
                         clock pessimism              0.284     7.836    
                         clock uncertainty           -0.035     7.800    
    SLICE_X1Y187         FDSE (Setup_fdse_C_CE)      -0.201     7.599    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[19]
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.266ns (9.976%)  route 2.400ns (90.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 7.551 - 4.000 ) 
    Source Clock Delay      (SCD):    3.886ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.354     3.886    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.223     4.109 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         2.004     6.113    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X1Y185         LUT2 (Prop_lut2_I0_O)        0.043     6.156 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.396     6.552    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X1Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.218     7.551    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X1Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[1]/C
                         clock pessimism              0.284     7.836    
                         clock uncertainty           -0.035     7.800    
    SLICE_X1Y187         FDSE (Setup_fdse_C_CE)      -0.201     7.599    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[1]
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.266ns (9.976%)  route 2.400ns (90.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 7.551 - 4.000 ) 
    Source Clock Delay      (SCD):    3.886ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.354     3.886    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.223     4.109 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         2.004     6.113    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X1Y185         LUT2 (Prop_lut2_I0_O)        0.043     6.156 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.396     6.552    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X1Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.218     7.551    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X1Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[6]/C
                         clock pessimism              0.284     7.836    
                         clock uncertainty           -0.035     7.800    
    SLICE_X1Y187         FDSE (Setup_fdse_C_CE)      -0.201     7.599    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[6]
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.266ns (9.976%)  route 2.400ns (90.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 7.551 - 4.000 ) 
    Source Clock Delay      (SCD):    3.886ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.354     3.886    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.223     4.109 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         2.004     6.113    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X1Y185         LUT2 (Prop_lut2_I0_O)        0.043     6.156 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.396     6.552    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X1Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.218     7.551    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X1Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[8]/C
                         clock pessimism              0.284     7.836    
                         clock uncertainty           -0.035     7.800    
    SLICE_X1Y187         FDSE (Setup_fdse_C_CE)      -0.201     7.599    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[8]
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.266ns (10.406%)  route 2.290ns (89.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 7.551 - 4.000 ) 
    Source Clock Delay      (SCD):    3.886ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.354     3.886    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.223     4.109 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         2.004     6.113    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X1Y185         LUT2 (Prop_lut2_I0_O)        0.043     6.156 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.286     6.442    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X0Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.218     7.551    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X0Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[21]/C
                         clock pessimism              0.284     7.836    
                         clock uncertainty           -0.035     7.800    
    SLICE_X0Y187         FDSE (Setup_fdse_C_CE)      -0.201     7.599    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[21]
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.266ns (10.406%)  route 2.290ns (89.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 7.551 - 4.000 ) 
    Source Clock Delay      (SCD):    3.886ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.354     3.886    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.223     4.109 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         2.004     6.113    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/E[0]
    SLICE_X1Y185         LUT2 (Prop_lut2_I0_O)        0.043     6.156 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq[23]_i_1__0/O
                         net (fo=24, routed)          0.286     6.442    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq
    SLICE_X0Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.218     7.551    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/clk
    SLICE_X0Y187         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[3]/C
                         clock pessimism              0.284     7.836    
                         clock uncertainty           -0.035     7.800    
    SLICE_X0Y187         FDSE (Setup_fdse_C_CE)      -0.201     7.599    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq_reg[3]
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                  1.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_pn_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.385%)  route 0.074ns (36.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.590     1.761    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X11Y191        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_pn_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y191        FDRE (Prop_fdre_C_Q)         0.100     1.861 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_pn_reg[12]/Q
                         net (fo=3, routed)           0.074     1.935    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/Q[12]
    SLICE_X10Y191        LUT6 (Prop_lut6_I5_O)        0.028     1.963 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.963    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[23]_0[12]
    SLICE_X10Y191        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.791     2.107    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X10Y191        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[12]/C
                         clock pessimism             -0.334     1.772    
    SLICE_X10Y191        FDRE (Hold_fdre_C_D)         0.087     1.859    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.413%)  route 0.098ns (49.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.587     1.758    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X9Y186         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y186         FDSE (Prop_fdse_C_Q)         0.100     1.858 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_reg[2]/Q
                         net (fo=1, routed)           0.098     1.957    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data[2]
    SLICE_X10Y186        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.787     2.103    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X10Y186        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[2]/C
                         clock pessimism             -0.312     1.790    
    SLICE_X10Y186        FDRE (Hold_fdre_C_D)         0.059     1.849    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.584     1.755    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y181        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y181        FDCE (Prop_fdce_C_Q)         0.100     1.855 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.910    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X11Y181        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.783     2.099    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y181        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.343     1.755    
    SLICE_X11Y181        FDCE (Hold_fdce_C_D)         0.047     1.802    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.584     1.755    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y181        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y181        FDCE (Prop_fdce_C_Q)         0.100     1.855 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.910    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X13Y181        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.782     2.098    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y181        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.342     1.755    
    SLICE_X13Y181        FDCE (Hold_fdce_C_D)         0.047     1.802    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.587     1.758    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X11Y184        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y184        FDCE (Prop_fdce_C_Q)         0.100     1.858 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     1.913    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1
    SLICE_X11Y184        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.786     2.102    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X11Y184        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.343     1.758    
    SLICE_X11Y184        FDCE (Hold_fdce_C_D)         0.047     1.805    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.622     1.793    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X1Y188         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y188         FDCE (Prop_fdce_C_Q)         0.100     1.893 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.948    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X1Y188         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.822     2.138    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X1Y188         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.344     1.793    
    SLICE_X1Y188         FDCE (Hold_fdce_C_D)         0.047     1.840    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.582     1.753    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y179        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y179        FDCE (Prop_fdce_C_Q)         0.100     1.853 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.908    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X11Y179        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.781     2.097    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X11Y179        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.343     1.753    
    SLICE_X11Y179        FDCE (Hold_fdce_C_D)         0.047     1.800    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_p_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.619     1.790    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X1Y183         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_p_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y183         FDRE (Prop_fdre_C_Q)         0.100     1.890 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_p_reg[2]/Q
                         net (fo=1, routed)           0.055     1.945    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_p[2]
    SLICE_X1Y183         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.817     2.133    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/clk
    SLICE_X1Y183         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_reg[2]/C
                         clock pessimism             -0.342     1.790    
    SLICE_X1Y183         FDRE (Hold_fdre_C_D)         0.047     1.837    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_data_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.586     1.757    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y183        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y183        FDCE (Prop_fdce_C_Q)         0.100     1.857 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.912    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X13Y183        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.784     2.100    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y183        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.342     1.757    
    SLICE_X13Y183        FDCE (Hold_fdce_C_D)         0.047     1.804    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.515%)  route 0.080ns (38.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.591     1.762    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/clk
    SLICE_X9Y193         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y193         FDRE (Prop_fdre_C_Q)         0.100     1.862 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[3]/Q
                         net (fo=9, routed)           0.080     1.942    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn1_data_pn_reg[14][3]
    SLICE_X8Y193         LUT6 (Prop_lut6_I1_O)        0.028     1.970 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[0]_i_1/O
                         net (fo=1, routed)           0.000     1.970    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/pn1fn_return[0]
    SLICE_X8Y193         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.792     2.108    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/clk
    SLICE_X8Y193         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[0]/C
                         clock pessimism             -0.334     1.773    
    SLICE_X8Y193         FDRE (Hold_fdre_C_D)         0.087     1.860    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9361_DCLK_1_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X0Y35   design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y3  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y156  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y154  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y158  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y160  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y162  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y172  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y196  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y198  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X12Y175  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X12Y175  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X2Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X2Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X4Y179   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X4Y179   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[9]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.000       1.600      SLICE_X6Y179   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X3Y171   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X3Y171   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X5Y179   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y189   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y189   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X11Y189  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[41]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X10Y189  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[43]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y189   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[47]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X1Y150   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/enable_int_p_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X1Y150   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/enable_int_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X2Y152   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/enable_up_m1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.000       1.650      SLICE_X2Y152   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/enable_up_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y189   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/rx_data_0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad2
  To Clock:  prm_clk_ad2

Setup :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.204ns (7.269%)  route 2.602ns (92.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 8.702 - 4.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.646     4.961    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X139Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y56        FDRE (Prop_fdre_C_Q)         0.204     5.165 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.602     7.768    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.625     8.702    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.255     8.957    
                         clock uncertainty           -0.035     8.922    
    OLOGIC_X0Y88         ODDR (Setup_oddr_C_D1)      -0.583     8.339    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.204ns (7.231%)  route 2.617ns (92.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 8.702 - 4.000 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.646     4.961    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X139Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y56        FDRE (Prop_fdre_C_Q)         0.204     5.165 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.617     7.783    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.625     8.702    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.255     8.957    
                         clock uncertainty           -0.035     8.922    
    OLOGIC_X0Y88         ODDR (Setup_oddr_C_D2)      -0.556     8.366    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.366    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.259ns (9.628%)  route 2.431ns (90.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 8.692 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X138Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y61        FDRE (Prop_fdre_C_Q)         0.259     5.217 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.431     7.649    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.615     8.692    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.255     8.947    
                         clock uncertainty           -0.035     8.912    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.500     8.412    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.412    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.259ns (9.953%)  route 2.343ns (90.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 8.692 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X138Y61        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y61        FDRE (Prop_fdre_C_Q)         0.259     5.217 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.343     7.561    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.615     8.692    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.255     8.947    
                         clock uncertainty           -0.035     8.912    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.473     8.439    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.266ns (11.266%)  route 2.095ns (88.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 8.575 - 4.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.696     5.011    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/clk
    SLICE_X150Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y86        FDRE (Prop_fdre_C_Q)         0.223     5.234 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.708     6.942    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/E[0]
    SLICE_X138Y70        LUT2 (Prop_lut2_I0_O)        0.043     6.985 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq[23]_i_1__1/O
                         net (fo=24, routed)          0.387     7.372    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq
    SLICE_X140Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.498     8.575    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/clk
    SLICE_X140Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[0]/C
                         clock pessimism              0.328     8.903    
                         clock uncertainty           -0.035     8.868    
    SLICE_X140Y71        FDSE (Setup_fdse_C_CE)      -0.201     8.667    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[0]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.266ns (11.266%)  route 2.095ns (88.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 8.575 - 4.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.696     5.011    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/clk
    SLICE_X150Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y86        FDRE (Prop_fdre_C_Q)         0.223     5.234 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.708     6.942    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/E[0]
    SLICE_X138Y70        LUT2 (Prop_lut2_I0_O)        0.043     6.985 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq[23]_i_1__1/O
                         net (fo=24, routed)          0.387     7.372    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq
    SLICE_X140Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.498     8.575    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/clk
    SLICE_X140Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[15]/C
                         clock pessimism              0.328     8.903    
                         clock uncertainty           -0.035     8.868    
    SLICE_X140Y71        FDSE (Setup_fdse_C_CE)      -0.201     8.667    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[15]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.266ns (11.266%)  route 2.095ns (88.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 8.575 - 4.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.696     5.011    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/clk
    SLICE_X150Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y86        FDRE (Prop_fdre_C_Q)         0.223     5.234 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.708     6.942    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/E[0]
    SLICE_X138Y70        LUT2 (Prop_lut2_I0_O)        0.043     6.985 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq[23]_i_1__1/O
                         net (fo=24, routed)          0.387     7.372    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq
    SLICE_X140Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.498     8.575    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/clk
    SLICE_X140Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[16]/C
                         clock pessimism              0.328     8.903    
                         clock uncertainty           -0.035     8.868    
    SLICE_X140Y71        FDSE (Setup_fdse_C_CE)      -0.201     8.667    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[16]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.266ns (11.266%)  route 2.095ns (88.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 8.575 - 4.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.696     5.011    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/clk
    SLICE_X150Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y86        FDRE (Prop_fdre_C_Q)         0.223     5.234 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.708     6.942    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/E[0]
    SLICE_X138Y70        LUT2 (Prop_lut2_I0_O)        0.043     6.985 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq[23]_i_1__1/O
                         net (fo=24, routed)          0.387     7.372    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq
    SLICE_X140Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.498     8.575    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/clk
    SLICE_X140Y71        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[1]/C
                         clock pessimism              0.328     8.903    
                         clock uncertainty           -0.035     8.868    
    SLICE_X140Y71        FDSE (Setup_fdse_C_CE)      -0.201     8.667    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[1]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_pn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.404ns (16.690%)  route 2.017ns (83.310%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 8.574 - 4.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.684     4.999    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/clk
    SLICE_X149Y72        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y72        FDRE (Prop_fdre_C_Q)         0.223     5.222 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_int_reg/Q
                         net (fo=63, routed)          0.750     5.973    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_int_reg_0
    SLICE_X145Y69        LUT5 (Prop_lut5_I2_O)        0.043     6.016 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[6]_i_3/O
                         net (fo=1, routed)           0.267     6.283    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[6]_i_3_n_0
    SLICE_X144Y69        LUT6 (Prop_lut6_I0_O)        0.043     6.326 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[6]_i_2/O
                         net (fo=2, routed)           0.271     6.596    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[6]_i_2_n_0
    SLICE_X143Y70        LUT6 (Prop_lut6_I5_O)        0.043     6.639 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[3]_i_2/O
                         net (fo=2, routed)           0.427     7.067    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[3]_i_2_n_0
    SLICE_X144Y72        LUT4 (Prop_lut4_I0_O)        0.052     7.119 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[3]_i_1__0/O
                         net (fo=1, routed)           0.301     7.420    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/pn1fn_return[3]
    SLICE_X144Y72        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_pn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.497     8.574    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/clk
    SLICE_X144Y72        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_pn_reg[3]/C
                         clock pessimism              0.328     8.902    
                         clock uncertainty           -0.035     8.867    
    SLICE_X144Y72        FDRE (Setup_fdre_C_D)       -0.108     8.759    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_pn_reg[3]
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.266ns (11.682%)  route 2.011ns (88.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 8.577 - 4.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.696     5.011    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/clk
    SLICE_X150Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y86        FDRE (Prop_fdre_C_Q)         0.223     5.234 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.708     6.942    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/E[0]
    SLICE_X138Y70        LUT2 (Prop_lut2_I0_O)        0.043     6.985 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq[23]_i_1__1/O
                         net (fo=24, routed)          0.303     7.288    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq
    SLICE_X140Y70        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.500     8.577    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/clk
    SLICE_X140Y70        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[11]/C
                         clock pessimism              0.328     8.905    
                         clock uncertainty           -0.035     8.870    
    SLICE_X140Y70        FDSE (Setup_fdse_C_CE)      -0.201     8.669    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq_reg[11]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  1.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/rx_locked_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_p_reg/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.715     2.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X153Y75        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/rx_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y75        FDRE (Prop_fdre_C_Q)         0.100     2.330 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/rx_locked_reg/Q
                         net (fo=1, routed)           0.056     2.386    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/rx_locked
    SLICE_X152Y75        LUT4 (Prop_lut4_I2_O)        0.028     2.414 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_p_i_1/O
                         net (fo=1, routed)           0.000     2.414    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_p_i_1_n_0
    SLICE_X152Y75        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.952     2.623    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X152Y75        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_p_reg/C
                         clock pessimism             -0.382     2.241    
    SLICE_X152Y75        FDRE (Hold_fdre_C_D)         0.087     2.328    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_p_reg
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.130ns (61.457%)  route 0.082ns (38.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.688     2.203    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X139Y79        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y79        FDCE (Prop_fdce_C_Q)         0.100     2.303 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[26]/Q
                         net (fo=1, routed)           0.082     2.385    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[26]
    SLICE_X138Y79        LUT3 (Prop_lut3_I2_O)        0.030     2.415 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_pat_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.415    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel_n_17
    SLICE_X138Y79        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.926     2.597    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/clk
    SLICE_X138Y79        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[6]/C
                         clock pessimism             -0.383     2.214    
    SLICE_X138Y79        FDRE (Hold_fdre_C_D)         0.096     2.310    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.132ns (61.530%)  route 0.083ns (38.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.688     2.203    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X139Y79        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y79        FDCE (Prop_fdce_C_Q)         0.100     2.303 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[12]/Q
                         net (fo=1, routed)           0.083     2.386    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[12]
    SLICE_X138Y79        LUT3 (Prop_lut3_I0_O)        0.032     2.418 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/dac_pat_data[8]_i_1__1/O
                         net (fo=1, routed)           0.000     2.418    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel_n_15
    SLICE_X138Y79        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.926     2.597    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/clk
    SLICE_X138Y79        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[8]/C
                         clock pessimism             -0.383     2.214    
    SLICE_X138Y79        FDRE (Hold_fdre_C_D)         0.096     2.310    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.132ns (61.530%)  route 0.083ns (38.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.690     2.205    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X137Y81        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y81        FDCE (Prop_fdce_C_Q)         0.100     2.305 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]/Q
                         net (fo=1, routed)           0.083     2.388    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[10]
    SLICE_X136Y81        LUT3 (Prop_lut3_I0_O)        0.032     2.420 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_pat_data[6]_i_1__2/O
                         net (fo=1, routed)           0.000     2.420    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel_n_17
    SLICE_X136Y81        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.928     2.599    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/clk
    SLICE_X136Y81        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[6]/C
                         clock pessimism             -0.383     2.216    
    SLICE_X136Y81        FDRE (Hold_fdre_C_D)         0.096     2.312    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.725     2.240    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X146Y57        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y57        FDRE (Prop_fdre_C_Q)         0.100     2.340 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_in_reg[16]/Q
                         net (fo=1, routed)           0.052     2.392    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/Q[16]
    SLICE_X147Y57        LUT6 (Prop_lut6_I0_O)        0.028     2.420 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_in[16]_i_1/O
                         net (fo=1, routed)           0.000     2.420    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/D[16]
    SLICE_X147Y57        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.966     2.637    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X147Y57        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_in_reg[16]/C
                         clock pessimism             -0.386     2.251    
    SLICE_X147Y57        FDRE (Hold_fdre_C_D)         0.061     2.312    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.696     2.211    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_ad_datafmt/clk
    SLICE_X141Y59        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y59        FDRE (Prop_fdre_C_Q)         0.100     2.311 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[5]/Q
                         net (fo=1, routed)           0.055     2.366    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_s[5]
    SLICE_X141Y59        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.936     2.607    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/clk
    SLICE_X141Y59        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[5]/C
                         clock pessimism             -0.396     2.211    
    SLICE_X141Y59        FDRE (Hold_fdre_C_D)         0.047     2.258    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.685     2.200    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X137Y73        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y73        FDCE (Prop_fdce_C_Q)         0.100     2.300 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.355    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X137Y73        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.922     2.593    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X137Y73        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.393     2.200    
    SLICE_X137Y73        FDCE (Hold_fdce_C_D)         0.047     2.247    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.697     2.212    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X137Y56        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y56        FDCE (Prop_fdce_C_Q)         0.100     2.312 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_m1_reg/Q
                         net (fo=1, routed)           0.055     2.367    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_m1
    SLICE_X137Y56        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.937     2.608    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X137Y56        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_reg/C
                         clock pessimism             -0.396     2.212    
    SLICE_X137Y56        FDCE (Hold_fdce_C_D)         0.047     2.259    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_up_reg
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.684     2.199    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X141Y74        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y74        FDCE (Prop_fdce_C_Q)         0.100     2.299 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.354    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X141Y74        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.921     2.592    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X141Y74        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.393     2.199    
    SLICE_X141Y74        FDCE (Hold_fdce_C_D)         0.047     2.246    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.716     2.231    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X153Y73        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y73        FDCE (Prop_fdce_C_Q)         0.100     2.331 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     2.386    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1
    SLICE_X153Y73        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.953     2.624    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X153Y73        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.393     2.231    
    SLICE_X153Y73        FDCE (Hold_fdce_C_D)         0.047     2.278    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9361_DCLK_2_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y11   design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y12   design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y2  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y60   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y56   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y52   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y62   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y58   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y54   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X1Y88   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X152Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_clk_p_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X152Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X153Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_clk_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X145Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_frame_p_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X150Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_pn_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X153Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X143Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_data_int_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X136Y81  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X136Y81  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X136Y81  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X138Y60  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X138Y60  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X141Y60  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X138Y61  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X141Y60  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X143Y64  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X138Y62  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q0_int_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X138Y61  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X139Y62  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X141Y63  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_q1_int_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad3
  To Clock:  prm_clk_ad3

Setup :            0  Failing Endpoints,  Worst Slack        0.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.259ns (9.395%)  route 2.498ns (90.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.498     7.190    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y74         ODDR (Setup_oddr_C_D1)      -0.500     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.259ns (9.351%)  route 2.511ns (90.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.511     7.203    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y73         ODDR (Setup_oddr_C_D2)      -0.473     8.080    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.259ns (9.738%)  route 2.401ns (90.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.401     7.093    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y73         ODDR (Setup_oddr_C_D1)      -0.500     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.259ns (9.705%)  route 2.410ns (90.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X136Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.410     7.102    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y74         ODDR (Setup_oddr_C_D2)      -0.473     8.080    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.478ns (22.451%)  route 1.651ns (77.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.118ns = ( 8.118 - 4.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.635     4.594    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y128        IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        IDDR (Prop_iddr_C_Q1)        0.392     4.986 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.960     5.946    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/rx_frame_s[1]
    SLICE_X152Y120       LUT5 (Prop_lut5_I3_O)        0.086     6.032 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p[47]_i_1/O
                         net (fo=24, routed)          0.691     6.723    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p[47]_i_1_n_0
    SLICE_X149Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.390     8.118    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X149Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[30]/C
                         clock pessimism              0.318     8.437    
                         clock uncertainty           -0.035     8.401    
    SLICE_X149Y107       FDRE (Setup_fdre_C_R)       -0.304     8.097    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[30]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.478ns (22.451%)  route 1.651ns (77.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.118ns = ( 8.118 - 4.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.635     4.594    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y128        IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        IDDR (Prop_iddr_C_Q1)        0.392     4.986 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.960     5.946    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/rx_frame_s[1]
    SLICE_X152Y120       LUT5 (Prop_lut5_I3_O)        0.086     6.032 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p[47]_i_1/O
                         net (fo=24, routed)          0.691     6.723    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p[47]_i_1_n_0
    SLICE_X149Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.390     8.118    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X149Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[33]/C
                         clock pessimism              0.318     8.437    
                         clock uncertainty           -0.035     8.401    
    SLICE_X149Y107       FDRE (Setup_fdre_C_R)       -0.304     8.097    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[33]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.478ns (22.451%)  route 1.651ns (77.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.118ns = ( 8.118 - 4.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.635     4.594    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y128        IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        IDDR (Prop_iddr_C_Q1)        0.392     4.986 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.960     5.946    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/rx_frame_s[1]
    SLICE_X152Y120       LUT5 (Prop_lut5_I3_O)        0.086     6.032 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p[47]_i_1/O
                         net (fo=24, routed)          0.691     6.723    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p[47]_i_1_n_0
    SLICE_X149Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.390     8.118    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X149Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[45]/C
                         clock pessimism              0.318     8.437    
                         clock uncertainty           -0.035     8.401    
    SLICE_X149Y107       FDRE (Setup_fdre_C_R)       -0.304     8.097    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[45]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.478ns (22.451%)  route 1.651ns (77.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.118ns = ( 8.118 - 4.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.635     4.594    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y128        IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        IDDR (Prop_iddr_C_Q1)        0.392     4.986 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.960     5.946    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/rx_frame_s[1]
    SLICE_X152Y120       LUT5 (Prop_lut5_I3_O)        0.086     6.032 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p[47]_i_1/O
                         net (fo=24, routed)          0.691     6.723    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p[47]_i_1_n_0
    SLICE_X148Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.390     8.118    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X148Y107       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[32]/C
                         clock pessimism              0.318     8.437    
                         clock uncertainty           -0.035     8.401    
    SLICE_X148Y107       FDRE (Setup_fdre_C_R)       -0.281     8.120    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[32]
  -------------------------------------------------------------------
                         required time                          8.120    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.478ns (23.528%)  route 1.554ns (76.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.117ns = ( 8.117 - 4.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.635     4.594    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y128        IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        IDDR (Prop_iddr_C_Q1)        0.392     4.986 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.960     5.946    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/rx_frame_s[1]
    SLICE_X152Y120       LUT5 (Prop_lut5_I3_O)        0.086     6.032 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p[47]_i_1/O
                         net (fo=24, routed)          0.593     6.625    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p[47]_i_1_n_0
    SLICE_X148Y109       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.389     8.117    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X148Y109       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[34]/C
                         clock pessimism              0.318     8.436    
                         clock uncertainty           -0.035     8.400    
    SLICE_X148Y109       FDRE (Setup_fdre_C_R)       -0.281     8.119    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[34]
  -------------------------------------------------------------------
                         required time                          8.119    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.478ns (23.528%)  route 1.554ns (76.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.117ns = ( 8.117 - 4.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.635     4.594    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y128        IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        IDDR (Prop_iddr_C_Q1)        0.392     4.986 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.960     5.946    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/rx_frame_s[1]
    SLICE_X152Y120       LUT5 (Prop_lut5_I3_O)        0.086     6.032 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p[47]_i_1/O
                         net (fo=24, routed)          0.593     6.625    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p[47]_i_1_n_0
    SLICE_X148Y109       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.389     8.117    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X148Y109       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[35]/C
                         clock pessimism              0.318     8.436    
                         clock uncertainty           -0.035     8.400    
    SLICE_X148Y109       FDRE (Setup_fdre_C_R)       -0.281     8.119    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[35]
  -------------------------------------------------------------------
                         required time                          8.119    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  1.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_data_pn_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.674     1.984    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/clk
    SLICE_X149Y103       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y103       FDRE (Prop_fdre_C_Q)         0.100     2.084 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[15]/Q
                         net (fo=1, routed)           0.055     2.139    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn_reg[23][15]
    SLICE_X148Y103       LUT6 (Prop_lut6_I0_O)        0.028     2.167 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn[15]_i_1__2/O
                         net (fo=1, routed)           0.000     2.167    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_data_pn_reg[23]_0[15]
    SLICE_X148Y103       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_data_pn_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.895     2.360    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/clk
    SLICE_X148Y103       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_data_pn_reg[15]/C
                         clock pessimism             -0.364     1.995    
    SLICE_X148Y103       FDRE (Hold_fdre_C_D)         0.087     2.082    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_data_pn_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.677     1.987    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X151Y147       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y147       FDCE (Prop_fdce_C_Q)         0.100     2.087 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     2.142    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1
    SLICE_X151Y147       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.897     2.362    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X151Y147       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.374     1.987    
    SLICE_X151Y147       FDCE (Hold_fdce_C_D)         0.047     2.034    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.632     1.942    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X139Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y124       FDCE (Prop_fdce_C_Q)         0.100     2.042 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.097    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X139Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.849     2.314    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X139Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.371     1.942    
    SLICE_X139Y124       FDCE (Hold_fdce_C_D)         0.047     1.989    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.663     1.973    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X151Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y124       FDCE (Prop_fdce_C_Q)         0.100     2.073 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.128    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X151Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.880     2.345    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X151Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.371     1.973    
    SLICE_X151Y124       FDCE (Hold_fdce_C_D)         0.047     2.020    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.671     1.981    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X153Y133       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y133       FDCE (Prop_fdce_C_Q)         0.100     2.081 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     2.136    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1
    SLICE_X153Y133       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.889     2.354    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X153Y133       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.372     1.981    
    SLICE_X153Y133       FDCE (Hold_fdce_C_D)         0.047     2.028    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.665     1.975    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X147Y120       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y120       FDPE (Prop_fdpe_C_Q)         0.100     2.075 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     2.130    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg_n_0
    SLICE_X147Y120       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.884     2.349    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X147Y120       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.373     1.975    
    SLICE_X147Y120       FDPE (Hold_fdpe_C_D)         0.047     2.022    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.319ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.636     1.946    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X141Y120       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y120       FDCE (Prop_fdce_C_Q)         0.100     2.046 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.101    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X141Y120       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.854     2.319    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X141Y120       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.372     1.946    
    SLICE_X141Y120       FDCE (Hold_fdce_C_D)         0.047     1.993    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.383%)  route 0.054ns (29.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.645     1.955    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X140Y104       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y104       FDRE (Prop_fdre_C_Q)         0.100     2.055 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_in_reg[20]/Q
                         net (fo=1, routed)           0.054     2.109    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/Q[20]
    SLICE_X141Y104       LUT6 (Prop_lut6_I0_O)        0.028     2.137 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_in[20]_i_1/O
                         net (fo=1, routed)           0.000     2.137    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/D[20]
    SLICE_X141Y104       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.865     2.330    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X141Y104       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_in_reg[20]/C
                         clock pessimism             -0.363     1.966    
    SLICE_X141Y104       FDRE (Hold_fdre_C_D)         0.060     2.026    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_valid_in_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d_reg/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.674     1.984    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X149Y106       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_valid_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y106       FDRE (Prop_fdre_C_Q)         0.100     2.084 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_valid_in_reg/Q
                         net (fo=1, routed)           0.055     2.139    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn_valid_in
    SLICE_X149Y106       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.895     2.360    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/clk
    SLICE_X149Y106       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d_reg/C
                         clock pessimism             -0.375     1.984    
    SLICE_X149Y106       FDRE (Hold_fdre_C_D)         0.044     2.028    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d_reg
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.581%)  route 0.102ns (44.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.669     1.979    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X149Y116       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y116       FDRE (Prop_fdre_C_Q)         0.100     2.079 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[18]/Q
                         net (fo=1, routed)           0.102     2.182    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn_reg[23][18]
    SLICE_X152Y116       LUT6 (Prop_lut6_I0_O)        0.028     2.210 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn[18]_i_1__0/O
                         net (fo=1, routed)           0.000     2.210    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[23]_0[18]
    SLICE_X152Y116       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.889     2.354    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X152Y116       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[18]/C
                         clock pessimism             -0.342     2.011    
    SLICE_X152Y116       FDRE (Hold_fdre_C_D)         0.087     2.098    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad3
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9361_DCLK_3_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y22    design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y4   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y148   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y140   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y144   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y138   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y146   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y142   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X1Y104   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X1Y108   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X152Y127  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/rx_error_r2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X152Y120  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/rx_frame_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X152Y127  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/rx_locked_m1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X153Y122  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_clk_p_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X145Y102  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X145Y102  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X145Y103  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X151Y121  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X151Y121  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X150Y122  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X141Y112  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/dac_valid_i0_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X141Y112  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/dac_valid_i1_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y109  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y108  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y108  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X151Y119  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X151Y119  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y108  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X148Y114  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[37]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X151Y118  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[38]/C



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad4
  To Clock:  prm_clk_ad4

Setup :            0  Failing Endpoints,  Worst Slack        1.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.259ns (10.230%)  route 2.273ns (89.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 8.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X2Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y200         FDRE (Prop_fdre_C_Q)         0.259     4.177 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.273     6.449    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.627     8.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.199     8.199    
                         clock uncertainty           -0.035     8.163    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.473     7.690    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          7.690    
                         arrival time                          -6.449    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.259ns (10.694%)  route 2.163ns (89.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 8.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.346     3.918    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X2Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y200         FDRE (Prop_fdre_C_Q)         0.259     4.177 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.163     6.339    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.627     8.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.199     8.199    
                         clock uncertainty           -0.035     8.163    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D1)      -0.500     7.663    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.266ns (12.787%)  route 1.814ns (87.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.513ns = ( 7.513 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.342     3.914    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y211         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y211         FDRE (Prop_fdre_C_Q)         0.223     4.137 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.526     5.663    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/E[0]
    SLICE_X12Y231        LUT2 (Prop_lut2_I0_O)        0.043     5.706 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.288     5.994    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X11Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.140     7.513    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X11Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[19]/C
                         clock pessimism              0.292     7.805    
                         clock uncertainty           -0.035     7.769    
    SLICE_X11Y231        FDSE (Setup_fdse_C_CE)      -0.201     7.568    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[19]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.266ns (12.787%)  route 1.814ns (87.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.513ns = ( 7.513 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.342     3.914    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y211         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y211         FDRE (Prop_fdre_C_Q)         0.223     4.137 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.526     5.663    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/E[0]
    SLICE_X12Y231        LUT2 (Prop_lut2_I0_O)        0.043     5.706 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.288     5.994    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X11Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.140     7.513    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X11Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[9]/C
                         clock pessimism              0.292     7.805    
                         clock uncertainty           -0.035     7.769    
    SLICE_X11Y231        FDSE (Setup_fdse_C_CE)      -0.201     7.568    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[9]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.266ns (13.269%)  route 1.739ns (86.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.513ns = ( 7.513 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.342     3.914    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y211         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y211         FDRE (Prop_fdre_C_Q)         0.223     4.137 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.526     5.663    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/E[0]
    SLICE_X12Y231        LUT2 (Prop_lut2_I0_O)        0.043     5.706 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.212     5.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.140     7.513    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[0]/C
                         clock pessimism              0.292     7.805    
                         clock uncertainty           -0.035     7.769    
    SLICE_X13Y231        FDSE (Setup_fdse_C_CE)      -0.201     7.568    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[0]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.266ns (13.269%)  route 1.739ns (86.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.513ns = ( 7.513 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.342     3.914    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y211         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y211         FDRE (Prop_fdre_C_Q)         0.223     4.137 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.526     5.663    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/E[0]
    SLICE_X12Y231        LUT2 (Prop_lut2_I0_O)        0.043     5.706 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.212     5.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.140     7.513    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[11]/C
                         clock pessimism              0.292     7.805    
                         clock uncertainty           -0.035     7.769    
    SLICE_X13Y231        FDSE (Setup_fdse_C_CE)      -0.201     7.568    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[11]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.266ns (13.269%)  route 1.739ns (86.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.513ns = ( 7.513 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.342     3.914    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y211         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y211         FDRE (Prop_fdre_C_Q)         0.223     4.137 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.526     5.663    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/E[0]
    SLICE_X12Y231        LUT2 (Prop_lut2_I0_O)        0.043     5.706 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.212     5.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.140     7.513    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[13]/C
                         clock pessimism              0.292     7.805    
                         clock uncertainty           -0.035     7.769    
    SLICE_X13Y231        FDSE (Setup_fdse_C_CE)      -0.201     7.568    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[13]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.266ns (13.269%)  route 1.739ns (86.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.513ns = ( 7.513 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.342     3.914    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y211         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y211         FDRE (Prop_fdre_C_Q)         0.223     4.137 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.526     5.663    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/E[0]
    SLICE_X12Y231        LUT2 (Prop_lut2_I0_O)        0.043     5.706 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.212     5.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.140     7.513    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[14]/C
                         clock pessimism              0.292     7.805    
                         clock uncertainty           -0.035     7.769    
    SLICE_X13Y231        FDSE (Setup_fdse_C_CE)      -0.201     7.568    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[14]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.266ns (13.269%)  route 1.739ns (86.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.513ns = ( 7.513 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.342     3.914    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y211         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y211         FDRE (Prop_fdre_C_Q)         0.223     4.137 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.526     5.663    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/E[0]
    SLICE_X12Y231        LUT2 (Prop_lut2_I0_O)        0.043     5.706 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.212     5.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.140     7.513    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[1]/C
                         clock pessimism              0.292     7.805    
                         clock uncertainty           -0.035     7.769    
    SLICE_X13Y231        FDSE (Setup_fdse_C_CE)      -0.201     7.568    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[1]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[20]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.266ns (13.269%)  route 1.739ns (86.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.513ns = ( 7.513 - 4.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.342     3.914    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y211         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y211         FDRE (Prop_fdre_C_Q)         0.223     4.137 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.526     5.663    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/E[0]
    SLICE_X12Y231        LUT2 (Prop_lut2_I0_O)        0.043     5.706 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq[23]_i_1/O
                         net (fo=24, routed)          0.212     5.918    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.140     7.513    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[20]/C
                         clock pessimism              0.292     7.805    
                         clock uncertainty           -0.035     7.769    
    SLICE_X13Y231        FDSE (Setup_fdse_C_CE)      -0.201     7.568    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq_reg[20]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  1.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (65.134%)  route 0.054ns (34.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.574     1.785    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X9Y238         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y238         FDRE (Prop_fdre_C_Q)         0.100     1.885 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[13]/Q
                         net (fo=1, routed)           0.054     1.938    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data[13]
    SLICE_X8Y238         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.779     2.135    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X8Y238         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[13]/C
                         clock pessimism             -0.339     1.796    
    SLICE_X8Y238         FDRE (Hold_fdre_C_D)         0.059     1.855    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_1_p_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.604     1.815    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X3Y234         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y234         FDRE (Prop_fdre_C_Q)         0.100     1.915 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_reg[21]/Q
                         net (fo=1, routed)           0.055     1.969    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/data0[3]
    SLICE_X2Y234         LUT4 (Prop_lut4_I3_O)        0.028     1.997 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_1_p[3]_i_1/O
                         net (fo=1, routed)           0.000     1.997    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_1_p_0[3]
    SLICE_X2Y234         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_1_p_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.807     2.163    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X2Y234         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_1_p_reg[3]/C
                         clock pessimism             -0.337     1.826    
    SLICE_X2Y234         FDRE (Hold_fdre_C_D)         0.087     1.913    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_1_p_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.599     1.810    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y220         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y220         FDPE (Prop_fdpe_C_Q)         0.100     1.910 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     1.965    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg_n_0
    SLICE_X3Y220         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.802     2.158    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y220         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.348     1.810    
    SLICE_X3Y220         FDPE (Hold_fdpe_C_D)         0.047     1.857    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.572     1.783    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y235         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y235         FDCE (Prop_fdce_C_Q)         0.100     1.883 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.938    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X9Y235         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.776     2.132    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y235         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.349     1.783    
    SLICE_X9Y235         FDCE (Hold_fdce_C_D)         0.047     1.830    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.572     1.783    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y234         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y234         FDCE (Prop_fdce_C_Q)         0.100     1.883 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.938    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X9Y234         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.775     2.131    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y234         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.348     1.783    
    SLICE_X9Y234         FDCE (Hold_fdce_C_D)         0.047     1.830    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.595     1.806    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X7Y226         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y226         FDCE (Prop_fdce_C_Q)         0.100     1.906 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[14]/Q
                         net (fo=1, routed)           0.081     1.986    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[14]
    SLICE_X6Y226         LUT3 (Prop_lut3_I0_O)        0.028     2.014 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_pat_data[10]_i_1/O
                         net (fo=1, routed)           0.000     2.014    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel_n_13
    SLICE_X6Y226         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.797     2.153    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X6Y226         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[10]/C
                         clock pessimism             -0.336     1.817    
    SLICE_X6Y226         FDRE (Hold_fdre_C_D)         0.087     1.904    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.608     1.819    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X4Y200         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y200         FDCE (Prop_fdce_C_Q)         0.100     1.919 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_m1_reg/Q
                         net (fo=1, routed)           0.056     1.975    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_m1
    SLICE_X4Y200         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X4Y200         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg/C
                         clock pessimism             -0.350     1.819    
    SLICE_X4Y200         FDCE (Hold_fdce_C_D)         0.044     1.863    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.595     1.806    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X7Y226         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y226         FDCE (Prop_fdce_C_Q)         0.100     1.906 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/Q
                         net (fo=1, routed)           0.083     1.988    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[17]
    SLICE_X6Y226         LUT3 (Prop_lut3_I0_O)        0.028     2.016 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_pat_data[13]_i_1/O
                         net (fo=1, routed)           0.000     2.016    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel_n_10
    SLICE_X6Y226         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.797     2.153    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X6Y226         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[13]/C
                         clock pessimism             -0.336     1.817    
    SLICE_X6Y226         FDRE (Hold_fdre_C_D)         0.087     1.904    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.608     1.819    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X4Y200         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y200         FDCE (Prop_fdce_C_Q)         0.100     1.919 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_m1_reg/Q
                         net (fo=1, routed)           0.060     1.979    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_m1
    SLICE_X4Y200         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_reg_0
    SLICE_X4Y200         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_reg/C
                         clock pessimism             -0.350     1.819    
    SLICE_X4Y200         FDCE (Hold_fdce_C_D)         0.047     1.866    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.010%)  route 0.093ns (41.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.572     1.783    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X9Y234         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y234         FDCE (Prop_fdce_C_Q)         0.100     1.883 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/Q
                         net (fo=7, routed)           0.093     1.976    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]
    SLICE_X8Y234         LUT6 (Prop_lut6_I2_O)        0.028     2.004 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.004    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/p_0_in__6[5]
    SLICE_X8Y234         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.775     2.131    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X8Y234         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism             -0.337     1.794    
    SLICE_X8Y234         FDCE (Hold_fdce_C_D)         0.087     1.881    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad4
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9364_DCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB18_X0Y88    design_1_i/AD9364/dac_fifo_ad9364_0/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y16  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y202   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y210   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y212   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y208   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y206   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y204   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y248   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y246   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X11Y242   design_1_i/AD9364/axi_ad9364/inst/adc_valid_i0_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X8Y230    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X8Y230    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X8Y230    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X8Y230    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X6Y233    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_sel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X1Y233    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_data_sel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X1Y233    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/tx_frame_p_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X10Y241   design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X10Y242   design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X1Y220    design_1_i/AD9364/axi_ad9364/inst/dac_valid_i0_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X6Y232    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X3Y230    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X3Y229    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X2Y231    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X3Y229    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X3Y231    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X2Y231    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X2Y231    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X5Y229    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack        9.071ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.842ns  (logic 0.236ns (28.022%)  route 0.606ns (71.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.606     0.842    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X5Y123         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y123         FDRE (Setup_fdre_C_D)       -0.087     9.913    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.913    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.213ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.779ns  (logic 0.223ns (28.616%)  route 0.556ns (71.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y117                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X21Y117        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.556     0.779    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X21Y111        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y111        FDRE (Setup_fdre_C_D)       -0.008     9.992    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                  9.213    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.677ns  (logic 0.236ns (34.866%)  route 0.441ns (65.134%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.441     0.677    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X7Y122         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y122         FDRE (Setup_fdre_C_D)       -0.090     9.910    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  9.233    

Slack (MET) :             9.243ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.665ns  (logic 0.236ns (35.464%)  route 0.429ns (64.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.429     0.665    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X7Y123         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y123         FDRE (Setup_fdre_C_D)       -0.092     9.908    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  9.243    

Slack (MET) :             9.283ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.707ns  (logic 0.259ns (36.644%)  route 0.448ns (63.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.448     0.707    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X7Y123         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y123         FDRE (Setup_fdre_C_D)       -0.010     9.990    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  9.283    

Slack (MET) :             9.299ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.692ns  (logic 0.259ns (37.430%)  route 0.433ns (62.570%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.433     0.692    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X7Y122         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y122         FDRE (Setup_fdre_C_D)       -0.009     9.991    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  9.299    

Slack (MET) :             9.308ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.718ns  (logic 0.259ns (36.061%)  route 0.459ns (63.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X20Y103        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.459     0.718    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X22Y103        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y103        FDRE (Setup_fdre_C_D)        0.026    10.026    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  9.308    

Slack (MET) :             9.316ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.676ns  (logic 0.259ns (38.296%)  route 0.417ns (61.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.417     0.676    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X9Y123         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y123         FDRE (Setup_fdre_C_D)       -0.008     9.992    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -0.676    
  -------------------------------------------------------------------
                         slack                                  9.316    

Slack (MET) :             9.332ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.609ns  (logic 0.236ns (38.782%)  route 0.373ns (61.218%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y103                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X20Y103        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.373     0.609    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X22Y104        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y104        FDRE (Setup_fdre_C_D)       -0.059     9.941    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  9.332    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.578ns  (logic 0.236ns (40.821%)  route 0.342ns (59.179%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y113                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X20Y113        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.342     0.578    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X21Y113        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y113        FDRE (Setup_fdre_C_D)       -0.088     9.912    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  9.334    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.831ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.502ns  (logic 0.204ns (40.602%)  route 0.298ns (59.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y47                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X125Y47        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.298     0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X124Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X124Y48        FDCE (Setup_fdce_C_D)       -0.092     5.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.499ns  (logic 0.204ns (40.904%)  route 0.295ns (59.096%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y47                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X124Y47        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.295     0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X124Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X124Y48        FDCE (Setup_fdce_C_D)       -0.090     5.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.335    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.578ns  (logic 0.223ns (38.595%)  route 0.355ns (61.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y47                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X125Y47        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.355     0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X126Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X126Y48        FDCE (Setup_fdce_C_D)        0.021     5.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.531ns  (logic 0.223ns (41.991%)  route 0.308ns (58.009%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y47                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X124Y47        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.308     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X124Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X124Y48        FDCE (Setup_fdce_C_D)       -0.009     5.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.416    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.510ns  (logic 0.223ns (43.688%)  route 0.287ns (56.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y44                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X141Y44        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.287     0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X139Y44        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X139Y44        FDCE (Setup_fdce_C_D)       -0.009     5.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.416    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.541ns  (logic 0.259ns (47.842%)  route 0.282ns (52.158%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y46                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X138Y46        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.282     0.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X138Y45        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X138Y45        FDCE (Setup_fdce_C_D)        0.023     5.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.536ns  (logic 0.259ns (48.284%)  route 0.277ns (51.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y46                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X138Y46        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.277     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X138Y45        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X138Y45        FDCE (Setup_fdce_C_D)        0.022     5.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.486ns  (logic 0.223ns (45.909%)  route 0.263ns (54.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y43                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X139Y43        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.263     0.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X139Y44        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X139Y44        FDCE (Setup_fdce_C_D)       -0.010     5.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  4.929    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  axi_periph_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        7.062ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.726ns  (logic 0.223ns (8.180%)  route 2.503ns (91.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.503     2.726    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X1Y120         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y120         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.726    
  -------------------------------------------------------------------
                         slack                                  7.062    

Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.726ns  (logic 0.223ns (8.180%)  route 2.503ns (91.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.503     2.726    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X1Y120         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y120         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.726    
  -------------------------------------------------------------------
                         slack                                  7.062    

Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.726ns  (logic 0.223ns (8.180%)  route 2.503ns (91.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.503     2.726    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X1Y120         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y120         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.726    
  -------------------------------------------------------------------
                         slack                                  7.062    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.460ns  (logic 0.223ns (9.064%)  route 2.237ns (90.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.237     2.460    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]_1
    SLICE_X3Y123         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y123         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.460ns  (logic 0.223ns (9.064%)  route 2.237ns (90.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.237     2.460    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]_1
    SLICE_X3Y123         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y123         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.395ns  (logic 0.223ns (9.310%)  route 2.172ns (90.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.172     2.395    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]_1
    SLICE_X4Y122         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.395    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.395ns  (logic 0.223ns (9.310%)  route 2.172ns (90.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.172     2.395    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]_1
    SLICE_X4Y122         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.395    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[3]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.395ns  (logic 0.223ns (9.310%)  route 2.172ns (90.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.172     2.395    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]_1
    SLICE_X4Y122         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.395    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.395ns  (logic 0.223ns (9.310%)  route 2.172ns (90.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.172     2.395    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]_1
    SLICE_X4Y122         FDPE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y122         FDPE (Recov_fdpe_C_PRE)     -0.178     9.822    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.822    
                         arrival time                          -2.395    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.281ns  (logic 0.223ns (9.778%)  route 2.058ns (90.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y104         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.058     2.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/SR[0]
    SLICE_X2Y121         FDPE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y121         FDPE (Recov_fdpe_C_PRE)     -0.187     9.813    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.813    
                         arrival time                          -2.281    
  -------------------------------------------------------------------
                         slack                                  7.532    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack        1.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.696ns  (logic 0.801ns (21.672%)  route 2.895ns (78.328%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.597ns = ( 31.955 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.119ns = ( 26.008 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.759    26.008    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
    SLICE_X114Y38        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y38        FDRE (Prop_fdre_C_Q)         0.236    26.244 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[3]/Q
                         net (fo=3, routed)           0.759    27.003    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/thr_lvl[3]
    SLICE_X108Y38        LUT6 (Prop_lut6_I1_O)        0.126    27.129 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1[23]_i_9/O
                         net (fo=1, routed)           0.000    27.129    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1[23]_i_9_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.385 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.385    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1_reg[23]_i_2_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.439 f  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1_reg[23]_i_1/CO[3]
                         net (fo=54, routed)          0.743    28.182    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl1
    SLICE_X97Y44         LUT6 (Prop_lut6_I0_O)        0.043    28.225 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[23]_i_7/O
                         net (fo=24, routed)          0.638    28.863    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[23]_i_7_n_0
    SLICE_X104Y38        LUT4 (Prop_lut4_I3_O)        0.043    28.906 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[11]_i_2/O
                         net (fo=1, routed)           0.755    29.661    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[11]_i_2_n_0
    SLICE_X94Y38         LUT5 (Prop_lut5_I0_O)        0.043    29.704 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[11]_i_1/O
                         net (fo=1, routed)           0.000    29.704    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[11]_i_1_n_0
    SLICE_X94Y38         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.610    31.955    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/clk
    SLICE_X94Y38         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[11]/C
                         clock pessimism             -0.670    31.284    
                         clock uncertainty           -0.372    30.913    
    SLICE_X94Y38         FDRE (Setup_fdre_C_D)        0.064    30.977    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[11]
  -------------------------------------------------------------------
                         required time                         30.977    
                         arrival time                         -29.704    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.659ns  (logic 0.801ns (21.892%)  route 2.858ns (78.108%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.597ns = ( 31.955 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.119ns = ( 26.008 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.759    26.008    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
    SLICE_X114Y38        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y38        FDRE (Prop_fdre_C_Q)         0.236    26.244 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[3]/Q
                         net (fo=3, routed)           0.759    27.003    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/thr_lvl[3]
    SLICE_X108Y38        LUT6 (Prop_lut6_I1_O)        0.126    27.129 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1[23]_i_9/O
                         net (fo=1, routed)           0.000    27.129    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1[23]_i_9_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.385 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.385    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1_reg[23]_i_2_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.439 f  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1_reg[23]_i_1/CO[3]
                         net (fo=54, routed)          0.743    28.182    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl1
    SLICE_X97Y44         LUT6 (Prop_lut6_I0_O)        0.043    28.225 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[23]_i_7/O
                         net (fo=24, routed)          0.702    28.927    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[23]_i_7_n_0
    SLICE_X105Y37        LUT4 (Prop_lut4_I3_O)        0.043    28.970 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[8]_i_2/O
                         net (fo=1, routed)           0.654    29.624    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[8]_i_2_n_0
    SLICE_X92Y37         LUT5 (Prop_lut5_I0_O)        0.043    29.667 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[8]_i_1/O
                         net (fo=1, routed)           0.000    29.667    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[8]_i_1_n_0
    SLICE_X92Y37         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.610    31.955    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/clk
    SLICE_X92Y37         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[8]/C
                         clock pessimism             -0.670    31.284    
                         clock uncertainty           -0.372    30.913    
    SLICE_X92Y37         FDRE (Setup_fdre_C_D)        0.033    30.946    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[8]
  -------------------------------------------------------------------
                         required time                         30.946    
                         arrival time                         -29.667    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.674ns  (logic 0.801ns (21.799%)  route 2.873ns (78.201%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.597ns = ( 31.955 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.119ns = ( 26.008 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.759    26.008    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
    SLICE_X114Y38        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y38        FDRE (Prop_fdre_C_Q)         0.236    26.244 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[3]/Q
                         net (fo=3, routed)           0.759    27.003    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/thr_lvl[3]
    SLICE_X108Y38        LUT6 (Prop_lut6_I1_O)        0.126    27.129 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1[23]_i_9/O
                         net (fo=1, routed)           0.000    27.129    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1[23]_i_9_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.385 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.385    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1_reg[23]_i_2_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.439 f  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1_reg[23]_i_1/CO[3]
                         net (fo=54, routed)          0.743    28.182    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl1
    SLICE_X97Y44         LUT6 (Prop_lut6_I0_O)        0.043    28.225 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[23]_i_7/O
                         net (fo=24, routed)          0.750    28.975    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[23]_i_7_n_0
    SLICE_X104Y36        LUT4 (Prop_lut4_I3_O)        0.043    29.018 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[9]_i_2/O
                         net (fo=1, routed)           0.621    29.639    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[9]_i_2_n_0
    SLICE_X94Y36         LUT5 (Prop_lut5_I0_O)        0.043    29.682 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[9]_i_1/O
                         net (fo=1, routed)           0.000    29.682    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[9]_i_1_n_0
    SLICE_X94Y36         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.610    31.955    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/clk
    SLICE_X94Y36         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[9]/C
                         clock pessimism             -0.670    31.284    
                         clock uncertainty           -0.372    30.913    
    SLICE_X94Y36         FDRE (Setup_fdre_C_D)        0.066    30.979    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[9]
  -------------------------------------------------------------------
                         required time                         30.979    
                         arrival time                         -29.682    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.614ns  (logic 0.801ns (22.163%)  route 2.813ns (77.837%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.597ns = ( 31.955 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.119ns = ( 26.008 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.759    26.008    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
    SLICE_X114Y38        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y38        FDRE (Prop_fdre_C_Q)         0.236    26.244 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[3]/Q
                         net (fo=3, routed)           0.759    27.003    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/thr_lvl[3]
    SLICE_X108Y38        LUT6 (Prop_lut6_I1_O)        0.126    27.129 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1[23]_i_9/O
                         net (fo=1, routed)           0.000    27.129    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1[23]_i_9_n_0
    SLICE_X108Y38        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.385 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.385    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1_reg[23]_i_2_n_0
    SLICE_X108Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.439 f  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1_reg[23]_i_1/CO[3]
                         net (fo=54, routed)          0.743    28.182    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl1
    SLICE_X97Y44         LUT6 (Prop_lut6_I0_O)        0.043    28.225 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[23]_i_7/O
                         net (fo=24, routed)          0.637    28.862    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[23]_i_7_n_0
    SLICE_X104Y38        LUT4 (Prop_lut4_I3_O)        0.043    28.905 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[10]_i_2/O
                         net (fo=1, routed)           0.674    29.579    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[10]_i_2_n_0
    SLICE_X92Y37         LUT5 (Prop_lut5_I0_O)        0.043    29.622 r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[10]_i_1/O
                         net (fo=1, routed)           0.000    29.622    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl[10]_i_1_n_0
    SLICE_X92Y37         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.610    31.955    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/clk
    SLICE_X92Y37         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[10]/C
                         clock pessimism             -0.670    31.284    
                         clock uncertainty           -0.372    30.913    
    SLICE_X92Y37         FDRE (Setup_fdre_C_D)        0.034    30.947    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_reg[10]
  -------------------------------------------------------------------
                         required time                         30.947    
                         arrival time                         -29.622    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.450ns  (logic 0.266ns (7.711%)  route 3.184ns (92.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.505ns = ( 32.047 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.313ns = ( 25.814 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.565    25.814    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X67Y53         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.223    26.037 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=73, routed)          2.413    28.450    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/del_rst
    SLICE_X3Y4           LUT5 (Prop_lut5_I0_O)        0.043    28.493 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1/count_pr_0_reg_rep_0_i_17/O
                         net (fo=2, routed)           0.770    29.264    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/xcorr_fft_sub_s1_n_28
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.703    32.047    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/clk_l
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0/CLKBWRCLK
                         clock pessimism             -0.670    31.377    
                         clock uncertainty           -0.372    31.005    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.416    30.589    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0
  -------------------------------------------------------------------
                         required time                         30.589    
                         arrival time                         -29.264    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.444ns  (logic 0.309ns (8.973%)  route 3.135ns (91.027%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.505ns = ( 32.047 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.313ns = ( 25.814 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.565    25.814    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X67Y53         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.223    26.037 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=73, routed)          2.140    28.177    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X1Y7           LUT2 (Prop_lut2_I0_O)        0.043    28.220 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/count_pr_1[10]_i_1/O
                         net (fo=13, routed)          0.442    28.662    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_1_reg[10]_0[0]
    SLICE_X2Y7           LUT6 (Prop_lut6_I5_O)        0.043    28.705 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0_i_15/O
                         net (fo=2, routed)           0.552    29.258    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0_i_15_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.703    32.047    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/clk_l
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0/CLKBWRCLK
                         clock pessimism             -0.670    31.377    
                         clock uncertainty           -0.372    31.005    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416    30.589    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_pr_0_reg_rep_0
  -------------------------------------------------------------------
                         required time                         30.589    
                         arrival time                         -29.258    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/osubc_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.262ns  (logic 0.266ns (8.154%)  route 2.996ns (91.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.594ns = ( 31.958 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 26.011 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.762    26.011    design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/clk_h
    SLICE_X113Y43        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.223    26.234 f  design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=39, routed)          1.189    27.423    design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst
    SLICE_X149Y36        LUT1 (Prop_lut1_I0_O)        0.043    27.466 r  design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/frame_counter[5]_i_1/O
                         net (fo=95, routed)          1.807    29.273    design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/SR[0]
    SLICE_X103Y13        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/osubc_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.613    31.958    design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/clk_low_data
    SLICE_X103Y13        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/osubc_q_reg[4]/C
                         clock pessimism             -0.670    31.287    
                         clock uncertainty           -0.372    30.916    
    SLICE_X103Y13        FDRE (Setup_fdre_C_R)       -0.304    30.612    design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/osubc_q_reg[4]
  -------------------------------------------------------------------
                         required time                         30.612    
                         arrival time                         -29.273    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/osubc_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.262ns  (logic 0.266ns (8.154%)  route 2.996ns (91.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.594ns = ( 31.958 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 26.011 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.762    26.011    design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/clk_h
    SLICE_X113Y43        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.223    26.234 f  design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=39, routed)          1.189    27.423    design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst
    SLICE_X149Y36        LUT1 (Prop_lut1_I0_O)        0.043    27.466 r  design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/frame_counter[5]_i_1/O
                         net (fo=95, routed)          1.807    29.273    design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/SR[0]
    SLICE_X103Y13        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/osubc_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.613    31.958    design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/clk_low_data
    SLICE_X103Y13        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/osubc_q_reg[5]/C
                         clock pessimism             -0.670    31.287    
                         clock uncertainty           -0.372    30.916    
    SLICE_X103Y13        FDRE (Setup_fdre_C_R)       -0.304    30.612    design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/osubc_q_reg[5]
  -------------------------------------------------------------------
                         required time                         30.612    
                         arrival time                         -29.273    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/osubc_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.262ns  (logic 0.266ns (8.154%)  route 2.996ns (91.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.594ns = ( 31.958 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 26.011 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.762    26.011    design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/clk_h
    SLICE_X113Y43        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.223    26.234 f  design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=39, routed)          1.189    27.423    design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst
    SLICE_X149Y36        LUT1 (Prop_lut1_I0_O)        0.043    27.466 r  design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/frame_counter[5]_i_1/O
                         net (fo=95, routed)          1.807    29.273    design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/SR[0]
    SLICE_X103Y13        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/osubc_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.613    31.958    design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/clk_low_data
    SLICE_X103Y13        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/osubc_q_reg[6]/C
                         clock pessimism             -0.670    31.287    
                         clock uncertainty           -0.372    30.916    
    SLICE_X103Y13        FDRE (Setup_fdre_C_R)       -0.304    30.612    design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/osubc_q_reg[6]
  -------------------------------------------------------------------
                         required time                         30.612    
                         arrival time                         -29.273    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/osubc_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        3.262ns  (logic 0.266ns (8.154%)  route 2.996ns (91.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.594ns = ( 31.958 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.116ns = ( 26.011 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.762    26.011    design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/clk_h
    SLICE_X113Y43        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.223    26.234 f  design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=39, routed)          1.189    27.423    design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/del_rst
    SLICE_X149Y36        LUT1 (Prop_lut1_I0_O)        0.043    27.466 r  design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/frame_counter[5]_i_1/O
                         net (fo=95, routed)          1.807    29.273    design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/SR[0]
    SLICE_X103Y13        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/osubc_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.613    31.958    design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/clk_low_data
    SLICE_X103Y13        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/osubc_q_reg[7]/C
                         clock pessimism             -0.670    31.287    
                         clock uncertainty           -0.372    30.916    
    SLICE_X103Y13        FDRE (Setup_fdre_C_R)       -0.304    30.612    design_1_i/only_tx_0/inst/TX_phy_sub/scramb_subcarier_sub/osubc_q_reg[7]
  -------------------------------------------------------------------
                         required time                         30.612    
                         arrival time                         -29.273    
  -------------------------------------------------------------------
                         slack                                  1.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_m_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_M_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.128ns (15.904%)  route 0.677ns (84.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.712    -0.338    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X111Y41        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_m_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.100    -0.238 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_m_rx_reg[1]/Q
                         net (fo=1, routed)           0.677     0.438    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_M_in[1]
    SLICE_X110Y46        LUT2 (Prop_lut2_I1_O)        0.028     0.466 r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_M_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.466    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_M_out[1]_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_M_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.973    -0.199    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/clk
    SLICE_X110Y46        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_M_out_reg[1]/C
                         clock pessimism              0.121    -0.077    
                         clock uncertainty            0.372     0.294    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.087     0.381    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_M_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.381    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.179ns (22.821%)  route 0.605ns (77.179%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.711    -0.339    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X121Y36        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y36        FDRE (Prop_fdre_C_Q)         0.100    -0.239 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[6]/Q
                         net (fo=1, routed)           0.605     0.366    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/addr_shft[6]
    SLICE_X121Y29        LUT2 (Prop_lut2_I1_O)        0.028     0.394 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r[7]_i_3/O
                         net (fo=1, routed)           0.000     0.394    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r[7]_i_3_n_0
    SLICE_X121Y29        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.445 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.445    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r0[6]
    SLICE_X121Y29        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.964    -0.208    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/clk_l
    SLICE_X121Y29        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[6]/C
                         clock pessimism              0.121    -0.086    
                         clock uncertainty            0.372     0.285    
    SLICE_X121Y29        FDRE (Hold_fdre_C_D)         0.071     0.356    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.107ns (14.773%)  route 0.617ns (85.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.204ns
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.712    -0.338    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/clk
    SLICE_X114Y38        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y38        FDRE (Prop_fdre_C_Q)         0.107    -0.231 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=3, routed)           0.617     0.386    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/thr_lvl[1]
    SLICE_X109Y36        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.968    -0.204    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/clk
    SLICE_X109Y36        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1_reg[1]/C
                         clock pessimism              0.121    -0.082    
                         clock uncertainty            0.372     0.289    
    SLICE_X109Y36        FDRE (Hold_fdre_C_D)         0.004     0.293    design_1_i/only_rx_0/inst/RX_phy_sub/count_sop_dtct_sub/local_thr_lvl_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.293    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/local_m_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/index_M_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.133ns (16.660%)  route 0.665ns (83.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.709    -0.341    design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/clk_h
    SLICE_X111Y34        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/local_m_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDRE (Prop_fdre_C_Q)         0.100    -0.241 r  design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/local_m_tx_reg[2]/Q
                         net (fo=3, routed)           0.665     0.424    design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/index_M_out_reg[2]_0[2]
    SLICE_X105Y31        LUT2 (Prop_lut2_I1_O)        0.033     0.457 r  design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/index_M_out[2]_i_2/O
                         net (fo=1, routed)           0.000     0.457    design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/index_M_out[2]_i_2_n_0
    SLICE_X105Y31        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/index_M_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.963    -0.209    design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/clk_low_data
    SLICE_X105Y31        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/index_M_out_reg[2]/C
                         clock pessimism              0.121    -0.087    
                         clock uncertainty            0.372     0.284    
    SLICE_X105Y31        FDRE (Hold_fdre_C_D)         0.075     0.359    design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/index_M_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.153ns (18.447%)  route 0.676ns (81.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.712    -0.338    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X111Y41        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.091    -0.247 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[3]/Q
                         net (fo=1, routed)           0.676     0.429    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_ss[3]
    SLICE_X110Y46        LUT2 (Prop_lut2_I1_O)        0.062     0.491 r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.491    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out[3]_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.973    -0.199    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/clk
    SLICE_X110Y46        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[3]/C
                         clock pessimism              0.121    -0.077    
                         clock uncertainty            0.372     0.294    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.096     0.390    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.155ns (18.748%)  route 0.672ns (81.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.712    -0.338    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X111Y41        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.091    -0.247 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[2]/Q
                         net (fo=1, routed)           0.672     0.424    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_ss[2]
    SLICE_X110Y46        LUT2 (Prop_lut2_I1_O)        0.064     0.488 r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.488    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out[2]_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.973    -0.199    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/clk
    SLICE_X110Y46        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[2]/C
                         clock pessimism              0.121    -0.077    
                         clock uncertainty            0.372     0.294    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.087     0.381    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.381    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.203ns (25.112%)  route 0.605ns (74.888%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.711    -0.339    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X121Y36        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y36        FDRE (Prop_fdre_C_Q)         0.100    -0.239 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[6]/Q
                         net (fo=1, routed)           0.605     0.366    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/addr_shft[6]
    SLICE_X121Y29        LUT2 (Prop_lut2_I1_O)        0.028     0.394 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r[7]_i_3/O
                         net (fo=1, routed)           0.000     0.394    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r[7]_i_3_n_0
    SLICE_X121Y29        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     0.469 r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.469    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r0[7]
    SLICE_X121Y29        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.964    -0.208    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/clk_l
    SLICE_X121Y29        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[7]/C
                         clock pessimism              0.121    -0.086    
                         clock uncertainty            0.372     0.285    
    SLICE_X121Y29        FDRE (Hold_fdre_C_D)         0.071     0.356    design_1_i/only_rx_0/inst/RX_phy_sub/xcorr_main_sub/count_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/local_m_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/index_M_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.128ns (15.936%)  route 0.675ns (84.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.209ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.709    -0.341    design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/clk_h
    SLICE_X111Y34        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/local_m_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y34        FDRE (Prop_fdre_C_Q)         0.100    -0.241 r  design_1_i/only_tx_0/inst/TX_phy_sub/control_sub/local_m_tx_reg[1]/Q
                         net (fo=3, routed)           0.675     0.434    design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/index_M_out_reg[2]_0[1]
    SLICE_X105Y31        LUT2 (Prop_lut2_I1_O)        0.028     0.462 r  design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/index_M_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.462    design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/index_M_out[1]_i_1_n_0
    SLICE_X105Y31        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/index_M_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.963    -0.209    design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/clk_low_data
    SLICE_X105Y31        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/index_M_out_reg[1]/C
                         clock pessimism              0.121    -0.087    
                         clock uncertainty            0.372     0.284    
    SLICE_X105Y31        FDRE (Hold_fdre_C_D)         0.060     0.344    design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/index_M_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.161ns (18.954%)  route 0.688ns (81.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.338ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.712    -0.338    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X111Y41        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.091    -0.247 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/local_ss_rx_reg[1]/Q
                         net (fo=1, routed)           0.688     0.441    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_ss[1]
    SLICE_X110Y46        LUT2 (Prop_lut2_I1_O)        0.070     0.511 r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.511    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out[1]_i_1_n_0
    SLICE_X110Y46        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.973    -0.199    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/clk
    SLICE_X110Y46        FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[1]/C
                         clock pessimism              0.121    -0.077    
                         clock uncertainty            0.372     0.294    
    SLICE_X110Y46        FDRE (Hold_fdre_C_D)         0.096     0.390    design_1_i/only_rx_0/inst/RX_phy_sub/demapper/index_SS_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/data_low_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.100ns (12.523%)  route 0.699ns (87.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.348ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.702    -0.348    design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/clk_h
    SLICE_X109Y27        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDRE (Prop_fdre_C_Q)         0.100    -0.248 r  design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/data_reg[4]/Q
                         net (fo=1, routed)           0.699     0.450    design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/data[4]
    SLICE_X105Y23        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/data_low_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.957    -0.215    design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/clk_low_data
    SLICE_X105Y23        FDRE                                         r  design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/data_low_reg[4]/C
                         clock pessimism              0.121    -0.093    
                         clock uncertainty            0.372     0.278    
    SLICE_X105Y23        FDRE (Hold_fdre_C_D)         0.043     0.321    design_1_i/only_tx_0/inst/TX_phy_sub/mapper_sub/data_low_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.321    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.302ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.302ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.606ns  (logic 0.236ns (38.969%)  route 0.370ns (61.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y48                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X126Y48        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.370     0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X128Y47        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X128Y47        FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                 32.302    

Slack (MET) :             32.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.565ns  (logic 0.204ns (36.097%)  route 0.361ns (63.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y44                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X139Y44        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.361     0.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X141Y44        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X141Y44        FDCE (Setup_fdce_C_D)       -0.091    32.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.909    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                 32.344    

Slack (MET) :             32.387ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.523ns  (logic 0.236ns (45.083%)  route 0.287ns (54.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y48                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X126Y48        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.287     0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X128Y46        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X128Y46        FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 32.387    

Slack (MET) :             32.399ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.592ns  (logic 0.223ns (37.646%)  route 0.369ns (62.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y44                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X139Y44        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.369     0.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X139Y42        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X139Y42        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                 32.399    

Slack (MET) :             32.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.479ns  (logic 0.204ns (42.579%)  route 0.275ns (57.421%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y44                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X139Y44        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.275     0.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X141Y44        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X141Y44        FDCE (Setup_fdce_C_D)       -0.091    32.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.909    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                 32.430    

Slack (MET) :             32.446ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.544ns  (logic 0.259ns (47.619%)  route 0.285ns (52.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y48                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X126Y48        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.285     0.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X128Y46        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X128Y46        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                 32.446    

Slack (MET) :             32.469ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.522ns  (logic 0.223ns (42.752%)  route 0.299ns (57.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y48                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X124Y48        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.299     0.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X124Y47        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X124Y47        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                 32.469    

Slack (MET) :             32.585ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.406ns  (logic 0.223ns (54.969%)  route 0.183ns (45.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y44                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X139Y44        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.183     0.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X139Y43        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X139Y43        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                 32.585    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  axi_periph_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        2.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[14]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 0.362ns (5.139%)  route 6.682ns (94.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 9.204 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         5.012     3.733    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X150Y108       LUT1 (Prop_lut1_I0_O)        0.126     3.859 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.670     5.529    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/p_0_in_14
    SLICE_X138Y142       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.338     9.204    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/s_axi_aclk
    SLICE_X138Y142       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[14]/C
                         clock pessimism             -0.655     8.548    
                         clock uncertainty           -0.092     8.456    
    SLICE_X138Y142       FDCE (Recov_fdce_C_CLR)     -0.187     8.269    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[13]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 0.362ns (5.139%)  route 6.682ns (94.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 9.204 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         5.012     3.733    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X150Y108       LUT1 (Prop_lut1_I0_O)        0.126     3.859 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.670     5.529    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/p_0_in_14
    SLICE_X138Y142       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.338     9.204    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/s_axi_aclk
    SLICE_X138Y142       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[13]/C
                         clock pessimism             -0.655     8.548    
                         clock uncertainty           -0.092     8.456    
    SLICE_X138Y142       FDCE (Recov_fdce_C_CLR)     -0.154     8.302    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/up_rdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[13]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 0.362ns (5.139%)  route 6.682ns (94.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 9.204 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         5.012     3.733    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X150Y108       LUT1 (Prop_lut1_I0_O)        0.126     3.859 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.670     5.529    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_adc_common/p_0_in
    SLICE_X138Y142       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.338     9.204    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/s_axi_aclk
    SLICE_X138Y142       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[13]/C
                         clock pessimism             -0.655     8.548    
                         clock uncertainty           -0.092     8.456    
    SLICE_X138Y142       FDCE (Recov_fdce_C_CLR)     -0.154     8.302    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[14]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 0.362ns (5.139%)  route 6.682ns (94.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 9.204 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         5.012     3.733    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X150Y108       LUT1 (Prop_lut1_I0_O)        0.126     3.859 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.670     5.529    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_adc_common/p_0_in
    SLICE_X138Y142       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.338     9.204    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/s_axi_aclk
    SLICE_X138Y142       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[14]/C
                         clock pessimism             -0.655     8.548    
                         clock uncertainty           -0.092     8.456    
    SLICE_X138Y142       FDCE (Recov_fdce_C_CLR)     -0.154     8.302    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[29]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.044ns  (logic 0.362ns (5.139%)  route 6.682ns (94.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 9.204 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         5.012     3.733    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X150Y108       LUT1 (Prop_lut1_I0_O)        0.126     3.859 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.670     5.529    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_adc_common/p_0_in
    SLICE_X138Y142       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.338     9.204    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/s_axi_aclk
    SLICE_X138Y142       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[29]/C
                         clock pessimism             -0.655     8.548    
                         clock uncertainty           -0.092     8.456    
    SLICE_X138Y142       FDCE (Recov_fdce_C_CLR)     -0.154     8.302    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/up_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[17]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.362ns (5.217%)  route 6.576ns (94.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 9.204 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         5.012     3.733    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X150Y108       LUT1 (Prop_lut1_I0_O)        0.126     3.859 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.565     5.424    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/s_axi_aresetn_0
    SLICE_X143Y140       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.338     9.204    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X143Y140       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[17]/C
                         clock pessimism             -0.655     8.548    
                         clock uncertainty           -0.092     8.456    
    SLICE_X143Y140       FDCE (Recov_fdce_C_CLR)     -0.212     8.244    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[17]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[26]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.362ns (5.217%)  route 6.576ns (94.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 9.204 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         5.012     3.733    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X150Y108       LUT1 (Prop_lut1_I0_O)        0.126     3.859 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.565     5.424    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/s_axi_aresetn_0
    SLICE_X143Y140       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.338     9.204    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X143Y140       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[26]/C
                         clock pessimism             -0.655     8.548    
                         clock uncertainty           -0.092     8.456    
    SLICE_X143Y140       FDCE (Recov_fdce_C_CLR)     -0.212     8.244    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[26]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[28]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.362ns (5.217%)  route 6.576ns (94.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 9.204 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         5.012     3.733    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X150Y108       LUT1 (Prop_lut1_I0_O)        0.126     3.859 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.565     5.424    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/s_axi_aresetn_0
    SLICE_X143Y140       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.338     9.204    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X143Y140       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[28]/C
                         clock pessimism             -0.655     8.548    
                         clock uncertainty           -0.092     8.456    
    SLICE_X143Y140       FDCE (Recov_fdce_C_CLR)     -0.212     8.244    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[28]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[29]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.362ns (5.217%)  route 6.576ns (94.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 9.204 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         5.012     3.733    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X150Y108       LUT1 (Prop_lut1_I0_O)        0.126     3.859 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.565     5.424    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/s_axi_aresetn_0
    SLICE_X143Y140       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.338     9.204    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X143Y140       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[29]/C
                         clock pessimism             -0.655     8.548    
                         clock uncertainty           -0.092     8.456    
    SLICE_X143Y140       FDCE (Recov_fdce_C_CLR)     -0.212     8.244    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[29]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[30]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.362ns (5.217%)  route 6.576ns (94.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( 9.204 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.288    -1.515    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X18Y168        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y168        FDRE (Prop_fdre_C_Q)         0.236    -1.279 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=129, routed)         5.012     3.733    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X150Y108       LUT1 (Prop_lut1_I0_O)        0.126     3.859 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1221, routed)        1.565     5.424    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/s_axi_aresetn_0
    SLICE_X143Y140       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.338     9.204    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X143Y140       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[30]/C
                         clock pessimism             -0.655     8.548    
                         clock uncertainty           -0.092     8.456    
    SLICE_X143Y140       FDCE (Recov_fdce_C_CLR)     -0.212     8.244    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_dac_gpio_out_int_reg[30]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  2.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.362%)  route 0.219ns (68.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.157ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.219     0.011    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y102        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.927    -0.157    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y102        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.245    
    OLOGIC_X0Y102        ODDR (Remov_oddr_C_R)        0.000    -0.245    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.100ns (22.380%)  route 0.347ns (77.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.157ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.347     0.139    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y100        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.927    -0.157    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y100        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.245    
    OLOGIC_X0Y100        ODDR (Remov_oddr_C_R)        0.000    -0.245    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.100ns (20.149%)  route 0.396ns (79.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.396     0.189    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y113        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.921    -0.163    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y113        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.251    
    OLOGIC_X0Y113        ODDR (Remov_oddr_C_R)        0.000    -0.251    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.100ns (19.626%)  route 0.410ns (80.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.410     0.202    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y116        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.921    -0.163    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y116        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.251    
    OLOGIC_X0Y116        ODDR (Remov_oddr_C_R)        0.000    -0.251    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.100ns (18.620%)  route 0.437ns (81.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.437     0.230    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y114        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.921    -0.163    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y114        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.251    
    OLOGIC_X0Y114        ODDR (Remov_oddr_C_R)        0.000    -0.251    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[12].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.100ns (17.778%)  route 0.462ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.165ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.462     0.255    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y118        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[12].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.919    -0.165    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y118        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[12].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.253    
    OLOGIC_X0Y118        ODDR (Remov_oddr_C_R)        0.000    -0.253    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[12].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.100ns (16.435%)  route 0.508ns (83.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.508     0.301    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y119        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.917    -0.167    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y119        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.255    
    OLOGIC_X0Y119        ODDR (Remov_oddr_C_R)        0.000    -0.255    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.100ns (15.031%)  route 0.565ns (84.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.565     0.358    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y121        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.916    -0.168    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y121        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.256    
    OLOGIC_X0Y121        ODDR (Remov_oddr_C_R)        0.000    -0.256    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.100ns (14.215%)  route 0.603ns (85.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.603     0.396    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y122        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.916    -0.168    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y122        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.256    
    OLOGIC_X0Y122        ODDR (Remov_oddr_C_R)        0.000    -0.256    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/gen_oddr.oddr_clk_out_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.100ns (13.071%)  route 0.665ns (86.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X0Y102         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.100    -0.207 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.665     0.458    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y124        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/gen_oddr.oddr_clk_out_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.915    -0.169    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y124        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/gen_oddr.oddr_clk_out_inst/C
                         clock pessimism             -0.089    -0.257    
    OLOGIC_X0Y124        ODDR (Remov_oddr_C_R)        0.000    -0.257    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/gen_oddr.oddr_clk_out_inst
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.715    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack       11.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.899ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        2.477ns  (logic 0.223ns (9.001%)  route 2.254ns (90.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 8.350 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          2.254     5.671    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y146        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.458    18.350    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y146        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.210    
                         clock uncertainty           -0.067    18.143    
    ILOGIC_X0Y146        IDDR (Recov_iddr_C_R)       -0.572    17.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.571    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                 11.899    

Slack (MET) :             12.131ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        2.244ns  (logic 0.223ns (9.940%)  route 2.021ns (90.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 8.348 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          2.021     5.438    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y139        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.456    18.348    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y139        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.208    
                         clock uncertainty           -0.067    18.141    
    ILOGIC_X0Y139        IDDR (Recov_iddr_C_R)       -0.572    17.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.569    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                 12.131    

Slack (MET) :             12.151ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        2.224ns  (logic 0.223ns (10.027%)  route 2.001ns (89.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 8.348 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          2.001     5.418    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y144        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.456    18.348    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y144        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.208    
                         clock uncertainty           -0.067    18.141    
    ILOGIC_X0Y144        IDDR (Recov_iddr_C_R)       -0.572    17.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.569    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                 12.151    

Slack (MET) :             12.240ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        2.135ns  (logic 0.223ns (10.447%)  route 1.912ns (89.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 8.348 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.912     5.329    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y143        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.456    18.348    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y143        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.208    
                         clock uncertainty           -0.067    18.141    
    ILOGIC_X0Y143        IDDR (Recov_iddr_C_R)       -0.572    17.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.569    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                 12.240    

Slack (MET) :             12.330ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        2.045ns  (logic 0.223ns (10.904%)  route 1.822ns (89.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 8.348 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.822     5.239    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y142        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.456    18.348    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y142        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.208    
                         clock uncertainty           -0.067    18.141    
    ILOGIC_X0Y142        IDDR (Recov_iddr_C_R)       -0.572    17.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.569    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                 12.330    

Slack (MET) :             12.354ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        2.019ns  (logic 0.223ns (11.046%)  route 1.796ns (88.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 8.346 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.796     5.213    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y134        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.454    18.346    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y134        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.206    
                         clock uncertainty           -0.067    18.139    
    ILOGIC_X0Y134        IDDR (Recov_iddr_C_R)       -0.572    17.567    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.567    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                 12.354    

Slack (MET) :             12.385ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.990ns  (logic 0.223ns (11.205%)  route 1.767ns (88.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 8.348 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.767     5.184    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y137        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.456    18.348    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y137        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.208    
                         clock uncertainty           -0.067    18.141    
    ILOGIC_X0Y137        IDDR (Recov_iddr_C_R)       -0.572    17.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.569    
                         arrival time                          -5.184    
  -------------------------------------------------------------------
                         slack                                 12.385    

Slack (MET) :             12.439ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.933ns  (logic 0.223ns (11.534%)  route 1.710ns (88.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 8.346 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.710     5.128    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y133        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.454    18.346    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y133        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.206    
                         clock uncertainty           -0.067    18.139    
    ILOGIC_X0Y133        IDDR (Recov_iddr_C_R)       -0.572    17.567    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.567    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 12.439    

Slack (MET) :             12.472ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.901ns  (logic 0.223ns (11.732%)  route 1.678ns (88.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 8.346 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.678     5.095    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y136        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.454    18.346    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y136        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.206    
                         clock uncertainty           -0.067    18.139    
    ILOGIC_X0Y136        IDDR (Recov_iddr_C_R)       -0.572    17.567    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.567    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 12.472    

Slack (MET) :             12.533ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.834ns  (logic 0.223ns (12.157%)  route 1.611ns (87.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 8.341 - 7.500 ) 
    Source Clock Delay      (SCD):    0.694ns = ( 3.194 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           3.125     7.192    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.560    -0.368 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     1.571    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.664 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.530     3.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.223     3.417 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.611     5.028    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y129        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.531    21.465    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.441    15.024 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    16.809    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.892 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.449    18.341    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y129        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/C
                         clock pessimism             -0.140    18.201    
                         clock uncertainty           -0.067    18.134    
    ILOGIC_X0Y129        IDDR (Recov_iddr_C_R)       -0.572    17.562    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.562    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                 12.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.383ns  (logic 0.100ns (26.122%)  route 0.283ns (73.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 3.552 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    13.134    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.100    13.234 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.283    13.517    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y104        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.928    13.552    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y104        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.195    
    ILOGIC_X0Y104        IDDR (Remov_iddr_C_R)       -0.195    13.000    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -13.000    
                         arrival time                          13.517    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.515ns  (logic 0.100ns (19.412%)  route 0.415ns (80.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 3.550 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    13.134    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.100    13.234 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.415    13.650    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y110        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.926    13.550    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y110        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.193    
    ILOGIC_X0Y110        IDDR (Remov_iddr_C_R)       -0.195    12.998    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.998    
                         arrival time                          13.650    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.552ns  (logic 0.100ns (18.111%)  route 0.452ns (81.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.045ns = ( 3.545 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    13.134    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.100    13.234 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.452    13.687    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y117        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.921    13.545    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y117        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.188    
    ILOGIC_X0Y117        IDDR (Remov_iddr_C_R)       -0.195    12.993    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.993    
                         arrival time                          13.687    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.607ns  (logic 0.100ns (16.470%)  route 0.507ns (83.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 3.547 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    13.134    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.100    13.234 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.507    13.742    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y115        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.923    13.547    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y115        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.190    
    ILOGIC_X0Y115        IDDR (Remov_iddr_C_R)       -0.195    12.995    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.995    
                         arrival time                          13.742    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.698ns  (logic 0.100ns (14.317%)  route 0.598ns (85.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns = ( 3.543 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    13.134    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.100    13.234 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.598    13.833    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y120        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.919    13.543    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y120        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.186    
    ILOGIC_X0Y120        IDDR (Remov_iddr_C_R)       -0.195    12.991    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.991    
                         arrival time                          13.833    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.825ns  (logic 0.100ns (12.127%)  route 0.725ns (87.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns = ( 3.542 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    13.134    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.100    13.234 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.725    13.959    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y127        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.918    13.542    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y127        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.185    
    ILOGIC_X0Y127        IDDR (Remov_iddr_C_R)       -0.195    12.990    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.990    
                         arrival time                          13.959    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.872ns  (logic 0.100ns (11.469%)  route 0.772ns (88.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns = ( 3.542 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    13.134    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.100    13.234 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.772    14.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y128        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.918    13.542    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y128        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.185    
    ILOGIC_X0Y128        IDDR (Remov_iddr_C_R)       -0.195    12.990    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.990    
                         arrival time                          14.006    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.970ns  (logic 0.100ns (10.305%)  route 0.870ns (89.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns = ( 3.543 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    13.134    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.100    13.234 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.870    14.105    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y129        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.919    13.543    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y129        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.186    
    ILOGIC_X0Y129        IDDR (Remov_iddr_C_R)       -0.195    12.991    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.991    
                         arrival time                          14.105    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        1.014ns  (logic 0.100ns (9.864%)  route 0.914ns (90.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 3.547 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    13.134    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.100    13.234 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.914    14.148    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y136        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.923    13.547    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y136        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.190    
    ILOGIC_X0Y136        IDDR (Remov_iddr_C_R)       -0.195    12.995    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.995    
                         arrival time                          14.148    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        1.023ns  (logic 0.100ns (9.771%)  route 0.923ns (90.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 3.547 - 2.500 ) 
    Source Clock Delay      (SCD):    0.634ns = ( 3.134 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.578    14.569    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    11.461 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    12.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.455 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.679    13.134    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    SLICE_X0Y101         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDSE (Prop_fdse_C_Q)         0.100    13.234 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.923    14.158    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y133        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.937    15.125    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.568    11.557 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    12.594    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.624 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.923    13.547    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/clk_ph_out
    ILOGIC_X0Y133        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/C
                         clock pessimism             -0.357    13.190    
    ILOGIC_X0Y133        IDDR (Remov_iddr_C_R)       -0.195    12.995    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.995    
                         arrival time                          14.158    
  -------------------------------------------------------------------
                         slack                                  1.162    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.329ns (13.000%)  route 2.202ns (87.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.605ns = ( 4.820 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.759    -1.119    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/clk
    SLICE_X121Y36        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y36        FDRE (Prop_fdre_C_Q)         0.204    -0.915 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=15, routed)          0.514    -0.401    design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst
    SLICE_X115Y29        LUT1 (Prop_lut1_I0_O)        0.125    -0.276 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/FSM_sequential_state[2]_i_2/O
                         net (fo=174, routed)         1.688     1.412    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[0]_0
    SLICE_X87Y32         FDCE                                         f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.602     4.820    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/clk
    SLICE_X87Y32         FDCE                                         r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[11]/C
                         clock pessimism             -0.578     4.242    
                         clock uncertainty           -0.068     4.173    
    SLICE_X87Y32         FDCE (Recov_fdce_C_CLR)     -0.212     3.961    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.961    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.329ns (13.000%)  route 2.202ns (87.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.605ns = ( 4.820 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.759    -1.119    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/clk
    SLICE_X121Y36        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y36        FDRE (Prop_fdre_C_Q)         0.204    -0.915 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=15, routed)          0.514    -0.401    design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst
    SLICE_X115Y29        LUT1 (Prop_lut1_I0_O)        0.125    -0.276 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/FSM_sequential_state[2]_i_2/O
                         net (fo=174, routed)         1.688     1.412    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[0]_0
    SLICE_X87Y32         FDCE                                         f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.602     4.820    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/clk
    SLICE_X87Y32         FDCE                                         r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[12]/C
                         clock pessimism             -0.578     4.242    
                         clock uncertainty           -0.068     4.173    
    SLICE_X87Y32         FDCE (Recov_fdce_C_CLR)     -0.212     3.961    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.961    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.329ns (13.000%)  route 2.202ns (87.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.605ns = ( 4.820 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.759    -1.119    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/clk
    SLICE_X121Y36        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y36        FDRE (Prop_fdre_C_Q)         0.204    -0.915 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=15, routed)          0.514    -0.401    design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst
    SLICE_X115Y29        LUT1 (Prop_lut1_I0_O)        0.125    -0.276 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/FSM_sequential_state[2]_i_2/O
                         net (fo=174, routed)         1.688     1.412    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[0]_0
    SLICE_X87Y32         FDCE                                         f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.602     4.820    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/clk
    SLICE_X87Y32         FDCE                                         r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[9]/C
                         clock pessimism             -0.578     4.242    
                         clock uncertainty           -0.068     4.173    
    SLICE_X87Y32         FDCE (Recov_fdce_C_CLR)     -0.212     3.961    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.961    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.329ns (13.000%)  route 2.202ns (87.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.605ns = ( 4.820 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.759    -1.119    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/clk
    SLICE_X121Y36        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y36        FDRE (Prop_fdre_C_Q)         0.204    -0.915 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=15, routed)          0.514    -0.401    design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst
    SLICE_X115Y29        LUT1 (Prop_lut1_I0_O)        0.125    -0.276 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/FSM_sequential_state[2]_i_2/O
                         net (fo=174, routed)         1.688     1.412    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[0]_0
    SLICE_X87Y32         FDCE                                         f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.602     4.820    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/clk
    SLICE_X87Y32         FDCE                                         r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[12]/C
                         clock pessimism             -0.578     4.242    
                         clock uncertainty           -0.068     4.173    
    SLICE_X87Y32         FDCE (Recov_fdce_C_CLR)     -0.212     3.961    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[12]
  -------------------------------------------------------------------
                         required time                          3.961    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.329ns (13.040%)  route 2.194ns (86.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.605ns = ( 4.820 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.759    -1.119    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/clk
    SLICE_X121Y36        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y36        FDRE (Prop_fdre_C_Q)         0.204    -0.915 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=15, routed)          0.514    -0.401    design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst
    SLICE_X115Y29        LUT1 (Prop_lut1_I0_O)        0.125    -0.276 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/FSM_sequential_state[2]_i_2/O
                         net (fo=174, routed)         1.680     1.404    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[0]_0
    SLICE_X84Y32         FDCE                                         f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.602     4.820    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/clk
    SLICE_X84Y32         FDCE                                         r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[10]/C
                         clock pessimism             -0.578     4.242    
                         clock uncertainty           -0.068     4.173    
    SLICE_X84Y32         FDCE (Recov_fdce_C_CLR)     -0.212     3.961    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.961    
                         arrival time                          -1.404    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.329ns (13.490%)  route 2.110ns (86.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.604ns = ( 4.821 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.759    -1.119    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/clk
    SLICE_X121Y36        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y36        FDRE (Prop_fdre_C_Q)         0.204    -0.915 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=15, routed)          0.514    -0.401    design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst
    SLICE_X115Y29        LUT1 (Prop_lut1_I0_O)        0.125    -0.276 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/FSM_sequential_state[2]_i_2/O
                         net (fo=174, routed)         1.596     1.320    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[0]_0
    SLICE_X88Y31         FDCE                                         f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.603     4.821    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/clk
    SLICE_X88Y31         FDCE                                         r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[7]/C
                         clock pessimism             -0.578     4.243    
                         clock uncertainty           -0.068     4.174    
    SLICE_X88Y31         FDCE (Recov_fdce_C_CLR)     -0.212     3.962    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.962    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.329ns (13.490%)  route 2.110ns (86.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.604ns = ( 4.821 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.759    -1.119    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/clk
    SLICE_X121Y36        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y36        FDRE (Prop_fdre_C_Q)         0.204    -0.915 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=15, routed)          0.514    -0.401    design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst
    SLICE_X115Y29        LUT1 (Prop_lut1_I0_O)        0.125    -0.276 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/FSM_sequential_state[2]_i_2/O
                         net (fo=174, routed)         1.596     1.320    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[0]_0
    SLICE_X88Y31         FDCE                                         f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.603     4.821    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/clk
    SLICE_X88Y31         FDCE                                         r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[8]/C
                         clock pessimism             -0.578     4.243    
                         clock uncertainty           -0.068     4.174    
    SLICE_X88Y31         FDCE (Recov_fdce_C_CLR)     -0.212     3.962    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.962    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.329ns (14.018%)  route 2.018ns (85.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.603ns = ( 4.822 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.759    -1.119    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/clk
    SLICE_X121Y36        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y36        FDRE (Prop_fdre_C_Q)         0.204    -0.915 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=15, routed)          0.514    -0.401    design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst
    SLICE_X115Y29        LUT1 (Prop_lut1_I0_O)        0.125    -0.276 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/FSM_sequential_state[2]_i_2/O
                         net (fo=174, routed)         1.504     1.228    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[0]_0
    SLICE_X89Y32         FDCE                                         f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.604     4.822    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/clk
    SLICE_X89Y32         FDCE                                         r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[11]/C
                         clock pessimism             -0.578     4.244    
                         clock uncertainty           -0.068     4.175    
    SLICE_X89Y32         FDCE (Recov_fdce_C_CLR)     -0.212     3.963    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[11]
  -------------------------------------------------------------------
                         required time                          3.963    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.329ns (14.068%)  route 2.010ns (85.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.606ns = ( 4.819 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.759    -1.119    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/clk
    SLICE_X121Y36        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y36        FDRE (Prop_fdre_C_Q)         0.204    -0.915 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=15, routed)          0.514    -0.401    design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst
    SLICE_X115Y29        LUT1 (Prop_lut1_I0_O)        0.125    -0.276 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/FSM_sequential_state[2]_i_2/O
                         net (fo=174, routed)         1.496     1.220    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[0]_0
    SLICE_X87Y31         FDCE                                         f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.601     4.819    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/clk
    SLICE_X87Y31         FDCE                                         r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[5]/C
                         clock pessimism             -0.578     4.241    
                         clock uncertainty           -0.068     4.172    
    SLICE_X87Y31         FDCE (Recov_fdce_C_CLR)     -0.212     3.960    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.960    
                         arrival time                          -1.220    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.329ns (14.068%)  route 2.010ns (85.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.606ns = ( 4.819 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    -1.436    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -4.434 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -2.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.759    -1.119    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/clk
    SLICE_X121Y36        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y36        FDRE (Prop_fdre_C_Q)         0.204    -0.915 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=15, routed)          0.514    -0.401    design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/rst
    SLICE_X115Y29        LUT1 (Prop_lut1_I0_O)        0.125    -0.276 f  design_1_i/only_tx_0/inst/FEC_sub/sub0_coder_CRC/FSM_sequential_state[2]_i_2/O
                         net (fo=174, routed)         1.496     1.220    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg_rep[0]_0
    SLICE_X87Y31         FDCE                                         f  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.285     4.503    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721     1.782 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353     3.135    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.601     4.819    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/clk
    SLICE_X87Y31         FDCE                                         r  design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[6]/C
                         clock pessimism             -0.578     4.241    
                         clock uncertainty           -0.068     4.172    
    SLICE_X87Y31         FDCE (Recov_fdce_C_CLR)     -0.212     3.960    design_1_i/only_tx_0/inst/FEC_sub/sub0_interliver/pack_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.960    
                         arrival time                          -1.220    
  -------------------------------------------------------------------
                         slack                                  2.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.575%)  route 0.146ns (59.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.745    -0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X129Y45        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y45        FDPE (Prop_fdpe_C_Q)         0.100    -0.205 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146    -0.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X126Y46        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.004    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X126Y46        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.107    -0.274    
    SLICE_X126Y46        FDCE (Remov_fdce_C_CLR)     -0.050    -0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.575%)  route 0.146ns (59.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.745    -0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X129Y45        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y45        FDPE (Prop_fdpe_C_Q)         0.100    -0.205 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146    -0.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X126Y46        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.004    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X126Y46        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.107    -0.274    
    SLICE_X126Y46        FDCE (Remov_fdce_C_CLR)     -0.050    -0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.575%)  route 0.146ns (59.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.745    -0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X129Y45        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y45        FDPE (Prop_fdpe_C_Q)         0.100    -0.205 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146    -0.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X126Y46        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.004    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X126Y46        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.107    -0.274    
    SLICE_X126Y46        FDCE (Remov_fdce_C_CLR)     -0.050    -0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.575%)  route 0.146ns (59.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.745    -0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X129Y45        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y45        FDPE (Prop_fdpe_C_Q)         0.100    -0.205 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146    -0.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X126Y46        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.004    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X126Y46        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.107    -0.274    
    SLICE_X126Y46        FDCE (Remov_fdce_C_CLR)     -0.050    -0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.575%)  route 0.146ns (59.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.745    -0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X129Y45        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y45        FDPE (Prop_fdpe_C_Q)         0.100    -0.205 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146    -0.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X126Y46        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.004    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X126Y46        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.107    -0.274    
    SLICE_X126Y46        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.575%)  route 0.146ns (59.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.745    -0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X129Y45        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y45        FDPE (Prop_fdpe_C_Q)         0.100    -0.205 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146    -0.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X126Y46        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.004    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X126Y46        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.107    -0.274    
    SLICE_X126Y46        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.807%)  route 0.114ns (53.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.134ns
    Source Clock Delay      (SCD):    -0.273ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.777    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X146Y42        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y42        FDCE (Prop_fdce_C_Q)         0.100    -0.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.114    -0.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X147Y42        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.038    -0.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X147Y42        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.129    -0.262    
    SLICE_X147Y42        FDCE (Remov_fdce_C_CLR)     -0.069    -0.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.575%)  route 0.146ns (59.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.745    -0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X129Y45        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y45        FDPE (Prop_fdpe_C_Q)         0.100    -0.205 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146    -0.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X127Y46        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.004    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X127Y46        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.107    -0.274    
    SLICE_X127Y46        FDCE (Remov_fdce_C_CLR)     -0.069    -0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.575%)  route 0.146ns (59.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.745    -0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X129Y45        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y45        FDPE (Prop_fdpe_C_Q)         0.100    -0.205 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146    -0.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X127Y46        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.004    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X127Y46        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.107    -0.274    
    SLICE_X127Y46        FDCE (Remov_fdce_C_CLR)     -0.069    -0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.575%)  route 0.146ns (59.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.305ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.745    -0.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X129Y45        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y45        FDPE (Prop_fdpe_C_Q)         0.100    -0.205 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.146    -0.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X127Y46        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.821    -0.351    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -1.859 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -1.202    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.004    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X127Y46        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.107    -0.274    
    SLICE_X127Y46        FDCE (Remov_fdce_C_CLR)     -0.069    -0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.352ns (14.408%)  route 2.091ns (85.592%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 37.229 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y44        FDRE (Prop_fdre_C_Q)         0.223     4.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     5.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X135Y44        LUT6 (Prop_lut6_I3_O)        0.043     5.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.856     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X142Y48        LUT4 (Prop_lut4_I3_O)        0.043     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.338     6.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X146Y48        LUT1 (Prop_lut1_I0_O)        0.043     6.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.430     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X146Y49        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.731    37.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X146Y49        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.542    37.771    
                         clock uncertainty           -0.035    37.735    
    SLICE_X146Y49        FDCE (Recov_fdce_C_CLR)     -0.212    37.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.523    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                 30.315    

Slack (MET) :             30.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.352ns (14.408%)  route 2.091ns (85.592%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 37.229 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y44        FDRE (Prop_fdre_C_Q)         0.223     4.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     5.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X135Y44        LUT6 (Prop_lut6_I3_O)        0.043     5.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.856     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X142Y48        LUT4 (Prop_lut4_I3_O)        0.043     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.338     6.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X146Y48        LUT1 (Prop_lut1_I0_O)        0.043     6.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.430     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X146Y49        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.731    37.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X146Y49        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.542    37.771    
                         clock uncertainty           -0.035    37.735    
    SLICE_X146Y49        FDCE (Recov_fdce_C_CLR)     -0.212    37.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.523    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                 30.315    

Slack (MET) :             30.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.352ns (14.408%)  route 2.091ns (85.592%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 37.229 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y44        FDRE (Prop_fdre_C_Q)         0.223     4.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     5.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X135Y44        LUT6 (Prop_lut6_I3_O)        0.043     5.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.856     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X142Y48        LUT4 (Prop_lut4_I3_O)        0.043     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.338     6.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X146Y48        LUT1 (Prop_lut1_I0_O)        0.043     6.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.430     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X146Y49        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.731    37.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X146Y49        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.542    37.771    
                         clock uncertainty           -0.035    37.735    
    SLICE_X146Y49        FDCE (Recov_fdce_C_CLR)     -0.212    37.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.523    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                 30.315    

Slack (MET) :             30.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.352ns (14.408%)  route 2.091ns (85.592%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 37.229 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y44        FDRE (Prop_fdre_C_Q)         0.223     4.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     5.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X135Y44        LUT6 (Prop_lut6_I3_O)        0.043     5.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.856     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X142Y48        LUT4 (Prop_lut4_I3_O)        0.043     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.338     6.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X146Y48        LUT1 (Prop_lut1_I0_O)        0.043     6.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.430     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X146Y49        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.731    37.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X146Y49        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.542    37.771    
                         clock uncertainty           -0.035    37.735    
    SLICE_X146Y49        FDCE (Recov_fdce_C_CLR)     -0.212    37.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.523    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                 30.315    

Slack (MET) :             30.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.352ns (14.408%)  route 2.091ns (85.592%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 37.229 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y44        FDRE (Prop_fdre_C_Q)         0.223     4.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     5.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X135Y44        LUT6 (Prop_lut6_I3_O)        0.043     5.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.856     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X142Y48        LUT4 (Prop_lut4_I3_O)        0.043     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.338     6.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X146Y48        LUT1 (Prop_lut1_I0_O)        0.043     6.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.430     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X146Y49        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.731    37.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X146Y49        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.542    37.771    
                         clock uncertainty           -0.035    37.735    
    SLICE_X146Y49        FDCE (Recov_fdce_C_CLR)     -0.212    37.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.523    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                 30.315    

Slack (MET) :             30.315ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.352ns (14.408%)  route 2.091ns (85.592%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 37.229 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y44        FDRE (Prop_fdre_C_Q)         0.223     4.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     5.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X135Y44        LUT6 (Prop_lut6_I3_O)        0.043     5.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.856     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X142Y48        LUT4 (Prop_lut4_I3_O)        0.043     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.338     6.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X146Y48        LUT1 (Prop_lut1_I0_O)        0.043     6.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.430     7.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X146Y49        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.731    37.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X146Y49        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.542    37.771    
                         clock uncertainty           -0.035    37.735    
    SLICE_X146Y49        FDCE (Recov_fdce_C_CLR)     -0.212    37.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.523    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                 30.315    

Slack (MET) :             30.317ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.352ns (14.421%)  route 2.089ns (85.579%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 37.229 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y44        FDRE (Prop_fdre_C_Q)         0.223     4.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     5.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X135Y44        LUT6 (Prop_lut6_I3_O)        0.043     5.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.856     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X142Y48        LUT4 (Prop_lut4_I3_O)        0.043     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.338     6.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X146Y48        LUT1 (Prop_lut1_I0_O)        0.043     6.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.428     7.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X147Y49        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.731    37.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X147Y49        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.542    37.771    
                         clock uncertainty           -0.035    37.735    
    SLICE_X147Y49        FDCE (Recov_fdce_C_CLR)     -0.212    37.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.523    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                 30.317    

Slack (MET) :             30.317ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.352ns (14.421%)  route 2.089ns (85.579%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 37.229 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y44        FDRE (Prop_fdre_C_Q)         0.223     4.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     5.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X135Y44        LUT6 (Prop_lut6_I3_O)        0.043     5.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.856     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X142Y48        LUT4 (Prop_lut4_I3_O)        0.043     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.338     6.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X146Y48        LUT1 (Prop_lut1_I0_O)        0.043     6.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.428     7.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X147Y49        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.731    37.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X147Y49        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.542    37.771    
                         clock uncertainty           -0.035    37.735    
    SLICE_X147Y49        FDCE (Recov_fdce_C_CLR)     -0.212    37.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.523    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                 30.317    

Slack (MET) :             30.317ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.352ns (14.421%)  route 2.089ns (85.579%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 37.229 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y44        FDRE (Prop_fdre_C_Q)         0.223     4.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     5.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X135Y44        LUT6 (Prop_lut6_I3_O)        0.043     5.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.856     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X142Y48        LUT4 (Prop_lut4_I3_O)        0.043     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.338     6.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X146Y48        LUT1 (Prop_lut1_I0_O)        0.043     6.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.428     7.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X147Y49        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.731    37.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X147Y49        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.542    37.771    
                         clock uncertainty           -0.035    37.735    
    SLICE_X147Y49        FDCE (Recov_fdce_C_CLR)     -0.212    37.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.523    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                 30.317    

Slack (MET) :             30.317ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.352ns (14.421%)  route 2.089ns (85.579%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 37.229 - 33.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.818     4.766    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X135Y44        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y44        FDRE (Prop_fdre_C_Q)         0.223     4.989 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.467     5.455    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X135Y44        LUT6 (Prop_lut6_I3_O)        0.043     5.498 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.856     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X142Y48        LUT4 (Prop_lut4_I3_O)        0.043     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.338     6.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X146Y48        LUT1 (Prop_lut1_I0_O)        0.043     6.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.428     7.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X147Y49        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.415    35.415    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    35.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.731    37.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X147Y49        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.542    37.771    
                         clock uncertainty           -0.035    37.735    
    SLICE_X147Y49        FDCE (Recov_fdce_C_CLR)     -0.212    37.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.523    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                 30.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.434%)  route 0.154ns (60.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.816ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.692     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X125Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y50        FDPE (Prop_fdpe_C_Q)         0.100     2.333 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.154     2.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X125Y49        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.005     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X125Y49        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.318     2.498    
    SLICE_X125Y49        FDCE (Remov_fdce_C_CLR)     -0.069     2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.434%)  route 0.154ns (60.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.816ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.692     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X125Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y50        FDPE (Prop_fdpe_C_Q)         0.100     2.333 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.154     2.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X125Y49        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.005     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X125Y49        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.318     2.498    
    SLICE_X125Y49        FDCE (Remov_fdce_C_CLR)     -0.069     2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.434%)  route 0.154ns (60.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.816ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.692     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X125Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y50        FDPE (Prop_fdpe_C_Q)         0.100     2.333 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.154     2.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X125Y49        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.005     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X125Y49        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.318     2.498    
    SLICE_X125Y49        FDCE (Remov_fdce_C_CLR)     -0.069     2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.434%)  route 0.154ns (60.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.816ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.692     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X125Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y50        FDPE (Prop_fdpe_C_Q)         0.100     2.333 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.154     2.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X125Y49        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.005     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X125Y49        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.318     2.498    
    SLICE_X125Y49        FDPE (Remov_fdpe_C_PRE)     -0.072     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.434%)  route 0.154ns (60.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.816ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.692     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X125Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y50        FDPE (Prop_fdpe_C_Q)         0.100     2.333 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.154     2.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X125Y49        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.005     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X125Y49        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.318     2.498    
    SLICE_X125Y49        FDPE (Remov_fdpe_C_PRE)     -0.072     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.434%)  route 0.154ns (60.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.816ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.692     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X125Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y50        FDPE (Prop_fdpe_C_Q)         0.100     2.333 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.154     2.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X125Y49        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.005     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X125Y49        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.318     2.498    
    SLICE_X125Y49        FDPE (Remov_fdpe_C_PRE)     -0.072     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.110%)  route 0.156ns (60.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.816ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.692     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X125Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y50        FDPE (Prop_fdpe_C_Q)         0.100     2.333 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.156     2.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X124Y49        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.005     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X124Y49        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.318     2.498    
    SLICE_X124Y49        FDPE (Remov_fdpe_C_PRE)     -0.072     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.110%)  route 0.156ns (60.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.816ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.692     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X125Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y50        FDPE (Prop_fdpe_C_Q)         0.100     2.333 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.156     2.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X124Y49        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.005     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X124Y49        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.318     2.498    
    SLICE_X124Y49        FDPE (Remov_fdpe_C_PRE)     -0.072     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.110%)  route 0.156ns (60.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.816ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.692     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X125Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y50        FDPE (Prop_fdpe_C_Q)         0.100     2.333 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.156     2.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X124Y49        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.005     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X124Y49        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.318     2.498    
    SLICE_X124Y49        FDPE (Remov_fdpe_C_PRE)     -0.072     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.110%)  route 0.156ns (60.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.816ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.692     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X125Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y50        FDPE (Prop_fdpe_C_Q)         0.100     2.333 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.156     2.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X124Y49        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.005     2.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X124Y49        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.318     2.498    
    SLICE_X124Y49        FDPE (Remov_fdpe_C_PRE)     -0.072     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  delay_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        2.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.259ns (18.956%)  route 1.107ns (81.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 4.072 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.455ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.348    -1.455    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y244         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDSE (Prop_fdse_C_Q)         0.259    -1.196 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           1.107    -0.088    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X1Y244         FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.206     4.072    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y244         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.788     3.283    
                         clock uncertainty           -0.212     3.071    
    SLICE_X1Y244         FDPE (Recov_fdpe_C_PRE)     -0.178     2.893    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          2.893    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.259ns (18.956%)  route 1.107ns (81.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 4.072 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.455ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.348    -1.455    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y244         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDSE (Prop_fdse_C_Q)         0.259    -1.196 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           1.107    -0.088    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X1Y244         FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.206     4.072    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y244         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.788     3.283    
                         clock uncertainty           -0.212     3.071    
    SLICE_X1Y244         FDPE (Recov_fdpe_C_PRE)     -0.178     2.893    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          2.893    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.259ns (18.956%)  route 1.107ns (81.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.928ns = ( 4.072 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.455ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.348    -1.455    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y244         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDSE (Prop_fdse_C_Q)         0.259    -1.196 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           1.107    -0.088    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X1Y244         FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.206     4.072    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y244         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.788     3.283    
                         clock uncertainty           -0.212     3.071    
    SLICE_X1Y244         FDPE (Recov_fdpe_C_PRE)     -0.178     2.893    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          2.893    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.259ns (21.291%)  route 0.958ns (78.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y52        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y52        FDSE (Prop_fdse_C_Q)         0.259    -0.843 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.958     0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y51        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.788     3.640    
                         clock uncertainty           -0.212     3.428    
    SLICE_X152Y51        FDPE (Recov_fdpe_C_PRE)     -0.187     3.241    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          3.241    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.259ns (21.291%)  route 0.958ns (78.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y52        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y52        FDSE (Prop_fdse_C_Q)         0.259    -0.843 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.958     0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y51        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.788     3.640    
                         clock uncertainty           -0.212     3.428    
    SLICE_X152Y51        FDPE (Recov_fdpe_C_PRE)     -0.154     3.274    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          3.274    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.259ns (21.291%)  route 0.958ns (78.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y52        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y52        FDSE (Prop_fdse_C_Q)         0.259    -0.843 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.958     0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y51        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.788     3.640    
                         clock uncertainty           -0.212     3.428    
    SLICE_X152Y51        FDPE (Recov_fdpe_C_PRE)     -0.154     3.274    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.274    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.259ns (22.120%)  route 0.912ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y101       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y101       FDSE (Prop_fdse_C_Q)         0.259    -1.015 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.912    -0.103    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y100       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.788     3.470    
                         clock uncertainty           -0.212     3.258    
    SLICE_X152Y100       FDPE (Recov_fdpe_C_PRE)     -0.187     3.071    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          3.071    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.259ns (22.120%)  route 0.912ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y101       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y101       FDSE (Prop_fdse_C_Q)         0.259    -1.015 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.912    -0.103    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y100       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.788     3.470    
                         clock uncertainty           -0.212     3.258    
    SLICE_X152Y100       FDPE (Recov_fdpe_C_PRE)     -0.154     3.104    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          3.104    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.259ns (22.120%)  route 0.912ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y101       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y101       FDSE (Prop_fdse_C_Q)         0.259    -1.015 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.912    -0.103    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y100       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.788     3.470    
                         clock uncertainty           -0.212     3.258    
    SLICE_X152Y100       FDPE (Recov_fdpe_C_PRE)     -0.154     3.104    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.104    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.223ns (20.631%)  route 0.858ns (79.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 4.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       1.356    -1.447    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y198         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDSE (Prop_fdse_C_Q)         0.223    -1.224 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.858    -0.366    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X0Y199         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.088    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.788     3.299    
                         clock uncertainty           -0.212     3.087    
    SLICE_X0Y199         FDPE (Recov_fdpe_C_PRE)     -0.178     2.909    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          2.909    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  3.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.118ns (18.764%)  route 0.511ns (81.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y101       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y101       FDSE (Prop_fdse_C_Q)         0.118    -0.189 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.511     0.321    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y100       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.897    -0.187    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.166    -0.020    
                         clock uncertainty            0.212     0.191    
    SLICE_X152Y100       FDPE (Remov_fdpe_C_PRE)     -0.052     0.139    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.118ns (18.764%)  route 0.511ns (81.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y101       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y101       FDSE (Prop_fdse_C_Q)         0.118    -0.189 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.511     0.321    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y100       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.897    -0.187    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.166    -0.020    
                         clock uncertainty            0.212     0.191    
    SLICE_X152Y100       FDPE (Remov_fdpe_C_PRE)     -0.052     0.139    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.118ns (18.764%)  route 0.511ns (81.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.677    -0.307    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y101       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y101       FDSE (Prop_fdse_C_Q)         0.118    -0.189 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.511     0.321    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y100       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.897    -0.187    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y100       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.166    -0.020    
                         clock uncertainty            0.212     0.191    
    SLICE_X152Y100       FDPE (Remov_fdpe_C_PRE)     -0.052     0.139    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.100ns (16.810%)  route 0.495ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.625    -0.359    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y198         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDSE (Prop_fdse_C_Q)         0.100    -0.259 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.495     0.235    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X0Y199         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.259    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.166    -0.092    
                         clock uncertainty            0.212     0.119    
    SLICE_X0Y199         FDPE (Remov_fdpe_C_PRE)     -0.072     0.047    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.100ns (16.810%)  route 0.495ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.625    -0.359    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y198         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDSE (Prop_fdse_C_Q)         0.100    -0.259 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.495     0.235    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X0Y199         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.259    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.166    -0.092    
                         clock uncertainty            0.212     0.119    
    SLICE_X0Y199         FDPE (Remov_fdpe_C_PRE)     -0.072     0.047    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.100ns (16.810%)  route 0.495ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.625    -0.359    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y198         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDSE (Prop_fdse_C_Q)         0.100    -0.259 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.495     0.235    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X0Y199         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.259    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y199         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.166    -0.092    
                         clock uncertainty            0.212     0.119    
    SLICE_X0Y199         FDPE (Remov_fdpe_C_PRE)     -0.072     0.047    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.118ns (17.892%)  route 0.542ns (82.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.255ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.729    -0.255    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y52        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y52        FDSE (Prop_fdse_C_Q)         0.118    -0.137 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.542     0.404    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y51        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.166     0.052    
                         clock uncertainty            0.212     0.263    
    SLICE_X152Y51        FDPE (Remov_fdpe_C_PRE)     -0.052     0.211    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.118ns (17.892%)  route 0.542ns (82.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.255ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.729    -0.255    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y52        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y52        FDSE (Prop_fdse_C_Q)         0.118    -0.137 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.542     0.404    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y51        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.166     0.052    
                         clock uncertainty            0.212     0.263    
    SLICE_X152Y51        FDPE (Remov_fdpe_C_PRE)     -0.052     0.211    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.118ns (17.892%)  route 0.542ns (82.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.255ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.729    -0.255    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y52        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y52        FDSE (Prop_fdse_C_Q)         0.118    -0.137 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.542     0.404    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X152Y51        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.166     0.052    
                         clock uncertainty            0.212     0.263    
    SLICE_X152Y51        FDPE (Remov_fdpe_C_PRE)     -0.052     0.211    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.118ns (15.065%)  route 0.665ns (84.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=12195, routed)       0.610    -0.374    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y244         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y244         FDSE (Prop_fdse_C_Q)         0.118    -0.256 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.665     0.409    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X1Y244         FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.815    -0.269    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X1Y244         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.166    -0.102    
                         clock uncertainty            0.212     0.109    
    SLICE_X1Y244         FDPE (Remov_fdpe_C_PRE)     -0.072     0.037    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad1
  To Clock:  prm_clk_ad1

Setup :            0  Failing Endpoints,  Worst Slack        1.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.223ns (10.004%)  route 2.006ns (89.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 7.495 - 4.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     3.872    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y177         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y177         FDRE (Prop_fdre_C_Q)         0.223     4.095 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         2.006     6.101    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X8Y187         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.162     7.495    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X8Y187         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism              0.284     7.780    
                         clock uncertainty           -0.035     7.744    
    SLICE_X8Y187         FDCE (Recov_fdce_C_CLR)     -0.154     7.590    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.590    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_acc_data_reg[2]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.223ns (10.453%)  route 1.910ns (89.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 7.491 - 4.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     3.872    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y177         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y177         FDRE (Prop_fdre_C_Q)         0.223     4.095 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.910     6.005    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X9Y182         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_acc_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.158     7.491    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X9Y182         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_acc_data_reg[2]/C
                         clock pessimism              0.284     7.776    
                         clock uncertainty           -0.035     7.740    
    SLICE_X9Y182         FDCE (Recov_fdce_C_CLR)     -0.212     7.528    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_acc_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.223ns (10.453%)  route 1.910ns (89.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 7.491 - 4.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     3.872    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y177         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y177         FDRE (Prop_fdre_C_Q)         0.223     4.095 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.910     6.005    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X9Y182         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.158     7.491    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X9Y182         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism              0.284     7.776    
                         clock uncertainty           -0.035     7.740    
    SLICE_X9Y182         FDCE (Recov_fdce_C_CLR)     -0.212     7.528    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[2]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.223ns (10.453%)  route 1.910ns (89.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 7.491 - 4.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     3.872    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y177         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y177         FDRE (Prop_fdre_C_Q)         0.223     4.095 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.910     6.005    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X9Y182         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.158     7.491    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X9Y182         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[2]/C
                         clock pessimism              0.284     7.776    
                         clock uncertainty           -0.035     7.740    
    SLICE_X9Y182         FDCE (Recov_fdce_C_CLR)     -0.212     7.528    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.223ns (10.453%)  route 1.910ns (89.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 7.491 - 4.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     3.872    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y177         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y177         FDRE (Prop_fdre_C_Q)         0.223     4.095 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.910     6.005    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X9Y182         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.158     7.491    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X9Y182         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism              0.284     7.776    
                         clock uncertainty           -0.035     7.740    
    SLICE_X9Y182         FDCE (Recov_fdce_C_CLR)     -0.212     7.528    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.223ns (10.453%)  route 1.910ns (89.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 7.491 - 4.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     3.872    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y177         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y177         FDRE (Prop_fdre_C_Q)         0.223     4.095 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.910     6.005    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X9Y182         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.158     7.491    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X9Y182         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism              0.284     7.776    
                         clock uncertainty           -0.035     7.740    
    SLICE_X9Y182         FDCE (Recov_fdce_C_CLR)     -0.212     7.528    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.223ns (10.453%)  route 1.910ns (89.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 7.491 - 4.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     3.872    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y177         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y177         FDRE (Prop_fdre_C_Q)         0.223     4.095 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.910     6.005    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X9Y182         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.158     7.491    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X9Y182         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism              0.284     7.776    
                         clock uncertainty           -0.035     7.740    
    SLICE_X9Y182         FDCE (Recov_fdce_C_CLR)     -0.212     7.528    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.223ns (10.396%)  route 1.922ns (89.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 7.495 - 4.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     3.872    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y177         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y177         FDRE (Prop_fdre_C_Q)         0.223     4.095 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.922     6.017    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X8Y186         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.162     7.495    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X8Y186         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/C
                         clock pessimism              0.284     7.780    
                         clock uncertainty           -0.035     7.744    
    SLICE_X8Y186         FDCE (Recov_fdce_C_CLR)     -0.187     7.557    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          7.557    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.223ns (10.453%)  route 1.910ns (89.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 7.491 - 4.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     3.872    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y177         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y177         FDRE (Prop_fdre_C_Q)         0.223     4.095 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.910     6.005    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X8Y182         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.158     7.491    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X8Y182         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism              0.284     7.776    
                         clock uncertainty           -0.035     7.740    
    SLICE_X8Y182         FDCE (Recov_fdce_C_CLR)     -0.187     7.553    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.223ns (10.453%)  route 1.910ns (89.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 7.491 - 4.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.340     3.872    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X3Y177         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y177         FDRE (Prop_fdre_C_Q)         0.223     4.095 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.910     6.005    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X8Y182         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.158     7.491    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X8Y182         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/C
                         clock pessimism              0.284     7.776    
                         clock uncertainty           -0.035     7.740    
    SLICE_X8Y182         FDCE (Recov_fdce_C_CLR)     -0.187     7.553    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  1.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.786%)  route 0.151ns (60.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.623     1.794    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.100     1.894 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.151     2.046    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X0Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X0Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism             -0.330     1.810    
    SLICE_X0Y152         FDCE (Remov_fdce_C_CLR)     -0.069     1.741    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.786%)  route 0.151ns (60.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.623     1.794    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.100     1.894 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.151     2.046    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X0Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X0Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism             -0.330     1.810    
    SLICE_X0Y152         FDCE (Remov_fdce_C_CLR)     -0.069     1.741    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.786%)  route 0.151ns (60.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.623     1.794    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.100     1.894 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.151     2.046    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X0Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X0Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism             -0.330     1.810    
    SLICE_X0Y152         FDCE (Remov_fdce_C_CLR)     -0.069     1.741    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.786%)  route 0.151ns (60.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.623     1.794    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.100     1.894 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.151     2.046    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X0Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X0Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism             -0.330     1.810    
    SLICE_X0Y152         FDCE (Remov_fdce_C_CLR)     -0.069     1.741    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.786%)  route 0.151ns (60.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.623     1.794    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.100     1.894 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.151     2.046    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X0Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X0Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism             -0.330     1.810    
    SLICE_X0Y152         FDCE (Remov_fdce_C_CLR)     -0.069     1.741    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.786%)  route 0.151ns (60.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.623     1.794    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.100     1.894 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.151     2.046    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X0Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X0Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.330     1.810    
    SLICE_X0Y152         FDCE (Remov_fdce_C_CLR)     -0.069     1.741    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.786%)  route 0.151ns (60.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.623     1.794    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.100     1.894 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.151     2.046    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X0Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X0Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism             -0.330     1.810    
    SLICE_X0Y152         FDCE (Remov_fdce_C_CLR)     -0.069     1.741    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.786%)  route 0.151ns (60.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.623     1.794    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.100     1.894 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.151     2.046    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X0Y152         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X0Y152         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/C
                         clock pessimism             -0.330     1.810    
    SLICE_X0Y152         FDCE (Remov_fdce_C_CLR)     -0.069     1.741    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.170%)  route 0.193ns (65.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.623     1.794    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.100     1.894 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.193     2.087    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X1Y153         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X1Y153         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.330     1.809    
    SLICE_X1Y153         FDCE (Remov_fdce_C_CLR)     -0.069     1.740    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.170%)  route 0.193ns (65.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.623     1.794    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y158         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.100     1.894 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.193     2.087    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X1Y153         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X1Y153         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]/C
                         clock pessimism             -0.330     1.809    
    SLICE_X1Y153         FDCE (Remov_fdce_C_CLR)     -0.069     1.740    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.347    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad2
  To Clock:  prm_clk_ad2

Setup :            0  Failing Endpoints,  Worst Slack        1.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.259ns (12.086%)  route 1.884ns (87.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 8.640 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X138Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y62        FDRE (Prop_fdre_C_Q)         0.259     5.217 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         1.884     7.101    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3_reg_0
    SLICE_X153Y94        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.563     8.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/clk
    SLICE_X153Y94        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/C
                         clock pessimism              0.328     8.968    
                         clock uncertainty           -0.035     8.933    
    SLICE_X153Y94        FDCE (Recov_fdce_C_CLR)     -0.212     8.721    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.259ns (12.086%)  route 1.884ns (87.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 8.640 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X138Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y62        FDRE (Prop_fdre_C_Q)         0.259     5.217 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         1.884     7.101    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3_reg_0
    SLICE_X153Y94        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.563     8.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/clk
    SLICE_X153Y94        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m2_reg/C
                         clock pessimism              0.328     8.968    
                         clock uncertainty           -0.035     8.933    
    SLICE_X153Y94        FDCE (Recov_fdce_C_CLR)     -0.212     8.721    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m2_reg
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.259ns (12.086%)  route 1.884ns (87.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 8.640 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X138Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y62        FDRE (Prop_fdre_C_Q)         0.259     5.217 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         1.884     7.101    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3_reg_0
    SLICE_X153Y94        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.563     8.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/clk
    SLICE_X153Y94        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3_reg/C
                         clock pessimism              0.328     8.968    
                         clock uncertainty           -0.035     8.933    
    SLICE_X153Y94        FDCE (Recov_fdce_C_CLR)     -0.212     8.721    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3_reg
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.259ns (12.628%)  route 1.792ns (87.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 8.631 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X138Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y62        FDRE (Prop_fdre_C_Q)         0.259     5.217 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         1.792     7.009    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X153Y69        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.554     8.631    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X153Y69        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism              0.328     8.959    
                         clock uncertainty           -0.035     8.924    
    SLICE_X153Y69        FDCE (Recov_fdce_C_CLR)     -0.212     8.712    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.259ns (12.628%)  route 1.792ns (87.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 8.631 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X138Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y62        FDRE (Prop_fdre_C_Q)         0.259     5.217 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         1.792     7.009    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X153Y69        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.554     8.631    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X153Y69        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism              0.328     8.959    
                         clock uncertainty           -0.035     8.924    
    SLICE_X153Y69        FDCE (Recov_fdce_C_CLR)     -0.212     8.712    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[3]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.259ns (12.628%)  route 1.792ns (87.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 8.631 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X138Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y62        FDRE (Prop_fdre_C_Q)         0.259     5.217 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         1.792     7.009    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X153Y69        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.554     8.631    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X153Y69        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[3]/C
                         clock pessimism              0.328     8.959    
                         clock uncertainty           -0.035     8.924    
    SLICE_X153Y69        FDCE (Recov_fdce_C_CLR)     -0.212     8.712    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.259ns (12.628%)  route 1.792ns (87.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 8.631 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X138Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y62        FDRE (Prop_fdre_C_Q)         0.259     5.217 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         1.792     7.009    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X153Y69        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.554     8.631    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X153Y69        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]/C
                         clock pessimism              0.328     8.959    
                         clock uncertainty           -0.035     8.924    
    SLICE_X153Y69        FDCE (Recov_fdce_C_CLR)     -0.212     8.712    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.259ns (12.628%)  route 1.792ns (87.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 8.631 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.643     4.958    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X138Y62        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y62        FDRE (Prop_fdre_C_Q)         0.259     5.217 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=208, routed)         1.792     7.009    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X153Y69        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.554     8.631    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X153Y69        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism              0.328     8.959    
                         clock uncertainty           -0.035     8.924    
    SLICE_X153Y69        FDCE (Recov_fdce_C_CLR)     -0.212     8.712    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[30]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.223ns (11.475%)  route 1.720ns (88.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 8.575 - 4.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.698     5.013    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y89        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y89        FDRE (Prop_fdre_C_Q)         0.223     5.236 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.720     6.957    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X142Y78        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.498     8.575    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X142Y78        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[30]/C
                         clock pessimism              0.328     8.903    
                         clock uncertainty           -0.035     8.868    
    SLICE_X142Y78        FDCE (Recov_fdce_C_CLR)     -0.187     8.681    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[30]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[3]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.223ns (11.475%)  route 1.720ns (88.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 8.575 - 4.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.698     5.013    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y89        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y89        FDRE (Prop_fdre_C_Q)         0.223     5.236 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.720     6.957    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X142Y78        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.498     8.575    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X142Y78        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[3]/C
                         clock pessimism              0.328     8.903    
                         clock uncertainty           -0.035     8.868    
    SLICE_X142Y78        FDCE (Recov_fdce_C_CLR)     -0.187     8.681    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[3]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  1.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.453%)  route 0.182ns (64.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.726     2.241    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y89        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y89        FDRE (Prop_fdre_C_Q)         0.100     2.341 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.182     2.523    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X152Y87        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.964     2.635    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X152Y87        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.382     2.253    
    SLICE_X152Y87        FDCE (Remov_fdce_C_CLR)     -0.050     2.203    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[17]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.453%)  route 0.182ns (64.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.726     2.241    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y89        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y89        FDRE (Prop_fdre_C_Q)         0.100     2.341 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.182     2.523    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X152Y87        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.964     2.635    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X152Y87        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[17]/C
                         clock pessimism             -0.382     2.253    
    SLICE_X152Y87        FDCE (Remov_fdce_C_CLR)     -0.050     2.203    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.453%)  route 0.182ns (64.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.726     2.241    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y89        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y89        FDRE (Prop_fdre_C_Q)         0.100     2.341 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.182     2.523    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X152Y87        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.964     2.635    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X152Y87        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]/C
                         clock pessimism             -0.382     2.253    
    SLICE_X152Y87        FDCE (Remov_fdce_C_CLR)     -0.050     2.203    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.453%)  route 0.182ns (64.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.726     2.241    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y89        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y89        FDRE (Prop_fdre_C_Q)         0.100     2.341 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.182     2.523    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X152Y87        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.964     2.635    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X152Y87        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[4]/C
                         clock pessimism             -0.382     2.253    
    SLICE_X152Y87        FDCE (Remov_fdce_C_CLR)     -0.050     2.203    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.453%)  route 0.182ns (64.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.726     2.241    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y89        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y89        FDRE (Prop_fdre_C_Q)         0.100     2.341 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.182     2.523    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X152Y87        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.964     2.635    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X152Y87        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[5]/C
                         clock pessimism             -0.382     2.253    
    SLICE_X152Y87        FDCE (Remov_fdce_C_CLR)     -0.050     2.203    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.453%)  route 0.182ns (64.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.726     2.241    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y89        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y89        FDRE (Prop_fdre_C_Q)         0.100     2.341 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.182     2.523    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X152Y87        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.964     2.635    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X152Y87        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[6]/C
                         clock pessimism             -0.382     2.253    
    SLICE_X152Y87        FDCE (Remov_fdce_C_CLR)     -0.050     2.203    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.453%)  route 0.182ns (64.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.726     2.241    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y89        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y89        FDRE (Prop_fdre_C_Q)         0.100     2.341 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.182     2.523    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X152Y87        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.964     2.635    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X152Y87        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[7]/C
                         clock pessimism             -0.382     2.253    
    SLICE_X152Y87        FDCE (Remov_fdce_C_CLR)     -0.050     2.203    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[21]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.137%)  route 0.193ns (65.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.726     2.241    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y89        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y89        FDRE (Prop_fdre_C_Q)         0.100     2.341 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.193     2.534    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X153Y86        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.963     2.634    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X153Y86        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[21]/C
                         clock pessimism             -0.382     2.252    
    SLICE_X153Y86        FDCE (Remov_fdce_C_CLR)     -0.069     2.183    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.137%)  route 0.193ns (65.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.726     2.241    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y89        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y89        FDRE (Prop_fdre_C_Q)         0.100     2.341 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.193     2.534    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X153Y86        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.963     2.634    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X153Y86        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/C
                         clock pessimism             -0.382     2.252    
    SLICE_X153Y86        FDCE (Remov_fdce_C_CLR)     -0.069     2.183    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.137%)  route 0.193ns (65.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.726     2.241    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y89        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y89        FDRE (Prop_fdre_C_Q)         0.100     2.341 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.193     2.534    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X153Y86        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.963     2.634    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X153Y86        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]/C
                         clock pessimism             -0.382     2.252    
    SLICE_X153Y86        FDCE (Remov_fdce_C_CLR)     -0.069     2.183    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad3
  To Clock:  prm_clk_ad3

Setup :            0  Failing Endpoints,  Worst Slack        1.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.259ns (11.274%)  route 2.038ns (88.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 8.058 - 4.000 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.471     4.430    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y137       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y137       FDRE (Prop_fdre_C_Q)         0.259     4.689 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.038     6.727    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X136Y119       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.330     8.058    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X136Y119       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.318     8.377    
                         clock uncertainty           -0.035     8.341    
    SLICE_X136Y119       FDCE (Recov_fdce_C_CLR)     -0.187     8.154    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                          8.154    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.259ns (11.274%)  route 2.038ns (88.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 8.058 - 4.000 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.471     4.430    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y137       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y137       FDRE (Prop_fdre_C_Q)         0.259     4.689 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.038     6.727    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X136Y119       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.330     8.058    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X136Y119       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism              0.318     8.377    
                         clock uncertainty           -0.035     8.341    
    SLICE_X136Y119       FDCE (Recov_fdce_C_CLR)     -0.187     8.154    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                          8.154    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.259ns (11.425%)  route 2.008ns (88.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 8.053 - 4.000 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.471     4.430    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y137       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y137       FDRE (Prop_fdre_C_Q)         0.259     4.689 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.008     6.696    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X140Y124       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.325     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X140Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]/C
                         clock pessimism              0.318     8.372    
                         clock uncertainty           -0.035     8.336    
    SLICE_X140Y124       FDCE (Recov_fdce_C_CLR)     -0.212     8.124    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[10]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[11]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.259ns (11.425%)  route 2.008ns (88.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 8.053 - 4.000 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.471     4.430    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y137       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y137       FDRE (Prop_fdre_C_Q)         0.259     4.689 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.008     6.696    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X140Y124       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.325     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X140Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[11]/C
                         clock pessimism              0.318     8.372    
                         clock uncertainty           -0.035     8.336    
    SLICE_X140Y124       FDCE (Recov_fdce_C_CLR)     -0.212     8.124    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[11]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.259ns (11.425%)  route 2.008ns (88.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 8.053 - 4.000 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.471     4.430    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y137       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y137       FDRE (Prop_fdre_C_Q)         0.259     4.689 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.008     6.696    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X140Y124       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.325     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X140Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]/C
                         clock pessimism              0.318     8.372    
                         clock uncertainty           -0.035     8.336    
    SLICE_X140Y124       FDCE (Recov_fdce_C_CLR)     -0.212     8.124    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[16]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.259ns (11.425%)  route 2.008ns (88.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 8.053 - 4.000 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.471     4.430    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y137       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y137       FDRE (Prop_fdre_C_Q)         0.259     4.689 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.008     6.696    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X140Y124       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.325     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X140Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]/C
                         clock pessimism              0.318     8.372    
                         clock uncertainty           -0.035     8.336    
    SLICE_X140Y124       FDCE (Recov_fdce_C_CLR)     -0.212     8.124    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[19]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[27]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.259ns (11.425%)  route 2.008ns (88.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 8.053 - 4.000 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.471     4.430    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y137       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y137       FDRE (Prop_fdre_C_Q)         0.259     4.689 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.008     6.696    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X140Y124       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.325     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X140Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[27]/C
                         clock pessimism              0.318     8.372    
                         clock uncertainty           -0.035     8.336    
    SLICE_X140Y124       FDCE (Recov_fdce_C_CLR)     -0.212     8.124    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[27]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.259ns (11.425%)  route 2.008ns (88.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 8.053 - 4.000 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.471     4.430    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y137       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y137       FDRE (Prop_fdre_C_Q)         0.259     4.689 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.008     6.696    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X140Y124       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.325     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X140Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]/C
                         clock pessimism              0.318     8.372    
                         clock uncertainty           -0.035     8.336    
    SLICE_X140Y124       FDCE (Recov_fdce_C_CLR)     -0.212     8.124    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.259ns (11.425%)  route 2.008ns (88.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 8.053 - 4.000 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.471     4.430    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y137       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y137       FDRE (Prop_fdre_C_Q)         0.259     4.689 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.008     6.696    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X140Y124       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.325     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X140Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]/C
                         clock pessimism              0.318     8.372    
                         clock uncertainty           -0.035     8.336    
    SLICE_X140Y124       FDCE (Recov_fdce_C_CLR)     -0.212     8.124    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[9]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.259ns (11.425%)  route 2.008ns (88.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 8.053 - 4.000 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.471     4.430    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y137       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y137       FDRE (Prop_fdre_C_Q)         0.259     4.689 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         2.008     6.696    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X140Y124       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.325     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X140Y124       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[9]/C
                         clock pessimism              0.318     8.372    
                         clock uncertainty           -0.035     8.336    
    SLICE_X140Y124       FDCE (Recov_fdce_C_CLR)     -0.212     8.124    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[9]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  1.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[11]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.118ns (33.888%)  route 0.230ns (66.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.642     1.952    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y137       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y137       FDRE (Prop_fdre_C_Q)         0.118     2.070 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.230     2.301    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X136Y133       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.858     2.323    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X136Y133       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[11]/C
                         clock pessimism             -0.360     1.962    
    SLICE_X136Y133       FDCE (Remov_fdce_C_CLR)     -0.050     1.912    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[13]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.118ns (33.888%)  route 0.230ns (66.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.642     1.952    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y137       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y137       FDRE (Prop_fdre_C_Q)         0.118     2.070 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.230     2.301    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X136Y133       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.858     2.323    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X136Y133       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[13]/C
                         clock pessimism             -0.360     1.962    
    SLICE_X136Y133       FDCE (Remov_fdce_C_CLR)     -0.050     1.912    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[15]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.118ns (33.888%)  route 0.230ns (66.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.642     1.952    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X136Y137       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y137       FDRE (Prop_fdre_C_Q)         0.118     2.070 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.230     2.301    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X136Y133       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.858     2.323    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X136Y133       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[15]/C
                         clock pessimism             -0.360     1.962    
    SLICE_X136Y133       FDCE (Remov_fdce_C_CLR)     -0.050     1.912    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.100ns (20.283%)  route 0.393ns (79.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.642     1.952    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y112       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y112       FDRE (Prop_fdre_C_Q)         0.100     2.052 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         0.393     2.445    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X151Y105       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.896     2.361    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X151Y105       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/C
                         clock pessimism             -0.342     2.018    
    SLICE_X151Y105       FDCE (Remov_fdce_C_CLR)     -0.069     1.949    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.100ns (20.283%)  route 0.393ns (79.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.642     1.952    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y112       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y112       FDRE (Prop_fdre_C_Q)         0.100     2.052 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         0.393     2.445    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X151Y105       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.896     2.361    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X151Y105       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/C
                         clock pessimism             -0.342     2.018    
    SLICE_X151Y105       FDCE (Remov_fdce_C_CLR)     -0.069     1.949    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.100ns (20.283%)  route 0.393ns (79.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.642     1.952    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y112       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y112       FDRE (Prop_fdre_C_Q)         0.100     2.052 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         0.393     2.445    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X151Y105       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.896     2.361    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X151Y105       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/C
                         clock pessimism             -0.342     2.018    
    SLICE_X151Y105       FDCE (Remov_fdce_C_CLR)     -0.069     1.949    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.100ns (20.283%)  route 0.393ns (79.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.642     1.952    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y112       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y112       FDRE (Prop_fdre_C_Q)         0.100     2.052 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         0.393     2.445    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X151Y105       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.896     2.361    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X151Y105       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/C
                         clock pessimism             -0.342     2.018    
    SLICE_X151Y105       FDCE (Remov_fdce_C_CLR)     -0.069     1.949    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.100ns (20.197%)  route 0.395ns (79.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.642     1.952    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y112       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y112       FDRE (Prop_fdre_C_Q)         0.100     2.052 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         0.395     2.447    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X150Y105       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.896     2.361    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X150Y105       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism             -0.342     2.018    
    SLICE_X150Y105       FDCE (Remov_fdce_C_CLR)     -0.069     1.949    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.100ns (20.197%)  route 0.395ns (79.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.642     1.952    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y112       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y112       FDRE (Prop_fdre_C_Q)         0.100     2.052 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         0.395     2.447    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X150Y105       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.896     2.361    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X150Y105       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.342     2.018    
    SLICE_X150Y105       FDCE (Remov_fdce_C_CLR)     -0.069     1.949    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.100ns (20.197%)  route 0.395ns (79.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.642     1.952    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X141Y112       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y112       FDRE (Prop_fdre_C_Q)         0.100     2.052 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         0.395     2.447    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X150Y105       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.896     2.361    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X150Y105       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism             -0.342     2.018    
    SLICE_X150Y105       FDCE (Remov_fdce_C_CLR)     -0.069     1.949    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.498    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad4
  To Clock:  prm_clk_ad4

Setup :            0  Failing Endpoints,  Worst Slack        1.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.223ns (9.737%)  route 2.067ns (90.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 7.517 - 4.000 ) 
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.333     3.905    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y220         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y220         FDRE (Prop_fdre_C_Q)         0.223     4.128 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         2.067     6.195    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X9Y235         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.144     7.517    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y235         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism              0.292     7.809    
                         clock uncertainty           -0.035     7.773    
    SLICE_X9Y235         FDCE (Recov_fdce_C_CLR)     -0.212     7.561    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                          7.561    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.223ns (9.737%)  route 2.067ns (90.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 7.517 - 4.000 ) 
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.333     3.905    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y220         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y220         FDRE (Prop_fdre_C_Q)         0.223     4.128 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         2.067     6.195    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X9Y235         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.144     7.517    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y235         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.292     7.809    
                         clock uncertainty           -0.035     7.773    
    SLICE_X9Y235         FDCE (Recov_fdce_C_CLR)     -0.212     7.561    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                          7.561    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.223ns (9.737%)  route 2.067ns (90.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 7.517 - 4.000 ) 
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.333     3.905    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y220         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y220         FDRE (Prop_fdre_C_Q)         0.223     4.128 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         2.067     6.195    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X9Y235         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.144     7.517    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y235         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism              0.292     7.809    
                         clock uncertainty           -0.035     7.773    
    SLICE_X9Y235         FDCE (Recov_fdce_C_CLR)     -0.212     7.561    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                          7.561    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.223ns (9.737%)  route 2.067ns (90.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 7.517 - 4.000 ) 
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.333     3.905    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y220         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y220         FDRE (Prop_fdre_C_Q)         0.223     4.128 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         2.067     6.195    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X9Y235         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.144     7.517    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y235         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism              0.292     7.809    
                         clock uncertainty           -0.035     7.773    
    SLICE_X9Y235         FDCE (Recov_fdce_C_CLR)     -0.212     7.561    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          7.561    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.223ns (9.737%)  route 2.067ns (90.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 7.517 - 4.000 ) 
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.333     3.905    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y220         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y220         FDRE (Prop_fdre_C_Q)         0.223     4.128 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         2.067     6.195    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y235         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.144     7.517    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y235         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/C
                         clock pessimism              0.292     7.809    
                         clock uncertainty           -0.035     7.773    
    SLICE_X8Y235         FDCE (Recov_fdce_C_CLR)     -0.154     7.619    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.223ns (9.737%)  route 2.067ns (90.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 7.517 - 4.000 ) 
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.333     3.905    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y220         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y220         FDRE (Prop_fdre_C_Q)         0.223     4.128 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         2.067     6.195    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y235         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.144     7.517    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y235         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/C
                         clock pessimism              0.292     7.809    
                         clock uncertainty           -0.035     7.773    
    SLICE_X8Y235         FDCE (Recov_fdce_C_CLR)     -0.154     7.619    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.223ns (9.737%)  route 2.067ns (90.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 7.517 - 4.000 ) 
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.333     3.905    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y220         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y220         FDRE (Prop_fdre_C_Q)         0.223     4.128 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         2.067     6.195    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y235         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.144     7.517    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y235         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/C
                         clock pessimism              0.292     7.809    
                         clock uncertainty           -0.035     7.773    
    SLICE_X8Y235         FDCE (Recov_fdce_C_CLR)     -0.154     7.619    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.223ns (9.737%)  route 2.067ns (90.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 7.517 - 4.000 ) 
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.333     3.905    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y220         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y220         FDRE (Prop_fdre_C_Q)         0.223     4.128 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         2.067     6.195    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y235         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.144     7.517    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y235         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/C
                         clock pessimism              0.292     7.809    
                         clock uncertainty           -0.035     7.773    
    SLICE_X8Y235         FDCE (Recov_fdce_C_CLR)     -0.154     7.619    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -6.195    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.223ns (10.253%)  route 1.952ns (89.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 7.518 - 4.000 ) 
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.333     3.905    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y220         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y220         FDRE (Prop_fdre_C_Q)         0.223     4.128 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.952     6.080    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X10Y236        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.145     7.518    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X10Y236        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/C
                         clock pessimism              0.292     7.810    
                         clock uncertainty           -0.035     7.774    
    SLICE_X10Y236        FDCE (Recov_fdce_C_CLR)     -0.154     7.620    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.223ns (10.253%)  route 1.952ns (89.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 7.518 - 4.000 ) 
    Source Clock Delay      (SCD):    3.905ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.333     3.905    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y220         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y220         FDRE (Prop_fdre_C_Q)         0.223     4.128 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.952     6.080    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X10Y236        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.145     7.518    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X10Y236        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/C
                         clock pessimism              0.292     7.810    
                         clock uncertainty           -0.035     7.774    
    SLICE_X10Y236        FDCE (Recov_fdce_C_CLR)     -0.154     7.620    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]
  -------------------------------------------------------------------
                         required time                          7.620    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                  1.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.060%)  route 0.147ns (57.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y200         FDRE (Prop_fdre_C_Q)         0.107     1.927 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.147     2.074    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X2Y203         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X2Y203         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism             -0.336     1.833    
    SLICE_X2Y203         FDCE (Remov_fdce_C_CLR)     -0.086     1.747    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.060%)  route 0.147ns (57.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y200         FDRE (Prop_fdre_C_Q)         0.107     1.927 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.147     2.074    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X2Y203         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X2Y203         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism             -0.336     1.833    
    SLICE_X2Y203         FDCE (Remov_fdce_C_CLR)     -0.086     1.747    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.060%)  route 0.147ns (57.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y200         FDRE (Prop_fdre_C_Q)         0.107     1.927 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.147     2.074    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X2Y203         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X2Y203         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism             -0.336     1.833    
    SLICE_X2Y203         FDCE (Remov_fdce_C_CLR)     -0.086     1.747    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.060%)  route 0.147ns (57.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y200         FDRE (Prop_fdre_C_Q)         0.107     1.927 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.147     2.074    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X2Y203         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X2Y203         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism             -0.336     1.833    
    SLICE_X2Y203         FDCE (Remov_fdce_C_CLR)     -0.086     1.747    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.060%)  route 0.147ns (57.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y200         FDRE (Prop_fdre_C_Q)         0.107     1.927 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.147     2.074    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X2Y203         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X2Y203         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism             -0.336     1.833    
    SLICE_X2Y203         FDCE (Remov_fdce_C_CLR)     -0.086     1.747    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.060%)  route 0.147ns (57.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y200         FDRE (Prop_fdre_C_Q)         0.107     1.927 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.147     2.074    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X2Y203         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X2Y203         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.336     1.833    
    SLICE_X2Y203         FDCE (Remov_fdce_C_CLR)     -0.086     1.747    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.060%)  route 0.147ns (57.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y200         FDRE (Prop_fdre_C_Q)         0.107     1.927 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.147     2.074    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X2Y203         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X2Y203         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism             -0.336     1.833    
    SLICE_X2Y203         FDCE (Remov_fdce_C_CLR)     -0.086     1.747    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.060%)  route 0.147ns (57.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y200         FDRE (Prop_fdre_C_Q)         0.107     1.927 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.147     2.074    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X2Y203         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X2Y203         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg/C
                         clock pessimism             -0.336     1.833    
    SLICE_X2Y203         FDCE (Remov_fdce_C_CLR)     -0.086     1.747    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.107ns (36.064%)  route 0.190ns (63.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y200         FDRE (Prop_fdre_C_Q)         0.107     1.927 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.190     2.117    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X1Y203         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X1Y203         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism             -0.336     1.833    
    SLICE_X1Y203         FDCE (Remov_fdce_C_CLR)     -0.105     1.728    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.107ns (36.064%)  route 0.190ns (63.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.609     1.820    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X2Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y200         FDRE (Prop_fdre_C_Q)         0.107     1.927 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.190     2.117    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X1Y203         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X1Y203         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism             -0.336     1.833    
    SLICE_X1Y203         FDCE (Remov_fdce_C_CLR)     -0.105     1.728    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.389    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack        2.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.342ns  (logic 0.266ns (11.358%)  route 2.076ns (88.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 31.774 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.313ns = ( 25.814 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.565    25.814    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X67Y53         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.223    26.037 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=73, routed)          1.428    27.465    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X104Y72        LUT1 (Prop_lut1_I0_O)        0.043    27.508 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.648    28.156    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X92Y74         FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.429    31.774    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X92Y74         FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg/C
                         clock pessimism             -0.670    31.103    
                         clock uncertainty           -0.372    30.732    
    SLICE_X92Y74         FDCE (Recov_fdce_C_CLR)     -0.212    30.520    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg
  -------------------------------------------------------------------
                         required time                         30.520    
                         arrival time                         -28.156    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.342ns  (logic 0.266ns (11.358%)  route 2.076ns (88.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 31.774 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.313ns = ( 25.814 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.565    25.814    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X67Y53         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.223    26.037 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=73, routed)          1.428    27.465    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X104Y72        LUT1 (Prop_lut1_I0_O)        0.043    27.508 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.648    28.156    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X92Y74         FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.429    31.774    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X92Y74         FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]/C
                         clock pessimism             -0.670    31.103    
                         clock uncertainty           -0.372    30.732    
    SLICE_X92Y74         FDCE (Recov_fdce_C_CLR)     -0.212    30.520    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]
  -------------------------------------------------------------------
                         required time                         30.520    
                         arrival time                         -28.156    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.342ns  (logic 0.266ns (11.358%)  route 2.076ns (88.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 31.774 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.313ns = ( 25.814 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.565    25.814    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X67Y53         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.223    26.037 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=73, routed)          1.428    27.465    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X104Y72        LUT1 (Prop_lut1_I0_O)        0.043    27.508 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.648    28.156    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X92Y74         FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.429    31.774    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X92Y74         FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]/C
                         clock pessimism             -0.670    31.103    
                         clock uncertainty           -0.372    30.732    
    SLICE_X92Y74         FDCE (Recov_fdce_C_CLR)     -0.212    30.520    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]
  -------------------------------------------------------------------
                         required time                         30.520    
                         arrival time                         -28.156    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.342ns  (logic 0.266ns (11.358%)  route 2.076ns (88.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 31.774 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.313ns = ( 25.814 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.565    25.814    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X67Y53         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.223    26.037 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=73, routed)          1.428    27.465    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X104Y72        LUT1 (Prop_lut1_I0_O)        0.043    27.508 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.648    28.156    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/val_reg[4]
    SLICE_X92Y74         FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.429    31.774    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X92Y74         FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg/C
                         clock pessimism             -0.670    31.103    
                         clock uncertainty           -0.372    30.732    
    SLICE_X92Y74         FDCE (Recov_fdce_C_CLR)     -0.212    30.520    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg
  -------------------------------------------------------------------
                         required time                         30.520    
                         arrival time                         -28.156    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.329ns  (logic 0.266ns (11.423%)  route 2.063ns (88.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 31.784 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.313ns = ( 25.814 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.565    25.814    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X67Y53         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.223    26.037 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=73, routed)          1.428    27.465    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X104Y72        LUT1 (Prop_lut1_I0_O)        0.043    27.508 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.634    28.143    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X102Y67        FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.439    31.784    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X102Y67        FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]/C
                         clock pessimism             -0.670    31.113    
                         clock uncertainty           -0.372    30.742    
    SLICE_X102Y67        FDCE (Recov_fdce_C_CLR)     -0.154    30.588    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]
  -------------------------------------------------------------------
                         required time                         30.588    
                         arrival time                         -28.143    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.232ns  (logic 0.266ns (11.920%)  route 1.966ns (88.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 31.783 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.313ns = ( 25.814 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.565    25.814    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X67Y53         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.223    26.037 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=73, routed)          1.428    27.465    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X104Y72        LUT1 (Prop_lut1_I0_O)        0.043    27.508 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.537    28.046    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X103Y69        FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.438    31.783    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X103Y69        FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]/C
                         clock pessimism             -0.670    31.112    
                         clock uncertainty           -0.372    30.741    
    SLICE_X103Y69        FDCE (Recov_fdce_C_CLR)     -0.212    30.529    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]
  -------------------------------------------------------------------
                         required time                         30.529    
                         arrival time                         -28.046    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.183ns  (logic 0.266ns (12.184%)  route 1.917ns (87.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 31.788 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.313ns = ( 25.814 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.442    25.691    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    22.693 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    24.156    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        1.565    25.814    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X67Y53         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.223    26.037 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=73, routed)          1.428    27.465    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X104Y72        LUT1 (Prop_lut1_I0_O)        0.043    27.508 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.489    27.997    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X104Y67        FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.443    31.788    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X104Y67        FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]/C
                         clock pessimism             -0.670    31.117    
                         clock uncertainty           -0.372    30.746    
    SLICE_X104Y67        FDCE (Recov_fdce_C_CLR)     -0.154    30.592    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]
  -------------------------------------------------------------------
                         required time                         30.592    
                         arrival time                         -27.997    
  -------------------------------------------------------------------
                         slack                                  2.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.128ns (11.070%)  route 1.028ns (88.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.645    -0.405    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X67Y53         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.100    -0.305 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=73, routed)          0.784     0.479    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X104Y72        LUT1 (Prop_lut1_I0_O)        0.028     0.507 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.244     0.751    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X104Y67        FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.892    -0.280    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X104Y67        FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]/C
                         clock pessimism              0.121    -0.158    
                         clock uncertainty            0.372     0.213    
    SLICE_X104Y67        FDCE (Remov_fdce_C_CLR)     -0.050     0.163    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.128ns (10.626%)  route 1.077ns (89.374%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.645    -0.405    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X67Y53         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.100    -0.305 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=73, routed)          0.784     0.479    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X104Y72        LUT1 (Prop_lut1_I0_O)        0.028     0.507 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.292     0.799    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X103Y69        FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.886    -0.286    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X103Y69        FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]/C
                         clock pessimism              0.121    -0.164    
                         clock uncertainty            0.372     0.207    
    SLICE_X103Y69        FDCE (Remov_fdce_C_CLR)     -0.069     0.138    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.128ns (10.187%)  route 1.129ns (89.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.645    -0.405    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X67Y53         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.100    -0.305 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=73, routed)          0.784     0.479    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X104Y72        LUT1 (Prop_lut1_I0_O)        0.028     0.507 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.344     0.851    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X102Y67        FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.888    -0.284    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X102Y67        FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]/C
                         clock pessimism              0.121    -0.162    
                         clock uncertainty            0.372     0.209    
    SLICE_X102Y67        FDCE (Remov_fdce_C_CLR)     -0.050     0.159    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.128ns (10.175%)  route 1.130ns (89.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.645    -0.405    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X67Y53         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.100    -0.305 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=73, routed)          0.784     0.479    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X104Y72        LUT1 (Prop_lut1_I0_O)        0.028     0.507 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.346     0.853    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X92Y74         FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.876    -0.296    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X92Y74         FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg/C
                         clock pessimism              0.121    -0.174    
                         clock uncertainty            0.372     0.197    
    SLICE_X92Y74         FDCE (Remov_fdce_C_CLR)     -0.069     0.128    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/oval_reg
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.128ns (10.175%)  route 1.130ns (89.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.645    -0.405    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X67Y53         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.100    -0.305 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=73, routed)          0.784     0.479    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X104Y72        LUT1 (Prop_lut1_I0_O)        0.028     0.507 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.346     0.853    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X92Y74         FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.876    -0.296    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X92Y74         FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]/C
                         clock pessimism              0.121    -0.174    
                         clock uncertainty            0.372     0.197    
    SLICE_X92Y74         FDCE (Remov_fdce_C_CLR)     -0.069     0.128    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.128ns (10.175%)  route 1.130ns (89.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.645    -0.405    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X67Y53         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.100    -0.305 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=73, routed)          0.784     0.479    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X104Y72        LUT1 (Prop_lut1_I0_O)        0.028     0.507 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.346     0.853    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]_0
    SLICE_X92Y74         FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.876    -0.296    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/clk_l
    SLICE_X92Y74         FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]/C
                         clock pessimism              0.121    -0.174    
                         clock uncertainty            0.372     0.197    
    SLICE_X92Y74         FDCE (Remov_fdce_C_CLR)     -0.069     0.128    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/even_qam_llr_re/val_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.128ns (10.175%)  route 1.130ns (89.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.372ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.610    -0.440    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -1.668 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -1.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2479, routed)        0.645    -0.405    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/clk_h
    SLICE_X67Y53         FDRE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.100    -0.305 r  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=73, routed)          0.784     0.479    design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/del_rst
    SLICE_X104Y72        LUT1 (Prop_lut1_I0_O)        0.028     0.507 f  design_1_i/only_rx_0/inst/RX_phy_sub/control_sub/found_sync_i_1/O
                         net (fo=292, routed)         0.346     0.853    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/val_reg[4]
    SLICE_X92Y74         FDCE                                         f  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.876    -0.296    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X92Y74         FDCE                                         r  design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg/C
                         clock pessimism              0.121    -0.174    
                         clock uncertainty            0.372     0.197    
    SLICE_X92Y74         FDCE (Remov_fdce_C_CLR)     -0.069     0.128    design_1_i/only_rx_0/inst/RX_phy_sub/llr_even_qam_demapper_sub/oval_reg
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.725    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sample_rate_30_72_design_1_clk_DSP_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack       26.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.602ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.891ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[0]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.302ns (5.418%)  route 5.272ns (94.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 31.852 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.282    -1.596    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y171        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y171        FDRE (Prop_fdre_C_Q)         0.259    -1.337 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.830     3.493    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X136Y59        LUT1 (Prop_lut1_I0_O)        0.043     3.536 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.442     3.979    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0
    SLICE_X137Y59        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.507    31.852    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X137Y59        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[0]/C
                         clock pessimism             -0.657    31.194    
                         clock uncertainty           -0.113    31.082    
    SLICE_X137Y59        FDCE (Recov_fdce_C_CLR)     -0.212    30.870    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         30.870    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                 26.891    

Slack (MET) :             26.891ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[1]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.302ns (5.418%)  route 5.272ns (94.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 31.852 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.282    -1.596    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y171        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y171        FDRE (Prop_fdre_C_Q)         0.259    -1.337 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.830     3.493    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X136Y59        LUT1 (Prop_lut1_I0_O)        0.043     3.536 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.442     3.979    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0
    SLICE_X137Y59        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.507    31.852    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X137Y59        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[1]/C
                         clock pessimism             -0.657    31.194    
                         clock uncertainty           -0.113    31.082    
    SLICE_X137Y59        FDCE (Recov_fdce_C_CLR)     -0.212    30.870    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         30.870    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                 26.891    

Slack (MET) :             26.891ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[4]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.302ns (5.418%)  route 5.272ns (94.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 31.852 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.282    -1.596    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y171        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y171        FDRE (Prop_fdre_C_Q)         0.259    -1.337 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.830     3.493    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X136Y59        LUT1 (Prop_lut1_I0_O)        0.043     3.536 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.442     3.979    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0
    SLICE_X137Y59        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.507    31.852    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X137Y59        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[4]/C
                         clock pessimism             -0.657    31.194    
                         clock uncertainty           -0.113    31.082    
    SLICE_X137Y59        FDCE (Recov_fdce_C_CLR)     -0.212    30.870    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         30.870    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                 26.891    

Slack (MET) :             26.916ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.302ns (5.418%)  route 5.272ns (94.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 31.852 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.282    -1.596    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y171        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y171        FDRE (Prop_fdre_C_Q)         0.259    -1.337 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.830     3.493    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X136Y59        LUT1 (Prop_lut1_I0_O)        0.043     3.536 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.442     3.979    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0
    SLICE_X136Y59        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.507    31.852    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X136Y59        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_reg/C
                         clock pessimism             -0.657    31.194    
                         clock uncertainty           -0.113    31.082    
    SLICE_X136Y59        FDCE (Recov_fdce_C_CLR)     -0.187    30.895    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_reg
  -------------------------------------------------------------------
                         required time                         30.895    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                 26.916    

Slack (MET) :             26.916ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m2_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.302ns (5.418%)  route 5.272ns (94.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 31.852 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.282    -1.596    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y171        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y171        FDRE (Prop_fdre_C_Q)         0.259    -1.337 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.830     3.493    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X136Y59        LUT1 (Prop_lut1_I0_O)        0.043     3.536 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.442     3.979    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0
    SLICE_X136Y59        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.507    31.852    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X136Y59        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m2_reg/C
                         clock pessimism             -0.657    31.194    
                         clock uncertainty           -0.113    31.082    
    SLICE_X136Y59        FDCE (Recov_fdce_C_CLR)     -0.187    30.895    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m2_reg
  -------------------------------------------------------------------
                         required time                         30.895    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                 26.916    

Slack (MET) :             26.916ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m3_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.302ns (5.418%)  route 5.272ns (94.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 31.852 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.282    -1.596    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y171        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y171        FDRE (Prop_fdre_C_Q)         0.259    -1.337 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.830     3.493    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X136Y59        LUT1 (Prop_lut1_I0_O)        0.043     3.536 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.442     3.979    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0
    SLICE_X136Y59        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.507    31.852    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X136Y59        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m3_reg/C
                         clock pessimism             -0.657    31.194    
                         clock uncertainty           -0.113    31.082    
    SLICE_X136Y59        FDCE (Recov_fdce_C_CLR)     -0.187    30.895    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m3_reg
  -------------------------------------------------------------------
                         required time                         30.895    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                 26.916    

Slack (MET) :             26.925ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[2]/PRE
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.302ns (5.418%)  route 5.272ns (94.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 31.852 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.282    -1.596    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y171        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y171        FDRE (Prop_fdre_C_Q)         0.259    -1.337 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.830     3.493    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X136Y59        LUT1 (Prop_lut1_I0_O)        0.043     3.536 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.442     3.979    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0
    SLICE_X137Y59        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.507    31.852    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X137Y59        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[2]/C
                         clock pessimism             -0.657    31.194    
                         clock uncertainty           -0.113    31.082    
    SLICE_X137Y59        FDPE (Recov_fdpe_C_PRE)     -0.178    30.904    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         30.904    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                 26.925    

Slack (MET) :             26.925ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[3]/PRE
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.302ns (5.418%)  route 5.272ns (94.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 31.852 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.282    -1.596    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y171        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y171        FDRE (Prop_fdre_C_Q)         0.259    -1.337 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.830     3.493    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X136Y59        LUT1 (Prop_lut1_I0_O)        0.043     3.536 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.442     3.979    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0
    SLICE_X137Y59        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.507    31.852    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X137Y59        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[3]/C
                         clock pessimism             -0.657    31.194    
                         clock uncertainty           -0.113    31.082    
    SLICE_X137Y59        FDPE (Recov_fdpe_C_PRE)     -0.178    30.904    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         30.904    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                 26.925    

Slack (MET) :             26.949ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_init_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.302ns (5.418%)  route 5.272ns (94.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 31.852 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.282    -1.596    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y171        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y171        FDRE (Prop_fdre_C_Q)         0.259    -1.337 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.830     3.493    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X136Y59        LUT1 (Prop_lut1_I0_O)        0.043     3.536 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.442     3.979    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0
    SLICE_X136Y59        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_init_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.507    31.852    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X136Y59        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_init_reg/C
                         clock pessimism             -0.657    31.194    
                         clock uncertainty           -0.113    31.082    
    SLICE_X136Y59        FDCE (Recov_fdce_C_CLR)     -0.154    30.928    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_init_reg
  -------------------------------------------------------------------
                         required time                         30.928    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                 26.949    

Slack (MET) :             26.949ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m1_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 0.302ns (5.418%)  route 5.272ns (94.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 31.852 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.282    -1.596    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y171        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y171        FDRE (Prop_fdre_C_Q)         0.259    -1.337 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           4.830     3.493    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_rstn
    SLICE_X136Y59        LUT1 (Prop_lut1_I0_O)        0.043     3.536 f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.442     3.979    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0
    SLICE_X136Y59        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       1.507    31.852    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_clk
    SLICE_X136Y59        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m1_reg/C
                         clock pessimism             -0.657    31.194    
                         clock uncertainty           -0.113    31.082    
    SLICE_X136Y59        FDCE (Recov_fdce_C_CLR)     -0.154    30.928    design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_req_t_m1_reg
  -------------------------------------------------------------------
                         required time                         30.928    
                         arrival time                          -3.979    
  -------------------------------------------------------------------
                         slack                                 26.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_init_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.128ns (23.716%)  route 0.412ns (76.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.609    -0.441    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y203         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y203         FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.133    -0.209    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y203         LUT1 (Prop_lut1_I0_O)        0.028    -0.181 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.279     0.098    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X5Y216         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_init_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.807    -0.365    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X5Y216         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_init_reg/C
                         clock pessimism             -0.070    -0.434    
    SLICE_X5Y216         FDCE (Remov_fdce_C_CLR)     -0.069    -0.503    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_init_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.128ns (23.716%)  route 0.412ns (76.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.609    -0.441    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y203         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y203         FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.133    -0.209    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y203         LUT1 (Prop_lut1_I0_O)        0.028    -0.181 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.279     0.098    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X5Y216         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.807    -0.365    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X5Y216         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_reg/C
                         clock pessimism             -0.070    -0.434    
    SLICE_X5Y216         FDCE (Remov_fdce_C_CLR)     -0.069    -0.503    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m1_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.128ns (23.716%)  route 0.412ns (76.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.609    -0.441    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y203         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y203         FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.133    -0.209    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y203         LUT1 (Prop_lut1_I0_O)        0.028    -0.181 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.279     0.098    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X5Y216         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.807    -0.365    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X5Y216         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m1_reg/C
                         clock pessimism             -0.070    -0.434    
    SLICE_X5Y216         FDCE (Remov_fdce_C_CLR)     -0.069    -0.503    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m1_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m2_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.128ns (23.716%)  route 0.412ns (76.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.609    -0.441    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y203         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y203         FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.133    -0.209    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y203         LUT1 (Prop_lut1_I0_O)        0.028    -0.181 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.279     0.098    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X5Y216         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.807    -0.365    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X5Y216         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m2_reg/C
                         clock pessimism             -0.070    -0.434    
    SLICE_X5Y216         FDCE (Remov_fdce_C_CLR)     -0.069    -0.503    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m2_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m3_reg/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.128ns (23.716%)  route 0.412ns (76.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.609    -0.441    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y203         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y203         FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.133    -0.209    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y203         LUT1 (Prop_lut1_I0_O)        0.028    -0.181 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.279     0.098    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X5Y216         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.807    -0.365    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X5Y216         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m3_reg/C
                         clock pessimism             -0.070    -0.434    
    SLICE_X5Y216         FDCE (Remov_fdce_C_CLR)     -0.069    -0.503    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_req_t_m3_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[0]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.128ns (18.751%)  route 0.555ns (81.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.609    -0.441    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y203         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y203         FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.133    -0.209    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y203         LUT1 (Prop_lut1_I0_O)        0.028    -0.181 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.422     0.241    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X6Y220         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.803    -0.369    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X6Y220         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[0]/C
                         clock pessimism             -0.070    -0.438    
    SLICE_X6Y220         FDCE (Remov_fdce_C_CLR)     -0.050    -0.488    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[1]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.128ns (18.751%)  route 0.555ns (81.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.609    -0.441    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y203         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y203         FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.133    -0.209    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y203         LUT1 (Prop_lut1_I0_O)        0.028    -0.181 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.422     0.241    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X6Y220         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.803    -0.369    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X6Y220         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[1]/C
                         clock pessimism             -0.070    -0.438    
    SLICE_X6Y220         FDCE (Remov_fdce_C_CLR)     -0.050    -0.488    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[2]/PRE
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.128ns (18.751%)  route 0.555ns (81.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.609    -0.441    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y203         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y203         FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.133    -0.209    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y203         LUT1 (Prop_lut1_I0_O)        0.028    -0.181 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.422     0.241    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X6Y220         FDPE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.803    -0.369    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X6Y220         FDPE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[2]/C
                         clock pessimism             -0.070    -0.438    
    SLICE_X6Y220         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.490    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[3]/PRE
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.128ns (18.751%)  route 0.555ns (81.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.609    -0.441    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X4Y203         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y203         FDRE (Prop_fdre_C_Q)         0.100    -0.341 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.133    -0.209    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X4Y203         LUT1 (Prop_lut1_I0_O)        0.028    -0.181 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.422     0.241    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X6Y220         FDPE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.803    -0.369    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X6Y220         FDPE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[3]/C
                         clock pessimism             -0.070    -0.438    
    SLICE_X6Y220         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.490    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[4]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.146ns (20.898%)  route 0.553ns (79.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.579    -0.471    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X22Y171        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y171        FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.451     0.098    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_rstn
    SLICE_X9Y176         LUT1 (Prop_lut1_I0_O)        0.028     0.126 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.101     0.227    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0
    SLICE_X9Y176         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=43707, routed)       0.777    -0.395    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_clk
    SLICE_X9Y176         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[4]/C
                         clock pessimism             -0.047    -0.441    
    SLICE_X9Y176         FDCE (Remov_fdce_C_CLR)     -0.069    -0.510    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.738    





