// Seed: 3091606678
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always_comb @(posedge id_2) begin
    begin
      $display(1);
    end
  end
  wire id_3;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  reg id_2;
  always @(negedge id_2) begin
    id_2 = 1;
    id_2 <= id_1;
    id_2 <= 1;
  end
  assign id_2 = id_2;
  wire id_3;
  module_0(
      id_3, id_3
  );
endmodule
module module_2 (
    output tri1  id_0,
    output wor   id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  tri   id_4,
    output tri   id_5
);
  wor id_7 = 1;
  module_0(
      id_7, id_7
  );
  wire id_8;
endmodule
