#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Dec 20 11:28:05 2017
# Process ID: 4960
# Current directory: C:/Users/Administrator/vivado/MiniSys/MiniSys.runs/synth_1
# Command line: vivado.exe -log pipelinedcpu.vds -mode batch -messageDb vivado.pb -notrace -source pipelinedcpu.tcl
# Log file: C:/Users/Administrator/vivado/MiniSys/MiniSys.runs/synth_1/pipelinedcpu.vds
# Journal file: C:/Users/Administrator/vivado/MiniSys/MiniSys.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pipelinedcpu.tcl -notrace
Command: synth_design -top pipelinedcpu -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Synth 8-1082] mlmem was previously declared with a range [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeemreg.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 278.176 ; gain = 105.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pipelinedcpu' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:23]
INFO: [Synth 8-638] synthesizing module 'pipepc' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipepc.v:23]
INFO: [Synth 8-638] synthesizing module 'dffe32' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/dffe32.v:23]
INFO: [Synth 8-256] done synthesizing module 'dffe32' (1#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/dffe32.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'd' does not match port width (32) of module 'dffe32' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipepc.v:28]
WARNING: [Synth 8-3848] Net noc in module/entity pipepc does not have driver. [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipepc.v:28]
INFO: [Synth 8-256] done synthesizing module 'pipepc' (2#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipepc.v:23]
INFO: [Synth 8-638] synthesizing module 'pipeif' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeif.v:23]
INFO: [Synth 8-638] synthesizing module 'mux4x32' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/mux4x32.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux4x32' (3#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/mux4x32.v:23]
INFO: [Synth 8-638] synthesizing module 'cla32' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/cla32.v:23]
INFO: [Synth 8-638] synthesizing module 'cla_32' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/cla_32.v:23]
INFO: [Synth 8-638] synthesizing module 'cla_16' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/cla_16.v:23]
INFO: [Synth 8-638] synthesizing module 'cla_8' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/cla_8.v:23]
INFO: [Synth 8-638] synthesizing module 'cla_4' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/cla_4.v:23]
INFO: [Synth 8-638] synthesizing module 'cla_2' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/cla_2.v:23]
INFO: [Synth 8-638] synthesizing module 'add' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/add.v:23]
INFO: [Synth 8-256] done synthesizing module 'add' (4#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/add.v:23]
INFO: [Synth 8-638] synthesizing module 'g_p' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/g_p.v:23]
INFO: [Synth 8-256] done synthesizing module 'g_p' (5#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/g_p.v:23]
INFO: [Synth 8-256] done synthesizing module 'cla_2' (6#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/cla_2.v:23]
INFO: [Synth 8-256] done synthesizing module 'cla_4' (7#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/cla_4.v:23]
INFO: [Synth 8-256] done synthesizing module 'cla_8' (8#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/cla_8.v:23]
INFO: [Synth 8-256] done synthesizing module 'cla_16' (9#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/cla_16.v:23]
INFO: [Synth 8-256] done synthesizing module 'cla_32' (10#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/cla_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'cla32' (11#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/cla32.v:23]
WARNING: [Synth 8-350] instance 'pc_plus4' of module 'cla32' requires 5 connections, but only 4 given [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeif.v:30]
INFO: [Synth 8-638] synthesizing module 'pipeimem' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeimem.v:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [C:/Users/Administrator/vivado/MiniSys/MiniSys.runs/synth_1/.Xil/Vivado-4960-/realtime/blk_mem_gen_1_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (12#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.runs/synth_1/.Xil/Vivado-4960-/realtime/blk_mem_gen_1_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'pipeimem' (13#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeimem.v:23]
INFO: [Synth 8-256] done synthesizing module 'pipeif' (14#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeif.v:23]
WARNING: [Synth 8-350] instance 'if_stage' of module 'pipeif' requires 9 connections, but only 8 given [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:40]
INFO: [Synth 8-638] synthesizing module 'pipeir' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeir.v:23]
INFO: [Synth 8-256] done synthesizing module 'pipeir' (15#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeir.v:23]
INFO: [Synth 8-638] synthesizing module 'pipeid' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeid.v:23]
INFO: [Synth 8-638] synthesizing module 'pipeidcu' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeidcu.v:23]
INFO: [Synth 8-256] done synthesizing module 'pipeidcu' (16#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeidcu.v:23]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-256] done synthesizing module 'regfile' (17#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-638] synthesizing module 'mux2x5' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/mux2x5.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2x5' (18#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/mux2x5.v:23]
INFO: [Synth 8-638] synthesizing module 'pipeidcp' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeidcp.v:23]
INFO: [Synth 8-256] done synthesizing module 'pipeidcp' (19#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeidcp.v:23]
WARNING: [Synth 8-350] instance 'br_addr' of module 'cla32' requires 5 connections, but only 4 given [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeid.v:65]
INFO: [Synth 8-256] done synthesizing module 'pipeid' (20#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeid.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'lmem' does not match port width (3) of module 'pipeid' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:45]
WARNING: [Synth 8-689] width (1) of port connection 'smem' does not match port width (2) of module 'pipeid' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:45]
INFO: [Synth 8-638] synthesizing module 'pipedereg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipedereg.v:23]
INFO: [Synth 8-256] done synthesizing module 'pipedereg' (21#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipedereg.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'dlmem' does not match port width (3) of module 'pipedereg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:47]
WARNING: [Synth 8-689] width (1) of port connection 'dsmem' does not match port width (2) of module 'pipedereg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:47]
WARNING: [Synth 8-689] width (1) of port connection 'elmem' does not match port width (3) of module 'pipedereg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:49]
WARNING: [Synth 8-689] width (1) of port connection 'esmem' does not match port width (2) of module 'pipedereg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:49]
INFO: [Synth 8-638] synthesizing module 'pipeexe' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeexe.v:23]
WARNING: [Synth 8-350] instance 'ret_addr' of module 'cla32' requires 5 connections, but only 4 given [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeexe.v:35]
INFO: [Synth 8-638] synthesizing module 'mux2x32' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/mux2x32.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2x32' (22#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/mux2x32.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-638] synthesizing module 'alucontrol' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/alucontrol.v:23]
INFO: [Synth 8-256] done synthesizing module 'alucontrol' (23#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/alucontrol.v:23]
INFO: [Synth 8-638] synthesizing module 'addsub32' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/addsub32.v:23]
WARNING: [Synth 8-567] referenced signal 's' should be on the sensitivity list [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/addsub32.v:30]
INFO: [Synth 8-256] done synthesizing module 'addsub32' (24#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/addsub32.v:23]
INFO: [Synth 8-638] synthesizing module 'shift' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/shift.v:23]
INFO: [Synth 8-256] done synthesizing module 'shift' (25#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/shift.v:23]
INFO: [Synth 8-638] synthesizing module 'mux8x32' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/mux8x32.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux8x32' (26#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/mux8x32.v:23]
INFO: [Synth 8-256] done synthesizing module 'alu' (27#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-256] done synthesizing module 'pipeexe' (28#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeexe.v:23]
INFO: [Synth 8-638] synthesizing module 'pipeemreg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeemreg.v:23]
INFO: [Synth 8-256] done synthesizing module 'pipeemreg' (29#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipeemreg.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'elmem' does not match port width (3) of module 'pipeemreg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'esmem' does not match port width (2) of module 'pipeemreg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:52]
WARNING: [Synth 8-689] width (5) of port connection 'ealu' does not match port width (32) of module 'pipeemreg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:52]
WARNING: [Synth 8-689] width (1) of port connection 'eb' does not match port width (32) of module 'pipeemreg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:52]
WARNING: [Synth 8-689] width (1) of port connection 'ern' does not match port width (5) of module 'pipeemreg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:52]
WARNING: [Synth 8-689] width (32) of port connection 'mlmem' does not match port width (1) of module 'pipeemreg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:53]
WARNING: [Synth 8-689] width (32) of port connection 'msmem' does not match port width (1) of module 'pipeemreg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:53]
WARNING: [Synth 8-689] width (5) of port connection 'malu' does not match port width (32) of module 'pipeemreg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:53]
WARNING: [Synth 8-350] instance 'em_reg' of module 'pipeemreg' requires 18 connections, but only 16 given [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:52]
INFO: [Synth 8-638] synthesizing module 'pipemem' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/Administrator/vivado/MiniSys/MiniSys.runs/synth_1/.Xil/Vivado-4960-/realtime/blk_mem_gen_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (30#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.runs/synth_1/.Xil/Vivado-4960-/realtime/blk_mem_gen_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'pipemem' (31#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'smem' does not match port width (2) of module 'pipemem' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:54]
WARNING: [Synth 8-689] width (1) of port connection 'lmem' does not match port width (3) of module 'pipemem' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:54]
INFO: [Synth 8-638] synthesizing module 'pipemwreg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemwreg.v:23]
INFO: [Synth 8-256] done synthesizing module 'pipemwreg' (32#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemwreg.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'walu' does not match port width (32) of module 'pipemwreg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:56]
WARNING: [Synth 8-350] instance 'mw_reg' of module 'pipemwreg' requires 12 connections, but only 11 given [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:55]
WARNING: [Synth 8-3848] Net mwreg in module/entity pipelinedcpu does not have driver. [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:36]
WARNING: [Synth 8-3848] Net mm2reg in module/entity pipelinedcpu does not have driver. [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:36]
WARNING: [Synth 8-3848] Net wmo in module/entity pipelinedcpu does not have driver. [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:27]
WARNING: [Synth 8-3848] Net wm2reg in module/entity pipelinedcpu does not have driver. [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:38]
INFO: [Synth 8-256] done synthesizing module 'pipelinedcpu' (33#1) [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:23]
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[31] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[30] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[29] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[28] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[27] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[26] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[25] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[24] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[23] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[22] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[21] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[20] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[19] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[18] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[17] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[16] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[15] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[14] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[13] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[12] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[11] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[10] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[9] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[8] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[7] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[6] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[5] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[4] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[3] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[2] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[1] driven by constant 0
WARNING: [Synth 8-3331] design pipelinedcpu has unconnected port memclock
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 304.117 ; gain = 131.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin program_counter:d[0] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipepc.v:28]
WARNING: [Synth 8-3295] tying undriven pin select:a3[31] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[30] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[29] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[28] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[27] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[26] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[25] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[24] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[23] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[22] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[21] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[20] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[19] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[18] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[17] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[16] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[15] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[14] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[13] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[12] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[11] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[10] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[9] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[8] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[7] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[6] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[5] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[4] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[3] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[2] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[1] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin select:a3[0] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipemem.v:84]
WARNING: [Synth 8-3295] tying undriven pin if_stage:clk to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:40]
WARNING: [Synth 8-3295] tying undriven pin id_stage:mwreg to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:42]
WARNING: [Synth 8-3295] tying undriven pin id_stage:mm2reg to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:42]
WARNING: [Synth 8-3295] tying undriven pin em_reg:clk to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:52]
WARNING: [Synth 8-3295] tying undriven pin em_reg:clrn to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:52]
WARNING: [Synth 8-3295] tying undriven pin mw_reg:mwreg to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:55]
WARNING: [Synth 8-3295] tying undriven pin mw_reg:mm2reg to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:55]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[31] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[30] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[29] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[28] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[27] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[26] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[25] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[24] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[23] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[22] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[21] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[20] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[19] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[18] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[17] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[16] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[15] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[14] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[13] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[12] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[11] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[10] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[9] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[8] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[7] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[6] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[5] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[4] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[3] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[2] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[1] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:a1[0] to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
WARNING: [Synth 8-3295] tying undriven pin wb_stage:s to constant 0 [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/pipelinedcpu.v:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 304.117 ; gain = 131.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/vivado/MiniSys/MiniSys.runs/synth_1/.Xil/Vivado-4960-/dcp/blk_mem_gen_0_in_context.xdc] for cell 'mem_stage/your_instance_name'
Finished Parsing XDC File [C:/Users/Administrator/vivado/MiniSys/MiniSys.runs/synth_1/.Xil/Vivado-4960-/dcp/blk_mem_gen_0_in_context.xdc] for cell 'mem_stage/your_instance_name'
Parsing XDC File [C:/Users/Administrator/vivado/MiniSys/MiniSys.runs/synth_1/.Xil/Vivado-4960-/dcp_2/blk_mem_gen_1_in_context.xdc] for cell 'if_stage/inst_mem/your_instance_name'
Finished Parsing XDC File [C:/Users/Administrator/vivado/MiniSys/MiniSys.runs/synth_1/.Xil/Vivado-4960-/dcp_2/blk_mem_gen_1_in_context.xdc] for cell 'if_stage/inst_mem/your_instance_name'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.685 . Memory (MB): peak = 606.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 606.250 ; gain = 433.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 606.250 ; gain = 433.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 606.250 ; gain = 433.262
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ofl_reg' [C:/Users/Administrator/vivado/MiniSys/MiniSys.srcs/sources_1/new/addsub32.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 606.250 ; gain = 433.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 128   
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 42    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dffe32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux4x32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module add 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module pipeidcu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module mux2x5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module pipeidcp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module pipeid 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module pipedereg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
Module mux2x32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module addsub32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module shift 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mux8x32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pipeemreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module pipemwreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 606.250 ; gain = 433.262
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[31] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[30] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[29] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[28] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[27] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[26] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[25] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[24] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[23] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[22] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[21] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[20] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[19] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[18] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[17] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[16] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[15] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[14] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[13] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[12] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[11] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[10] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[9] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[8] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[7] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[6] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[5] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[4] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[3] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[2] driven by constant 0
WARNING: [Synth 8-3917] design pipelinedcpu has port malu[1] driven by constant 0
WARNING: [Synth 8-3331] design pipelinedcpu has unconnected port memclock
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 606.250 ; gain = 433.262
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 606.250 ; gain = 433.262

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (em_reg/msmem_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (em_reg/mwreg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (em_reg/mm2reg_reg)
INFO: [Synth 8-3886] merging instance 'mw_reg/wwreg_reg' (FDC) to 'mw_reg/\walu_reg[4] '
INFO: [Synth 8-3886] merging instance 'mw_reg/\walu_reg[3] ' (FDC) to 'mw_reg/\walu_reg[4] '
INFO: [Synth 8-3886] merging instance 'mw_reg/\walu_reg[4] ' (FDC) to 'mw_reg/\walu_reg[2] '
INFO: [Synth 8-3886] merging instance 'mw_reg/\walu_reg[2] ' (FDC) to 'mw_reg/\walu_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mw_reg/\walu_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (em_reg/mwmem_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (em_reg/\malu_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (em_reg/\malu_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (em_reg/\malu_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (em_reg/\malu_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (em_reg/\malu_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (de_reg/ejalr_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (em_reg/mlmem_reg)
INFO: [Synth 8-3886] merging instance 'de_reg/\eimm_reg[16] ' (FDC) to 'de_reg/\eimm_reg[24] '
INFO: [Synth 8-3886] merging instance 'de_reg/\eimm_reg[24] ' (FDC) to 'de_reg/\eimm_reg[20] '
INFO: [Synth 8-3886] merging instance 'de_reg/\eimm_reg[20] ' (FDC) to 'de_reg/\eimm_reg[28] '
INFO: [Synth 8-3886] merging instance 'de_reg/\eimm_reg[28] ' (FDC) to 'de_reg/\eimm_reg[18] '
INFO: [Synth 8-3886] merging instance 'de_reg/\eimm_reg[18] ' (FDC) to 'de_reg/\eimm_reg[26] '
INFO: [Synth 8-3886] merging instance 'de_reg/\eimm_reg[26] ' (FDC) to 'de_reg/\eimm_reg[22] '
INFO: [Synth 8-3886] merging instance 'de_reg/\eimm_reg[22] ' (FDC) to 'de_reg/\eimm_reg[30] '
INFO: [Synth 8-3886] merging instance 'de_reg/\eimm_reg[30] ' (FDC) to 'de_reg/\eimm_reg[17] '
INFO: [Synth 8-3886] merging instance 'de_reg/\eimm_reg[17] ' (FDC) to 'de_reg/\eimm_reg[25] '
INFO: [Synth 8-3886] merging instance 'de_reg/\eimm_reg[25] ' (FDC) to 'de_reg/\eimm_reg[21] '
INFO: [Synth 8-3886] merging instance 'de_reg/\eimm_reg[21] ' (FDC) to 'de_reg/\eimm_reg[29] '
INFO: [Synth 8-3886] merging instance 'de_reg/\eimm_reg[29] ' (FDC) to 'de_reg/\eimm_reg[19] '
INFO: [Synth 8-3886] merging instance 'de_reg/\eimm_reg[19] ' (FDC) to 'de_reg/\eimm_reg[27] '
INFO: [Synth 8-3886] merging instance 'de_reg/\eimm_reg[27] ' (FDC) to 'de_reg/\eimm_reg[23] '
INFO: [Synth 8-3886] merging instance 'de_reg/\eimm_reg[23] ' (FDC) to 'de_reg/\eimm_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[1] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[2] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[3] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[4] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[5] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[6] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[7] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[8] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[9] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[10] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[11] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[12] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[13] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[14] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[15] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[16] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[17] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[18] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[19] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[20] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[21] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[22] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[23] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[24] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[25] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[26] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[27] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[28] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[29] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3886] merging instance 'progcnt/\program_counter/q_reg[30] ' (FDCE) to 'progcnt/\program_counter/q_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (progcnt/\program_counter/q_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[31] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[30] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[29] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[28] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[27] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[26] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[25] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[24] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[23] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[22] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[21] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[20] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[19] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[18] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[17] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[16] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[15] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[14] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[13] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[12] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[11] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[10] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[9] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[8] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[7] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[6] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[5] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[4] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[3] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[2] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\program_counter/q_reg[1] ) is unused and will be removed from module pipepc.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[31] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[30] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[29] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[28] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[27] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[26] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[25] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[24] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[23] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[22] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[21] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[20] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[19] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[18] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[17] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[16] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[15] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[14] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[13] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[12] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[11] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[10] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[9] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[8] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[7] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[6] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[5] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[4] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[3] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\pc_plus4/q_reg[1] ) is unused and will be removed from module pipeir.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][31] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][30] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][29] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][28] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][27] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][26] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][25] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][24] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][23] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][22] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][21] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][20] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][19] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][18] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][17] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][16] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][15] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][14] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][13] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][12] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][11] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][10] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][9] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][8] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][7] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][6] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][5] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][4] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][3] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][2] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][1] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[1][0] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[2][31] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[2][30] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[2][29] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[2][28] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[2][27] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[2][26] ) is unused and will be removed from module pipeid.
WARNING: [Synth 8-3332] Sequential element (\rf/register_reg[2][25] ) is unused and will be removed from module pipeid.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 606.250 ; gain = 433.262
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 606.250 ; gain = 433.262

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 606.250 ; gain = 433.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 606.250 ; gain = 433.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 642.980 ; gain = 469.992
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 642.980 ; gain = 469.992

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 642.980 ; gain = 469.992
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 642.980 ; gain = 469.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 642.980 ; gain = 469.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 642.980 ; gain = 469.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 642.980 ; gain = 469.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 642.980 ; gain = 469.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 642.980 ; gain = 469.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_1 |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |blk_mem_gen_1 |     1|
|3     |BUFG          |     1|
|4     |LUT1          |     1|
|5     |LUT2          |    35|
|6     |LUT3          |    75|
|7     |LUT4          |    30|
|8     |LUT5          |   224|
|9     |LUT6          |   371|
|10    |MUXF7         |     6|
|11    |FDCE          |   161|
|12    |LD            |     1|
|13    |IBUF          |     2|
|14    |OBUF          |   160|
+------+--------------+------+

Report Instance Areas: 
+------+----------------+----------+------+
|      |Instance        |Module    |Cells |
+------+----------------+----------+------+
|1     |top             |          |  1131|
|2     |  de_reg        |pipedereg |   775|
|3     |  exe_stage     |pipeexe   |     1|
|4     |    al_unit     |alu       |     1|
|5     |      as32      |addsub32  |     1|
|6     |  if_stage      |pipeif    |    32|
|7     |    inst_mem    |pipeimem  |    32|
|8     |  inst_reg      |pipeir    |    96|
|9     |    instruction |dffe32    |    95|
|10    |    pc_plus4    |dffe32_0  |     1|
|11    |  mem_stage     |pipemem   |    32|
|12    |  mw_reg        |pipemwreg |    32|
+------+----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 642.980 ; gain = 469.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1254 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 642.980 ; gain = 134.617
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 642.980 ; gain = 469.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
171 Infos, 269 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 642.980 ; gain = 450.207
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 642.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 11:28:48 2017...
