cd librelane; librelane config.yaml --pdk ihp-sg13g2
[00:47:43] VERBOSE  Resolved PDK variant ihp-sg13g2.                                                                      cli.py:435
[00:47:43] INFO     Starting a new run of the 'Classic' flow with the tag 'RUN_2025-09-01_00-47-43'.                     flow.py:656
[00:47:43] INFO     Starting…                                                                                      sequential.py:339
────────────────────────────────────────────────────────── Verilator Lint ──────────────────────────────────────────────────────────
[00:47:43] VERBOSE  Running 'Verilator.Lint' at 'runs/RUN_2025-09-01_00-47-43/01-verilator-lint'…                       step.py:1140
[00:47:43] VERBOSE  Logging subprocess to 'runs/RUN_2025-09-01_00-47-43/01-verilator-lint/verilator-lint.log'…          step.py:1340
%Warning-WIDTHEXPAND: /home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:63:6: Input port connection 'EN' expects 4 bits on the pin 
connection, but pin connection's VARREF 'ena' generates 1 bits.                                                                     
: ... note: In instance 'heichips25_pudding'                                                                                        
63 |     .EN(ena),                                                                                                                  
|      ^~                                                                                                                           
... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.038                                                      
... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.                                   
%Warning-WIDTHEXPAND: /home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:64:10: Operator NOT expects 4 bits on the LHS, but LHS's   
VARREF 'ena' generates 1 bits.                                                                                                      
: ... note: In instance 'heichips25_pudding'                                                                                        
64 |     .ENB(~ena)                                                                                                                 
|          ^                                                                                                                        
%Warning-WIDTHEXPAND: /home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:70:6: Input port connection 'EN' expects 4 bits on the pin 
connection, but pin connection's VARREF 'ena' generates 1 bits.                                                                     
: ... note: In instance 'heichips25_pudding'                                                                                        
70 |     .EN(ena),                                                                                                                  
|      ^~                                                                                                                           
%Warning-WIDTHEXPAND: /home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:71:10: Operator NOT expects 4 bits on the LHS, but LHS's   
VARREF 'ena' generates 1 bits.                                                                                                      
: ... note: In instance 'heichips25_pudding'                                                                                        
71 |     .ENB(~ena)                                                                                                                 
|          ^                                                                                                                        
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac2u128out4in.v:6:19: Signal is not used: 'ON'                                 
: ... note: In instance 'heichips25_pudding.dacH'                                                                                   
6 |     input [127:0] ON,                                                                                                           
|                   ^~                                                                                                              
... For warning description see https://verilator.org/warn/UNUSEDSIGNAL?v=5.038                                                     
... Use "/* verilator lint_off UNUSEDSIGNAL */" and lint_on around source to disable this message.                                  
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac2u128out4in.v:7:19: Signal is not used: 'ONB'                                
: ... note: In instance 'heichips25_pudding.dacH'                                                                                   
7 |     input [127:0] ONB,                                                                                                          
|                   ^~~                                                                                                             
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac2u128out4in.v:8:17: Signal is not used: 'EN'                                 
: ... note: In instance 'heichips25_pudding.dacH'                                                                                   
8 |     input [3:0] EN,                                                                                                             
|                 ^~                                                                                                                
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac2u128out4in.v:9:17: Signal is not used: 'ENB'                                
: ... note: In instance 'heichips25_pudding.dacH'                                                                                   
9 |     input [3:0] ENB                                                                                                             
|                 ^~~                                                                                                               
- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038                                                          
- Verilator: Built from 0.123 MB sources in 87 modules, into 0.016 MB in 5 C++ files needing 0.000 MB                               
- Verilator: Walltime 0.016 s (elab=0.001, cvt=0.005, bld=0.000); cpu 0.016 s on 1 threads; alloced 10.941 MB                       
──────────────────────────────────────────────────── Lint Timing Errors Checker ────────────────────────────────────────────────────
[00:47:44] VERBOSE  Running 'Checker.LintTimingConstructs' at                                                           step.py:1140
                    'runs/RUN_2025-09-01_00-47-43/02-checker-linttimingconstructs'…                                                 
[00:47:44] INFO     Check for Lint Timing Errors clear.                                                               checker.py:413
─────────────────────────────────────────────────────── Lint Errors Checker ────────────────────────────────────────────────────────
[00:47:44] VERBOSE  Running 'Checker.LintErrors' at 'runs/RUN_2025-09-01_00-47-43/03-checker-linterrors'…               step.py:1140
[00:47:44] INFO     Check for Lint errors clear.                                                                      checker.py:132
────────────────────────────────────────────────────── Lint Warnings Checker ───────────────────────────────────────────────────────
[00:47:44] VERBOSE  Running 'Checker.LintWarnings' at 'runs/RUN_2025-09-01_00-47-43/04-checker-lintwarnings'…           step.py:1140
[00:47:44] WARNING  8 Lint warnings found.                                                                            checker.py:123
─────────────────────────────────────────────────────── Generate JSON Header ───────────────────────────────────────────────────────
[00:47:44] VERBOSE  Running 'Yosys.JsonHeader' at 'runs/RUN_2025-09-01_00-47-43/05-yosys-jsonheader'…                   step.py:1140
[00:47:44] VERBOSE  Logging subprocess to 'runs/RUN_2025-09-01_00-47-43/05-yosys-jsonheader/yosys-jsonheader.log'…      step.py:1340
                                                                                                                                    
/----------------------------------------------------------------------------\                                                      
|  yosys -- Yosys Open SYnthesis Suite                                       |                                                      
|  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |                                                      
|  Distributed under an ISC-like license, type "license" to see terms        |                                                      
\----------------------------------------------------------------------------/                                                      
Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)                                            
                                                                                                                                    
1. Executing Verilog-2005 frontend:                                                                                                 
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/tmp/3c395e5c5309447aa4643c2848937f75.bb.v                           
Parsing SystemVerilog input from                                                                                                    
`/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/tmp/3c395e5c5309447aa4643c2848937f75.bb.v' to AST representation.  
Generating RTLIL representation for module `\sg13g2_a21o_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_a21o_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_a21oi_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_a21oi_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_a221oi_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_a22oi_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_and2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_and3_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and3_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_and4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and4_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_antennanp'.                                                                     
Generating RTLIL representation for module `\sg13g2_buf_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_16'.                                                                        
Generating RTLIL representation for module `\sg13g2_buf_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_4'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_8'.                                                                         
Generating RTLIL representation for module `\sg13g2_decap_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_decap_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbp_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbp_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbpq_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_dfrbpq_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_dlhq_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dlhr_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dlhrq_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dllr_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dllrq_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dlygate4sd1_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_dlygate4sd2_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_dlygate4sd3_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_ebufn_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_ebufn_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_ebufn_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_fill_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_4'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_8'.                                                                        
Generating RTLIL representation for module `\sg13g2_inv_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_16'.                                                                        
Generating RTLIL representation for module `\sg13g2_inv_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_4'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_8'.                                                                         
Generating RTLIL representation for module `\sg13g2_lgcp_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nand2_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand2_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand2b_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand2b_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand3_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand3b_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand4_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor2b_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor2b_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor3_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor3_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor4_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_o21ai_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_or2_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or2_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_or3_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or3_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_or4_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or4_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_sdfbbp_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbp_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbp_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbpq_1'.                                                                     
Generating RTLIL representation for module `\sg13g2_sdfrbpq_2'.                                                                     
Generating RTLIL representation for module `\sg13g2_sighold'.                                                                       
Generating RTLIL representation for module `\sg13g2_slgcp_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_tiehi'.                                                                         
Generating RTLIL representation for module `\sg13g2_tielo'.                                                                         
Generating RTLIL representation for module `\sg13g2_xnor2_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_xor2_1'.                                                                        
Successfully finished Verilog frontend.                                                                                             
wtaf                                                                                                                                
                                                                                                                                    
2. Executing Verilog-2005 frontend: /home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv                                              
Parsing SystemVerilog input from `/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv' to AST representation.                        
Storing AST representation for module `$abstract\heichips25_pudding'.                                                               
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
3. Executing Verilog-2005 frontend: /home/cmaier/EDA/PUDDING/src/dac2u128out4in.v                                                   
Parsing SystemVerilog input from `/home/cmaier/EDA/PUDDING/src/dac2u128out4in.v' to AST representation.                             
Storing AST representation for module `$abstract\dac2u128out4in'.                                                                   
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
4. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
5. Executing AST frontend in derive mode using pre-parsed AST for module `\heichips25_pudding'.                                     
Generating RTLIL representation for module `\heichips25_pudding'.                                                                   
                                                                                                                                    
5.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
5.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
5.3. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Removing unused module `$abstract\heichips25_pudding'.                                                                              
Removed 1 unused modules.                                                                                                           
Warning: Resizing cell port heichips25_pudding.dacH.ENB from 1 bits to 4 bits.                                                      
Warning: Resizing cell port heichips25_pudding.dacH.EN from 1 bits to 4 bits.                                                       
Warning: Resizing cell port heichips25_pudding.dacL.ENB from 1 bits to 4 bits.                                                      
Warning: Resizing cell port heichips25_pudding.dacL.EN from 1 bits to 4 bits.                                                       
Renaming module heichips25_pudding to heichips25_pudding.                                                                           
                                                                                                                                    
6. Executing PROC pass (convert processes to netlists).                                                                             
                                                                                                                                    
6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                         
Marked 3 switch rules as full_case in process $proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:32$2 in module               
heichips25_pudding.                                                                                                                 
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                         
Removed 0 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
6.4. Executing PROC_INIT pass (extract init attributes).                                                                            
                                                                                                                                    
6.5. Executing PROC_ARST pass (detect async resets in processes).                                                                   
                                                                                                                                    
6.6. Executing PROC_ROM pass (convert switches to ROMs).                                                                            
Converted 0 switches.                                                                                                               
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                              
Creating decoders for process `\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:32$2'.                  
1/2: $0\state[127:0]                                                                                                                
2/2: $0\daisychain[127:0]                                                                                                           
                                                                                                                                    
6.8. Executing PROC_DLATCH pass (convert process syncs to latches).                                                                 
                                                                                                                                    
6.9. Executing PROC_DFF pass (convert process syncs to FFs).                                                                        
Creating register for signal `\heichips25_pudding.\daisychain' using process                                                        
`\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:32$2'.                                                
created $dff cell `$procdff$28' with positive edge clock.                                                                           
Creating register for signal `\heichips25_pudding.\state' using process                                                             
`\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:32$2'.                                                
created $dff cell `$procdff$29' with positive edge clock.                                                                           
                                                                                                                                    
6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).                                                           
                                                                                                                                    
6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                        
Found and cleaned up 4 empty switches in `\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:32$2'.       
Removing empty process `heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:32$2'.                          
Cleaned up 4 empty switches.                                                                                                        
                                                                                                                                    
6.12. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
7. Executing FLATTEN pass (flatten design).                                                                                         
                                                                                                                                    
8. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                        
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 2 unused cells and 16 unused wires.                                                                                         
<suppressed ~8 debug messages>                                                                                                      
──────────────────────────────────────────────────────────── Synthesis ─────────────────────────────────────────────────────────────
[00:47:44] VERBOSE  Running 'Yosys.Synthesis' at 'runs/RUN_2025-09-01_00-47-43/06-yosys-synthesis'…                     step.py:1140
[00:47:44] VERBOSE  Logging subprocess to 'runs/RUN_2025-09-01_00-47-43/06-yosys-synthesis/yosys-synthesis.log'…        step.py:1340
                                                                                                                                    
/----------------------------------------------------------------------------\                                                      
|  yosys -- Yosys Open SYnthesis Suite                                       |                                                      
|  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |                                                      
|  Distributed under an ISC-like license, type "license" to see terms        |                                                      
\----------------------------------------------------------------------------/                                                      
Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)                                            
                                                                                                                                    
1. Executing Liberty frontend:                                                                                                      
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_s
tdcell_typ_1p20V_25C.lib                                                                                                            
Imported 84 cell types from liberty file.                                                                                           
[INFO] Using SDC file '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/06-yosys-synthesis/synthesis.abc.sdc' for    
ABC…wtaf                                                                                                                            
                                                                                                                                    
2. Executing Verilog-2005 frontend: /home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv                                              
Parsing SystemVerilog input from `/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv' to AST representation.                        
Storing AST representation for module `$abstract\heichips25_pudding'.                                                               
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
3. Executing Verilog-2005 frontend: /home/cmaier/EDA/PUDDING/src/dac2u128out4in.v                                                   
Parsing SystemVerilog input from `/home/cmaier/EDA/PUDDING/src/dac2u128out4in.v' to AST representation.                             
Storing AST representation for module `$abstract\dac2u128out4in'.                                                                   
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
4. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
5. Executing AST frontend in derive mode using pre-parsed AST for module `\heichips25_pudding'.                                     
Generating RTLIL representation for module `\heichips25_pudding'.                                                                   
                                                                                                                                    
5.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
5.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
5.3. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Removing unused module `$abstract\heichips25_pudding'.                                                                              
Removed 1 unused modules.                                                                                                           
Warning: Resizing cell port heichips25_pudding.dacH.ENB from 1 bits to 4 bits.                                                      
Warning: Resizing cell port heichips25_pudding.dacH.EN from 1 bits to 4 bits.                                                       
Warning: Resizing cell port heichips25_pudding.dacL.ENB from 1 bits to 4 bits.                                                      
Warning: Resizing cell port heichips25_pudding.dacL.EN from 1 bits to 4 bits.                                                       
Renaming module heichips25_pudding to heichips25_pudding.                                                                           
                                                                                                                                    
6. Generating Graphviz representation of design.                                                                                    
Writing dot description to `/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/06-yosys-synthesis/hierarchy.dot'.      
Dumping module heichips25_pudding to page 1.                                                                                        
                                                                                                                                    
7. Executing ATTRMAP pass (move or copy attributes).                                                                                
                                                                                                                                    
8. Executing TRIBUF pass.                                                                                                           
                                                                                                                                    
9. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
9.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
9.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
                                                                                                                                    
10. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                          
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
11. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                          
Marked 3 switch rules as full_case in process $proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:32$2 in module               
heichips25_pudding.                                                                                                                 
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
12. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                          
Removed 0 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
13. Executing PROC_INIT pass (extract init attributes).                                                                             
                                                                                                                                    
14. Executing PROC_ARST pass (detect async resets in processes).                                                                    
                                                                                                                                    
15. Executing PROC_ROM pass (convert switches to ROMs).                                                                             
Converted 0 switches.                                                                                                               
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
16. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                               
Creating decoders for process `\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:32$2'.                  
1/2: $0\state[127:0]                                                                                                                
2/2: $0\daisychain[127:0]                                                                                                           
                                                                                                                                    
17. Executing PROC_DLATCH pass (convert process syncs to latches).                                                                  
                                                                                                                                    
18. Executing PROC_DFF pass (convert process syncs to FFs).                                                                         
Creating register for signal `\heichips25_pudding.\daisychain' using process                                                        
`\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:32$2'.                                                
created $dff cell `$procdff$28' with positive edge clock.                                                                           
Creating register for signal `\heichips25_pudding.\state' using process                                                             
`\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:32$2'.                                                
created $dff cell `$procdff$29' with positive edge clock.                                                                           
                                                                                                                                    
19. Executing PROC_MEMWR pass (convert process memory writes to cells).                                                             
                                                                                                                                    
20. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                          
Found and cleaned up 4 empty switches in `\heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:32$2'.       
Removing empty process `heichips25_pudding.$proc$/home/cmaier/EDA/PUDDING/src/heichips25_pudding.sv:32$2'.                          
Cleaned up 4 empty switches.                                                                                                        
                                                                                                                                    
21. Executing CHECK pass (checking for obvious problems).                                                                           
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
                                                                                                                                    
22. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
23. Executing FLATTEN pass (flatten design).                                                                                        
                                                                                                                                    
24. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
25. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 2 unused cells and 12 unused wires.                                                                                         
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
26. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
27. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
<suppressed ~3 debug messages>                                                                                                      
Removed a total of 1 cells.                                                                                                         
                                                                                                                                    
28. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
29. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
30. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
<suppressed ~3 debug messages>                                                                                                      
Removed a total of 1 cells.                                                                                                         
                                                                                                                                    
31. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
32. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 2 unused wires.                                                                                          
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
33. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
34. Rerunning OPT passes. (Maybe there is more to do…)                                                                              
                                                                                                                                    
35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~3 debug messages>                                                                                                      
                                                                                                                                    
36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
37. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
38. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
39. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
40. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
41. Executing FSM pass (extract and optimize FSM).                                                                                  
                                                                                                                                    
41.1. Executing FSM_DETECT pass (finding FSMs in design).                                                                           
                                                                                                                                    
41.2. Executing FSM_EXTRACT pass (extracting FSM from design).                                                                      
                                                                                                                                    
41.3. Executing FSM_OPT pass (simple optimizations of FSMs).                                                                        
                                                                                                                                    
41.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
41.5. Executing FSM_OPT pass (simple optimizations of FSMs).                                                                        
                                                                                                                                    
41.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).                                                                  
                                                                                                                                    
41.7. Executing FSM_INFO pass (dumping all available information on FSM cells).                                                     
                                                                                                                                    
41.8. Executing FSM_MAP pass (mapping FSMs to basic logic).                                                                         
                                                                                                                                    
42. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
43. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~3 debug messages>                                                                                                      
                                                                                                                                    
45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
46. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
47. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
Adding SRST signal on $procdff$29 ($dff) from module heichips25_pudding (D = $procmux$12_Y, Q = \state, rval =                      
128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
).                                                                                                                                  
Adding EN signal on $auto$ff.cc:266:slice$30 ($sdff) from module heichips25_pudding (D = $procmux$10_Y, Q = \state).                
Adding SRST signal on $procdff$28 ($dff) from module heichips25_pudding (D = $procmux$23_Y, Q = \daisychain, rval =                 
128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
).                                                                                                                                  
Adding EN signal on $auto$ff.cc:266:slice$32 ($sdff) from module heichips25_pudding (D = $procmux$23_Y, Q = \daisychain).           
                                                                                                                                    
48. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 3 unused cells and 3 unused wires.                                                                                          
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
49. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
50. Rerunning OPT passes. (Maybe there is more to do…)                                                                              
                                                                                                                                    
51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
53. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
54. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
55. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
56. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
57. Executing WREDUCE pass (reducing word size of cells).                                                                           
                                                                                                                                    
58. Executing PEEPOPT pass (run peephole optimizers).                                                                               
                                                                                                                                    
59. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
60. Executing ALUMACC pass (create $alu and $macc cells).                                                                           
Extracting $alu and $macc cells in module heichips25_pudding:                                                                       
created 0 $alu and 0 $macc cells.                                                                                                   
                                                                                                                                    
61. Executing SHARE pass (SAT-based resource sharing).                                                                              
                                                                                                                                    
62. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
63. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
66. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
67. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
68. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
69. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
70. Executing MEMORY pass.                                                                                                          
                                                                                                                                    
70.1. Executing OPT_MEM pass (optimize memories).                                                                                   
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
70.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).                                       
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
70.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).                                                
                                                                                                                                    
70.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).                                                                    
                                                                                                                                    
70.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).                                                                     
                                                                                                                                    
70.6. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
70.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).                                                              
                                                                                                                                    
70.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).                                                    
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
70.9. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
70.10. Executing MEMORY_COLLECT pass (generating $mem cells).                                                                       
                                                                                                                                    
71. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
72. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
73. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
74. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
75. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 1 unused wires.                                                                                          
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
76. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).                                                        
                                                                                                                                    
77. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
78. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
79. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
Evaluating internal representation of mux trees.                                                                                    
Analyzing evaluation results.                                                                                                       
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
80. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
81. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
82. Executing OPT_SHARE pass.                                                                                                       
                                                                                                                                    
83. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
84. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
85. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
86. Executing TECHMAP pass (map to technology primitives).                                                                          
                                                                                                                                    
86.1. Executing Verilog-2005 frontend: /nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/../share/yosys/techmap.v          
Parsing Verilog input from `/nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/../share/yosys/techmap.v' to AST             
representation.                                                                                                                     
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.                                                               
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.                                                             
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.                                                              
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.                                                            
Generating RTLIL representation for module `\_90_simplemap_various'.                                                                
Generating RTLIL representation for module `\_90_simplemap_registers'.                                                              
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.                                                      
Generating RTLIL representation for module `\_90_shift_shiftx'.                                                                     
Generating RTLIL representation for module `\_90_fa'.                                                                               
Generating RTLIL representation for module `\_90_lcu_brent_kung'.                                                                   
Generating RTLIL representation for module `\_90_alu'.                                                                              
Generating RTLIL representation for module `\_90_macc'.                                                                             
Generating RTLIL representation for module `\_90_alumacc'.                                                                          
Generating RTLIL representation for module `\$__div_mod_u'.                                                                         
Generating RTLIL representation for module `\$__div_mod_trunc'.                                                                     
Generating RTLIL representation for module `\_90_div'.                                                                              
Generating RTLIL representation for module `\_90_mod'.                                                                              
Generating RTLIL representation for module `\$__div_mod_floor'.                                                                     
Generating RTLIL representation for module `\_90_divfloor'.                                                                         
Generating RTLIL representation for module `\_90_modfloor'.                                                                         
Generating RTLIL representation for module `\_90_pow'.                                                                              
Generating RTLIL representation for module `\_90_pmux'.                                                                             
Generating RTLIL representation for module `\_90_demux'.                                                                            
Generating RTLIL representation for module `\_90_lut'.                                                                              
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
86.2. Continuing TECHMAP pass.                                                                                                      
Using extmapper simplemap for cells of type $not.                                                                                   
Using extmapper simplemap for cells of type $mux.                                                                                   
Using extmapper simplemap for cells of type $reduce_bool.                                                                           
Using extmapper simplemap for cells of type $sdffe.                                                                                 
No more expansions possible.                                                                                                        
<suppressed ~83 debug messages>                                                                                                     
                                                                                                                                    
87. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
88. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
89. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
90. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 1 unused wires.                                                                                          
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
91. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
92. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
93. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
94. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
95. Executing ABC pass (technology mapping using ABC).                                                                              
                                                                                                                                    
95.1. Extracting gate netlist of module `\heichips25_pudding' to `<abc-temp-dir>/input.blif'..                                      
Extracted 514 gates and 775 wires to a netlist network with 261 inputs and 514 outputs.                                             
                                                                                                                                    
95.1.1. Executing ABC.                                                                                                              
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1                                               
ABC: ABC command line: "source <abc-temp-dir>/abc.script".                                                                          
ABC:                                                                                                                                
ABC: + read_blif <abc-temp-dir>/input.blif                                                                                          
ABC: + read_library <abc-temp-dir>/stdcells.genlib                                                                                  
ABC: + strash                                                                                                                       
ABC: + dretime                                                                                                                      
ABC: + map                                                                                                                          
ABC: + write_blif <abc-temp-dir>/output.blif                                                                                        
                                                                                                                                    
95.1.2. Re-integrating ABC results.                                                                                                 
ABC RESULTS:               MUX cells:      256                                                                                      
ABC RESULTS:               NOT cells:      258                                                                                      
ABC RESULTS:                OR cells:        1                                                                                      
ABC RESULTS:        internal signals:        0                                                                                      
ABC RESULTS:           input signals:      261                                                                                      
ABC RESULTS:          output signals:      514                                                                                      
Removing temp directory.                                                                                                            
                                                                                                                                    
96. Executing OPT pass (performing simple optimizations).                                                                           
                                                                                                                                    
96.1. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~128 debug messages>                                                                                                    
                                                                                                                                    
96.2. Executing OPT_MERGE pass (detect identical cells).                                                                            
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
96.3. Executing OPT_DFF pass (perform DFF optimizations).                                                                           
                                                                                                                                    
96.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 1 unused cells and 268 unused wires.                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
96.5. Finished fast OPT passes.                                                                                                     
                                                                                                                                    
97. Executing HIERARCHY pass (managing design hierarchy).                                                                           
                                                                                                                                    
97.1. Analyzing design hierarchy..                                                                                                  
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
97.2. Analyzing design hierarchy..                                                                                                  
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
                                                                                                                                    
98. Executing CHECK pass (checking for obvious problems).                                                                           
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
                                                                                                                                    
99. Printing statistics.                                                                                                            
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
Number of wires:                528                                                                                                 
Number of wire bits:            817                                                                                                 
Number of public wires:          14                                                                                                 
Number of public wire bits:     303                                                                                                 
Number of ports:                  8                                                                                                 
Number of port bits:             43                                                                                                 
Number of memories:               0                                                                                                 
Number of memory bits:            0                                                                                                 
Number of processes:              0                                                                                                 
Number of cells:                772                                                                                                 
$_MUX_                        256                                                                                                   
$_NOT_                        257                                                                                                   
$_OR_                           1                                                                                                   
$_SDFFE_PN0P_                 256                                                                                                   
dac2u128out4in                  2                                                                                                   
                                                                                                                                    
100. Generating Graphviz representation of design.                                                                                  
Writing dot description to                                                                                                          
`/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/06-yosys-synthesis/primitive_techmap.dot'.                         
Dumping module heichips25_pudding to page 1.                                                                                        
                                                                                                                                    
101. Executing OPT pass (performing simple optimizations).                                                                          
                                                                                                                                    
101.1. Executing OPT_EXPR pass (perform const folding).                                                                             
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
101.2. Executing OPT_MERGE pass (detect identical cells).                                                                           
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
101.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                              
Running muxtree optimizer on module \heichips25_pudding..                                                                           
Creating internal representation of mux trees.                                                                                      
No muxes found in this module.                                                                                                      
Removed 0 multiplexer ports.                                                                                                        
                                                                                                                                    
101.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                          
Optimizing cells in module \heichips25_pudding.                                                                                     
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
101.5. Executing OPT_MERGE pass (detect identical cells).                                                                           
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
101.6. Executing OPT_DFF pass (perform DFF optimizations).                                                                          
                                                                                                                                    
101.7. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                    
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
101.8. Executing OPT_EXPR pass (perform const folding).                                                                             
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
101.9. Finished OPT passes. (There is nothing left to do.)                                                                          
                                                                                                                                    
102. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                      
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 4 unused wires.                                                                                          
<suppressed ~4 debug messages>                                                                                                      
{                                                                                                                                   
"creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",                              
"invocation": "stat -json -liberty                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/tmp/e91c19d958f144508fa5b38467bf78bc.lib ",                         
"modules": {                                                                                                                        
"\\heichips25_pudding": {                                                                                                           
"num_wires":         524,                                                                                                           
"num_wire_bits":     813,                                                                                                           
"num_pub_wires":     10,                                                                                                            
"num_pub_wire_bits": 299,                                                                                                           
"num_ports":         8,                                                                                                             
"num_port_bits":     43,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         772,                                                                                                           
"num_cells_by_type": {                                                                                                              
"$_MUX_": 256,                                                                                                                      
"$_NOT_": 257,                                                                                                                      
"$_OR_": 1,                                                                                                                         
"$_SDFFE_PN0P_": 256,                                                                                                               
"dac2u128out4in": 2                                                                                                                 
}                                                                                                                                   
}                                                                                                                                   
},                                                                                                                                  
"design": {                                                                                                                         
"num_wires":         524,                                                                                                           
"num_wire_bits":     813,                                                                                                           
"num_pub_wires":     10,                                                                                                            
"num_pub_wire_bits": 299,                                                                                                           
"num_ports":         8,                                                                                                             
"num_port_bits":     43,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         772,                                                                                                           
"num_cells_by_type": {                                                                                                              
"$_MUX_": 256,                                                                                                                      
"$_NOT_": 257,                                                                                                                      
"$_OR_": 1,                                                                                                                         
"$_SDFFE_PN0P_": 256,                                                                                                               
"dac2u128out4in": 2                                                                                                                 
}                                                                                                                                   
}                                                                                                                                   
}                                                                                                                                   
                                                                                                                                    
103. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
Number of wires:                524                                                                                                 
Number of wire bits:            813                                                                                                 
Number of public wires:          10                                                                                                 
Number of public wire bits:     299                                                                                                 
Number of ports:                  8                                                                                                 
Number of port bits:             43                                                                                                 
Number of memories:               0                                                                                                 
Number of memory bits:            0                                                                                                 
Number of processes:              0                                                                                                 
Number of cells:                772                                                                                                 
$_MUX_                        256                                                                                                   
$_NOT_                        257                                                                                                   
$_OR_                           1                                                                                                   
$_SDFFE_PN0P_                 256                                                                                                   
dac2u128out4in                  2                                                                                                   
                                                                                                                                    
Area for cell type $_NOT_ is unknown!                                                                                               
Area for cell type $_OR_ is unknown!                                                                                                
Area for cell type $_MUX_ is unknown!                                                                                               
Area for cell type $_SDFFE_PN0P_ is unknown!                                                                                        
Area for cell type \dac2u128out4in is unknown!                                                                                      
                                                                                                                                    
[INFO] Applying tri-state buffer mapping from                                                                                       
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
tribuff_map.v'…                                                                                                                     
                                                                                                                                    
104. Executing TECHMAP pass (map to technology primitives).                                                                         
                                                                                                                                    
104.1. Executing Verilog-2005 frontend:                                                                                             
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/t
ribuff_map.v                                                                                                                        
Parsing Verilog input from                                                                                                          
`/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
tribuff_map.v' to AST representation.                                                                                               
Generating RTLIL representation for module `\$_TBUF_'.                                                                              
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
104.2. Continuing TECHMAP pass.                                                                                                     
No more expansions possible.                                                                                                        
<suppressed ~3 debug messages>                                                                                                      
                                                                                                                                    
105. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                                                
[INFO] Applying latch mapping from                                                                                                  
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
latch_map.v'…                                                                                                                       
                                                                                                                                    
106. Executing TECHMAP pass (map to technology primitives).                                                                         
                                                                                                                                    
106.1. Executing Verilog-2005 frontend:                                                                                             
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/l
atch_map.v                                                                                                                          
Parsing Verilog input from                                                                                                          
`/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
latch_map.v' to AST representation.                                                                                                 
Generating RTLIL representation for module `\$_DLATCH_P_'.                                                                          
Generating RTLIL representation for module `\$_DLATCH_PN0_'.                                                                        
Generating RTLIL representation for module `\$_DLATCH_N_'.                                                                          
Generating RTLIL representation for module `\$_DLATCH_NN0_'.                                                                        
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
106.2. Continuing TECHMAP pass.                                                                                                     
No more expansions possible.                                                                                                        
<suppressed ~6 debug messages>                                                                                                      
                                                                                                                                    
107. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                                                
                                                                                                                                    
108. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).                                            
cell sg13g2_dfrbpq_1 (noninv, pins=4, area=48.99) is a direct match for cell type $_DFF_PN0_.                                       
final dff cell mappings:                                                                                                            
unmapped dff cell: $_DFF_N_                                                                                                         
unmapped dff cell: $_DFF_P_                                                                                                         
unmapped dff cell: $_DFF_NN0_                                                                                                       
unmapped dff cell: $_DFF_NN1_                                                                                                       
unmapped dff cell: $_DFF_NP0_                                                                                                       
unmapped dff cell: $_DFF_NP1_                                                                                                       
\sg13g2_dfrbpq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));                                                                
unmapped dff cell: $_DFF_PN1_                                                                                                       
unmapped dff cell: $_DFF_PP0_                                                                                                       
unmapped dff cell: $_DFF_PP1_                                                                                                       
unmapped dff cell: $_DFFE_NN_                                                                                                       
unmapped dff cell: $_DFFE_NP_                                                                                                       
unmapped dff cell: $_DFFE_PN_                                                                                                       
unmapped dff cell: $_DFFE_PP_                                                                                                       
unmapped dff cell: $_DFFSR_NNN_                                                                                                     
unmapped dff cell: $_DFFSR_NNP_                                                                                                     
unmapped dff cell: $_DFFSR_NPN_                                                                                                     
unmapped dff cell: $_DFFSR_NPP_                                                                                                     
unmapped dff cell: $_DFFSR_PNN_                                                                                                     
unmapped dff cell: $_DFFSR_PNP_                                                                                                     
unmapped dff cell: $_DFFSR_PPN_                                                                                                     
unmapped dff cell: $_DFFSR_PPP_                                                                                                     
                                                                                                                                    
108.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).                                                   
<suppressed ~4 debug messages>                                                                                                      
Mapping DFF cells in module `\heichips25_pudding':                                                                                  
mapped 256 $_DFF_PN0_ cells to \sg13g2_dfrbpq_1 cells.                                                                              
{                                                                                                                                   
"creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",                              
"invocation": "stat -json -liberty                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/tmp/e91c19d958f144508fa5b38467bf78bc.lib ",                         
"modules": {                                                                                                                        
"\\heichips25_pudding": {                                                                                                           
"num_wires":         1036,                                                                                                          
"num_wire_bits":     1325,                                                                                                          
"num_pub_wires":     10,                                                                                                            
"num_pub_wire_bits": 299,                                                                                                           
"num_ports":         8,                                                                                                             
"num_port_bits":     43,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         1284,                                                                                                          
"area":              12541.132800,                                                                                                  
"num_cells_by_type": {                                                                                                              
"$_MUX_": 768,                                                                                                                      
"$_NOT_": 257,                                                                                                                      
"$_OR_": 1,                                                                                                                         
"dac2u128out4in": 2,                                                                                                                
"sg13g2_dfrbpq_1": 256                                                                                                              
}                                                                                                                                   
}                                                                                                                                   
},                                                                                                                                  
"design": {                                                                                                                         
"num_wires":         1036,                                                                                                          
"num_wire_bits":     1325,                                                                                                          
"num_pub_wires":     10,                                                                                                            
"num_pub_wire_bits": 299,                                                                                                           
"num_ports":         8,                                                                                                             
"num_port_bits":     43,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         1284,                                                                                                          
"area":              12541.132800,                                                                                                  
"num_cells_by_type": {                                                                                                              
"$_MUX_": 768,                                                                                                                      
"$_NOT_": 257,                                                                                                                      
"$_OR_": 1,                                                                                                                         
"dac2u128out4in": 2,                                                                                                                
"sg13g2_dfrbpq_1": 256                                                                                                              
}                                                                                                                                   
}                                                                                                                                   
}                                                                                                                                   
                                                                                                                                    
109. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
Number of wires:               1036                                                                                                 
Number of wire bits:           1325                                                                                                 
Number of public wires:          10                                                                                                 
Number of public wire bits:     299                                                                                                 
Number of ports:                  8                                                                                                 
Number of port bits:             43                                                                                                 
Number of memories:               0                                                                                                 
Number of memory bits:            0                                                                                                 
Number of processes:              0                                                                                                 
Number of cells:               1284                                                                                                 
$_MUX_                        768                                                                                                   
$_NOT_                        257                                                                                                   
$_OR_                           1                                                                                                   
dac2u128out4in                  2                                                                                                   
sg13g2_dfrbpq_1               256                                                                                                   
                                                                                                                                    
Area for cell type $_NOT_ is unknown!                                                                                               
Area for cell type $_OR_ is unknown!                                                                                                
Area for cell type $_MUX_ is unknown!                                                                                               
Area for cell type \dac2u128out4in is unknown!                                                                                      
                                                                                                                                    
Chip area for module '\heichips25_pudding': 12541.132800                                                                            
of which used for sequential elements: 12541.132800 (100.00%)                                                                       
                                                                                                                                    
[INFO] Using generated ABC script '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/06-yosys-synthesis/AREA_0.abc'…  
                                                                                                                                    
110. Executing ABC pass (technology mapping using ABC).                                                                             
                                                                                                                                    
110.1. Extracting gate netlist of module `\heichips25_pudding' to `/tmp/yosys-abc-Oly50d/input.blif'..                              
Extracted 1026 gates and 1289 wires to a netlist network with 262 inputs and 513 outputs.                                           
                                                                                                                                    
110.1.1. Executing ABC.                                                                                                             
Running ABC command: "/nix/store/f2psm4dyix5p4r8c1wyz8m67psng0rjb-yosys-0.54/bin/yosys-abc" -s -f /tmp/yosys-abc-Oly50d/abc.script  
2>&1                                                                                                                                
ABC: ABC command line: "source /tmp/yosys-abc-Oly50d/abc.script".                                                                   
ABC:                                                                                                                                
ABC: + read_blif /tmp/yosys-abc-Oly50d/input.blif                                                                                   
ABC: + read_lib -w /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/tmp/e91c19d958f144508fa5b38467bf78bc.lib         
ABC: Parsing finished successfully.  Parsing time =     0.02 sec                                                                    
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.                                             
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.                                               
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".                                                              
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_1".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".                                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".                                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".                                                              
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".                                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".                                                              
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".                                                             
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_1".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_1".                                                            
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_2".                                                            
ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from                                                                                    
"/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/tmp/e91c19d958f144508fa5b38467bf78bc.lib" has 54 cells (18 skipped:
12 seq; 6 tri-state; 0 no func; 7 dont_use).  Time =     0.03 sec                                                                   
ABC: Memory =    2.63 MB. Time =     0.03 sec                                                                                       
ABC: + read_constr -v /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/06-yosys-synthesis/synthesis.abc.sdc          
ABC: Setting driving cell to be "sg13g2_buf_4/X".                                                                                   
ABC: Setting output load to be 6.000000.                                                                                            
ABC: + source /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/06-yosys-synthesis/AREA_0.abc                         
ABC: Error: The network is combinational.                                                                                           
ABC: Cannot find the default PI driving cell (sg13g2_buf_4/X) in the library.                                                       
ABC: WireLoad = "none"  Gates =   1028 ( 25.2 %)   Cap =  8.6 ff (  0.0 %)   Area =     9313.32 (100.0 %)   Delay =  5204.48 ps  (  
25.0 %)                                                                                                                             
ABC: Path  0 --       2 : 0  130 pi              A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout = 428.3 ff     
Cmax =   0.0 ff  G =    0                                                                                                           
ABC: Path  1 --    1037 : 2  256 sg13g2_nor2_1   A =   7.26  Df =4444.9-2804.1 ps  S =6183.0 ps  Cin =  3.0 ff  Cout = 767.9 ff     
Cmax = 300.0 ff  G =25260                                                                                                           
ABC: Path  2 --    1039 : 5    1 sg13g2_a221oi_1 A =  14.52  Df =5204.5 -210.2 ps  S = 715.4 ps  Cin =  3.0 ff  Cout =   6.0 ff     
Cmax = 300.0 ff  G =  203                                                                                                           
ABC: Start-point = pi1 (\ui_in [2]).  End-point = po257 ($auto$rtlil.cc:3203:MuxGate$1404).                                         
ABC: netlist                       : i/o =  262/  513  lat =    0  nd =  1028  edge =   2693  area =9312.54  delay = 3.00  lev = 3  
ABC: + write_blif /tmp/yosys-abc-Oly50d/output.blif                                                                                 
                                                                                                                                    
110.1.2. Re-integrating ABC results.                                                                                                
ABC RESULTS:     sg13g2_a21o_1 cells:      128                                                                                      
ABC RESULTS:    sg13g2_a21oi_1 cells:      256                                                                                      
ABC RESULTS:   sg13g2_a221oi_1 cells:      128                                                                                      
ABC RESULTS:      sg13g2_inv_1 cells:      259                                                                                      
ABC RESULTS:    sg13g2_nand2_1 cells:      128                                                                                      
ABC RESULTS:     sg13g2_nor2_1 cells:        1                                                                                      
ABC RESULTS:    sg13g2_o21ai_1 cells:      128                                                                                      
ABC RESULTS:        internal signals:      514                                                                                      
ABC RESULTS:           input signals:      262                                                                                      
ABC RESULTS:          output signals:      513                                                                                      
Removing temp directory.                                                                                                            
                                                                                                                                    
111. Executing SETUNDEF pass (replace undef values with defined constants).                                                         
                                                                                                                                    
112. Executing HILOMAP pass (mapping to constant drivers).                                                                          
                                                                                                                                    
113. Executing SPLITNETS pass (splitting up multi-bit signals).                                                                     
                                                                                                                                    
114. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                      
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 1296 unused wires.                                                                                       
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
115. Executing INSBUF pass (insert buffer cells for connected wires).                                                               
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4006: \state[120] -> \uio_out [0]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4007: \state[121] -> \uio_out [1]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4008: \state[122] -> \uio_out [2]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4009: \state[123] -> \uio_out [3]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4010: \state[124] -> \uio_out [4]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4011: \state[125] -> \uio_out [5]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4012: \state[126] -> \uio_out [6]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4013: \state[127] -> \uio_out [7]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4014: \daisychain[120] -> \uo_out [0]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4015: \daisychain[121] -> \uo_out [1]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4016: \daisychain[122] -> \uo_out [2]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4017: \daisychain[123] -> \uo_out [3]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4018: \daisychain[124] -> \uo_out [4]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4019: \daisychain[125] -> \uo_out [5]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4020: \daisychain[126] -> \uo_out [6]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$4021: \daisychain[127] -> \uo_out [7]                                             
                                                                                                                                    
116. Executing CHECK pass (checking for obvious problems).                                                                          
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
{                                                                                                                                   
"creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",                              
"invocation": "stat -json -liberty                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/tmp/e91c19d958f144508fa5b38467bf78bc.lib ",                         
"modules": {                                                                                                                        
"\\heichips25_pudding": {                                                                                                           
"num_wires":         1560,                                                                                                          
"num_wire_bits":     1595,                                                                                                          
"num_pub_wires":     264,                                                                                                           
"num_pub_wire_bits": 299,                                                                                                           
"num_ports":         8,                                                                                                             
"num_port_bits":     43,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         1578,                                                                                                          
"area":              23973.667200,                                                                                                  
"num_cells_by_type": {                                                                                                              
"dac2u128out4in": 2,                                                                                                                
"sg13g2_a21o_1": 128,                                                                                                               
"sg13g2_a21oi_1": 256,                                                                                                              
"sg13g2_a221oi_1": 128,                                                                                                             
"sg13g2_buf_1": 16,                                                                                                                 
"sg13g2_dfrbpq_1": 256,                                                                                                             
"sg13g2_inv_1": 259,                                                                                                                
"sg13g2_nand2_1": 128,                                                                                                              
"sg13g2_nor2_1": 1,                                                                                                                 
"sg13g2_o21ai_1": 128,                                                                                                              
"sg13g2_tiehi": 264,                                                                                                                
"sg13g2_tielo": 12                                                                                                                  
}                                                                                                                                   
}                                                                                                                                   
},                                                                                                                                  
"design": {                                                                                                                         
"num_wires":         1560,                                                                                                          
"num_wire_bits":     1595,                                                                                                          
"num_pub_wires":     264,                                                                                                           
"num_pub_wire_bits": 299,                                                                                                           
"num_ports":         8,                                                                                                             
"num_port_bits":     43,                                                                                                            
"num_memories":      0,                                                                                                             
"num_memory_bits":   0,                                                                                                             
"num_processes":     0,                                                                                                             
"num_cells":         1578,                                                                                                          
"area":              23973.667200,                                                                                                  
"num_cells_by_type": {                                                                                                              
"dac2u128out4in": 2,                                                                                                                
"sg13g2_a21o_1": 128,                                                                                                               
"sg13g2_a21oi_1": 256,                                                                                                              
"sg13g2_a221oi_1": 128,                                                                                                             
"sg13g2_buf_1": 16,                                                                                                                 
"sg13g2_dfrbpq_1": 256,                                                                                                             
"sg13g2_inv_1": 259,                                                                                                                
"sg13g2_nand2_1": 128,                                                                                                              
"sg13g2_nor2_1": 1,                                                                                                                 
"sg13g2_o21ai_1": 128,                                                                                                              
"sg13g2_tiehi": 264,                                                                                                                
"sg13g2_tielo": 12                                                                                                                  
}                                                                                                                                   
}                                                                                                                                   
}                                                                                                                                   
                                                                                                                                    
117. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
Number of wires:               1560                                                                                                 
Number of wire bits:           1595                                                                                                 
Number of public wires:         264                                                                                                 
Number of public wire bits:     299                                                                                                 
Number of ports:                  8                                                                                                 
Number of port bits:             43                                                                                                 
Number of memories:               0                                                                                                 
Number of memory bits:            0                                                                                                 
Number of processes:              0                                                                                                 
Number of cells:               1578                                                                                                 
dac2u128out4in                  2                                                                                                   
sg13g2_a21o_1                 128                                                                                                   
sg13g2_a21oi_1                256                                                                                                   
sg13g2_a221oi_1               128                                                                                                   
sg13g2_buf_1                   16                                                                                                   
sg13g2_dfrbpq_1               256                                                                                                   
sg13g2_inv_1                  259                                                                                                   
sg13g2_nand2_1                128                                                                                                   
sg13g2_nor2_1                   1                                                                                                   
sg13g2_o21ai_1                128                                                                                                   
sg13g2_tiehi                  264                                                                                                   
sg13g2_tielo                   12                                                                                                   
                                                                                                                                    
Area for cell type \dac2u128out4in is unknown!                                                                                      
                                                                                                                                    
Chip area for module '\heichips25_pudding': 23973.667200                                                                            
of which used for sequential elements: 12541.132800 (52.31%)                                                                        
                                                                                                                                    
118. Executing Verilog backend.                                                                                                     
Dumping module `\heichips25_pudding'.                                                                                               
                                                                                                                                    
119. Executing JSON backend.                                                                                                        
[00:47:47] VERBOSE  Parsing synthesis checks…                                                                           pyosys.py:56
────────────────────────────────────────────────────── Unmapped Cells Checker ──────────────────────────────────────────────────────
[00:47:47] VERBOSE  Running 'Checker.YosysUnmappedCells' at                                                             step.py:1140
                    'runs/RUN_2025-09-01_00-47-43/07-checker-yosysunmappedcells'…                                                   
[00:47:47] INFO     Check for Unmapped Yosys instances clear.                                                         checker.py:132
──────────────────────────────────────────────────────── Yosys Synth Checks ────────────────────────────────────────────────────────
[00:47:47] VERBOSE  Running 'Checker.YosysSynthChecks' at 'runs/RUN_2025-09-01_00-47-43/08-checker-yosyssynthchecks'…   step.py:1140
[00:47:47] INFO     Check for Yosys check errors clear.                                                               checker.py:132
───────────────────────────────────────────────── Netlist Assign Statement Checker ─────────────────────────────────────────────────
[00:47:47] VERBOSE  Running 'Checker.NetlistAssignStatements' at                                                        step.py:1140
                    'runs/RUN_2025-09-01_00-47-43/09-checker-netlistassignstatements'…                                              
───────────────────────────────────────────────────────── Check SDC Files ──────────────────────────────────────────────────────────
[00:47:47] VERBOSE  Running 'OpenROAD.CheckSDCFiles' at 'runs/RUN_2025-09-01_00-47-43/10-openroad-checksdcfiles'…       step.py:1140
────────────────────────────────────────────────────── Check Macro Instances ───────────────────────────────────────────────────────
[00:47:47] VERBOSE  Running 'OpenROAD.CheckMacroInstances' at                                                           step.py:1140
                    'runs/RUN_2025-09-01_00-47-43/11-openroad-checkmacroinstances'…                                                 
[00:47:47] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:47:47] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:47:47] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/11-openroad-checkmacroinstances/openroad-checkmacroinstances.log'…                
+ define_corners nom_typ_1p20V_25C                                                                                                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading cell library for the 'nom_typ_1p20V_25C' corner at                                                                          
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading top-level netlist at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/06-yosys-synthesis/heichips25_pudding.nl.v'…                       
Linking design 'heichips25_pudding' from netlist…                                                                                   
Warning: /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/06-yosys-synthesis/heichips25_pudding.nl.v line 9777,      
module dac2u128out4in not found. Creating black box for dacH.                                                                       
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
───────────────────────────────────────────────── Static Timing Analysis (Pre-PnR) ─────────────────────────────────────────────────
[00:47:47] VERBOSE  Running 'OpenROAD.STAPrePNR' at 'runs/RUN_2025-09-01_00-47-43/12-openroad-staprepnr'…               step.py:1140
[00:47:47] WARNING  No libs found for macro dac2u128out4in at corner nom_fast_1p32V_m40C. The module will be          toolbox.py:283
                    black-boxed.                                                                                                    
[00:47:47] INFO     Starting STA for the nom_fast_1p32V_m40C timing corner…                                          openroad.py:710
[00:47:47] WARNING  No libs found for macro dac2u128out4in at corner nom_slow_1p08V_125C. The module will be          toolbox.py:283
                    black-boxed.                                                                                                    
[00:47:47] INFO     Starting STA for the nom_slow_1p08V_125C timing corner…                                          openroad.py:710
[00:47:47] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:47:47] INFO     Starting STA for the nom_typ_1p20V_25C timing corner…                                            openroad.py:710
[00:47:47] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/12-openroad-staprepnr/nom_fast_1p32V_m40C/sta.log'…                               
[00:47:47] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/12-openroad-staprepnr/nom_slow_1p08V_125C/sta.log'…                               
[00:47:47] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/12-openroad-staprepnr/nom_typ_1p20V_25C/sta.log'…                                 
[00:47:48] INFO     Finished STA for the nom_slow_1p08V_125C timing corner.                                          openroad.py:725
[00:47:48] INFO     Finished STA for the nom_fast_1p32V_m40C timing corner.                                          openroad.py:725
[00:47:48] INFO     Finished STA for the nom_typ_1p20V_25C timing corner.                                            openroad.py:725
┏━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┓
┃                      ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃
┃                      ┃ Hold   ┃ Reg to ┃        ┃ Hold   ┃ which  ┃ Setup  ┃ Reg to ┃        ┃ Setup  ┃ which  ┃ Max    ┃ Max    ┃
┃                      ┃ Worst  ┃ Reg    ┃ Hold   ┃ Vio    ┃ reg to ┃ Worst  ┃ Reg    ┃ Setup  ┃ Vio    ┃ reg to ┃ Cap    ┃ Slew   ┃
┃ Corner/Group         ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Viola… ┃ Viola… ┃
┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━┩
│ Overall              │ 0.1978 │ 0.1978 │ 0.0000 │ 0      │ 0      │ 8.8046 │ 8.8046 │ 0.0000 │ 0      │ 0      │ 3      │ 771    │
│ nom_fast_1p32V_m40C  │ 0.1978 │ 0.1978 │ 0.0000 │ 0      │ 0      │ 9.5521 │ 9.5521 │ 0.0000 │ 0      │ 0      │ 3      │ 257    │
│ nom_slow_1p08V_125C  │ 0.4673 │ 0.4673 │ 0.0000 │ 0      │ 0      │ 8.8046 │ 8.8046 │ 0.0000 │ 0      │ 0      │ 3      │ 771    │
│ nom_typ_1p20V_25C    │ 0.2933 │ 0.2933 │ 0.0000 │ 0      │ 0      │ 9.2776 │ 9.2776 │ 0.0000 │ 0      │ 0      │ 3      │ 771    │
└──────────────────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┘
───────────────────────────────────────────────────── Floorplan Initialization ─────────────────────────────────────────────────────
[00:47:48] VERBOSE  Running 'OpenROAD.Floorplan' at 'runs/RUN_2025-09-01_00-47-43/13-openroad-floorplan'…               step.py:1140
[00:47:48] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:47:48] VERBOSE  Logging subprocess to 'runs/RUN_2025-09-01_00-47-43/13-openroad-floorplan/openroad-floorplan.log'…  step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading technology LEF file at                                                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
tech.lef'…                                                                                                                          
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
Reading cell LEF file at                                                                                                            
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
stdcell.lef'…                                                                                                                       
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
Reading macro LEF file at '/home/cmaier/EDA/PUDDING/gds/dac2u128out4in.lef'…                                                        
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cmaier/EDA/PUDDING/gds/dac2u128out4in.lef at line 2.             
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/gds/dac2u128out4in.lef, created 1 library cells                                  
Reading top-level netlist at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/06-yosys-synthesis/heichips25_pudding.nl.v'…                       
Linking design 'heichips25_pudding' from netlist…                                                                                   
[00:47:49] WARNING  [ORD-2011] LEF master dac2u128out4in has no liberty cell.                                        openroad.py:287
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
Using site height: 3.78 and site width: 0.48…                                                                                       
[INFO] Using absolute sizing for the floorplan.                                                                                     
+ initialize_floorplan -site CoreSite -die_area 0 0 500 200 -core_area 2.88 3.78 497.12 196.22                                      
[INFO IFP-0001] Added 50 rows of 1029 site CoreSite.                                                                                
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tielo/L_LO.                                                                        
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tiehi/L_HI.                                                                        
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan                                                                         
[INFO] Floorplanned on a die area of 0.0 0.0 500.0 200.0 (µm).                                                                      
[INFO] Floorplanned on a core area of 2.88 3.78 496.8 192.78 (µm).                                                                  
Writing metric design__die__bbox: 0.0 0.0 500.0 200.0                                                                               
Writing metric design__core__bbox: 2.88 3.78 496.8 192.78                                                                           
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7008.44                                                                              
Buffer                                   16     116.12                                                                              
Inverter                                259    1409.79                                                                              
Sequential cell                         256   12541.13                                                                              
Multi-Input combinational cell         1045    9906.62                                                                              
Total                                  1578   30982.11                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/13-openroad-floorplan/heichips25_pudding.odb'…                     
Writing netlist to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/13-openroad-floorplan/heichips25_pudding.nl.v'… 
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/13-openroad-floorplan/heichips25_pudding.pnl.v'…                   
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/13-openroad-floorplan/heichips25_pudding.def'…   
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/13-openroad-floorplan/heichips25_pudding.sdc'…                     
────────────────────────────────────────────────────────── Dump RC Values ──────────────────────────────────────────────────────────
[00:47:49] VERBOSE  Running 'OpenROAD.DumpRCValues' at 'runs/RUN_2025-09-01_00-47-43/14-openroad-dumprcvalues'…         step.py:1140
[00:47:49] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:47:49] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/14-openroad-dumprcvalues/openroad-dumprcvalues.log'…                              
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading technology LEF file at                                                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
tech.lef'…                                                                                                                          
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
Reading cell LEF file at                                                                                                            
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
stdcell.lef'…                                                                                                                       
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
Reading macro LEF file at '/home/cmaier/EDA/PUDDING/gds/dac2u128out4in.lef'…                                                        
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cmaier/EDA/PUDDING/gds/dac2u128out4in.lef at line 2.             
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/gds/dac2u128out4in.lef, created 1 library cells                                  
[INFO ODB-0127] Reading DEF file:                                                                                                   
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/13-openroad-floorplan/heichips25_pudding.def                        
[INFO ODB-0128] Design: heichips25_pudding                                                                                          
[INFO ODB-0130]     Created 43 pins.                                                                                                
[INFO ODB-0131]     Created 1578 components and 8737 component-terminals.                                                           
[INFO ODB-0132]     Created 2 special nets and 3156 connections.                                                                    
[INFO ODB-0133]     Created 1595 nets and 5581 connections.                                                                         
[INFO ODB-0134] Finished DEF file:                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/13-openroad-floorplan/heichips25_pudding.def                        
──────────────────────────────────── Check Antenna Properties of Macros Pins in Their LEF Views ────────────────────────────────────
[00:47:49] VERBOSE  Running 'Odb.CheckMacroAntennaProperties' at                                                        step.py:1140
                    'runs/RUN_2025-09-01_00-47-43/15-odb-checkmacroantennaproperties'…                                              
[00:47:49] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/15-odb-checkmacroantennaproperties/odb-checkmacroantennaproperties.lo             
                    g'…                                                                                                             
[00:47:50] WARNING  Cell 'dac2u128out4in' has (264) input pin(s) without antenna gate information. They might not be       odb.py:67
                    connected to a gate.                                                                                            
────────────────────────────────────────────────────── Set Power Connections ───────────────────────────────────────────────────────
[00:47:50] VERBOSE  Running 'Odb.SetPowerConnections' at 'runs/RUN_2025-09-01_00-47-43/16-odb-setpowerconnections'…     step.py:1140
[00:47:50] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/16-odb-setpowerconnections/odb-setpowerconnections.log'…                          
────────────────────────────────────────────────────── Manual Macro Placement ──────────────────────────────────────────────────────
[00:47:51] VERBOSE  Running 'Odb.ManualMacroPlacement' at 'runs/RUN_2025-09-01_00-47-43/17-odb-manualmacroplacement'…   step.py:1140
[00:47:51] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/17-odb-manualmacroplacement/odb-manualmacroplacement.log'…                        
Placing the following macros:                                                                                                       
{'dacL': ['dacL', 360000, 37000, 'N'], 'dacH': ['dacH', 360000, 130000, 'N']}                                                       
Design name: heichips25_pudding                                                                                                     
Placing dacH                                                                                                                        
Placing dacL                                                                                                                        
Successfully placed 2 instances.                                                                                                    
───────────────────────────────────────────────────────────── Cut Rows ─────────────────────────────────────────────────────────────
[00:47:52] VERBOSE  Running 'OpenROAD.CutRows' at 'runs/RUN_2025-09-01_00-47-43/18-openroad-cutrows'…                   step.py:1140
[00:47:52] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:47:52] VERBOSE  Logging subprocess to 'runs/RUN_2025-09-01_00-47-43/18-openroad-cutrows/openroad-cutrows.log'…      step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/17-odb-manualmacroplacement/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ cut_rows -halo_width_x 10 -halo_width_y 10                                                                                        
[INFO ODB-0303] The initial 50 rows (51450 sites) were cut with 2 shapes for a total of 50 rows (43494 sites).                      
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7008.44                                                                              
Buffer                                   16     116.12                                                                              
Inverter                                259    1409.79                                                                              
Sequential cell                         256   12541.13                                                                              
Multi-Input combinational cell         1045    9906.62                                                                              
Total                                  1578   30982.11                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/18-openroad-cutrows/heichips25_pudding.odb'…                       
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/18-openroad-cutrows/heichips25_pudding.def'…     
─────────────────────────────────────────────────────── Tap/Decap Insertion ────────────────────────────────────────────────────────
[00:47:52] VERBOSE  Running 'OpenROAD.TapEndcapInsertion' at                                                            step.py:1140
                    'runs/RUN_2025-09-01_00-47-43/19-openroad-tapendcapinsertion'…                                                  
[00:47:52] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:47:52] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/19-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log'…                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/18-openroad-cutrows/heichips25_pudding.odb'…                       
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ tapcell -halo_width_x 10 -halo_width_y 10 -distance 0                                                                             
[INFO ODB-0303] The initial 50 rows (43494 sites) were cut with 2 shapes for a total of 50 rows (43494 sites).                      
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7008.44                                                                              
Buffer                                   16     116.12                                                                              
Inverter                                259    1409.79                                                                              
Sequential cell                         256   12541.13                                                                              
Multi-Input combinational cell         1045    9906.62                                                                              
Total                                  1578   30982.11                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/19-openroad-tapendcapinsertion/heichips25_pudding.odb'…            
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/19-openroad-tapendcapinsertion/heichips25_pudding.nl.v'…           
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/19-openroad-tapendcapinsertion/heichips25_pudding.pnl.v'…          
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/19-openroad-tapendcapinsertion/heichips25_pudding.def'…            
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/19-openroad-tapendcapinsertion/heichips25_pudding.sdc'…            
─────────────────────────────────────────────────────── Add PDN obstructions ───────────────────────────────────────────────────────
[00:47:53] VERBOSE  Running 'Odb.AddPDNObstructions' at 'runs/RUN_2025-09-01_00-47-43/20-odb-addpdnobstructions'…       step.py:1140
[00:47:53] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…                                 odb.py:559
────────────────────────────────────────────── Power Distribution Network Generation ───────────────────────────────────────────────
[00:47:53] VERBOSE  Running 'OpenROAD.GeneratePDN' at 'runs/RUN_2025-09-01_00-47-43/21-openroad-generatepdn'…           step.py:1140
[00:47:53] INFO     'PDN_CFG' not explicitly set, setting it to                                                     openroad.py:1350
                    /nix/store/3x0iz65q90laa2wjrvxaqx13fnzp1abs-python3-3.12.10-env/lib/python3.12/site-packages/li                 
                    brelane/scripts/openroad/common/pdn_cfg.tcl…                                                                    
[00:47:53] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:47:53] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/21-openroad-generatepdn/openroad-generatepdn.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/19-openroad-tapendcapinsertion/heichips25_pudding.odb'…            
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
+ pdngen                                                                                                                            
[INFO PDN-0001] Inserting grid: stdcell_grid                                                                                        
[INFO PDN-0001] Inserting grid: macro - dacH                                                                                        
[INFO PDN-0001] Inserting grid: macro - dacL                                                                                        
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7008.44                                                                              
Buffer                                   16     116.12                                                                              
Inverter                                259    1409.79                                                                              
Sequential cell                         256   12541.13                                                                              
Multi-Input combinational cell         1045    9906.62                                                                              
Total                                  1578   30982.11                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/21-openroad-generatepdn/heichips25_pudding.odb'…                   
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/21-openroad-generatepdn/heichips25_pudding.nl.v'…                  
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/21-openroad-generatepdn/heichips25_pudding.pnl.v'…                 
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/21-openroad-generatepdn/heichips25_pudding.def'… 
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/21-openroad-generatepdn/heichips25_pudding.sdc'…                   
[00:47:53] WARNING  [PSM-0038] Unconnected node on net VPWR at location (390.000um, 50.095um), layer: Metal5.        openroad.py:287
[00:47:54] WARNING  [PSM-0038] Unconnected node on net VPWR at location (390.000um, 143.095um), layer: Metal5.       openroad.py:287
[00:47:54] WARNING  [PSM-0039] Unconnected instance dacL/VDD at location (390.000um, 50.095um).                      openroad.py:287
[00:47:54] WARNING  [PSM-0039] Unconnected instance dacH/VDD at location (390.000um, 143.095um).                     openroad.py:287
[00:47:54] ERROR    [PSM-0069] Check connectivity failed on VPWR.                                                    openroad.py:285
[00:47:54] WARNING  Grid check for VPWR failed: PSM-0069                                                             openroad.py:287
[00:47:54] WARNING  [PSM-0038] Unconnected node on net VGND at location (463.800um, 50.095um), layer: Metal5.        openroad.py:287
[00:47:54] WARNING  [PSM-0038] Unconnected node on net VGND at location (463.800um, 143.095um), layer: Metal5.       openroad.py:287
[00:47:54] WARNING  [PSM-0039] Unconnected instance dacL/VSS at location (463.800um, 50.095um).                      openroad.py:287
[00:47:54] WARNING  [PSM-0039] Unconnected instance dacH/VSS at location (463.800um, 143.095um).                     openroad.py:287
[00:47:54] ERROR    [PSM-0069] Check connectivity failed on VGND.                                                    openroad.py:285
[00:47:54] WARNING  Grid check for VGND failed: PSM-0069                                                             openroad.py:287
───────────────────────────────────────────────────── Remove PDN obstructions ──────────────────────────────────────────────────────
[00:47:54] VERBOSE  Running 'Odb.RemovePDNObstructions' at 'runs/RUN_2025-09-01_00-47-43/22-odb-removepdnobstructions'… step.py:1140
[00:47:54] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemovePDNObstructions'…                              odb.py:559
───────────────────────────────────────────────────────── Add Obstructions ─────────────────────────────────────────────────────────
[00:47:54] VERBOSE  Running 'Odb.AddRoutingObstructions' at                                                             step.py:1140
                    'runs/RUN_2025-09-01_00-47-43/23-odb-addroutingobstructions'…                                                   
[00:47:54] INFO     'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddRoutingObstructions'…                         odb.py:559
───────────────────────────────────────────────────── Global Placement Skip IO ─────────────────────────────────────────────────────
[00:47:54] VERBOSE  Running 'OpenROAD.GlobalPlacementSkipIO' at                                                         step.py:1140
                    'runs/RUN_2025-09-01_00-47-43/24-openroad-globalplacementskipio'…                                               
[00:47:54] INFO     I/O pins were loaded from /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def. openroad.py:1525
                    Returning state unaltered…                                                                                      
────────────────────────────────────────────────────────── I/O Placement ───────────────────────────────────────────────────────────
[00:47:54] VERBOSE  Running 'OpenROAD.IOPlacement' at 'runs/RUN_2025-09-01_00-47-43/25-openroad-ioplacement'…           step.py:1140
[00:47:54] INFO     I/O pins were loaded from /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def. openroad.py:1227
                    Skipping OpenROAD.IOPlacement…                                                                                  
───────────────────────────────────────────────── Custom I/O Pin Placement Script ──────────────────────────────────────────────────
[00:47:54] VERBOSE  Running 'Odb.CustomIOPlacement' at 'runs/RUN_2025-09-01_00-47-43/26-odb-customioplacement'…         step.py:1140
[00:47:54] INFO     No custom I/O placement file configured, skipping 'Odb.CustomIOPlacement'…                            odb.py:669
──────────────────────────────────────────────────────── Apply DEF Template ────────────────────────────────────────────────────────
[00:47:54] VERBOSE  Running 'Odb.ApplyDEFTemplate' at 'runs/RUN_2025-09-01_00-47-43/27-odb-applydeftemplate'…           step.py:1140
[00:47:54] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/27-odb-applydeftemplate/odb-applydeftemplate.log'…                                
[00:47:54] WARNING  Bterm VPWR is declared as a 'POWER' pin. It will be ignored.                                           odb.py:67
[00:47:54] WARNING  Bterm VGND is declared as a 'GROUND' pin. It will be ignored.                                          odb.py:67
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
[INFO ODB-0127] Reading DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def                              
[INFO ODB-0128] Design: heichips25_template                                                                                         
[INFO ODB-0130]     Created 43 pins.                                                                                                
[INFO ODB-0132]     Created 2 special nets and 0 connections.                                                                       
[INFO ODB-0133]     Created 43 nets and 0 connections.                                                                              
[INFO ODB-0134] Finished DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def                             
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
[INFO ODB-0127] Reading DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def                              
[INFO ODB-0128] Design: heichips25_template                                                                                         
[INFO ODB-0130]     Created 43 pins.                                                                                                
[INFO ODB-0132]     Created 2 special nets and 0 connections.                                                                       
[INFO ODB-0133]     Created 43 nets and 0 connections.                                                                              
[INFO ODB-0134] Finished DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small.def                             
Using manufacturing grid: 5 Using dbu per mircons: 1000                                                                             
Found 43 block terminals in existing database...                                                                                    
Found 43 template_bterms…                                                                                                           
Wrote pin clk at layer Metal3 at (0, 183340, 400, 183740, 'PLACED')...                                                              
Wrote pin ena at layer Metal3 at (0, 179140, 400, 179540, 'PLACED')...                                                              
Wrote pin rst_n at layer Metal3 at (0, 187540, 400, 187940, 'PLACED')...                                                            
Wrote pin ui_in[0] at layer Metal3 at (0, 111940, 400, 112340, 'PLACED')...                                                         
Wrote pin ui_in[1] at layer Metal3 at (0, 116140, 400, 116540, 'PLACED')...                                                         
Wrote pin ui_in[2] at layer Metal3 at (0, 120340, 400, 120740, 'PLACED')...                                                         
Wrote pin ui_in[3] at layer Metal3 at (0, 124540, 400, 124940, 'PLACED')...                                                         
Wrote pin ui_in[4] at layer Metal3 at (0, 128740, 400, 129140, 'PLACED')...                                                         
Wrote pin ui_in[5] at layer Metal3 at (0, 132940, 400, 133340, 'PLACED')...                                                         
Wrote pin ui_in[6] at layer Metal3 at (0, 137140, 400, 137540, 'PLACED')...                                                         
Wrote pin ui_in[7] at layer Metal3 at (0, 141340, 400, 141740, 'PLACED')...                                                         
Wrote pin uio_in[0] at layer Metal3 at (0, 145540, 400, 145940, 'PLACED')...                                                        
Wrote pin uio_in[1] at layer Metal3 at (0, 149740, 400, 150140, 'PLACED')...                                                        
Wrote pin uio_in[2] at layer Metal3 at (0, 153940, 400, 154340, 'PLACED')...                                                        
Wrote pin uio_in[3] at layer Metal3 at (0, 158140, 400, 158540, 'PLACED')...                                                        
Wrote pin uio_in[4] at layer Metal3 at (0, 162340, 400, 162740, 'PLACED')...                                                        
Wrote pin uio_in[5] at layer Metal3 at (0, 166540, 400, 166940, 'PLACED')...                                                        
Wrote pin uio_in[6] at layer Metal3 at (0, 170740, 400, 171140, 'PLACED')...                                                        
Wrote pin uio_in[7] at layer Metal3 at (0, 174940, 400, 175340, 'PLACED')...                                                        
Wrote pin uio_oe[0] at layer Metal3 at (0, 78340, 400, 78740, 'PLACED')...                                                          
Wrote pin uio_oe[1] at layer Metal3 at (0, 82540, 400, 82940, 'PLACED')...                                                          
Wrote pin uio_oe[2] at layer Metal3 at (0, 86740, 400, 87140, 'PLACED')...                                                          
Wrote pin uio_oe[3] at layer Metal3 at (0, 90940, 400, 91340, 'PLACED')...                                                          
Wrote pin uio_oe[4] at layer Metal3 at (0, 95140, 400, 95540, 'PLACED')...                                                          
Wrote pin uio_oe[5] at layer Metal3 at (0, 99340, 400, 99740, 'PLACED')...                                                          
Wrote pin uio_oe[6] at layer Metal3 at (0, 103540, 400, 103940, 'PLACED')...                                                        
Wrote pin uio_oe[7] at layer Metal3 at (0, 107740, 400, 108140, 'PLACED')...                                                        
Wrote pin uio_out[0] at layer Metal3 at (0, 44740, 400, 45140, 'PLACED')...                                                         
Wrote pin uio_out[1] at layer Metal3 at (0, 48940, 400, 49340, 'PLACED')...                                                         
Wrote pin uio_out[2] at layer Metal3 at (0, 53140, 400, 53540, 'PLACED')...                                                         
Wrote pin uio_out[3] at layer Metal3 at (0, 57340, 400, 57740, 'PLACED')...                                                         
Wrote pin uio_out[4] at layer Metal3 at (0, 61540, 400, 61940, 'PLACED')...                                                         
Wrote pin uio_out[5] at layer Metal3 at (0, 65740, 400, 66140, 'PLACED')...                                                         
Wrote pin uio_out[6] at layer Metal3 at (0, 69940, 400, 70340, 'PLACED')...                                                         
Wrote pin uio_out[7] at layer Metal3 at (0, 74140, 400, 74540, 'PLACED')...                                                         
Wrote pin uo_out[0] at layer Metal3 at (0, 11140, 400, 11540, 'PLACED')...                                                          
Wrote pin uo_out[1] at layer Metal3 at (0, 15340, 400, 15740, 'PLACED')...                                                          
Wrote pin uo_out[2] at layer Metal3 at (0, 19540, 400, 19940, 'PLACED')...                                                          
Wrote pin uo_out[3] at layer Metal3 at (0, 23740, 400, 24140, 'PLACED')...                                                          
Wrote pin uo_out[4] at layer Metal3 at (0, 27940, 400, 28340, 'PLACED')...                                                          
Wrote pin uo_out[5] at layer Metal3 at (0, 32140, 400, 32540, 'PLACED')...                                                          
Wrote pin uo_out[6] at layer Metal3 at (0, 36340, 400, 36740, 'PLACED')...                                                          
Wrote pin uo_out[7] at layer Metal3 at (0, 40540, 400, 40940, 'PLACED')...                                                          
───────────────────────────────────────────────────────── Global Placement ─────────────────────────────────────────────────────────
[00:47:55] VERBOSE  Running 'OpenROAD.GlobalPlacement' at 'runs/RUN_2025-09-01_00-47-43/28-openroad-globalplacement'…   step.py:1140
[00:47:55] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:47:55] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/28-openroad-globalplacement/openroad-globalplacement.log'…                        
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/27-odb-applydeftemplate/heichips25_pudding.odb'…                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2.                                           
[INFO] Setting signal max routing layer to: TopMetal1 and clock max routing layer to TopMetal1.                                     
+ global_placement -density 0.8 -timing_driven -routability_driven -pad_right 0 -pad_left 0 -init_wirelength_coef 0.25              
[INFO GPL-0002] DBU: 1000                                                                                                           
[INFO GPL-0003] SiteSize: (  0.480  3.780 ) um                                                                                      
[INFO GPL-0004] CoreBBox: (  2.880  3.780 ) ( 496.800 192.780 ) um                                                                  
[INFO GPL-0006] Number of instances:              1620                                                                              
[INFO GPL-0007] Movable instances:                1576                                                                              
[INFO GPL-0008] Fixed instances:                     2                                                                              
[INFO GPL-0009] Dummy instances:                    42                                                                              
[INFO GPL-0010] Number of nets:                   1595                                                                              
[INFO GPL-0011] Number of pins:                   5624                                                                              
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 500.000 200.000 ) um                                                                 
[INFO GPL-0013] Core BBox: (  2.880  3.780 ) ( 496.800 192.780 ) um                                                                 
[INFO GPL-0016] Core area:                   93350.880 um^2                                                                         
[INFO GPL-0017] Fixed instances area:        14435.366 um^2                                                                         
[INFO GPL-0018] Movable instances area:      23973.667 um^2                                                                         
[INFO GPL-0019] Utilization:                    30.379 %                                                                            
[INFO GPL-0020] Standard cells area:         23973.667 um^2                                                                         
[INFO GPL-0021] Large instances area:            0.000 um^2                                                                         
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00004113 HPWL: 332162630                                                     
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000068 HPWL: 125283133                                                     
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000133 HPWL: 122441688                                                     
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000085 HPWL: 119529355                                                     
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000012 HPWL: 118186750                                                     
[INFO GPL-0023] Placement target density:       0.8000                                                                              
[INFO GPL-0024] Movable insts average area:     15.212 um^2                                                                         
[INFO GPL-0025] Ideal bin area:                 19.015 um^2                                                                         
[INFO GPL-0026] Ideal bin count:                  4909                                                                              
[INFO GPL-0027] Total bin area:              93350.880 um^2                                                                         
[INFO GPL-0028] Bin count (X, Y):          64 ,     32                                                                              
[INFO GPL-0029] Bin size (W * H):       7.718 *  5.906 um                                                                           
[INFO GPL-0030] Number of bins:                   2048                                                                              
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength                                                                                     
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
1 |   0.8994 |  3.656648e+07 |   +0.00% |  7.50e-15 |                                                                               
[INFO GPL-0100] Timing-driven iteration 1/5, virtual: true.                                                                         
[INFO GPL-0101]    Iter: 8, overflow: 0.785, keep resizer changes at: 0.3, HPWL: 37823202                                           
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
0 |     +0.0% |       0 |       0 |             0 |      1595                                                                       
final |     +6.2% |     245 |     140 |             3 |         0                                                                   
---------------------------------------------------------------------                                                               
[INFO RSZ-0035] Found 3 fanout violations.                                                                                          
[INFO RSZ-0039] Resized 245 instances.                                                                                              
[INFO RSZ-0038] Inserted 140 buffers in 3 nets.                                                                                     
[INFO GPL-0106] Timing-driven: worst slack 0                                                                                        
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
10 |   0.7880 |  3.810294e+07 |   +4.20% |  1.16e-14 |                                                                              
20 |   0.7849 |  3.868149e+07 |   +1.52% |  1.89e-14 |                                                                              
30 |   0.7853 |  3.826132e+07 |   -1.09% |  3.08e-14 |                                                                              
40 |   0.7900 |  3.837602e+07 |   +0.30% |  5.02e-14 |                                                                              
50 |   0.7896 |  3.837850e+07 |   +0.01% |  8.18e-14 |                                                                              
60 |   0.7883 |  3.832070e+07 |   -0.15% |  1.33e-13 |                                                                              
70 |   0.7896 |  3.836828e+07 |   +0.12% |  2.17e-13 |                                                                              
80 |   0.7889 |  3.836999e+07 |   +0.00% |  3.54e-13 |                                                                              
90 |   0.7891 |  3.839000e+07 |   +0.05% |  5.76e-13 |                                                                              
100 |   0.7892 |  3.844009e+07 |   +0.13% |  9.38e-13 |                                                                             
110 |   0.7890 |  3.850222e+07 |   +0.16% |  1.53e-12 |                                                                             
120 |   0.7892 |  3.861746e+07 |   +0.30% |  2.49e-12 |                                                                             
130 |   0.7890 |  3.880041e+07 |   +0.47% |  4.05e-12 |                                                                             
140 |   0.7874 |  3.908449e+07 |   +0.73% |  6.60e-12 |                                                                             
150 |   0.7843 |  3.950404e+07 |   +1.07% |  1.07e-11 |                                                                             
160 |   0.7801 |  4.003811e+07 |   +1.35% |  1.75e-11 |                                                                             
170 |   0.7760 |  4.054634e+07 |   +1.27% |  2.85e-11 |                                                                             
180 |   0.7726 |  4.080489e+07 |   +0.64% |  4.64e-11 |                                                                             
190 |   0.7691 |  4.115338e+07 |   +0.85% |  7.55e-11 |                                                                             
200 |   0.7615 |  4.265434e+07 |   +3.65% |  1.23e-10 |                                                                             
210 |   0.7568 |  4.369603e+07 |   +2.44% |  2.00e-10 |                                                                             
220 |   0.7452 |  4.597705e+07 |   +5.22% |  3.26e-10 |                                                                             
230 |   0.7204 |  4.766078e+07 |   +3.66% |  5.30e-10 |                                                                             
240 |   0.6972 |  4.980025e+07 |   +4.49% |  8.64e-10 |                                                                             
250 |   0.6536 |  5.246094e+07 |   +5.34% |  1.41e-09 |                                                                             
[INFO GPL-0100] Timing-driven iteration 2/5, virtual: true.                                                                         
[INFO GPL-0101]    Iter: 255, overflow: 0.629, keep resizer changes at: 0.3, HPWL: 53336938                                         
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
0 |     +0.0% |       0 |       0 |             0 |      1595                                                                       
final |     +7.2% |     388 |     139 |             3 |         0                                                                   
---------------------------------------------------------------------                                                               
[INFO RSZ-0035] Found 3 fanout violations.                                                                                          
[INFO RSZ-0039] Resized 388 instances.                                                                                              
[INFO RSZ-0038] Inserted 139 buffers in 3 nets.                                                                                     
[INFO GPL-0106] Timing-driven: worst slack 0                                                                                        
[INFO GPL-0088] Routability snapshot saved at iter = 258                                                                            
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
260 |   0.5930 |  5.396947e+07 |   +2.88% |  2.29e-09 |                                                                             
270 |   0.5290 |  5.465803e+07 |   +1.28% |  3.73e-09 |                                                                             
280 |   0.4486 |  5.583586e+07 |   +2.15% |  6.08e-09 |                                                                             
290 |   0.3769 |  5.782071e+07 |   +3.55% |  9.90e-09 |                                                                             
300 |   0.3115 |  6.002066e+07 |   +3.80% |  1.52e-08 |                                                                             
[INFO GPL-0040] Routability iteration: 1                                                                                            
[INFO GPL-0041] Total routing overflow: 0.5724                                                                                      
[INFO GPL-0042] Number of overflowed tiles: 9 (0.37%)                                                                               
[INFO GPL-0043] Average top 0.5% routing congestion: 1.0401                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 0.9943                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 0.9313                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 0.8411                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.0172                                                           
[INFO GPL-0048] Routing congestion (1.0172) lower than previous minimum (1e+30). Updating minimum.                                  
[INFO GPL-0051] Inflated area:                  35.357 um^2 (+0.15%)                                                                
[INFO GPL-0052] Placement target density:       0.8000                                                                              
[INFO GPL-0058] White space area:            78915.514 um^2 (+0.00%)                                                                
[INFO GPL-0059] Movable instances area:      63167.767 um^2 (+0.06%)                                                                
[INFO GPL-0060] Total filler area:           39158.742 um^2 (-0.00%)                                                                
[INFO GPL-0061] Total non-inflated area:     63167.767 um^2 (+0.06%)                                                                
[INFO GPL-0062] Total inflated area:         63203.124 um^2 (+0.06%)                                                                
[INFO GPL-0063] New Target Density:             0.8004                                                                              
[INFO GPL-0089] Routability end iteration: revert back to snapshot                                                                  
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
310 |   0.5598 |  5.431718e+07 |   -9.50% |  2.89e-09 |                                                                             
320 |   0.5078 |  5.454286e+07 |   +0.42% |  4.26e-09 |                                                                             
330 |   0.4429 |  5.594672e+07 |   +2.57% |  6.27e-09 |                                                                             
340 |   0.3697 |  5.753452e+07 |   +2.84% |  9.24e-09 |                                                                             
350 |   0.3181 |  5.909096e+07 |   +2.71% |  1.36e-08 |                                                                             
[INFO GPL-0040] Routability iteration: 2                                                                                            
[INFO GPL-0041] Total routing overflow: 0.2275                                                                                      
[INFO GPL-0042] Number of overflowed tiles: 5 (0.20%)                                                                               
[INFO GPL-0043] Average top 0.5% routing congestion: 0.9914                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 0.9544                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 0.9024                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 0.8282                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 0.9729                                                           
[INFO GPL-0050] Weighted routing congestion is lower than target routing congestion(1.0100), end routability optimization.          
[INFO GPL-0100] Timing-driven iteration 3/5, virtual: false.                                                                        
[INFO GPL-0101]    Iter: 358, overflow: 0.283, keep resizer changes at: 0.3, HPWL: 60249050                                         
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
0 |     +0.0% |       0 |       0 |             0 |      1595                                                                       
final |     +8.1% |     493 |     138 |             3 |         0                                                                   
---------------------------------------------------------------------                                                               
[INFO RSZ-0035] Found 3 fanout violations.                                                                                          
[INFO RSZ-0039] Resized 493 instances.                                                                                              
[INFO RSZ-0038] Inserted 138 buffers in 3 nets.                                                                                     
[INFO GPL-0106] Timing-driven: worst slack 0                                                                                        
[INFO GPL-0107] Timing-driven: repair_design delta area: 2488.554 um^2 (+10.37%)                                                    
[INFO GPL-0108] Timing-driven: repair_design, gpl cells created: 138 (+0.00%)                                                       
[INFO GPL-0109] Timing-driven: inserted buffers as reported by repair_design: 138                                                   
[INFO GPL-0110] Timing-driven: new target density: 0.83198243                                                                       
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
360 |   0.2880 |  6.102635e+07 |   +3.28% |  2.00e-08 |                                                                             
370 |   0.2754 |  6.407648e+07 |   +5.00% |  2.95e-08 |                                                                             
380 |   0.2363 |  6.395995e+07 |   -0.18% |  4.35e-08 |                                                                             
390 |   0.2015 |  6.428756e+07 |   +0.51% |  6.40e-08 |                                                                             
[INFO GPL-0100] Timing-driven iteration 4/5, virtual: false.                                                                        
[INFO GPL-0101]    Iter: 392, overflow: 0.202, keep resizer changes at: 0.3, HPWL: 64340607                                         
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
0 |     +0.0% |       0 |       0 |             0 |      1595                                                                       
final |     +0.2% |     292 |       0 |             0 |         0                                                                   
---------------------------------------------------------------------                                                               
[INFO RSZ-0039] Resized 292 instances.                                                                                              
[INFO GPL-0106] Timing-driven: worst slack 0                                                                                        
[INFO GPL-0107] Timing-driven: repair_design delta area: 63.504 um^2 (+0.24%)                                                       
[INFO GPL-0108] Timing-driven: repair_design, gpl cells created: 0 (+0.00%)                                                         
[INFO GPL-0109] Timing-driven: inserted buffers as reported by repair_design: 0                                                     
[INFO GPL-0110] Timing-driven: new target density: 0.83278716                                                                       
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
400 |   0.1762 |  6.453656e+07 |   +0.39% |  9.43e-08 |                                                                             
410 |   0.1491 |  6.472450e+07 |   +0.29% |  1.39e-07 |                                                                             
[INFO GPL-0100] Timing-driven iteration 5/5, virtual: false.                                                                        
[INFO GPL-0101]    Iter: 414, overflow: 0.143, keep resizer changes at: 0.3, HPWL: 64752458                                         
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
0 |     +0.0% |       0 |       0 |             0 |      1595                                                                       
final |     -0.0% |     285 |       0 |             0 |         0                                                                   
---------------------------------------------------------------------                                                               
[INFO RSZ-0039] Resized 285 instances.                                                                                              
[INFO GPL-0106] Timing-driven: worst slack 0                                                                                        
[INFO GPL-0107] Timing-driven: repair_design delta area: -1.814 um^2 (-0.01%)                                                       
[INFO GPL-0108] Timing-driven: repair_design, gpl cells created: 0 (+0.00%)                                                         
[INFO GPL-0109] Timing-driven: inserted buffers as reported by repair_design: 0                                                     
[INFO GPL-0110] Timing-driven: new target density: 0.83276415                                                                       
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
420 |   0.1279 |  6.489271e+07 |   +0.26% |  2.05e-07 |                                                                             
430 |   0.1107 |  6.506297e+07 |   +0.26% |  3.02e-07 |                                                                             
[INFO GPL-1001] Finished with Overflow: 0.098802                                                                                    
[INFO GPL-1002] Placed Cell Area            26559.2678                                                                              
[INFO GPL-1003] Available Free Area         78915.5136                                                                              
[INFO GPL-1004] Minimum Feasible Density        0.3366 (cell_area / free_area)                                                      
[INFO GPL-1006]   Suggested Target Densities:                                                                                       
[INFO GPL-1007]     - For 90% usage of free space: 0.3739                                                                           
[INFO GPL-1008]     - For 80% usage of free space: 0.4207                                                                           
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7008.44                                                                              
Buffer                                   16     210.47                                                                              
Timing Repair Buffer                    138    1743.64                                                                              
Inverter                                259    1651.10                                                                              
Sequential cell                         256   12983.85                                                                              
Multi-Input combinational cell         1045    9955.61                                                                              
Total                                  1716   33553.12                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/28-openroad-globalplacement/heichips25_pudding.odb'…               
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/28-openroad-globalplacement/heichips25_pudding.nl.v'…              
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/28-openroad-globalplacement/heichips25_pudding.pnl.v'…             
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/28-openroad-globalplacement/heichips25_pudding.def'…               
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/28-openroad-globalplacement/heichips25_pudding.sdc'…               
─────────────────────────────────────────────────────── Write Verilog Header ───────────────────────────────────────────────────────
[00:48:00] VERBOSE  Running 'Odb.WriteVerilogHeader' at 'runs/RUN_2025-09-01_00-47-43/29-odb-writeverilogheader'…       step.py:1140
[00:48:00] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/29-odb-writeverilogheader/odb-writeverilogheader.log'…                            
─────────────────────────────────────────────────── Power Grid Violation Checker ───────────────────────────────────────────────────
[00:48:00] VERBOSE  Running 'Checker.PowerGridViolations' at                                                            step.py:1140
                    'runs/RUN_2025-09-01_00-47-43/30-checker-powergridviolations'…                                                  
[00:48:00] ERROR    584 power grid violations (as reported by OpenROAD PSM- you may ignore these if LVS passes)       checker.py:125
                    found. - deferred                                                                                               
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[00:48:00] VERBOSE  Running 'OpenROAD.STAMidPNR' at 'runs/RUN_2025-09-01_00-47-43/31-openroad-stamidpnr'…               step.py:1140
[00:48:00] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:00] VERBOSE  Logging subprocess to 'runs/RUN_2025-09-01_00-47-43/31-openroad-stamidpnr/openroad-stamidpnr.log'…  step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/28-openroad-globalplacement/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
────────────────────────────────────────────── Repair Design (Post-Global Placement) ───────────────────────────────────────────────
[00:48:02] VERBOSE  Running 'OpenROAD.RepairDesignPostGPL' at                                                           step.py:1140
                    'runs/RUN_2025-09-01_00-47-43/32-openroad-repairdesignpostgpl'…                                                 
[00:48:02] WARNING  No libs found for macro dac2u128out4in at corner nom_fast_1p32V_m40C. The module will be          toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:02] WARNING  No libs found for macro dac2u128out4in at corner nom_slow_1p08V_125C. The module will be          toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:02] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:02] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/32-openroad-repairdesignpostgpl/openroad-repairdesignpostgpl.log'…                
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/28-openroad-globalplacement/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO RSZ-0027] Inserted 6 input buffers.                                                                                           
[INFO RSZ-0028] Inserted 16 output buffers.                                                                                         
+ repair_design -verbose -max_wire_length 0 -slew_margin 20 -cap_margin 20                                                          
[INFO RSZ-0058] Using max wire length 5028um.                                                                                       
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
0 |     +0.0% |       0 |       0 |             0 |      1755                                                                       
10 |     +0.0% |       0 |       0 |             0 |      1745                                                                      
20 |     +0.0% |       0 |       0 |             0 |      1735                                                                      
30 |     +0.0% |       0 |       0 |             0 |      1725                                                                      
40 |     +0.0% |       0 |       0 |             0 |      1715                                                                      
50 |     +0.0% |       0 |       0 |             0 |      1705                                                                      
60 |     +0.0% |       0 |       0 |             0 |      1695                                                                      
70 |     +0.0% |       0 |       0 |             0 |      1685                                                                      
80 |     +0.0% |       0 |       0 |             0 |      1675                                                                      
90 |     +0.0% |       0 |       0 |             0 |      1665                                                                      
100 |     +0.0% |       0 |       0 |             0 |      1655                                                                     
110 |     +0.1% |       3 |       0 |             0 |      1645                                                                     
120 |     +0.1% |       3 |       0 |             0 |      1635                                                                     
130 |     +0.1% |       3 |       0 |             0 |      1625                                                                     
140 |     +0.1% |       3 |       0 |             0 |      1615                                                                     
150 |     +0.1% |       3 |       0 |             0 |      1605                                                                     
160 |     +0.1% |       3 |       0 |             0 |      1595                                                                     
170 |     +0.1% |       3 |       0 |             0 |      1585                                                                     
180 |     +0.1% |       3 |       0 |             0 |      1575                                                                     
190 |     +0.1% |       3 |       0 |             0 |      1565                                                                     
200 |     +0.1% |       3 |       0 |             0 |      1555                                                                     
210 |     +0.1% |       3 |       0 |             0 |      1545                                                                     
220 |     +0.1% |       3 |       0 |             0 |      1535                                                                     
230 |     +0.1% |       3 |       0 |             0 |      1525                                                                     
240 |     +0.1% |       3 |       0 |             0 |      1515                                                                     
250 |     +0.1% |       3 |       0 |             0 |      1505                                                                     
260 |     +0.1% |       3 |       0 |             0 |      1495                                                                     
270 |     +0.1% |       3 |       0 |             0 |      1485                                                                     
280 |     +0.1% |       3 |       0 |             0 |      1475                                                                     
290 |     +0.1% |       3 |       0 |             0 |      1465                                                                     
300 |     +0.1% |       3 |       0 |             0 |      1455                                                                     
310 |     +0.1% |       3 |       0 |             0 |      1445                                                                     
320 |     +0.1% |       5 |       0 |             0 |      1435                                                                     
330 |     +0.4% |      14 |       0 |             0 |      1425                                                                     
340 |     +0.6% |      22 |       0 |             0 |      1415                                                                     
350 |     +0.7% |      30 |       0 |             0 |      1405                                                                     
360 |     +0.8% |      31 |       0 |             0 |      1395                                                                     
370 |     +0.8% |      31 |       0 |             0 |      1385                                                                     
380 |     +0.8% |      31 |       0 |             0 |      1375                                                                     
390 |     +0.8% |      31 |       0 |             0 |      1365                                                                     
400 |     +0.8% |      31 |       0 |             0 |      1355                                                                     
410 |     +0.8% |      31 |       0 |             0 |      1345                                                                     
420 |     +0.8% |      31 |       0 |             0 |      1335                                                                     
430 |     +0.8% |      31 |       0 |             0 |      1325                                                                     
440 |     +0.8% |      31 |       0 |             0 |      1315                                                                     
450 |     +0.8% |      31 |       0 |             0 |      1305                                                                     
460 |     +0.8% |      31 |       0 |             0 |      1295                                                                     
470 |     +0.8% |      31 |       0 |             0 |      1285                                                                     
480 |     +0.8% |      31 |       0 |             0 |      1275                                                                     
490 |     +0.8% |      31 |       0 |             0 |      1265                                                                     
500 |     +0.8% |      31 |       0 |             0 |      1255                                                                     
510 |     +0.8% |      31 |       0 |             0 |      1245                                                                     
520 |     +0.9% |      37 |       0 |             0 |      1235                                                                     
530 |     +1.1% |      43 |       0 |             0 |      1225                                                                     
540 |     +1.3% |      51 |       0 |             0 |      1215                                                                     
550 |     +1.4% |      58 |       0 |             0 |      1205                                                                     
560 |     +1.5% |      65 |       0 |             0 |      1195                                                                     
570 |     +1.7% |      74 |       0 |             0 |      1185                                                                     
580 |     +1.8% |      79 |       0 |             0 |      1175                                                                     
590 |     +1.8% |      79 |       0 |             0 |      1165                                                                     
600 |     +1.8% |      79 |       0 |             0 |      1155                                                                     
610 |     +1.8% |      79 |       0 |             0 |      1145                                                                     
620 |     +2.0% |      87 |       0 |             0 |      1135                                                                     
630 |     +2.2% |      96 |       0 |             0 |      1125                                                                     
640 |     +2.3% |     106 |       0 |             0 |      1115                                                                     
650 |     +2.3% |     108 |       0 |             0 |      1105                                                                     
660 |     +2.3% |     108 |       0 |             0 |      1095                                                                     
670 |     +2.3% |     108 |       0 |             0 |      1085                                                                     
680 |     +2.3% |     108 |       0 |             0 |      1075                                                                     
690 |     +2.3% |     108 |       0 |             0 |      1065                                                                     
700 |     +2.3% |     108 |       0 |             0 |      1055                                                                     
710 |     +2.3% |     110 |       0 |             0 |      1045                                                                     
720 |     +2.3% |     118 |       0 |             0 |      1035                                                                     
730 |     +2.3% |     127 |       0 |             0 |      1025                                                                     
740 |     +2.3% |     130 |       0 |             0 |      1015                                                                     
750 |     +2.3% |     130 |       0 |             0 |      1005                                                                     
760 |     +2.3% |     130 |       0 |             0 |       995                                                                     
770 |     +2.3% |     130 |       0 |             0 |       985                                                                     
780 |     +2.3% |     130 |       0 |             0 |       975                                                                     
790 |     +2.4% |     132 |       0 |             0 |       965                                                                     
800 |     +2.6% |     142 |       0 |             0 |       955                                                                     
810 |     +2.7% |     148 |       0 |             0 |       945                                                                     
820 |     +2.7% |     149 |       0 |             0 |       935                                                                     
830 |     +2.7% |     149 |       0 |             0 |       925                                                                     
840 |     +2.7% |     149 |       0 |             0 |       915                                                                     
850 |     +2.7% |     149 |       0 |             0 |       905                                                                     
860 |     +2.7% |     149 |       0 |             0 |       895                                                                     
870 |     +2.7% |     149 |       0 |             0 |       885                                                                     
880 |     +2.7% |     149 |       0 |             0 |       875                                                                     
890 |     +2.7% |     149 |       0 |             0 |       865                                                                     
900 |     +2.7% |     149 |       0 |             0 |       855                                                                     
910 |     +2.7% |     149 |       0 |             0 |       845                                                                     
920 |     +2.7% |     149 |       0 |             0 |       835                                                                     
930 |     +2.7% |     149 |       0 |             0 |       825                                                                     
940 |     +2.7% |     149 |       0 |             0 |       815                                                                     
950 |     +2.7% |     149 |       0 |             0 |       805                                                                     
960 |     +2.7% |     151 |       0 |             0 |       795                                                                     
970 |     +2.7% |     151 |       0 |             0 |       785                                                                     
980 |     +2.7% |     153 |       0 |             0 |       775                                                                     
990 |     +2.7% |     153 |       0 |             0 |       765                                                                     
1000 |     +2.7% |     155 |       0 |             0 |       755                                                                    
1010 |     +2.7% |     157 |       0 |             0 |       745                                                                    
1020 |     +2.7% |     159 |       0 |             0 |       735                                                                    
1030 |     +2.7% |     159 |       0 |             0 |       725                                                                    
1040 |     +2.7% |     159 |       0 |             0 |       715                                                                    
1050 |     +2.7% |     159 |       0 |             0 |       705                                                                    
1060 |     +2.7% |     159 |       0 |             0 |       695                                                                    
1070 |     +2.6% |     163 |       0 |             0 |       685                                                                    
1080 |     +2.6% |     163 |       0 |             0 |       675                                                                    
1090 |     +2.6% |     163 |       0 |             0 |       665                                                                    
1100 |     +2.6% |     163 |       0 |             0 |       655                                                                    
1110 |     +2.6% |     163 |       0 |             0 |       645                                                                    
1120 |     +2.6% |     163 |       0 |             0 |       635                                                                    
1130 |     +2.6% |     163 |       0 |             0 |       625                                                                    
1140 |     +2.6% |     163 |       0 |             0 |       615                                                                    
1150 |     +2.6% |     163 |       0 |             0 |       605                                                                    
1160 |     +2.6% |     163 |       0 |             0 |       595                                                                    
1170 |     +2.6% |     163 |       0 |             0 |       585                                                                    
1180 |     +2.6% |     163 |       0 |             0 |       575                                                                    
1190 |     +2.6% |     163 |       0 |             0 |       565                                                                    
1200 |     +2.6% |     168 |       0 |             0 |       555                                                                    
1210 |     +2.6% |     178 |       0 |             0 |       545                                                                    
1220 |     +2.6% |     188 |       0 |             0 |       535                                                                    
1230 |     +2.6% |     198 |       0 |             0 |       525                                                                    
1240 |     +2.6% |     208 |       0 |             0 |       515                                                                    
1250 |     +2.6% |     218 |       0 |             0 |       505                                                                    
1260 |     +2.6% |     228 |       0 |             0 |       495                                                                    
1270 |     +2.6% |     238 |       0 |             0 |       485                                                                    
1280 |     +2.6% |     248 |       0 |             0 |       475                                                                    
1290 |     +2.6% |     258 |       0 |             0 |       465                                                                    
1300 |     +2.6% |     268 |       0 |             0 |       455                                                                    
1310 |     +2.6% |     278 |       0 |             0 |       445                                                                    
1320 |     +2.6% |     288 |       0 |             0 |       435                                                                    
1330 |     +2.6% |     298 |       0 |             0 |       425                                                                    
1340 |     +2.6% |     308 |       0 |             0 |       415                                                                    
1350 |     +2.6% |     318 |       0 |             0 |       405                                                                    
1360 |     +2.6% |     328 |       0 |             0 |       395                                                                    
1370 |     +2.6% |     338 |       0 |             0 |       385                                                                    
1380 |     +2.6% |     343 |       0 |             0 |       375                                                                    
1390 |     +2.6% |     346 |       0 |             0 |       365                                                                    
1400 |     +2.5% |     355 |       0 |             0 |       355                                                                    
1410 |     +2.5% |     365 |       0 |             0 |       345                                                                    
1420 |     +2.5% |     375 |       0 |             0 |       335                                                                    
1430 |     +2.5% |     385 |       0 |             0 |       325                                                                    
1440 |     +2.5% |     395 |       0 |             0 |       315                                                                    
1450 |     +2.5% |     405 |       0 |             0 |       305                                                                    
1460 |     +4.4% |     462 |      71 |             2 |       295                                                                    
1470 |     +4.4% |     463 |      71 |             2 |       285                                                                    
1480 |     +4.4% |     463 |      71 |             2 |       275                                                                    
1490 |     +4.4% |     463 |      71 |             2 |       265                                                                    
1500 |     +4.4% |     463 |      71 |             2 |       255                                                                    
1510 |     +4.4% |     463 |      71 |             2 |       245                                                                    
1520 |     +4.4% |     463 |      71 |             2 |       235                                                                    
1530 |     +4.4% |     463 |      71 |             2 |       225                                                                    
1540 |     +4.4% |     463 |      71 |             2 |       215                                                                    
1550 |     +4.4% |     463 |      71 |             2 |       205                                                                    
1560 |     +4.4% |     463 |      71 |             2 |       195                                                                    
1570 |     +4.4% |     463 |      71 |             2 |       185                                                                    
1580 |     +4.4% |     463 |      71 |             2 |       175                                                                    
1590 |     +4.4% |     463 |      71 |             2 |       165                                                                    
1600 |     +4.4% |     463 |      71 |             2 |       155                                                                    
1610 |     +4.4% |     463 |      71 |             2 |       145                                                                    
1620 |     +4.4% |     463 |      71 |             2 |       135                                                                    
1630 |     +4.4% |     463 |      71 |             2 |       125                                                                    
1640 |     +4.4% |     463 |      71 |             2 |       115                                                                    
1650 |     +4.4% |     463 |      71 |             2 |       105                                                                    
1660 |     +4.4% |     463 |      71 |             2 |        95                                                                    
1670 |     +4.4% |     463 |      71 |             2 |        85                                                                    
1680 |     +4.4% |     463 |      71 |             2 |        75                                                                    
1690 |     +4.4% |     463 |      71 |             2 |        65                                                                    
1700 |     +4.4% |     463 |      71 |             2 |        55                                                                    
1710 |     +4.4% |     463 |      71 |             2 |        45                                                                    
1720 |     +4.4% |     463 |      71 |             2 |        35                                                                    
1730 |     +4.4% |     463 |      71 |             2 |        25                                                                    
1740 |     +4.4% |     463 |      71 |             2 |        15                                                                    
1750 |     +4.4% |     463 |      71 |             2 |         5                                                                    
final |     +4.4% |     463 |      71 |             2 |         0                                                                   
---------------------------------------------------------------------                                                               
[INFO RSZ-0035] Found 2 fanout violations.                                                                                          
[INFO RSZ-0039] Resized 463 instances.                                                                                              
[INFO RSZ-0038] Inserted 71 buffers in 2 nets.                                                                                      
[INFO RSZ-0042] Inserted 12 tie sg13g2_tielo instances.                                                                             
[INFO RSZ-0042] Inserted 264 tie sg13g2_tiehi instances.                                                                            
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement       9078.2 u                                                                                                   
average displacement        5.0 u                                                                                                   
max displacement           29.2 u                                                                                                   
original HPWL           77528.8 u                                                                                                   
legalized HPWL          85334.1 u                                                                                                   
delta HPWL                   10 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 719 instances                                                                                              
[INFO DPL-0021] HPWL before           85334.1 u                                                                                     
[INFO DPL-0022] HPWL after            84629.0 u                                                                                     
[INFO DPL-0023] HPWL delta               -0.8 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7008.44                                                                              
Buffer                                   16     319.33                                                                              
Timing Repair Buffer                    231    3340.31                                                                              
Inverter                                259    1614.82                                                                              
Sequential cell                         256   12954.82                                                                              
Multi-Input combinational cell         1045    9951.98                                                                              
Total                                  1809   35189.70                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/32-openroad-repairdesignpostgpl/heichips25_pudding.odb'…           
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/32-openroad-repairdesignpostgpl/heichips25_pudding.nl.v'…          
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/32-openroad-repairdesignpostgpl/heichips25_pudding.pnl.v'…         
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/32-openroad-repairdesignpostgpl/heichips25_pudding.def'…           
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/32-openroad-repairdesignpostgpl/heichips25_pudding.sdc'…           
───────────────────────────────────────────────────── Manual Global Placement ──────────────────────────────────────────────────────
[00:48:04] VERBOSE  Running 'Odb.ManualGlobalPlacement' at 'runs/RUN_2025-09-01_00-47-43/33-odb-manualglobalplacement'… step.py:1140
[00:48:04] INFO     'MANUAL_GLOBAL_PLACEMENTS' not set, skipping 'Odb.ManualGlobalPlacement'…                             odb.py:982
──────────────────────────────────────────────────────── Detailed Placement ────────────────────────────────────────────────────────
[00:48:04] VERBOSE  Running 'OpenROAD.DetailedPlacement' at                                                             step.py:1140
                    'runs/RUN_2025-09-01_00-47-43/34-openroad-detailedplacement'…                                                   
[00:48:04] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:04] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/34-openroad-detailedplacement/openroad-detailedplacement.log'…                    
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/32-openroad-repairdesignpostgpl/heichips25_pudding.odb'…           
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement          0.0 u                                                                                                   
average displacement        0.0 u                                                                                                   
max displacement            0.0 u                                                                                                   
original HPWL           84629.0 u                                                                                                   
legalized HPWL          85334.1 u                                                                                                   
delta HPWL                    1 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 719 instances                                                                                              
[INFO DPL-0021] HPWL before           85334.1 u                                                                                     
[INFO DPL-0022] HPWL after            84629.0 u                                                                                     
[INFO DPL-0023] HPWL delta               -0.8 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7008.44                                                                              
Buffer                                   16     319.33                                                                              
Timing Repair Buffer                    231    3340.31                                                                              
Inverter                                259    1614.82                                                                              
Sequential cell                         256   12954.82                                                                              
Multi-Input combinational cell         1045    9951.98                                                                              
Total                                  1809   35189.70                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/34-openroad-detailedplacement/heichips25_pudding.odb'…             
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/34-openroad-detailedplacement/heichips25_pudding.nl.v'…            
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/34-openroad-detailedplacement/heichips25_pudding.pnl.v'…           
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/34-openroad-detailedplacement/heichips25_pudding.def'…             
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/34-openroad-detailedplacement/heichips25_pudding.sdc'…             
─────────────────────────────────────────────────────── Clock Tree Synthesis ───────────────────────────────────────────────────────
[00:48:05] VERBOSE  Running 'OpenROAD.CTS' at 'runs/RUN_2025-09-01_00-47-43/35-openroad-cts'…                           step.py:1140
[00:48:05] WARNING  No libs found for macro dac2u128out4in at corner nom_fast_1p32V_m40C. The module will be          toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:05] WARNING  No libs found for macro dac2u128out4in at corner nom_slow_1p08V_125C. The module will be          toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:05] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:05] VERBOSE  Logging subprocess to 'runs/RUN_2025-09-01_00-47-43/35-openroad-cts/openroad-cts.log'…              step.py:1340
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/34-openroad-detailedplacement/heichips25_pudding.odb'…             
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Configuring cts characterization…                                                                                            
+ configure_cts_characterization                                                                                                    
[INFO] Performing clock tree synthesis…                                                                                             
[INFO] Looking for the following net(s): clk                                                                                        
[INFO] Running Clock Tree Synthesis…                                                                                                
+ clock_tree_synthesis -buf_list sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 -root_buf sg13g2_buf_8 -sink_clustering_size 25
-sink_clustering_max_diameter 50 -sink_clustering_enable                                                                            
[INFO CTS-0050] Root buffer is sg13g2_buf_8.                                                                                        
[INFO CTS-0051] Sink buffer is sg13g2_buf_8.                                                                                        
[INFO CTS-0052] The following clock buffers will be used for CTS:                                                                   
sg13g2_buf_1                                                                                                                        
sg13g2_buf_2                                                                                                                        
sg13g2_buf_4                                                                                                                        
sg13g2_buf_8                                                                                                                        
[INFO CTS-0049] Characterization buffer is sg13g2_buf_8.                                                                            
[INFO CTS-0007] Net "clk" found for clock "clk".                                                                                    
[INFO CTS-0010]  Clock net "clk" has 256 sinks.                                                                                     
[INFO CTS-0008] TritonCTS found 1 clock nets.                                                                                       
[INFO CTS-0097] Characterization used 4 buffer(s) types.                                                                            
[INFO CTS-0201] 2 blockages from hard placement blockages and placed macros will be used.                                           
[INFO CTS-0027] Generating H-Tree topology for net clk.                                                                             
[INFO CTS-0028]  Total number of sinks: 256.                                                                                        
[INFO CTS-0029]  Register sinks will be clustered in groups of up to 8 and with maximum cluster diameter of 50.0 um.                
[INFO CTS-0030]  Number of static layers: 0.                                                                                        
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).                                                                             
[INFO CTS-0204] A clustering solution was found from clustering size of 8 and clustering diameter of 50.                            
[INFO CTS-0205] Better solution may be possible if either -sink_clustering_size, -sink_clustering_max_diameter, or both options are 
omitted to enable automatic clustering.                                                                                             
[INFO CTS-0019]  Total number of sinks after clustering: 35.                                                                        
[INFO CTS-0024]  Normalized sink region: [(11.8072, 0.45), (25.9025, 9.67163)].                                                     
[INFO CTS-0025]     Width:  14.0952.                                                                                                
[INFO CTS-0026]     Height: 9.2216.                                                                                                 
Level 1                                                                                                                             
Direction: Horizontal                                                                                                               
Sinks per sub-region: 18                                                                                                            
Sub-region size: 7.0476 X 9.2216                                                                                                    
[INFO CTS-0034]     Segment length (rounded): 4.                                                                                    
Level 2                                                                                                                             
Direction: Vertical                                                                                                                 
Sinks per sub-region: 9                                                                                                             
Sub-region size: 7.0476 X 4.6108                                                                                                    
[INFO CTS-0034]     Segment length (rounded): 2.                                                                                    
Level 3                                                                                                                             
Direction: Horizontal                                                                                                               
Sinks per sub-region: 5                                                                                                             
Sub-region size: 3.5238 X 4.6108                                                                                                    
[INFO CTS-0034]     Segment length (rounded): 2.                                                                                    
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 8.                                                                    
[INFO CTS-0035]  Number of sinks covered: 35.                                                                                       
[INFO CTS-0018]     Created 44 clock buffers.                                                                                       
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.                                                                 
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.                                                                 
[INFO CTS-0015]     Created 44 clock nets.                                                                                          
[INFO CTS-0016]     Fanout distribution for the current clock = 2:2, 3:2, 4:5, 5:3, 6:1, 8:30..                                     
[INFO CTS-0017]     Max level of the clock tree: 3.                                                                                 
[INFO CTS-0098] Clock net "clk"                                                                                                     
[INFO CTS-0099]  Sinks 266                                                                                                          
[INFO CTS-0100]  Leaf buffers 35                                                                                                    
[INFO CTS-0101]  Average sink wire length 609.23 um                                                                                 
[INFO CTS-0102]  Path depth 2 - 3                                                                                                   
[INFO CTS-0207]  Leaf load cells 10                                                                                                 
[INFO] Repairing long wires on clock nets…                                                                                          
[INFO RSZ-0058] Using max wire length 5028um.                                                                                       
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7008.44                                                                              
Buffer                                   16     319.33                                                                              
Clock buffer                             49    1155.77                                                                              
Timing Repair Buffer                    231    3340.31                                                                              
Inverter                                259    1614.82                                                                              
Clock inverter                            5      65.32                                                                              
Sequential cell                         256   12954.82                                                                              
Multi-Input combinational cell         1045    9951.98                                                                              
Total                                  1863   36410.80                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/35-openroad-cts/heichips25_pudding.odb'…                           
Writing netlist to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/35-openroad-cts/heichips25_pudding.nl.v'…       
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/35-openroad-cts/heichips25_pudding.pnl.v'…                         
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/35-openroad-cts/heichips25_pudding.def'…         
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/35-openroad-cts/heichips25_pudding.sdc'…                           
[INFO] Legalizing…                                                                                                                  
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement       4219.0 u                                                                                                   
average displacement        2.3 u                                                                                                   
max displacement           63.1 u                                                                                                   
original HPWL           87632.0 u                                                                                                   
legalized HPWL          92437.7 u                                                                                                   
delta HPWL                    5 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 762 instances                                                                                              
[INFO DPL-0021] HPWL before           92437.7 u                                                                                     
[INFO DPL-0022] HPWL after            91628.7 u                                                                                     
[INFO DPL-0023] HPWL delta               -0.9 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7008.44                                                                              
Buffer                                   16     319.33                                                                              
Clock buffer                             49    1155.77                                                                              
Timing Repair Buffer                    231    3340.31                                                                              
Inverter                                259    1614.82                                                                              
Clock inverter                            5      65.32                                                                              
Sequential cell                         256   12954.82                                                                              
Multi-Input combinational cell         1045    9951.98                                                                              
Total                                  1863   36410.80                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/35-openroad-cts/heichips25_pudding.odb'…                           
Writing netlist to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/35-openroad-cts/heichips25_pudding.nl.v'…       
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/35-openroad-cts/heichips25_pudding.pnl.v'…                         
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/35-openroad-cts/heichips25_pudding.def'…         
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/35-openroad-cts/heichips25_pudding.sdc'…                           
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[00:48:20] VERBOSE  Running 'OpenROAD.STAMidPNR-1' at 'runs/RUN_2025-09-01_00-47-43/36-openroad-stamidpnr-1'…           step.py:1140
[00:48:20] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:20] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/36-openroad-stamidpnr-1/openroad-stamidpnr-1.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/35-openroad-cts/heichips25_pudding.odb'…                           
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
───────────────────────────────────── Resizer Timing Optimizations (Post-Clock Tree Synthesis) ─────────────────────────────────────
[00:48:22] VERBOSE  Running 'OpenROAD.ResizerTimingPostCTS' at                                                          step.py:1140
                    'runs/RUN_2025-09-01_00-47-43/37-openroad-resizertimingpostcts'…                                                
[00:48:22] WARNING  No libs found for macro dac2u128out4in at corner nom_fast_1p32V_m40C. The module will be          toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:22] WARNING  No libs found for macro dac2u128out4in at corner nom_slow_1p08V_125C. The module will be          toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:22] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:22] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/37-openroad-resizertimingpostcts/openroad-resizertimingpostcts.log'…              
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/35-openroad-cts/heichips25_pudding.odb'…                           
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ repair_timing -verbose -setup -setup_margin 0.05000000000000000277555756156289135105907917022705078125 -max_buffer_percent 50     
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove                       
[INFO RSZ-0098] No setup violations found                                                                                           
+ repair_timing -verbose -hold -setup_margin 0.05000000000000000277555756156289135105907917022705078125 -hold_margin                
0.1000000000000000055511151231257827021181583404541015625 -max_buffer_percent 50                                                    
[INFO RSZ-0033] No hold violations found.                                                                                           
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement          0.0 u                                                                                                   
average displacement        0.0 u                                                                                                   
max displacement            0.0 u                                                                                                   
original HPWL           91628.7 u                                                                                                   
legalized HPWL          92437.7 u                                                                                                   
delta HPWL                    1 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 762 instances                                                                                              
[INFO DPL-0021] HPWL before           92437.7 u                                                                                     
[INFO DPL-0022] HPWL after            91628.7 u                                                                                     
[INFO DPL-0023] HPWL delta               -0.9 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7008.44                                                                              
Buffer                                   16     319.33                                                                              
Clock buffer                             49    1155.77                                                                              
Timing Repair Buffer                    231    3340.31                                                                              
Inverter                                259    1614.82                                                                              
Clock inverter                            5      65.32                                                                              
Sequential cell                         256   12954.82                                                                              
Multi-Input combinational cell         1045    9951.98                                                                              
Total                                  1863   36410.80                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/37-openroad-resizertimingpostcts/heichips25_pudding.odb'…          
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/37-openroad-resizertimingpostcts/heichips25_pudding.nl.v'…         
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/37-openroad-resizertimingpostcts/heichips25_pudding.pnl.v'…        
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/37-openroad-resizertimingpostcts/heichips25_pudding.def'…          
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/37-openroad-resizertimingpostcts/heichips25_pudding.sdc'…          
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[00:48:23] VERBOSE  Running 'OpenROAD.STAMidPNR-2' at 'runs/RUN_2025-09-01_00-47-43/38-openroad-stamidpnr-2'…           step.py:1140
[00:48:23] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:23] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/38-openroad-stamidpnr-2/openroad-stamidpnr-2.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/37-openroad-resizertimingpostcts/heichips25_pudding.odb'…          
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
────────────────────────────────────────────────────────── Global Routing ──────────────────────────────────────────────────────────
[00:48:25] VERBOSE  Running 'OpenROAD.GlobalRouting' at 'runs/RUN_2025-09-01_00-47-43/39-openroad-globalrouting'…       step.py:1140
[00:48:25] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:25] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/39-openroad-globalrouting/openroad-globalrouting.log'…                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/37-openroad-resizertimingpostcts/heichips25_pudding.odb'…          
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2.                                           
[INFO] Setting signal max routing layer to: TopMetal1 and clock max routing layer to TopMetal1.                                     
+ global_route -congestion_iterations 50 -verbose                                                                                   
[INFO GRT-0020] Min routing layer: Metal2                                                                                           
[INFO GRT-0021] Max routing layer: TopMetal1                                                                                        
[INFO GRT-0022] Global adjustment: 30%                                                                                              
[INFO GRT-0023] Grid origin: (0, 0)                                                                                                 
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.4200  line-2-Via Pitch: 0.3650                                                        
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.4200  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.4200  line-2-Via Pitch: 0.6200                                                        
[INFO GRT-0088] Layer TopMetal1 Track-Pitch = 2.2800  line-2-Via Pitch: 3.2100                                                      
[INFO GRT-0003] Macros: 2                                                                                                           
[INFO GRT-0004] Blockages: 0                                                                                                        
[INFO GRT-0019] Found 45 clock nets.                                                                                                
[INFO GRT-0001] Minimum degree: 2                                                                                                   
[INFO GRT-0002] Maximum degree: 9                                                                                                   
                                                                                                                                    
[INFO GRT-0053] Routing resources analysis:                                                                                         
Routing      Original      Derated      Resource                                                                                    
Layer     Direction    Resources     Resources    Reduction (%)                                                                     
---------------------------------------------------------------                                                                     
Metal1     Horizontal          0             0          0.00%                                                                       
Metal2     Vertical        31337         17851          43.04%                                                                      
Metal3     Horizontal      38324         23555          38.54%                                                                      
Metal4     Vertical        31337         18003          42.55%                                                                      
Metal5     Horizontal      26234         14296          45.51%                                                                      
TopMetal1    Vertical         2463           720          70.77%                                                                    
---------------------------------------------------------------                                                                     
                                                                                                                                    
[INFO GRT-0101] Running extra iterations to remove overflow.                                                                        
[INFO GRT-0197] Via related to pin nodes: 10717                                                                                     
[INFO GRT-0198] Via related Steiner nodes: 319                                                                                      
[INFO GRT-0199] Via filling finished.                                                                                               
[INFO GRT-0111] Final number of vias: 14323                                                                                         
[INFO GRT-0112] Final usage 3D: 58529                                                                                               
                                                                                                                                    
[INFO GRT-0096] Final congestion report:                                                                                            
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow                                             
---------------------------------------------------------------------------------------                                             
Metal1               0             0            0.00%             0 /  0 /  0                                                       
Metal2           17851          5109           28.62%             0 /  0 /  0                                                       
Metal3           23555          7200           30.57%             0 /  0 /  0                                                       
Metal4           18003          1726            9.59%             0 /  0 /  0                                                       
Metal5           14296          1525           10.67%             0 /  0 /  0                                                       
TopMetal1            720             0            0.00%             0 /  0 /  0                                                     
---------------------------------------------------------------------------------------                                             
Total            74425         15560           20.91%             0 /  0 /  0                                                       
                                                                                                                                    
[INFO GRT-0018] Total wirelength: 135292 um                                                                                         
[INFO GRT-0014] Routed nets: 1858                                                                                                   
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7008.44                                                                              
Buffer                                   16     319.33                                                                              
Clock buffer                             49    1155.77                                                                              
Timing Repair Buffer                    231    3340.31                                                                              
Inverter                                259    1614.82                                                                              
Clock inverter                            5      65.32                                                                              
Sequential cell                         256   12954.82                                                                              
Multi-Input combinational cell         1045    9951.98                                                                              
Total                                  1863   36410.80                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/39-openroad-globalrouting/heichips25_pudding.odb'…                 
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/39-openroad-globalrouting/heichips25_pudding.def'…                 
────────────────────────────────────────────────────────── Check Antennas ──────────────────────────────────────────────────────────
[00:48:27] VERBOSE  Running 'OpenROAD.CheckAntennas' at 'runs/RUN_2025-09-01_00-47-43/40-openroad-checkantennas'…       step.py:1140
[00:48:27] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:27] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/40-openroad-checkantennas/openroad-checkantennas.log'…                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/39-openroad-globalrouting/heichips25_pudding.odb'…                 
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
┏━━━━━━━┳━━━━━━━━━┳━━━━━━━━━━┳━━━━━━━┳━━━━━━━━━━━━┳━━━━━━━━┓
┃ P / R ┃ Partial ┃ Required ┃ Net   ┃ Pin        ┃ Layer  ┃
┡━━━━━━━╇━━━━━━━━━╇━━━━━━━━━━╇━━━━━━━╇━━━━━━━━━━━━╇━━━━━━━━┩
│ 1.47  │ 293.52  │ 200.00   │ net16 │ output16/A │ Metal3 │
└───────┴─────────┴──────────┴───────┴────────────┴────────┘
[00:48:29] INFO     Gating variable for step 'OpenROAD.RepairDesignPostGRT' set to 'False'- the step will be       sequential.py:362
                    skipped.                                                                                                        
[00:48:29] INFO     Skipping step 'Repair Design (Post-Global Routing)'…                                           sequential.py:370
──────────────────────────────────────────────── Diodes on Ports Protection Routine ────────────────────────────────────────────────
[00:48:29] VERBOSE  Running 'Odb.DiodesOnPorts' at 'runs/RUN_2025-09-01_00-47-43/41-odb-diodesonports'…                 step.py:1140
[00:48:29] INFO     'DIODE_ON_PORTS' is set to 'none': skipping 'Odb.DiodesOnPorts'…                                      odb.py:771
[00:48:29] INFO     Gating variable for step 'Odb.HeuristicDiodeInsertion' set to 'False'- the step will be        sequential.py:362
                    skipped.                                                                                                        
[00:48:29] INFO     Skipping step 'Heuristic Diode Insertion'…                                                     sequential.py:370
────────────────────────────────────────────────────────── Antenna Repair ──────────────────────────────────────────────────────────
[00:48:29] VERBOSE  Running 'OpenROAD.RepairAntennas' at 'runs/RUN_2025-09-01_00-47-43/42-openroad-repairantennas'…     step.py:1140
────────────────────────────────────────────────────────── Global Routing ──────────────────────────────────────────────────────────
[00:48:30] VERBOSE  Running 'DiodeInsertion' at                                                                         step.py:1140
                    'runs/RUN_2025-09-01_00-47-43/42-openroad-repairantennas/1-diodeinsertion'…                                     
[00:48:30] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:30] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/42-openroad-repairantennas/1-diodeinsertion/diodeinsertion.log'…                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/39-openroad-globalrouting/heichips25_pudding.odb'…                 
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2.                                           
[INFO] Setting signal max routing layer to: TopMetal1 and clock max routing layer to TopMetal1.                                     
+ global_route -congestion_iterations 50 -verbose                                                                                   
[INFO GRT-0020] Min routing layer: Metal2                                                                                           
[INFO GRT-0021] Max routing layer: TopMetal1                                                                                        
[INFO GRT-0022] Global adjustment: 30%                                                                                              
[INFO GRT-0023] Grid origin: (0, 0)                                                                                                 
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.4200  line-2-Via Pitch: 0.3650                                                        
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.4200  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.4200  line-2-Via Pitch: 0.6200                                                        
[INFO GRT-0088] Layer TopMetal1 Track-Pitch = 2.2800  line-2-Via Pitch: 3.2100                                                      
[INFO GRT-0003] Macros: 2                                                                                                           
[INFO GRT-0004] Blockages: 0                                                                                                        
[INFO GRT-0019] Found 45 clock nets.                                                                                                
[INFO GRT-0001] Minimum degree: 2                                                                                                   
[INFO GRT-0002] Maximum degree: 9                                                                                                   
                                                                                                                                    
[INFO GRT-0053] Routing resources analysis:                                                                                         
Routing      Original      Derated      Resource                                                                                    
Layer     Direction    Resources     Resources    Reduction (%)                                                                     
---------------------------------------------------------------                                                                     
Metal1     Horizontal          0             0          0.00%                                                                       
Metal2     Vertical        31337         17851          43.04%                                                                      
Metal3     Horizontal      38324         23555          38.54%                                                                      
Metal4     Vertical        31337         18003          42.55%                                                                      
Metal5     Horizontal      26234         14296          45.51%                                                                      
TopMetal1    Vertical         2463           720          70.77%                                                                    
---------------------------------------------------------------                                                                     
                                                                                                                                    
[INFO GRT-0101] Running extra iterations to remove overflow.                                                                        
[INFO GRT-0197] Via related to pin nodes: 10717                                                                                     
[INFO GRT-0198] Via related Steiner nodes: 319                                                                                      
[INFO GRT-0199] Via filling finished.                                                                                               
[INFO GRT-0111] Final number of vias: 14323                                                                                         
[INFO GRT-0112] Final usage 3D: 58529                                                                                               
                                                                                                                                    
[INFO GRT-0096] Final congestion report:                                                                                            
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow                                             
---------------------------------------------------------------------------------------                                             
Metal1               0             0            0.00%             0 /  0 /  0                                                       
Metal2           17851          5109           28.62%             0 /  0 /  0                                                       
Metal3           23555          7200           30.57%             0 /  0 /  0                                                       
Metal4           18003          1726            9.59%             0 /  0 /  0                                                       
Metal5           14296          1525           10.67%             0 /  0 /  0                                                       
TopMetal1            720             0            0.00%             0 /  0 /  0                                                     
---------------------------------------------------------------------------------------                                             
Total            74425         15560           20.91%             0 /  0 /  0                                                       
                                                                                                                                    
[INFO GRT-0018] Total wirelength: 135292 um                                                                                         
[INFO GRT-0014] Routed nets: 1858                                                                                                   
[INFO GRT-0006] Repairing antennas, iteration 1.                                                                                    
[INFO GRT-0012] Found 1 antenna violations.                                                                                         
[INFO GRT-0302] Inserted 1 jumpers for 1 nets.                                                                                      
[INFO GRT-0012] Found 0 antenna violations.                                                                                         
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement          0.0 u                                                                                                   
average displacement        0.0 u                                                                                                   
max displacement            0.0 u                                                                                                   
original HPWL           91628.7 u                                                                                                   
legalized HPWL          92437.7 u                                                                                                   
delta HPWL                    1 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 762 instances                                                                                              
[INFO DPL-0021] HPWL before           92437.7 u                                                                                     
[INFO DPL-0022] HPWL after            91628.7 u                                                                                     
[INFO DPL-0023] HPWL delta               -0.9 %                                                                                     
+ global_route -congestion_iterations 50 -verbose                                                                                   
[INFO GRT-0020] Min routing layer: Metal2                                                                                           
[INFO GRT-0021] Max routing layer: TopMetal1                                                                                        
[INFO GRT-0022] Global adjustment: 30%                                                                                              
[INFO GRT-0023] Grid origin: (0, 0)                                                                                                 
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.4200  line-2-Via Pitch: 0.3650                                                        
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.4200  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.4200  line-2-Via Pitch: 0.6200                                                        
[INFO GRT-0088] Layer TopMetal1 Track-Pitch = 2.2800  line-2-Via Pitch: 3.2100                                                      
[INFO GRT-0003] Macros: 2                                                                                                           
[INFO GRT-0004] Blockages: 0                                                                                                        
[INFO GRT-0019] Found 45 clock nets.                                                                                                
[INFO GRT-0001] Minimum degree: 2                                                                                                   
[INFO GRT-0002] Maximum degree: 9                                                                                                   
                                                                                                                                    
[INFO GRT-0053] Routing resources analysis:                                                                                         
Routing      Original      Derated      Resource                                                                                    
Layer     Direction    Resources     Resources    Reduction (%)                                                                     
---------------------------------------------------------------                                                                     
Metal1     Horizontal          0             0          0.00%                                                                       
Metal2     Vertical        31337         17851          43.04%                                                                      
Metal3     Horizontal      38324         23555          38.54%                                                                      
Metal4     Vertical        31337         18003          42.55%                                                                      
Metal5     Horizontal      26234         14296          45.51%                                                                      
TopMetal1    Vertical         2463           720          70.77%                                                                    
---------------------------------------------------------------                                                                     
                                                                                                                                    
[INFO GRT-0101] Running extra iterations to remove overflow.                                                                        
[INFO GRT-0197] Via related to pin nodes: 10717                                                                                     
[INFO GRT-0198] Via related Steiner nodes: 319                                                                                      
[INFO GRT-0199] Via filling finished.                                                                                               
[INFO GRT-0111] Final number of vias: 14323                                                                                         
[INFO GRT-0112] Final usage 3D: 58529                                                                                               
                                                                                                                                    
[INFO GRT-0096] Final congestion report:                                                                                            
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow                                             
---------------------------------------------------------------------------------------                                             
Metal1               0             0            0.00%             0 /  0 /  0                                                       
Metal2           17851          5109           28.62%             0 /  0 /  0                                                       
Metal3           23555          7200           30.57%             0 /  0 /  0                                                       
Metal4           18003          1726            9.59%             0 /  0 /  0                                                       
Metal5           14296          1525           10.67%             0 /  0 /  0                                                       
TopMetal1            720             0            0.00%             0 /  0 /  0                                                     
---------------------------------------------------------------------------------------                                             
Total            74425         15560           20.91%             0 /  0 /  0                                                       
                                                                                                                                    
[INFO GRT-0018] Total wirelength: 135292 um                                                                                         
[INFO GRT-0014] Routed nets: 1858                                                                                                   
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7008.44                                                                              
Buffer                                   16     319.33                                                                              
Clock buffer                             49    1155.77                                                                              
Timing Repair Buffer                    231    3340.31                                                                              
Inverter                                259    1614.82                                                                              
Clock inverter                            5      65.32                                                                              
Sequential cell                         256   12954.82                                                                              
Multi-Input combinational cell         1045    9951.98                                                                              
Total                                  1863   36410.80                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.odb'
…                                                                                                                                   
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.def'
…                                                                                                                                   
────────────────────────────────────────────────────────── Check Antennas ──────────────────────────────────────────────────────────
[00:48:34] VERBOSE  Running 'OpenROAD.CheckAntennas' at                                                                 step.py:1140
                    'runs/RUN_2025-09-01_00-47-43/42-openroad-repairantennas/2-openroad-checkantennas'…                             
[00:48:34] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:34] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/42-openroad-repairantennas/2-openroad-checkantennas/openroad-checkant             
                    ennas.log'…                                                                                                     
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.odb'
…                                                                                                                                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
┏━━━━━━━┳━━━━━━━━━┳━━━━━━━━━━┳━━━━━━━┳━━━━━━━━━━━━┳━━━━━━━━┓
┃ P / R ┃ Partial ┃ Required ┃ Net   ┃ Pin        ┃ Layer  ┃
┡━━━━━━━╇━━━━━━━━━╇━━━━━━━━━━╇━━━━━━━╇━━━━━━━━━━━━╇━━━━━━━━┩
│ 1.47  │ 293.52  │ 200.00   │ net16 │ output16/A │ Metal3 │
└───────┴─────────┴──────────┴───────┴────────────┴────────┘
[00:48:36] INFO     Gating variable for step 'OpenROAD.ResizerTimingPostGRT' set to 'False'- the step will be      sequential.py:362
                    skipped.                                                                                                        
[00:48:36] INFO     Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…                            sequential.py:370
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[00:48:36] VERBOSE  Running 'OpenROAD.STAMidPNR-3' at 'runs/RUN_2025-09-01_00-47-43/43-openroad-stamidpnr-3'…           step.py:1140
[00:48:36] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:36] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/43-openroad-stamidpnr-3/openroad-stamidpnr-3.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.odb'
…                                                                                                                                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
───────────────────────────────────────────────────────── Detailed Routing ─────────────────────────────────────────────────────────
[00:48:38] VERBOSE  Running 'OpenROAD.DetailedRouting' at 'runs/RUN_2025-09-01_00-47-43/44-openroad-detailedrouting'…   step.py:1140
[00:48:38] INFO     Running TritonRoute with 8 threads…                                                             openroad.py:1829
[00:48:38] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:48:38] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/44-openroad-detailedrouting/openroad-detailedrouting.log'…                        
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.odb'
…                                                                                                                                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO ORD-0030] Using 8 thread(s).                                                                                                  
+ detailed_route -bottom_routing_layer Metal2 -top_routing_layer TopMetal1 -droute_end_iter 64 -or_seed 42 -verbose 1 -output_drc   
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/44-openroad-detailedrouting/drt-run-0/heichips25_pudding.drc        
[INFO DRT-0149] Reading tech and libs.                                                                                              
[00:48:38] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Cont            openroad.py:287
[00:48:38] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1            openroad.py:287
[00:48:38] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1            openroad.py:287
[00:48:38] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2            openroad.py:287
[00:48:38] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3            openroad.py:287
[00:48:38] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4            openroad.py:287
[00:48:38] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1         openroad.py:287
[00:48:38] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1         openroad.py:287
[00:48:38] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2         openroad.py:287
[00:48:38] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2         openroad.py:287
                                                                                                                                    
Units:                1000                                                                                                          
Number of layers:     15                                                                                                            
Number of macros:     85                                                                                                            
Number of vias:       76                                                                                                            
Number of viarulegen: 6                                                                                                             
                                                                                                                                    
[INFO DRT-0150] Reading design.                                                                                                     
                                                                                                                                    
Design:                   heichips25_pudding                                                                                        
Die area:                 ( 0 0 ) ( 500000 200000 )                                                                                 
Number of track patterns: 14                                                                                                        
Number of DEF vias:       0                                                                                                         
Number of components:     1863                                                                                                      
Number of terminals:      45                                                                                                        
Number of snets:          2                                                                                                         
Number of nets:           1870                                                                                                      
                                                                                                                                    
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[67] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[68] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[68] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[69] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[73] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[74] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[74] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[75] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[79] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[80] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[80] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[81] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[85] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[86] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[86] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[87] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[91] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[92] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[92] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[93] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/EN[2] has no pins on routing grid                                           openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[97] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[98] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[98] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[99] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[103] has no pins on routing grid                                        openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[104] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[104] has no pins on routing grid                                        openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[105] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[109] has no pins on routing grid                                        openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[110] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[110] has no pins on routing grid                                        openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[111] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[115] has no pins on routing grid                                        openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[116] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[116] has no pins on routing grid                                        openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[117] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[121] has no pins on routing grid                                        openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[122] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[122] has no pins on routing grid                                        openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ON[123] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ONB[127] has no pins on routing grid                                        openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/EN[3] has no pins on routing grid                                           openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacH/ENB[3] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[0] has no pins on routing grid                                           openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[4] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[5] has no pins on routing grid                                           openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[5] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[6] has no pins on routing grid                                           openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[10] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[11] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[11] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[12] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[16] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[17] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[17] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[18] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[22] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[23] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[23] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[24] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[28] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[29] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[29] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[30] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/EN[0] has no pins on routing grid                                           openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ENB[0] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[34] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[35] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[35] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[36] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[40] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[41] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[41] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[42] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[46] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[47] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[47] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[48] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[52] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[53] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[53] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[54] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[58] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[59] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ONB[59] has no pins on routing grid                                         openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ON[60] has no pins on routing grid                                          openroad.py:287
[00:48:38] WARNING  [DRT-0418] Term dacL/ENB[1] has no pins on routing grid                                          openroad.py:287
[INFO DRT-0167] List of default vias:                                                                                               
Layer Via2                                                                                                                          
default via: Via2_YX                                                                                                                
Layer Via3                                                                                                                          
default via: Via3_XY                                                                                                                
Layer Via4                                                                                                                          
default via: Via4_YX                                                                                                                
Layer TopVia1                                                                                                                       
default via: TopVia1EWNS                                                                                                            
Layer TopVia2                                                                                                                       
default via: TopVia2EWNS                                                                                                            
[INFO DRT-0162] Library cell analysis.                                                                                              
[INFO DRT-0163] Instance analysis.                                                                                                  
[INFO DRT-0164] Number of unique instances = 65.                                                                                    
[INFO DRT-0168] Init region query.                                                                                                  
[INFO DRT-0024]   Complete GatPoly.                                                                                                 
[INFO DRT-0024]   Complete Cont.                                                                                                    
[INFO DRT-0024]   Complete Metal1.                                                                                                  
[INFO DRT-0024]   Complete Via1.                                                                                                    
[INFO DRT-0024]   Complete Metal2.                                                                                                  
[INFO DRT-0024]   Complete Via2.                                                                                                    
[INFO DRT-0024]   Complete Metal3.                                                                                                  
[INFO DRT-0024]   Complete Via3.                                                                                                    
[INFO DRT-0024]   Complete Metal4.                                                                                                  
[INFO DRT-0024]   Complete Via4.                                                                                                    
[INFO DRT-0024]   Complete Metal5.                                                                                                  
[INFO DRT-0024]   Complete TopVia1.                                                                                                 
[INFO DRT-0024]   Complete TopMetal1.                                                                                               
[INFO DRT-0024]   Complete TopVia2.                                                                                                 
[INFO DRT-0024]   Complete TopMetal2.                                                                                               
[INFO DRT-0033] GatPoly shape region query size = 0.                                                                                
[INFO DRT-0033] Cont shape region query size = 0.                                                                                   
[INFO DRT-0033] Metal1 shape region query size = 50732.                                                                             
[INFO DRT-0033] Via1 shape region query size = 5310.                                                                                
[INFO DRT-0033] Metal2 shape region query size = 2652.                                                                              
[INFO DRT-0033] Via2 shape region query size = 5310.                                                                                
[INFO DRT-0033] Metal3 shape region query size = 2167.                                                                              
[INFO DRT-0033] Via3 shape region query size = 5310.                                                                                
[INFO DRT-0033] Metal4 shape region query size = 2124.                                                                              
[INFO DRT-0033] Via4 shape region query size = 5310.                                                                                
[INFO DRT-0033] Metal5 shape region query size = 3190.                                                                              
[INFO DRT-0033] TopVia1 shape region query size = 1062.                                                                             
[INFO DRT-0033] TopMetal1 shape region query size = 1640.                                                                           
[INFO DRT-0033] TopVia2 shape region query size = 480.                                                                              
[INFO DRT-0033] TopMetal2 shape region query size = 516.                                                                            
[INFO DRT-0165] Start pin access.                                                                                                   
[INFO DRT-0078]   Complete 846 pins.                                                                                                
[INFO DRT-0081]   Complete 63 unique inst patterns.                                                                                 
[INFO DRT-0084]   Complete 554 groups.                                                                                              
#scanned instances     = 1863                                                                                                       
#unique  instances     = 65                                                                                                         
#stdCellGenAp          = 2411                                                                                                       
#stdCellValidPlanarAp  = 0                                                                                                          
#stdCellValidViaAp     = 1839                                                                                                       
#stdCellPinNoAp        = 0                                                                                                          
#stdCellPinCnt         = 5613                                                                                                       
#instTermValidViaApCnt = 0                                                                                                          
#macroGenAp            = 6149                                                                                                       
#macroValidPlanarAp    = 6149                                                                                                       
#macroValidViaAp       = 3069                                                                                                       
#macroNoAp             = 0                                                                                                          
[INFO DRT-0166] Complete pin access.                                                                                                
[INFO DRT-0267] cpu time = 00:02:23, elapsed time = 00:00:20, memory = 108.08 (MB), peak = 108.08 (MB)                              
                                                                                                                                    
[INFO DRT-0157] Number of guides:     16675                                                                                         
                                                                                                                                    
[INFO DRT-0169] Post process guides.                                                                                                
[INFO DRT-0176] GCELLGRID X 0 DO 79 STEP 6300 ;                                                                                     
[INFO DRT-0177] GCELLGRID Y 0 DO 31 STEP 6300 ;                                                                                     
[INFO DRT-0028]   Complete GatPoly.                                                                                                 
[INFO DRT-0028]   Complete Cont.                                                                                                    
[INFO DRT-0028]   Complete Metal1.                                                                                                  
[INFO DRT-0028]   Complete Via1.                                                                                                    
[INFO DRT-0028]   Complete Metal2.                                                                                                  
[INFO DRT-0028]   Complete Via2.                                                                                                    
[INFO DRT-0028]   Complete Metal3.                                                                                                  
[INFO DRT-0028]   Complete Via3.                                                                                                    
[INFO DRT-0028]   Complete Metal4.                                                                                                  
[INFO DRT-0028]   Complete Via4.                                                                                                    
[INFO DRT-0028]   Complete Metal5.                                                                                                  
[INFO DRT-0028]   Complete TopVia1.                                                                                                 
[INFO DRT-0028]   Complete TopMetal1.                                                                                               
[INFO DRT-0028]   Complete TopVia2.                                                                                                 
[INFO DRT-0028]   Complete TopMetal2.                                                                                               
[INFO DRT-0178] Init guide query.                                                                                                   
[INFO DRT-0035]   Complete GatPoly (guide).                                                                                         
[INFO DRT-0035]   Complete Cont (guide).                                                                                            
[INFO DRT-0035]   Complete Metal1 (guide).                                                                                          
[INFO DRT-0035]   Complete Via1 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal2 (guide).                                                                                          
[INFO DRT-0035]   Complete Via2 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal3 (guide).                                                                                          
[INFO DRT-0035]   Complete Via3 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal4 (guide).                                                                                          
[INFO DRT-0035]   Complete Via4 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal5 (guide).                                                                                          
[INFO DRT-0035]   Complete TopVia1 (guide).                                                                                         
[INFO DRT-0035]   Complete TopMetal1 (guide).                                                                                       
[INFO DRT-0035]   Complete TopVia2 (guide).                                                                                         
[INFO DRT-0035]   Complete TopMetal2 (guide).                                                                                       
[INFO DRT-0036] GatPoly guide region query size = 0.                                                                                
[INFO DRT-0036] Cont guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal1 guide region query size = 4996.                                                                              
[INFO DRT-0036] Via1 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal2 guide region query size = 5076.                                                                              
[INFO DRT-0036] Via2 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal3 guide region query size = 2850.                                                                              
[INFO DRT-0036] Via3 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal4 guide region query size = 473.                                                                               
[INFO DRT-0036] Via4 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal5 guide region query size = 148.                                                                               
[INFO DRT-0036] TopVia1 guide region query size = 0.                                                                                
[INFO DRT-0036] TopMetal1 guide region query size = 0.                                                                              
[INFO DRT-0036] TopVia2 guide region query size = 0.                                                                                
[INFO DRT-0036] TopMetal2 guide region query size = 0.                                                                              
[INFO DRT-0179] Init gr pin query.                                                                                                  
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 113.76 (MB), peak = 113.76 (MB)                              
[INFO DRT-0245] skipped writing guide updates to database.                                                                          
[INFO DRT-0185] Post process initialize RPin region query.                                                                          
[INFO DRT-0181] Start track assignment.                                                                                             
[INFO DRT-0184] Done with 5549 vertical wires in 2 frboxes and 7994 horizontal wires in 1 frboxes.                                  
[INFO DRT-0186] Done with 2138 vertical wires in 2 frboxes and 1261 horizontal wires in 1 frboxes.                                  
[INFO DRT-0182] Complete track assignment.                                                                                          
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 151.77 (MB), peak = 151.77 (MB)                              
[INFO DRT-0187] Start routing data preparation.                                                                                     
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 151.95 (MB), peak = 151.95 (MB)                              
[INFO DRT-0194] Start detail routing.                                                                                               
[INFO DRT-0195] Start 0th optimization iteration.                                                                                   
Completing 10% with 0 violations.                                                                                                   
elapsed time = 00:00:00, memory = 246.90 (MB).                                                                                      
Completing 20% with 0 violations.                                                                                                   
elapsed time = 00:00:01, memory = 310.09 (MB).                                                                                      
Completing 30% with 0 violations.                                                                                                   
elapsed time = 00:00:13, memory = 249.80 (MB).                                                                                      
Completing 40% with 258 violations.                                                                                                 
elapsed time = 00:00:14, memory = 337.67 (MB).                                                                                      
Completing 50% with 258 violations.                                                                                                 
elapsed time = 00:00:23, memory = 378.66 (MB).                                                                                      
Completing 60% with 474 violations.                                                                                                 
elapsed time = 00:00:23, memory = 444.03 (MB).                                                                                      
Completing 70% with 474 violations.                                                                                                 
elapsed time = 00:00:25, memory = 470.91 (MB).                                                                                      
Completing 80% with 474 violations.                                                                                                 
elapsed time = 00:00:36, memory = 458.76 (MB).                                                                                      
Completing 90% with 738 violations.                                                                                                 
elapsed time = 00:00:36, memory = 578.76 (MB).                                                                                      
Completing 100% with 952 violations.                                                                                                
elapsed time = 00:00:49, memory = 458.93 (MB).                                                                                      
[INFO DRT-0199]   Number of violations = 1184.                                                                                      
Viol/Layer      Metal1   Via1 Metal2   Via2 Metal3 Metal4 Metal5                                                                    
Cut Spacing          0      4      0      0      0      0      0                                                                    
Metal Spacing        7      0    476      0      7      0      0                                                                    
Recheck             15      0     94      0     95      1     27                                                                    
Short                8      4    387      2     56      0      1                                                                    
[INFO DRT-0267] cpu time = 00:02:38, elapsed time = 00:00:50, memory = 807.36 (MB), peak = 807.36 (MB)                              
Total wire length = 101821 um.                                                                                                      
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 34471 um.                                                                                       
Total wire length on LAYER Metal3 = 46490 um.                                                                                       
Total wire length on LAYER Metal4 = 11366 um.                                                                                       
Total wire length on LAYER Metal5 = 9493 um.                                                                                        
Total wire length on LAYER TopMetal1 = 0 um.                                                                                        
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 13562.                                                                                                       
Up-via summary (total 13562):                                                                                                       
                                                                                                                                    
-------------------                                                                                                                 
GatPoly        0                                                                                                                    
Metal1     5702                                                                                                                     
Metal2     6662                                                                                                                     
Metal3      909                                                                                                                     
Metal4      289                                                                                                                     
Metal5        0                                                                                                                     
TopMetal1        0                                                                                                                  
-------------------                                                                                                                 
13562                                                                                                                               
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0195] Start 1st optimization iteration.                                                                                   
Completing 10% with 1184 violations.                                                                                                
elapsed time = 00:00:00, memory = 882.11 (MB).                                                                                      
Completing 20% with 1184 violations.                                                                                                
elapsed time = 00:00:02, memory = 920.48 (MB).                                                                                      
Completing 30% with 1184 violations.                                                                                                
elapsed time = 00:00:10, memory = 826.42 (MB).                                                                                      
Completing 40% with 878 violations.                                                                                                 
elapsed time = 00:00:10, memory = 864.92 (MB).                                                                                      
Completing 50% with 878 violations.                                                                                                 
elapsed time = 00:00:16, memory = 826.43 (MB).                                                                                      
Completing 60% with 814 violations.                                                                                                 
elapsed time = 00:00:16, memory = 864.18 (MB).                                                                                      
Completing 70% with 814 violations.                                                                                                 
elapsed time = 00:00:19, memory = 903.80 (MB).                                                                                      
Completing 80% with 814 violations.                                                                                                 
elapsed time = 00:00:27, memory = 833.49 (MB).                                                                                      
Completing 90% with 582 violations.                                                                                                 
elapsed time = 00:00:27, memory = 871.99 (MB).                                                                                      
Completing 100% with 459 violations.                                                                                                
elapsed time = 00:00:37, memory = 846.41 (MB).                                                                                      
[INFO DRT-0199]   Number of violations = 459.                                                                                       
Viol/Layer      Metal2 Metal3                                                                                                       
Metal Spacing      236      0                                                                                                       
Short              205     18                                                                                                       
[INFO DRT-0267] cpu time = 00:02:09, elapsed time = 00:00:37, memory = 849.41 (MB), peak = 932.86 (MB)                              
Total wire length = 101157 um.                                                                                                      
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 33977 um.                                                                                       
Total wire length on LAYER Metal3 = 46105 um.                                                                                       
Total wire length on LAYER Metal4 = 11593 um.                                                                                       
Total wire length on LAYER Metal5 = 9481 um.                                                                                        
Total wire length on LAYER TopMetal1 = 0 um.                                                                                        
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 13473.                                                                                                       
Up-via summary (total 13473):                                                                                                       
                                                                                                                                    
-------------------                                                                                                                 
GatPoly        0                                                                                                                    
Metal1     5716                                                                                                                     
Metal2     6505                                                                                                                     
Metal3      947                                                                                                                     
Metal4      305                                                                                                                     
Metal5        0                                                                                                                     
TopMetal1        0                                                                                                                  
-------------------                                                                                                                 
13473                                                                                                                               
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0195] Start 2nd optimization iteration.                                                                                   
Completing 10% with 459 violations.                                                                                                 
elapsed time = 00:00:00, memory = 849.41 (MB).                                                                                      
Completing 20% with 459 violations.                                                                                                 
elapsed time = 00:00:06, memory = 907.16 (MB).                                                                                      
Completing 30% with 404 violations.                                                                                                 
elapsed time = 00:00:09, memory = 888.81 (MB).                                                                                      
Completing 40% with 404 violations.                                                                                                 
elapsed time = 00:00:09, memory = 888.81 (MB).                                                                                      
Completing 50% with 404 violations.                                                                                                 
elapsed time = 00:00:15, memory = 892.81 (MB).                                                                                      
Completing 60% with 363 violations.                                                                                                 
elapsed time = 00:00:15, memory = 892.81 (MB).                                                                                      
Completing 70% with 363 violations.                                                                                                 
elapsed time = 00:00:21, memory = 896.06 (MB).                                                                                      
Completing 80% with 351 violations.                                                                                                 
elapsed time = 00:00:24, memory = 896.57 (MB).                                                                                      
Completing 90% with 351 violations.                                                                                                 
elapsed time = 00:00:24, memory = 896.57 (MB).                                                                                      
Completing 100% with 331 violations.                                                                                                
elapsed time = 00:00:30, memory = 900.49 (MB).                                                                                      
[INFO DRT-0199]   Number of violations = 331.                                                                                       
Viol/Layer      Metal2 Metal3 Metal4 Metal5                                                                                         
Metal Spacing      204      1      1      0                                                                                         
Short              110     14      0      1                                                                                         
[INFO DRT-0267] cpu time = 00:02:15, elapsed time = 00:00:30, memory = 900.49 (MB), peak = 948.16 (MB)                              
Total wire length = 101081 um.                                                                                                      
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 33953 um.                                                                                       
Total wire length on LAYER Metal3 = 46113 um.                                                                                       
Total wire length on LAYER Metal4 = 11540 um.                                                                                       
Total wire length on LAYER Metal5 = 9474 um.                                                                                        
Total wire length on LAYER TopMetal1 = 0 um.                                                                                        
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 13487.                                                                                                       
Up-via summary (total 13487):                                                                                                       
                                                                                                                                    
-------------------                                                                                                                 
GatPoly        0                                                                                                                    
Metal1     5714                                                                                                                     
Metal2     6502                                                                                                                     
Metal3      971                                                                                                                     
Metal4      300                                                                                                                     
Metal5        0                                                                                                                     
TopMetal1        0                                                                                                                  
-------------------                                                                                                                 
13487                                                                                                                               
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0195] Start 3rd optimization iteration.                                                                                   
Completing 10% with 331 violations.                                                                                                 
elapsed time = 00:00:00, memory = 900.49 (MB).                                                                                      
Completing 20% with 331 violations.                                                                                                 
elapsed time = 00:00:00, memory = 934.99 (MB).                                                                                      
Completing 30% with 331 violations.                                                                                                 
elapsed time = 00:00:06, memory = 900.68 (MB).                                                                                      
Completing 40% with 253 violations.                                                                                                 
elapsed time = 00:00:06, memory = 900.68 (MB).                                                                                      
Completing 50% with 253 violations.                                                                                                 
elapsed time = 00:00:08, memory = 900.71 (MB).                                                                                      
Completing 60% with 169 violations.                                                                                                 
elapsed time = 00:00:08, memory = 900.71 (MB).                                                                                      
Completing 70% with 169 violations.                                                                                                 
elapsed time = 00:00:08, memory = 938.59 (MB).                                                                                      
Completing 80% with 169 violations.                                                                                                 
elapsed time = 00:00:10, memory = 908.96 (MB).                                                                                      
Completing 90% with 99 violations.                                                                                                  
elapsed time = 00:00:11, memory = 1001.83 (MB).                                                                                     
Completing 100% with 20 violations.                                                                                                 
elapsed time = 00:00:14, memory = 909.17 (MB).                                                                                      
[INFO DRT-0199]   Number of violations = 20.                                                                                        
Viol/Layer      Metal2                                                                                                              
Metal Spacing        7                                                                                                              
Short               13                                                                                                              
[INFO DRT-0267] cpu time = 00:00:52, elapsed time = 00:00:15, memory = 909.17 (MB), peak = 1001.83 (MB)                             
Total wire length = 101058 um.                                                                                                      
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 32471 um.                                                                                       
Total wire length on LAYER Metal3 = 46196 um.                                                                                       
Total wire length on LAYER Metal4 = 12874 um.                                                                                       
Total wire length on LAYER Metal5 = 9516 um.                                                                                        
Total wire length on LAYER TopMetal1 = 0 um.                                                                                        
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 13753.                                                                                                       
Up-via summary (total 13753):                                                                                                       
                                                                                                                                    
-------------------                                                                                                                 
GatPoly        0                                                                                                                    
Metal1     5711                                                                                                                     
Metal2     6536                                                                                                                     
Metal3     1188                                                                                                                     
Metal4      318                                                                                                                     
Metal5        0                                                                                                                     
TopMetal1        0                                                                                                                  
-------------------                                                                                                                 
13753                                                                                                                               
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0195] Start 4th optimization iteration.                                                                                   
Completing 10% with 20 violations.                                                                                                  
elapsed time = 00:00:00, memory = 909.17 (MB).                                                                                      
Completing 20% with 20 violations.                                                                                                  
elapsed time = 00:00:00, memory = 909.17 (MB).                                                                                      
Completing 30% with 20 violations.                                                                                                  
elapsed time = 00:00:01, memory = 932.92 (MB).                                                                                      
Completing 40% with 0 violations.                                                                                                   
elapsed time = 00:00:01, memory = 932.92 (MB).                                                                                      
Completing 50% with 0 violations.                                                                                                   
elapsed time = 00:00:01, memory = 932.92 (MB).                                                                                      
Completing 60% with 0 violations.                                                                                                   
elapsed time = 00:00:01, memory = 932.92 (MB).                                                                                      
Completing 70% with 0 violations.                                                                                                   
elapsed time = 00:00:01, memory = 932.92 (MB).                                                                                      
Completing 80% with 0 violations.                                                                                                   
elapsed time = 00:00:01, memory = 932.92 (MB).                                                                                      
Completing 90% with 0 violations.                                                                                                   
elapsed time = 00:00:01, memory = 932.92 (MB).                                                                                      
Completing 100% with 0 violations.                                                                                                  
elapsed time = 00:00:01, memory = 932.92 (MB).                                                                                      
[INFO DRT-0199]   Number of violations = 0.                                                                                         
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 932.92 (MB), peak = 1001.83 (MB)                             
Total wire length = 101057 um.                                                                                                      
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 32466 um.                                                                                       
Total wire length on LAYER Metal3 = 46195 um.                                                                                       
Total wire length on LAYER Metal4 = 12879 um.                                                                                       
Total wire length on LAYER Metal5 = 9516 um.                                                                                        
Total wire length on LAYER TopMetal1 = 0 um.                                                                                        
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 13757.                                                                                                       
Up-via summary (total 13757):                                                                                                       
                                                                                                                                    
-------------------                                                                                                                 
GatPoly        0                                                                                                                    
Metal1     5711                                                                                                                     
Metal2     6539                                                                                                                     
Metal3     1189                                                                                                                     
Metal4      318                                                                                                                     
Metal5        0                                                                                                                     
TopMetal1        0                                                                                                                  
-------------------                                                                                                                 
13757                                                                                                                               
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0198] Complete detail routing.                                                                                            
Total wire length = 101057 um.                                                                                                      
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 32466 um.                                                                                       
Total wire length on LAYER Metal3 = 46195 um.                                                                                       
Total wire length on LAYER Metal4 = 12879 um.                                                                                       
Total wire length on LAYER Metal5 = 9516 um.                                                                                        
Total wire length on LAYER TopMetal1 = 0 um.                                                                                        
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 13757.                                                                                                       
Up-via summary (total 13757):                                                                                                       
                                                                                                                                    
-------------------                                                                                                                 
GatPoly        0                                                                                                                    
Metal1     5711                                                                                                                     
Metal2     6539                                                                                                                     
Metal3     1189                                                                                                                     
Metal4      318                                                                                                                     
Metal5        0                                                                                                                     
TopMetal1        0                                                                                                                  
-------------------                                                                                                                 
13757                                                                                                                               
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0267] cpu time = 00:08:03, elapsed time = 00:02:15, memory = 932.92 (MB), peak = 1001.83 (MB)                             
                                                                                                                                    
[INFO DRT-0180] Post processing.                                                                                                    
[INFO] Skipping post-DRT antenna repair: DRT_ANTENNA_REPAIR_ITERS set to 0.                                                         
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7008.44                                                                              
Buffer                                   16     319.33                                                                              
Clock buffer                             49    1155.77                                                                              
Timing Repair Buffer                    231    3340.31                                                                              
Inverter                                259    1614.82                                                                              
Clock inverter                            5      65.32                                                                              
Sequential cell                         256   12954.82                                                                              
Multi-Input combinational cell         1045    9951.98                                                                              
Total                                  1863   36410.80                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/44-openroad-detailedrouting/heichips25_pudding.odb'…               
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/44-openroad-detailedrouting/heichips25_pudding.nl.v'…              
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/44-openroad-detailedrouting/heichips25_pudding.pnl.v'…             
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/44-openroad-detailedrouting/heichips25_pudding.def'…               
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/44-openroad-detailedrouting/heichips25_pudding.sdc'…               
─────────────────────────────────────────────────────── Remove Obstructions ────────────────────────────────────────────────────────
[00:51:16] VERBOSE  Running 'Odb.RemoveRoutingObstructions' at                                                          step.py:1140
                    'runs/RUN_2025-09-01_00-47-43/45-odb-removeroutingobstructions'…                                                
[00:51:16] INFO     'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemoveRoutingObstructions'…                      odb.py:559
────────────────────────────────────────────────────────── Check Antennas ──────────────────────────────────────────────────────────
[00:51:16] VERBOSE  Running 'OpenROAD.CheckAntennas-1' at 'runs/RUN_2025-09-01_00-47-43/46-openroad-checkantennas-1'…   step.py:1140
[00:51:16] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:51:16] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/46-openroad-checkantennas-1/openroad-checkantennas-1.log'…                        
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/44-openroad-detailedrouting/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
┏━━━━━━━┳━━━━━━━━━┳━━━━━━━━━━┳━━━━━━━┳━━━━━━━━━━━━┳━━━━━━━━┓
┃ P / R ┃ Partial ┃ Required ┃ Net   ┃ Pin        ┃ Layer  ┃
┡━━━━━━━╇━━━━━━━━━╇━━━━━━━━━━╇━━━━━━━╇━━━━━━━━━━━━╇━━━━━━━━┩
│ 1.47  │ 293.60  │ 200.00   │ net16 │ output16/A │ Metal3 │
└───────┴─────────┴──────────┴───────┴────────────┴────────┘
─────────────────────────────────────────────────── Routing Design Rule Checker ────────────────────────────────────────────────────
[00:51:18] VERBOSE  Running 'Checker.TrDRC' at 'runs/RUN_2025-09-01_00-47-43/47-checker-trdrc'…                         step.py:1140
[00:51:18] INFO     Check for Routing DRC errors clear.                                                               checker.py:132
───────────────────────────────────────────────────── Report Disconnected Pins ─────────────────────────────────────────────────────
[00:51:18] VERBOSE  Running 'Odb.ReportDisconnectedPins' at                                                             step.py:1140
                    'runs/RUN_2025-09-01_00-47-43/48-odb-reportdisconnectedpins'…                                                   
[00:51:18] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/48-odb-reportdisconnectedpins/odb-reportdisconnectedpins.log'…                    
Found 12 disconnected pin(s), of which 0 are critical.                                                                              
──────────────────────────────────────────────────── Disconnected Pins Checker ─────────────────────────────────────────────────────
[00:51:19] VERBOSE  Running 'Checker.DisconnectedPins' at 'runs/RUN_2025-09-01_00-47-43/49-checker-disconnectedpins'…   step.py:1140
[00:51:19] INFO     Check for critical disconnected pins clear.                                                       checker.py:132
──────────────────────────────────────────────────────── Report Wire Length ────────────────────────────────────────────────────────
[00:51:19] VERBOSE  Running 'Odb.ReportWireLength' at 'runs/RUN_2025-09-01_00-47-43/50-odb-reportwirelength'…           step.py:1140
[00:51:19] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/50-odb-reportwirelength/odb-reportwirelength.log'…                                
────────────────────────────────────────────────── Wire Length Threshold Checker ───────────────────────────────────────────────────
[00:51:19] VERBOSE  Running 'Checker.WireLength' at 'runs/RUN_2025-09-01_00-47-43/51-checker-wirelength'…               step.py:1140
[00:51:19] WARNING  Threshold for Threshold-surpassing long wires is not set. The checker will be skipped.            checker.py:109
────────────────────────────────────────────────────────── Fill Insertion ──────────────────────────────────────────────────────────
[00:51:20] VERBOSE  Running 'OpenROAD.FillInsertion' at 'runs/RUN_2025-09-01_00-47-43/52-openroad-fillinsertion'…       step.py:1140
[00:51:20] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:51:20] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/52-openroad-fillinsertion/openroad-fillinsertion.log'…                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/48-odb-reportdisconnectedpins/heichips25_pudding.odb'…             
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
sg13g2_decap_* sg13g2_fill_1 sg13g2_fill_2                                                                                          
[INFO DPL-0001] Placed 4411 filler instances.                                                                                       
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dacL matched with dacL                                                                                                              
dacH matched with dacH                                                                                                              
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
Macro                                     2    7008.44                                                                              
Fill cell                              4411   49513.16                                                                              
Buffer                                   16     319.33                                                                              
Clock buffer                             49    1155.77                                                                              
Timing Repair Buffer                    231    3340.31                                                                              
Inverter                                259    1614.82                                                                              
Clock inverter                            5      65.32                                                                              
Sequential cell                         256   12954.82                                                                              
Multi-Input combinational cell         1045    9951.98                                                                              
Total                                  6274   85923.96                                                                              
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/52-openroad-fillinsertion/heichips25_pudding.odb'…                 
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/52-openroad-fillinsertion/heichips25_pudding.nl.v'…                
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/52-openroad-fillinsertion/heichips25_pudding.pnl.v'…               
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/52-openroad-fillinsertion/heichips25_pudding.def'…                 
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/52-openroad-fillinsertion/heichips25_pudding.sdc'…                 
────────────────────────────────────────────────── Generate Cell Frequency Tables ──────────────────────────────────────────────────
[00:51:20] VERBOSE  Running 'Odb.CellFrequencyTables' at 'runs/RUN_2025-09-01_00-47-43/53-odb-cellfrequencytables'…     step.py:1140
[00:51:20] VERBOSE  Logging subprocess to 'runs/RUN_2025-09-01_00-47-43/53-odb-cellfrequencytables/buffer_list.txt'…    step.py:1340
sg13g2_buf_1                                                                                                                        
sg13g2_buf_16                                                                                                                       
sg13g2_buf_2                                                                                                                        
sg13g2_buf_4                                                                                                                        
sg13g2_buf_8                                                                                                                        
sg13g2_dlygate4sd1_1                                                                                                                
sg13g2_dlygate4sd2_1                                                                                                                
sg13g2_dlygate4sd3_1                                                                                                                
[00:51:21] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/53-odb-cellfrequencytables/odb-cellfrequencytables.log'…                          
Cells by Master                                                                                                                     
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━┓                                                    
┃ Cell                                                  ┃ Count                ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━┩                                                    
│ dac2u128out4in                                        │ 2                    │                                                    
│ sg13g2_a21o_1                                         │ 105                  │                                                    
│ sg13g2_a21o_2                                         │ 23                   │                                                    
│ sg13g2_a21oi_1                                        │ 256                  │                                                    
│ sg13g2_a221oi_1                                       │ 128                  │                                                    
│ sg13g2_buf_1                                          │ 66                   │                                                    
│ sg13g2_buf_2                                          │ 75                   │                                                    
│ sg13g2_buf_8                                          │ 155                  │                                                    
│ sg13g2_decap_4                                        │ 83                   │                                                    
│ sg13g2_decap_8                                        │ 3721                 │                                                    
│ sg13g2_dfrbpq_1                                       │ 28                   │                                                    
│ sg13g2_dfrbpq_2                                       │ 228                  │                                                    
│ sg13g2_fill_1                                         │ 304                  │                                                    
│ sg13g2_fill_2                                         │ 303                  │                                                    
│ sg13g2_inv_1                                          │ 148                  │                                                    
│ sg13g2_inv_2                                          │ 111                  │                                                    
│ sg13g2_inv_4                                          │ 3                    │                                                    
│ sg13g2_inv_8                                          │ 2                    │                                                    
│ sg13g2_nand2_1                                        │ 128                  │                                                    
│ sg13g2_nor2_2                                         │ 1                    │                                                    
│ sg13g2_o21ai_1                                        │ 128                  │                                                    
│ sg13g2_tiehi                                          │ 264                  │                                                    
│ sg13g2_tielo                                          │ 12                   │                                                    
└───────────────────────────────────────────────────────┴──────────────────────┘                                                    
Cells by Function                                                                                                                   
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━━━┓                                                    
┃ Cell Function                                       ┃ Count                  ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━━━┩                                                    
└─────────────────────────────────────────────────────┴────────────────────────┘                                                    
Cells by SCL                                                                                                                        
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┓                                                    
┃ SCL                             ┃ Count                                      ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┩                                                    
└─────────────────────────────────┴────────────────────────────────────────────┘                                                    
Buffers by Cell Master                                                                                                              
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━━━━┓                                                    
┃ Buffer                                             ┃ Count                   ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━━━━┩                                                    
│ sg13g2_buf_1                                       │ 66                      │                                                    
│ sg13g2_buf_2                                       │ 75                      │                                                    
│ sg13g2_buf_8                                       │ 155                     │                                                    
└────────────────────────────────────────────────────┴─────────────────────────┘                                                    
─────────────────────────────────────────── Parasitic Resistance/Capacitance Extraction ────────────────────────────────────────────
[00:51:21] VERBOSE  Running 'OpenROAD.RCX' at 'runs/RUN_2025-09-01_00-47-43/54-openroad-rcx'…                           step.py:1140
[00:51:22] INFO     Running RCX for corners matching nom_*                                                          openroad.py:1972
                    (/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/54-openroad-rcx/nom/rcx.log)…                  
[00:51:22] VERBOSE  Logging subprocess to 'runs/RUN_2025-09-01_00-47-43/54-openroad-rcx/nom/rcx.log'…                   step.py:1340
[00:51:23] INFO     Finished RCX for corners matching nom_*.                                                        openroad.py:1981
──────────────────────────────────────────────── Static Timing Analysis (Post-PnR) ─────────────────────────────────────────────────
[00:51:23] VERBOSE  Running 'OpenROAD.STAPostPNR' at 'runs/RUN_2025-09-01_00-47-43/55-openroad-stapostpnr'…             step.py:1140
[00:51:23] WARNING  No libs found for macro dac2u128out4in at corner nom_fast_1p32V_m40C. The module will be          toolbox.py:283
                    black-boxed.                                                                                                    
[00:51:23] INFO     Starting STA for the nom_fast_1p32V_m40C timing corner…                                          openroad.py:710
[00:51:23] WARNING  No libs found for macro dac2u128out4in at corner nom_slow_1p08V_125C. The module will be          toolbox.py:283
                    black-boxed.                                                                                                    
[00:51:23] INFO     Starting STA for the nom_slow_1p08V_125C timing corner…                                          openroad.py:710
[00:51:23] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:51:23] INFO     Starting STA for the nom_typ_1p20V_25C timing corner…                                            openroad.py:710
[00:51:23] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/55-openroad-stapostpnr/nom_fast_1p32V_m40C/sta.log'…                              
[00:51:23] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/55-openroad-stapostpnr/nom_slow_1p08V_125C/sta.log'…                              
[00:51:23] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/55-openroad-stapostpnr/nom_typ_1p20V_25C/sta.log'…                                
[00:51:25] INFO     Finished STA for the nom_fast_1p32V_m40C timing corner.                                          openroad.py:725
[00:51:25] INFO     Finished STA for the nom_slow_1p08V_125C timing corner.                                          openroad.py:725
[00:51:25] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/55-openroad-stapostpnr/nom_slow_1p08V_125C/filter_unannotated.log'…               
[00:51:25] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/55-openroad-stapostpnr/nom_fast_1p32V_m40C/filter_unannotated.log'…               
[00:51:25] INFO     Finished STA for the nom_typ_1p20V_25C timing corner.                                            openroad.py:725
[00:51:25] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/55-openroad-stapostpnr/nom_typ_1p20V_25C/filter_unannotated.log'…                 
┏━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┓
┃                      ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃
┃                      ┃ Hold   ┃ Reg to ┃        ┃ Hold   ┃ which  ┃ Setup  ┃ Reg to ┃        ┃ Setup  ┃ which  ┃ Max    ┃ Max    ┃
┃                      ┃ Worst  ┃ Reg    ┃ Hold   ┃ Vio    ┃ reg to ┃ Worst  ┃ Reg    ┃ Setup  ┃ Vio    ┃ reg to ┃ Cap    ┃ Slew   ┃
┃ Corner/Group         ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Viola… ┃ Viola… ┃
┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━┩
│ Overall              │ 0.2166 │ 0.2166 │ 0.0000 │ 0      │ 0      │ 8.7102 │ 8.7102 │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_fast_1p32V_m40C  │ 0.2166 │ 0.2166 │ 0.0000 │ 0      │ 0      │ 9.4746 │ 9.4746 │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_slow_1p08V_125C  │ 0.5095 │ 0.5095 │ 0.0000 │ 0      │ 0      │ 8.7102 │ 8.7102 │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_typ_1p20V_25C    │ 0.3226 │ 0.3226 │ 0.0000 │ 0      │ 0      │ 9.1961 │ 9.1961 │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
└──────────────────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┘
───────────────────────────────────────────────────── Generate IR Drop Report ──────────────────────────────────────────────────────
[00:51:26] VERBOSE  Running 'OpenROAD.IRDropReport' at 'runs/RUN_2025-09-01_00-47-43/56-openroad-irdropreport'…         step.py:1140
[00:51:26] WARNING  'VSRC_LOC_FILES' was not given a value, which may make the results of IR drop analysis          openroad.py:2072
                    inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this                    
                    warning, otherwise, see the documentation for 'VSRC_LOC_FILES'.                                                 
[00:51:26] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[00:51:26] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2025-09-01_00-47-43/56-openroad-irdropreport/openroad-irdropreport.log'…                              
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2025-09-01_00-47-43/53-odb-cellfrequencytables/heichips25_pudding.odb'…                
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Using voltage extracted from lib (1.2V) for power nets and 0V for ground nets…                                               
[00:51:27] WARNING  [PSM-0038] Unconnected node on net VPWR at location (390.000um, 50.095um), layer: Metal5.        openroad.py:287
[00:51:27] WARNING  [PSM-0038] Unconnected node on net VPWR at location (390.000um, 143.095um), layer: Metal5.       openroad.py:287
[00:51:27] WARNING  [PSM-0039] Unconnected instance dacL/VDD at location (390.000um, 50.095um).                      openroad.py:287
[00:51:27] WARNING  [PSM-0039] Unconnected instance dacH/VDD at location (390.000um, 143.095um).                     openroad.py:287
[00:51:27] ERROR    [PSM-0069] Check connectivity failed on VPWR.                                                    openroad.py:285
Classic - Stage 59 - IR Drop Report ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━            58/79 0:03:43
[00:51:27] WARNING  The following warnings were generated by the flow:                                                   flow.py:701
[00:51:27] WARNING  [Checker.LintWarnings] 8 Lint warnings found.                                                        flow.py:703
[00:51:27] WARNING  No libs found for macro dac2u128out4in at corner nom_typ_1p20V_25C. The module will be black-boxed.  flow.py:703
                    (and 25 similar warnings)                                                                                       
[00:51:27] WARNING  No libs found for macro dac2u128out4in at corner nom_fast_1p32V_m40C. The module will be             flow.py:703
                    black-boxed. (and 4 similar warnings)                                                                           
[00:51:27] WARNING  No libs found for macro dac2u128out4in at corner nom_slow_1p08V_125C. The module will be             flow.py:703
                    black-boxed. (and 4 similar warnings)                                                                           
[00:51:27] WARNING  [OpenROAD.Floorplan] [ORD-2011] LEF master dac2u128out4in has no liberty cell.                       flow.py:703
[00:51:27] WARNING  [Odb.CheckMacroAntennaProperties] Cell 'dac2u128out4in' has (264) input pin(s) without antenna gate  flow.py:703
                    information. They might not be connected to a gate. (and 4 similar warnings)                                    
[00:51:27] WARNING  [OpenROAD.GeneratePDN] [PSM-0038] Unconnected node on net VPWR at location (390.000um, 50.095um),    flow.py:703
                    layer: Metal5. (and 5 similar warnings)                                                                         
[00:51:27] WARNING  [OpenROAD.GeneratePDN] [PSM-0039] Unconnected instance dacL/VDD at location (390.000um, 50.095um).   flow.py:703
                    (and 5 similar warnings)                                                                                        
[00:51:27] WARNING  [OpenROAD.DetailedRouting] [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping    flow.py:703
                    for layer Cont (and 9 similar warnings)                                                                         
[00:51:27] WARNING  [OpenROAD.DetailedRouting] [DRT-0418] Term dacH/ONB[67] has no pins on routing grid (and 87 similar  flow.py:703
                    warnings)                                                                                                       
[00:51:27] WARNING  [Checker.WireLength] Threshold for Threshold-surpassing long wires is not set. The checker will be   flow.py:703
                    skipped.                                                                                                        
[00:51:27] WARNING  [OpenROAD.IRDropReport] 'VSRC_LOC_FILES' was not given a value, which may make the results of IR     flow.py:703
                    drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may                  
                    ignore this warning, otherwise, see the documentation for 'VSRC_LOC_FILES'.                                     
[00:51:27] ERROR    The following error was encountered while running the flow:                                      __main__.py:188
                    OpenROAD.IRDropReport failed with the following errors:                                                         
                    [PSM-0069] Check connectivity failed on VPWR.                                                                   
[00:51:27] ERROR    LibreLane will now quit.                                                                         __main__.py:189
