
SensorDevice_NBiot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cac8  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001018  0800ccb0  0800ccb0  0001ccb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800dcc8  0800dcc8  0001dcc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800dccc  0800dccc  0001dccc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000258  20000000  0800dcd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000007fc  20000258  0800df28  00020258  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000a54  0800df28  00020a54  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020258  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002f513  00000000  00000000  00020281  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000578b  00000000  00000000  0004f794  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001948  00000000  00000000  00054f20  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001758  00000000  00000000  00056868  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000db02  00000000  00000000  00057fc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00006e22  00000000  00000000  00065ac2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0006c8e4  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000076f8  00000000  00000000  0006c960  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000258 	.word	0x20000258
 8000204:	00000000 	.word	0x00000000
 8000208:	0800cc98 	.word	0x0800cc98

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000025c 	.word	0x2000025c
 8000224:	0800cc98 	.word	0x0800cc98

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000376:	f1a4 0401 	sub.w	r4, r4, #1
 800037a:	d1e9      	bne.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f092 0f00 	teq	r2, #0
 8000522:	bf14      	ite	ne
 8000524:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e720      	b.n	800037c <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aedc 	beq.w	800032a <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6c1      	b.n	800032a <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_frsub>:
 8000c38:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c3c:	e002      	b.n	8000c44 <__addsf3>
 8000c3e:	bf00      	nop

08000c40 <__aeabi_fsub>:
 8000c40:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c44 <__addsf3>:
 8000c44:	0042      	lsls	r2, r0, #1
 8000c46:	bf1f      	itttt	ne
 8000c48:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c4c:	ea92 0f03 	teqne	r2, r3
 8000c50:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c54:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c58:	d06a      	beq.n	8000d30 <__addsf3+0xec>
 8000c5a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c5e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c62:	bfc1      	itttt	gt
 8000c64:	18d2      	addgt	r2, r2, r3
 8000c66:	4041      	eorgt	r1, r0
 8000c68:	4048      	eorgt	r0, r1
 8000c6a:	4041      	eorgt	r1, r0
 8000c6c:	bfb8      	it	lt
 8000c6e:	425b      	neglt	r3, r3
 8000c70:	2b19      	cmp	r3, #25
 8000c72:	bf88      	it	hi
 8000c74:	4770      	bxhi	lr
 8000c76:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c7a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c7e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c82:	bf18      	it	ne
 8000c84:	4240      	negne	r0, r0
 8000c86:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c8a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c8e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4249      	negne	r1, r1
 8000c96:	ea92 0f03 	teq	r2, r3
 8000c9a:	d03f      	beq.n	8000d1c <__addsf3+0xd8>
 8000c9c:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca0:	fa41 fc03 	asr.w	ip, r1, r3
 8000ca4:	eb10 000c 	adds.w	r0, r0, ip
 8000ca8:	f1c3 0320 	rsb	r3, r3, #32
 8000cac:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cb4:	d502      	bpl.n	8000cbc <__addsf3+0x78>
 8000cb6:	4249      	negs	r1, r1
 8000cb8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cbc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cc0:	d313      	bcc.n	8000cea <__addsf3+0xa6>
 8000cc2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cc6:	d306      	bcc.n	8000cd6 <__addsf3+0x92>
 8000cc8:	0840      	lsrs	r0, r0, #1
 8000cca:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cce:	f102 0201 	add.w	r2, r2, #1
 8000cd2:	2afe      	cmp	r2, #254	; 0xfe
 8000cd4:	d251      	bcs.n	8000d7a <__addsf3+0x136>
 8000cd6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cda:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cde:	bf08      	it	eq
 8000ce0:	f020 0001 	biceq.w	r0, r0, #1
 8000ce4:	ea40 0003 	orr.w	r0, r0, r3
 8000ce8:	4770      	bx	lr
 8000cea:	0049      	lsls	r1, r1, #1
 8000cec:	eb40 0000 	adc.w	r0, r0, r0
 8000cf0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000cf4:	f1a2 0201 	sub.w	r2, r2, #1
 8000cf8:	d1ed      	bne.n	8000cd6 <__addsf3+0x92>
 8000cfa:	fab0 fc80 	clz	ip, r0
 8000cfe:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d02:	ebb2 020c 	subs.w	r2, r2, ip
 8000d06:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d0a:	bfaa      	itet	ge
 8000d0c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d10:	4252      	neglt	r2, r2
 8000d12:	4318      	orrge	r0, r3
 8000d14:	bfbc      	itt	lt
 8000d16:	40d0      	lsrlt	r0, r2
 8000d18:	4318      	orrlt	r0, r3
 8000d1a:	4770      	bx	lr
 8000d1c:	f092 0f00 	teq	r2, #0
 8000d20:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d24:	bf06      	itte	eq
 8000d26:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d2a:	3201      	addeq	r2, #1
 8000d2c:	3b01      	subne	r3, #1
 8000d2e:	e7b5      	b.n	8000c9c <__addsf3+0x58>
 8000d30:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d34:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d38:	bf18      	it	ne
 8000d3a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d3e:	d021      	beq.n	8000d84 <__addsf3+0x140>
 8000d40:	ea92 0f03 	teq	r2, r3
 8000d44:	d004      	beq.n	8000d50 <__addsf3+0x10c>
 8000d46:	f092 0f00 	teq	r2, #0
 8000d4a:	bf08      	it	eq
 8000d4c:	4608      	moveq	r0, r1
 8000d4e:	4770      	bx	lr
 8000d50:	ea90 0f01 	teq	r0, r1
 8000d54:	bf1c      	itt	ne
 8000d56:	2000      	movne	r0, #0
 8000d58:	4770      	bxne	lr
 8000d5a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d5e:	d104      	bne.n	8000d6a <__addsf3+0x126>
 8000d60:	0040      	lsls	r0, r0, #1
 8000d62:	bf28      	it	cs
 8000d64:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d68:	4770      	bx	lr
 8000d6a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d6e:	bf3c      	itt	cc
 8000d70:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d74:	4770      	bxcc	lr
 8000d76:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d7a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d7e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d82:	4770      	bx	lr
 8000d84:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d88:	bf16      	itet	ne
 8000d8a:	4608      	movne	r0, r1
 8000d8c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d90:	4601      	movne	r1, r0
 8000d92:	0242      	lsls	r2, r0, #9
 8000d94:	bf06      	itte	eq
 8000d96:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d9a:	ea90 0f01 	teqeq	r0, r1
 8000d9e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000da2:	4770      	bx	lr

08000da4 <__aeabi_ui2f>:
 8000da4:	f04f 0300 	mov.w	r3, #0
 8000da8:	e004      	b.n	8000db4 <__aeabi_i2f+0x8>
 8000daa:	bf00      	nop

08000dac <__aeabi_i2f>:
 8000dac:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000db0:	bf48      	it	mi
 8000db2:	4240      	negmi	r0, r0
 8000db4:	ea5f 0c00 	movs.w	ip, r0
 8000db8:	bf08      	it	eq
 8000dba:	4770      	bxeq	lr
 8000dbc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dc0:	4601      	mov	r1, r0
 8000dc2:	f04f 0000 	mov.w	r0, #0
 8000dc6:	e01c      	b.n	8000e02 <__aeabi_l2f+0x2a>

08000dc8 <__aeabi_ul2f>:
 8000dc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dcc:	bf08      	it	eq
 8000dce:	4770      	bxeq	lr
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	e00a      	b.n	8000dec <__aeabi_l2f+0x14>
 8000dd6:	bf00      	nop

08000dd8 <__aeabi_l2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000de4:	d502      	bpl.n	8000dec <__aeabi_l2f+0x14>
 8000de6:	4240      	negs	r0, r0
 8000de8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dec:	ea5f 0c01 	movs.w	ip, r1
 8000df0:	bf02      	ittt	eq
 8000df2:	4684      	moveq	ip, r0
 8000df4:	4601      	moveq	r1, r0
 8000df6:	2000      	moveq	r0, #0
 8000df8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000dfc:	bf08      	it	eq
 8000dfe:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e02:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e06:	fabc f28c 	clz	r2, ip
 8000e0a:	3a08      	subs	r2, #8
 8000e0c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e10:	db10      	blt.n	8000e34 <__aeabi_l2f+0x5c>
 8000e12:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e16:	4463      	add	r3, ip
 8000e18:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e1c:	f1c2 0220 	rsb	r2, r2, #32
 8000e20:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e24:	fa20 f202 	lsr.w	r2, r0, r2
 8000e28:	eb43 0002 	adc.w	r0, r3, r2
 8000e2c:	bf08      	it	eq
 8000e2e:	f020 0001 	biceq.w	r0, r0, #1
 8000e32:	4770      	bx	lr
 8000e34:	f102 0220 	add.w	r2, r2, #32
 8000e38:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e3c:	f1c2 0220 	rsb	r2, r2, #32
 8000e40:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e44:	fa21 f202 	lsr.w	r2, r1, r2
 8000e48:	eb43 0002 	adc.w	r0, r3, r2
 8000e4c:	bf08      	it	eq
 8000e4e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e52:	4770      	bx	lr

08000e54 <__aeabi_fmul>:
 8000e54:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e58:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e5c:	bf1e      	ittt	ne
 8000e5e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e62:	ea92 0f0c 	teqne	r2, ip
 8000e66:	ea93 0f0c 	teqne	r3, ip
 8000e6a:	d06f      	beq.n	8000f4c <__aeabi_fmul+0xf8>
 8000e6c:	441a      	add	r2, r3
 8000e6e:	ea80 0c01 	eor.w	ip, r0, r1
 8000e72:	0240      	lsls	r0, r0, #9
 8000e74:	bf18      	it	ne
 8000e76:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e7a:	d01e      	beq.n	8000eba <__aeabi_fmul+0x66>
 8000e7c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e80:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e84:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e88:	fba0 3101 	umull	r3, r1, r0, r1
 8000e8c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e90:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e94:	bf3e      	ittt	cc
 8000e96:	0049      	lslcc	r1, r1, #1
 8000e98:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e9c:	005b      	lslcc	r3, r3, #1
 8000e9e:	ea40 0001 	orr.w	r0, r0, r1
 8000ea2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000ea6:	2afd      	cmp	r2, #253	; 0xfd
 8000ea8:	d81d      	bhi.n	8000ee6 <__aeabi_fmul+0x92>
 8000eaa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000eae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb2:	bf08      	it	eq
 8000eb4:	f020 0001 	biceq.w	r0, r0, #1
 8000eb8:	4770      	bx	lr
 8000eba:	f090 0f00 	teq	r0, #0
 8000ebe:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ec2:	bf08      	it	eq
 8000ec4:	0249      	lsleq	r1, r1, #9
 8000ec6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eca:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ece:	3a7f      	subs	r2, #127	; 0x7f
 8000ed0:	bfc2      	ittt	gt
 8000ed2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ed6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eda:	4770      	bxgt	lr
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	f04f 0300 	mov.w	r3, #0
 8000ee4:	3a01      	subs	r2, #1
 8000ee6:	dc5d      	bgt.n	8000fa4 <__aeabi_fmul+0x150>
 8000ee8:	f112 0f19 	cmn.w	r2, #25
 8000eec:	bfdc      	itt	le
 8000eee:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000ef2:	4770      	bxle	lr
 8000ef4:	f1c2 0200 	rsb	r2, r2, #0
 8000ef8:	0041      	lsls	r1, r0, #1
 8000efa:	fa21 f102 	lsr.w	r1, r1, r2
 8000efe:	f1c2 0220 	rsb	r2, r2, #32
 8000f02:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f06:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f0a:	f140 0000 	adc.w	r0, r0, #0
 8000f0e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f12:	bf08      	it	eq
 8000f14:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f18:	4770      	bx	lr
 8000f1a:	f092 0f00 	teq	r2, #0
 8000f1e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f22:	bf02      	ittt	eq
 8000f24:	0040      	lsleq	r0, r0, #1
 8000f26:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f2a:	3a01      	subeq	r2, #1
 8000f2c:	d0f9      	beq.n	8000f22 <__aeabi_fmul+0xce>
 8000f2e:	ea40 000c 	orr.w	r0, r0, ip
 8000f32:	f093 0f00 	teq	r3, #0
 8000f36:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f3a:	bf02      	ittt	eq
 8000f3c:	0049      	lsleq	r1, r1, #1
 8000f3e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f42:	3b01      	subeq	r3, #1
 8000f44:	d0f9      	beq.n	8000f3a <__aeabi_fmul+0xe6>
 8000f46:	ea41 010c 	orr.w	r1, r1, ip
 8000f4a:	e78f      	b.n	8000e6c <__aeabi_fmul+0x18>
 8000f4c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f50:	ea92 0f0c 	teq	r2, ip
 8000f54:	bf18      	it	ne
 8000f56:	ea93 0f0c 	teqne	r3, ip
 8000f5a:	d00a      	beq.n	8000f72 <__aeabi_fmul+0x11e>
 8000f5c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f60:	bf18      	it	ne
 8000f62:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f66:	d1d8      	bne.n	8000f1a <__aeabi_fmul+0xc6>
 8000f68:	ea80 0001 	eor.w	r0, r0, r1
 8000f6c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f70:	4770      	bx	lr
 8000f72:	f090 0f00 	teq	r0, #0
 8000f76:	bf17      	itett	ne
 8000f78:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f7c:	4608      	moveq	r0, r1
 8000f7e:	f091 0f00 	teqne	r1, #0
 8000f82:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f86:	d014      	beq.n	8000fb2 <__aeabi_fmul+0x15e>
 8000f88:	ea92 0f0c 	teq	r2, ip
 8000f8c:	d101      	bne.n	8000f92 <__aeabi_fmul+0x13e>
 8000f8e:	0242      	lsls	r2, r0, #9
 8000f90:	d10f      	bne.n	8000fb2 <__aeabi_fmul+0x15e>
 8000f92:	ea93 0f0c 	teq	r3, ip
 8000f96:	d103      	bne.n	8000fa0 <__aeabi_fmul+0x14c>
 8000f98:	024b      	lsls	r3, r1, #9
 8000f9a:	bf18      	it	ne
 8000f9c:	4608      	movne	r0, r1
 8000f9e:	d108      	bne.n	8000fb2 <__aeabi_fmul+0x15e>
 8000fa0:	ea80 0001 	eor.w	r0, r0, r1
 8000fa4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fa8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb0:	4770      	bx	lr
 8000fb2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fb6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000fba:	4770      	bx	lr

08000fbc <__aeabi_fdiv>:
 8000fbc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fc4:	bf1e      	ittt	ne
 8000fc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fca:	ea92 0f0c 	teqne	r2, ip
 8000fce:	ea93 0f0c 	teqne	r3, ip
 8000fd2:	d069      	beq.n	80010a8 <__aeabi_fdiv+0xec>
 8000fd4:	eba2 0203 	sub.w	r2, r2, r3
 8000fd8:	ea80 0c01 	eor.w	ip, r0, r1
 8000fdc:	0249      	lsls	r1, r1, #9
 8000fde:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fe2:	d037      	beq.n	8001054 <__aeabi_fdiv+0x98>
 8000fe4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000fe8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fec:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ff4:	428b      	cmp	r3, r1
 8000ff6:	bf38      	it	cc
 8000ff8:	005b      	lslcc	r3, r3, #1
 8000ffa:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ffe:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8001002:	428b      	cmp	r3, r1
 8001004:	bf24      	itt	cs
 8001006:	1a5b      	subcs	r3, r3, r1
 8001008:	ea40 000c 	orrcs.w	r0, r0, ip
 800100c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001010:	bf24      	itt	cs
 8001012:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8001016:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800101a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800101e:	bf24      	itt	cs
 8001020:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001024:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001028:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800102c:	bf24      	itt	cs
 800102e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001032:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001036:	011b      	lsls	r3, r3, #4
 8001038:	bf18      	it	ne
 800103a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800103e:	d1e0      	bne.n	8001002 <__aeabi_fdiv+0x46>
 8001040:	2afd      	cmp	r2, #253	; 0xfd
 8001042:	f63f af50 	bhi.w	8000ee6 <__aeabi_fmul+0x92>
 8001046:	428b      	cmp	r3, r1
 8001048:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800104c:	bf08      	it	eq
 800104e:	f020 0001 	biceq.w	r0, r0, #1
 8001052:	4770      	bx	lr
 8001054:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001058:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800105c:	327f      	adds	r2, #127	; 0x7f
 800105e:	bfc2      	ittt	gt
 8001060:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8001064:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001068:	4770      	bxgt	lr
 800106a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800106e:	f04f 0300 	mov.w	r3, #0
 8001072:	3a01      	subs	r2, #1
 8001074:	e737      	b.n	8000ee6 <__aeabi_fmul+0x92>
 8001076:	f092 0f00 	teq	r2, #0
 800107a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800107e:	bf02      	ittt	eq
 8001080:	0040      	lsleq	r0, r0, #1
 8001082:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001086:	3a01      	subeq	r2, #1
 8001088:	d0f9      	beq.n	800107e <__aeabi_fdiv+0xc2>
 800108a:	ea40 000c 	orr.w	r0, r0, ip
 800108e:	f093 0f00 	teq	r3, #0
 8001092:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001096:	bf02      	ittt	eq
 8001098:	0049      	lsleq	r1, r1, #1
 800109a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800109e:	3b01      	subeq	r3, #1
 80010a0:	d0f9      	beq.n	8001096 <__aeabi_fdiv+0xda>
 80010a2:	ea41 010c 	orr.w	r1, r1, ip
 80010a6:	e795      	b.n	8000fd4 <__aeabi_fdiv+0x18>
 80010a8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010ac:	ea92 0f0c 	teq	r2, ip
 80010b0:	d108      	bne.n	80010c4 <__aeabi_fdiv+0x108>
 80010b2:	0242      	lsls	r2, r0, #9
 80010b4:	f47f af7d 	bne.w	8000fb2 <__aeabi_fmul+0x15e>
 80010b8:	ea93 0f0c 	teq	r3, ip
 80010bc:	f47f af70 	bne.w	8000fa0 <__aeabi_fmul+0x14c>
 80010c0:	4608      	mov	r0, r1
 80010c2:	e776      	b.n	8000fb2 <__aeabi_fmul+0x15e>
 80010c4:	ea93 0f0c 	teq	r3, ip
 80010c8:	d104      	bne.n	80010d4 <__aeabi_fdiv+0x118>
 80010ca:	024b      	lsls	r3, r1, #9
 80010cc:	f43f af4c 	beq.w	8000f68 <__aeabi_fmul+0x114>
 80010d0:	4608      	mov	r0, r1
 80010d2:	e76e      	b.n	8000fb2 <__aeabi_fmul+0x15e>
 80010d4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010d8:	bf18      	it	ne
 80010da:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010de:	d1ca      	bne.n	8001076 <__aeabi_fdiv+0xba>
 80010e0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010e4:	f47f af5c 	bne.w	8000fa0 <__aeabi_fmul+0x14c>
 80010e8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010ec:	f47f af3c 	bne.w	8000f68 <__aeabi_fmul+0x114>
 80010f0:	e75f      	b.n	8000fb2 <__aeabi_fmul+0x15e>
 80010f2:	bf00      	nop

080010f4 <__gesf2>:
 80010f4:	f04f 3cff 	mov.w	ip, #4294967295
 80010f8:	e006      	b.n	8001108 <__cmpsf2+0x4>
 80010fa:	bf00      	nop

080010fc <__lesf2>:
 80010fc:	f04f 0c01 	mov.w	ip, #1
 8001100:	e002      	b.n	8001108 <__cmpsf2+0x4>
 8001102:	bf00      	nop

08001104 <__cmpsf2>:
 8001104:	f04f 0c01 	mov.w	ip, #1
 8001108:	f84d cd04 	str.w	ip, [sp, #-4]!
 800110c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001110:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001114:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001118:	bf18      	it	ne
 800111a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800111e:	d011      	beq.n	8001144 <__cmpsf2+0x40>
 8001120:	b001      	add	sp, #4
 8001122:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001126:	bf18      	it	ne
 8001128:	ea90 0f01 	teqne	r0, r1
 800112c:	bf58      	it	pl
 800112e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001132:	bf88      	it	hi
 8001134:	17c8      	asrhi	r0, r1, #31
 8001136:	bf38      	it	cc
 8001138:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800113c:	bf18      	it	ne
 800113e:	f040 0001 	orrne.w	r0, r0, #1
 8001142:	4770      	bx	lr
 8001144:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001148:	d102      	bne.n	8001150 <__cmpsf2+0x4c>
 800114a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800114e:	d105      	bne.n	800115c <__cmpsf2+0x58>
 8001150:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001154:	d1e4      	bne.n	8001120 <__cmpsf2+0x1c>
 8001156:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800115a:	d0e1      	beq.n	8001120 <__cmpsf2+0x1c>
 800115c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop

08001164 <__aeabi_cfrcmple>:
 8001164:	4684      	mov	ip, r0
 8001166:	4608      	mov	r0, r1
 8001168:	4661      	mov	r1, ip
 800116a:	e7ff      	b.n	800116c <__aeabi_cfcmpeq>

0800116c <__aeabi_cfcmpeq>:
 800116c:	b50f      	push	{r0, r1, r2, r3, lr}
 800116e:	f7ff ffc9 	bl	8001104 <__cmpsf2>
 8001172:	2800      	cmp	r0, #0
 8001174:	bf48      	it	mi
 8001176:	f110 0f00 	cmnmi.w	r0, #0
 800117a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800117c <__aeabi_fcmpeq>:
 800117c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001180:	f7ff fff4 	bl	800116c <__aeabi_cfcmpeq>
 8001184:	bf0c      	ite	eq
 8001186:	2001      	moveq	r0, #1
 8001188:	2000      	movne	r0, #0
 800118a:	f85d fb08 	ldr.w	pc, [sp], #8
 800118e:	bf00      	nop

08001190 <__aeabi_fcmplt>:
 8001190:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001194:	f7ff ffea 	bl	800116c <__aeabi_cfcmpeq>
 8001198:	bf34      	ite	cc
 800119a:	2001      	movcc	r0, #1
 800119c:	2000      	movcs	r0, #0
 800119e:	f85d fb08 	ldr.w	pc, [sp], #8
 80011a2:	bf00      	nop

080011a4 <__aeabi_fcmple>:
 80011a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011a8:	f7ff ffe0 	bl	800116c <__aeabi_cfcmpeq>
 80011ac:	bf94      	ite	ls
 80011ae:	2001      	movls	r0, #1
 80011b0:	2000      	movhi	r0, #0
 80011b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011b6:	bf00      	nop

080011b8 <__aeabi_fcmpge>:
 80011b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011bc:	f7ff ffd2 	bl	8001164 <__aeabi_cfrcmple>
 80011c0:	bf94      	ite	ls
 80011c2:	2001      	movls	r0, #1
 80011c4:	2000      	movhi	r0, #0
 80011c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011ca:	bf00      	nop

080011cc <__aeabi_fcmpgt>:
 80011cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d0:	f7ff ffc8 	bl	8001164 <__aeabi_cfrcmple>
 80011d4:	bf34      	ite	cc
 80011d6:	2001      	movcc	r0, #1
 80011d8:	2000      	movcs	r0, #0
 80011da:	f85d fb08 	ldr.w	pc, [sp], #8
 80011de:	bf00      	nop

080011e0 <__aeabi_f2uiz>:
 80011e0:	0042      	lsls	r2, r0, #1
 80011e2:	d20e      	bcs.n	8001202 <__aeabi_f2uiz+0x22>
 80011e4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011e8:	d30b      	bcc.n	8001202 <__aeabi_f2uiz+0x22>
 80011ea:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011ee:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011f2:	d409      	bmi.n	8001208 <__aeabi_f2uiz+0x28>
 80011f4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011fc:	fa23 f002 	lsr.w	r0, r3, r2
 8001200:	4770      	bx	lr
 8001202:	f04f 0000 	mov.w	r0, #0
 8001206:	4770      	bx	lr
 8001208:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800120c:	d101      	bne.n	8001212 <__aeabi_f2uiz+0x32>
 800120e:	0242      	lsls	r2, r0, #9
 8001210:	d102      	bne.n	8001218 <__aeabi_f2uiz+0x38>
 8001212:	f04f 30ff 	mov.w	r0, #4294967295
 8001216:	4770      	bx	lr
 8001218:	f04f 0000 	mov.w	r0, #0
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop

08001220 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001224:	4a08      	ldr	r2, [pc, #32]	; (8001248 <HAL_Init+0x28>)
 8001226:	4b08      	ldr	r3, [pc, #32]	; (8001248 <HAL_Init+0x28>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f043 0310 	orr.w	r3, r3, #16
 800122e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001230:	2003      	movs	r0, #3
 8001232:	f001 fae9 	bl	8002808 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001236:	2000      	movs	r0, #0
 8001238:	f000 f808 	bl	800124c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800123c:	f008 f93a 	bl	80094b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001240:	2300      	movs	r3, #0
}
 8001242:	4618      	mov	r0, r3
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40022000 	.word	0x40022000

0800124c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001254:	4b12      	ldr	r3, [pc, #72]	; (80012a0 <HAL_InitTick+0x54>)
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	4b12      	ldr	r3, [pc, #72]	; (80012a4 <HAL_InitTick+0x58>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	4619      	mov	r1, r3
 800125e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001262:	fbb3 f3f1 	udiv	r3, r3, r1
 8001266:	fbb2 f3f3 	udiv	r3, r2, r3
 800126a:	4618      	mov	r0, r3
 800126c:	f001 fb01 	bl	8002872 <HAL_SYSTICK_Config>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	e00e      	b.n	8001298 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2b0f      	cmp	r3, #15
 800127e:	d80a      	bhi.n	8001296 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001280:	2200      	movs	r2, #0
 8001282:	6879      	ldr	r1, [r7, #4]
 8001284:	f04f 30ff 	mov.w	r0, #4294967295
 8001288:	f001 fac9 	bl	800281e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800128c:	4a06      	ldr	r2, [pc, #24]	; (80012a8 <HAL_InitTick+0x5c>)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001292:	2300      	movs	r3, #0
 8001294:	e000      	b.n	8001298 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
}
 8001298:	4618      	mov	r0, r3
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	20000084 	.word	0x20000084
 80012a4:	20000004 	.word	0x20000004
 80012a8:	20000000 	.word	0x20000000

080012ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012b0:	4b05      	ldr	r3, [pc, #20]	; (80012c8 <HAL_IncTick+0x1c>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	461a      	mov	r2, r3
 80012b6:	4b05      	ldr	r3, [pc, #20]	; (80012cc <HAL_IncTick+0x20>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4413      	add	r3, r2
 80012bc:	4a03      	ldr	r2, [pc, #12]	; (80012cc <HAL_IncTick+0x20>)
 80012be:	6013      	str	r3, [r2, #0]
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr
 80012c8:	20000004 	.word	0x20000004
 80012cc:	200003f0 	.word	0x200003f0

080012d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  return uwTick;
 80012d4:	4b02      	ldr	r3, [pc, #8]	; (80012e0 <HAL_GetTick+0x10>)
 80012d6:	681b      	ldr	r3, [r3, #0]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	46bd      	mov	sp, r7
 80012dc:	bc80      	pop	{r7}
 80012de:	4770      	bx	lr
 80012e0:	200003f0 	.word	0x200003f0

080012e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012ec:	f7ff fff0 	bl	80012d0 <HAL_GetTick>
 80012f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012fc:	d005      	beq.n	800130a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012fe:	4b09      	ldr	r3, [pc, #36]	; (8001324 <HAL_Delay+0x40>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	461a      	mov	r2, r3
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	4413      	add	r3, r2
 8001308:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800130a:	bf00      	nop
 800130c:	f7ff ffe0 	bl	80012d0 <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	1ad2      	subs	r2, r2, r3
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	429a      	cmp	r2, r3
 800131a:	d3f7      	bcc.n	800130c <HAL_Delay+0x28>
  {
  }
}
 800131c:	bf00      	nop
 800131e:	3710      	adds	r7, #16
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20000004 	.word	0x20000004

08001328 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b086      	sub	sp, #24
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001330:	2300      	movs	r3, #0
 8001332:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001334:	2300      	movs	r3, #0
 8001336:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001338:	2300      	movs	r3, #0
 800133a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800133c:	2300      	movs	r3, #0
 800133e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d101      	bne.n	800134a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e0ce      	b.n	80014e8 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001354:	2b00      	cmp	r3, #0
 8001356:	d109      	bne.n	800136c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2200      	movs	r2, #0
 8001362:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f006 fd22 	bl	8007db0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f000 fbef 	bl	8001b50 <ADC_ConversionStop_Disable>
 8001372:	4603      	mov	r3, r0
 8001374:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800137a:	f003 0310 	and.w	r3, r3, #16
 800137e:	2b00      	cmp	r3, #0
 8001380:	f040 80a9 	bne.w	80014d6 <HAL_ADC_Init+0x1ae>
 8001384:	7dfb      	ldrb	r3, [r7, #23]
 8001386:	2b00      	cmp	r3, #0
 8001388:	f040 80a5 	bne.w	80014d6 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001390:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001394:	f023 0302 	bic.w	r3, r3, #2
 8001398:	f043 0202 	orr.w	r2, r3, #2
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4951      	ldr	r1, [pc, #324]	; (80014f0 <HAL_ADC_Init+0x1c8>)
 80013aa:	428b      	cmp	r3, r1
 80013ac:	d10a      	bne.n	80013c4 <HAL_ADC_Init+0x9c>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	69db      	ldr	r3, [r3, #28]
 80013b2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80013b6:	d002      	beq.n	80013be <HAL_ADC_Init+0x96>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	69db      	ldr	r3, [r3, #28]
 80013bc:	e004      	b.n	80013c8 <HAL_ADC_Init+0xa0>
 80013be:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80013c2:	e001      	b.n	80013c8 <HAL_ADC_Init+0xa0>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80013c8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	68db      	ldr	r3, [r3, #12]
 80013ce:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80013d0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80013d2:	68ba      	ldr	r2, [r7, #8]
 80013d4:	4313      	orrs	r3, r2
 80013d6:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80013e0:	d003      	beq.n	80013ea <HAL_ADC_Init+0xc2>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d102      	bne.n	80013f0 <HAL_ADC_Init+0xc8>
 80013ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013ee:	e000      	b.n	80013f2 <HAL_ADC_Init+0xca>
 80013f0:	2300      	movs	r3, #0
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	695b      	ldr	r3, [r3, #20]
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d119      	bne.n	8001434 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d109      	bne.n	800141c <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	3b01      	subs	r3, #1
 800140e:	035a      	lsls	r2, r3, #13
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	4313      	orrs	r3, r2
 8001414:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001418:	613b      	str	r3, [r7, #16]
 800141a:	e00b      	b.n	8001434 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001420:	f043 0220 	orr.w	r2, r3, #32
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800142c:	f043 0201 	orr.w	r2, r3, #1
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	6812      	ldr	r2, [r2, #0]
 800143c:	6852      	ldr	r2, [r2, #4]
 800143e:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 8001442:	693a      	ldr	r2, [r7, #16]
 8001444:	430a      	orrs	r2, r1
 8001446:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	6899      	ldr	r1, [r3, #8]
 8001452:	4b28      	ldr	r3, [pc, #160]	; (80014f4 <HAL_ADC_Init+0x1cc>)
 8001454:	400b      	ands	r3, r1
 8001456:	68b9      	ldr	r1, [r7, #8]
 8001458:	430b      	orrs	r3, r1
 800145a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001464:	d003      	beq.n	800146e <HAL_ADC_Init+0x146>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	2b01      	cmp	r3, #1
 800146c:	d104      	bne.n	8001478 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	691b      	ldr	r3, [r3, #16]
 8001472:	3b01      	subs	r3, #1
 8001474:	051b      	lsls	r3, r3, #20
 8001476:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	6812      	ldr	r2, [r2, #0]
 8001480:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001482:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 8001486:	68fa      	ldr	r2, [r7, #12]
 8001488:	430a      	orrs	r2, r1
 800148a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	689a      	ldr	r2, [r3, #8]
 8001492:	4b19      	ldr	r3, [pc, #100]	; (80014f8 <HAL_ADC_Init+0x1d0>)
 8001494:	4013      	ands	r3, r2
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	4293      	cmp	r3, r2
 800149a:	d10b      	bne.n	80014b4 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2200      	movs	r2, #0
 80014a0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014a6:	f023 0303 	bic.w	r3, r3, #3
 80014aa:	f043 0201 	orr.w	r2, r3, #1
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80014b2:	e018      	b.n	80014e6 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014b8:	f023 0312 	bic.w	r3, r3, #18
 80014bc:	f043 0210 	orr.w	r2, r3, #16
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014c8:	f043 0201 	orr.w	r2, r3, #1
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80014d4:	e007      	b.n	80014e6 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014da:	f043 0210 	orr.w	r2, r3, #16
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80014e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3718      	adds	r7, #24
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40013c00 	.word	0x40013c00
 80014f4:	ffe1f7fd 	.word	0xffe1f7fd
 80014f8:	ff1f0efe 	.word	0xff1f0efe

080014fc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001504:	2300      	movs	r3, #0
 8001506:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800150e:	2b01      	cmp	r3, #1
 8001510:	d101      	bne.n	8001516 <HAL_ADC_Start+0x1a>
 8001512:	2302      	movs	r3, #2
 8001514:	e098      	b.n	8001648 <HAL_ADC_Start+0x14c>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2201      	movs	r2, #1
 800151a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f000 fac4 	bl	8001aac <ADC_Enable>
 8001524:	4603      	mov	r3, r0
 8001526:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001528:	7bfb      	ldrb	r3, [r7, #15]
 800152a:	2b00      	cmp	r3, #0
 800152c:	f040 8087 	bne.w	800163e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001534:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001538:	f023 0301 	bic.w	r3, r3, #1
 800153c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a41      	ldr	r2, [pc, #260]	; (8001650 <HAL_ADC_Start+0x154>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d105      	bne.n	800155a <HAL_ADC_Start+0x5e>
 800154e:	4b41      	ldr	r3, [pc, #260]	; (8001654 <HAL_ADC_Start+0x158>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001556:	2b00      	cmp	r3, #0
 8001558:	d115      	bne.n	8001586 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800155e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001570:	2b00      	cmp	r3, #0
 8001572:	d026      	beq.n	80015c2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001578:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800157c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001584:	e01d      	b.n	80015c2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800158a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a2f      	ldr	r2, [pc, #188]	; (8001654 <HAL_ADC_Start+0x158>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d004      	beq.n	80015a6 <HAL_ADC_Start+0xaa>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a2b      	ldr	r2, [pc, #172]	; (8001650 <HAL_ADC_Start+0x154>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d10d      	bne.n	80015c2 <HAL_ADC_Start+0xc6>
 80015a6:	4b2b      	ldr	r3, [pc, #172]	; (8001654 <HAL_ADC_Start+0x158>)
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d007      	beq.n	80015c2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80015ba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d006      	beq.n	80015dc <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015d2:	f023 0206 	bic.w	r2, r3, #6
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	62da      	str	r2, [r3, #44]	; 0x2c
 80015da:	e002      	b.n	80015e2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2200      	movs	r2, #0
 80015e0:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2200      	movs	r2, #0
 80015e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f06f 0202 	mvn.w	r2, #2
 80015f2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80015fe:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001602:	d113      	bne.n	800162c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001608:	4a11      	ldr	r2, [pc, #68]	; (8001650 <HAL_ADC_Start+0x154>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d105      	bne.n	800161a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800160e:	4b11      	ldr	r3, [pc, #68]	; (8001654 <HAL_ADC_Start+0x158>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001616:	2b00      	cmp	r3, #0
 8001618:	d108      	bne.n	800162c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	6812      	ldr	r2, [r2, #0]
 8001622:	6892      	ldr	r2, [r2, #8]
 8001624:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001628:	609a      	str	r2, [r3, #8]
 800162a:	e00c      	b.n	8001646 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	687a      	ldr	r2, [r7, #4]
 8001632:	6812      	ldr	r2, [r2, #0]
 8001634:	6892      	ldr	r2, [r2, #8]
 8001636:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800163a:	609a      	str	r2, [r3, #8]
 800163c:	e003      	b.n	8001646 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001646:	7bfb      	ldrb	r3, [r7, #15]
}
 8001648:	4618      	mov	r0, r3
 800164a:	3710      	adds	r7, #16
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40012800 	.word	0x40012800
 8001654:	40012400 	.word	0x40012400

08001658 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001660:	2300      	movs	r3, #0
 8001662:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800166a:	2b01      	cmp	r3, #1
 800166c:	d101      	bne.n	8001672 <HAL_ADC_Stop+0x1a>
 800166e:	2302      	movs	r3, #2
 8001670:	e01a      	b.n	80016a8 <HAL_ADC_Stop+0x50>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2201      	movs	r2, #1
 8001676:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f000 fa68 	bl	8001b50 <ADC_ConversionStop_Disable>
 8001680:	4603      	mov	r3, r0
 8001682:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001684:	7bfb      	ldrb	r3, [r7, #15]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d109      	bne.n	800169e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800168e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001692:	f023 0301 	bic.w	r3, r3, #1
 8001696:	f043 0201 	orr.w	r2, r3, #1
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2200      	movs	r2, #0
 80016a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80016a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3710      	adds	r7, #16
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80016b0:	b590      	push	{r4, r7, lr}
 80016b2:	b087      	sub	sp, #28
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80016ba:	2300      	movs	r3, #0
 80016bc:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80016be:	2300      	movs	r3, #0
 80016c0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80016c2:	2300      	movs	r3, #0
 80016c4:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80016c6:	f7ff fe03 	bl	80012d0 <HAL_GetTick>
 80016ca:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d00b      	beq.n	80016f2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016de:	f043 0220 	orr.w	r2, r3, #32
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e0c8      	b.n	8001884 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d12a      	bne.n	8001756 <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001706:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800170a:	2b00      	cmp	r3, #0
 800170c:	d123      	bne.n	8001756 <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800170e:	e01a      	b.n	8001746 <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001716:	d016      	beq.n	8001746 <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d007      	beq.n	800172e <HAL_ADC_PollForConversion+0x7e>
 800171e:	f7ff fdd7 	bl	80012d0 <HAL_GetTick>
 8001722:	4602      	mov	r2, r0
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	1ad2      	subs	r2, r2, r3
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	429a      	cmp	r2, r3
 800172c:	d90b      	bls.n	8001746 <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001732:	f043 0204 	orr.w	r2, r3, #4
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2200      	movs	r2, #0
 800173e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e09e      	b.n	8001884 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0302 	and.w	r3, r3, #2
 8001750:	2b00      	cmp	r3, #0
 8001752:	d0dd      	beq.n	8001710 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001754:	e06c      	b.n	8001830 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001756:	4b4d      	ldr	r3, [pc, #308]	; (800188c <HAL_ADC_PollForConversion+0x1dc>)
 8001758:	681c      	ldr	r4, [r3, #0]
 800175a:	2002      	movs	r0, #2
 800175c:	f003 fb12 	bl	8004d84 <HAL_RCCEx_GetPeriphCLKFreq>
 8001760:	4603      	mov	r3, r0
 8001762:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	6919      	ldr	r1, [r3, #16]
 800176c:	4b48      	ldr	r3, [pc, #288]	; (8001890 <HAL_ADC_PollForConversion+0x1e0>)
 800176e:	400b      	ands	r3, r1
 8001770:	2b00      	cmp	r3, #0
 8001772:	d118      	bne.n	80017a6 <HAL_ADC_PollForConversion+0xf6>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	68d9      	ldr	r1, [r3, #12]
 800177a:	4b46      	ldr	r3, [pc, #280]	; (8001894 <HAL_ADC_PollForConversion+0x1e4>)
 800177c:	400b      	ands	r3, r1
 800177e:	2b00      	cmp	r3, #0
 8001780:	d111      	bne.n	80017a6 <HAL_ADC_PollForConversion+0xf6>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	6919      	ldr	r1, [r3, #16]
 8001788:	4b43      	ldr	r3, [pc, #268]	; (8001898 <HAL_ADC_PollForConversion+0x1e8>)
 800178a:	400b      	ands	r3, r1
 800178c:	2b00      	cmp	r3, #0
 800178e:	d108      	bne.n	80017a2 <HAL_ADC_PollForConversion+0xf2>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	68d9      	ldr	r1, [r3, #12]
 8001796:	4b41      	ldr	r3, [pc, #260]	; (800189c <HAL_ADC_PollForConversion+0x1ec>)
 8001798:	400b      	ands	r3, r1
 800179a:	2b00      	cmp	r3, #0
 800179c:	d101      	bne.n	80017a2 <HAL_ADC_PollForConversion+0xf2>
 800179e:	2314      	movs	r3, #20
 80017a0:	e020      	b.n	80017e4 <HAL_ADC_PollForConversion+0x134>
 80017a2:	2329      	movs	r3, #41	; 0x29
 80017a4:	e01e      	b.n	80017e4 <HAL_ADC_PollForConversion+0x134>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	6919      	ldr	r1, [r3, #16]
 80017ac:	4b3a      	ldr	r3, [pc, #232]	; (8001898 <HAL_ADC_PollForConversion+0x1e8>)
 80017ae:	400b      	ands	r3, r1
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d106      	bne.n	80017c2 <HAL_ADC_PollForConversion+0x112>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	68d9      	ldr	r1, [r3, #12]
 80017ba:	4b38      	ldr	r3, [pc, #224]	; (800189c <HAL_ADC_PollForConversion+0x1ec>)
 80017bc:	400b      	ands	r3, r1
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d00d      	beq.n	80017de <HAL_ADC_PollForConversion+0x12e>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	6919      	ldr	r1, [r3, #16]
 80017c8:	4b35      	ldr	r3, [pc, #212]	; (80018a0 <HAL_ADC_PollForConversion+0x1f0>)
 80017ca:	400b      	ands	r3, r1
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d108      	bne.n	80017e2 <HAL_ADC_PollForConversion+0x132>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	68d9      	ldr	r1, [r3, #12]
 80017d6:	4b32      	ldr	r3, [pc, #200]	; (80018a0 <HAL_ADC_PollForConversion+0x1f0>)
 80017d8:	400b      	ands	r3, r1
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d101      	bne.n	80017e2 <HAL_ADC_PollForConversion+0x132>
 80017de:	2354      	movs	r3, #84	; 0x54
 80017e0:	e000      	b.n	80017e4 <HAL_ADC_PollForConversion+0x134>
 80017e2:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80017e4:	fb03 f302 	mul.w	r3, r3, r2
 80017e8:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80017ea:	e01d      	b.n	8001828 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017f2:	d016      	beq.n	8001822 <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d007      	beq.n	800180a <HAL_ADC_PollForConversion+0x15a>
 80017fa:	f7ff fd69 	bl	80012d0 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	1ad2      	subs	r2, r2, r3
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	429a      	cmp	r2, r3
 8001808:	d90b      	bls.n	8001822 <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800180e:	f043 0204 	orr.w	r2, r3, #4
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e030      	b.n	8001884 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	3301      	adds	r3, #1
 8001826:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001828:	68fa      	ldr	r2, [r7, #12]
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	429a      	cmp	r2, r3
 800182e:	d3dd      	bcc.n	80017ec <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f06f 0212 	mvn.w	r2, #18
 8001838:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800183e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001850:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001854:	d115      	bne.n	8001882 <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	68db      	ldr	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800185a:	2b00      	cmp	r3, #0
 800185c:	d111      	bne.n	8001882 <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001862:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800186e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d105      	bne.n	8001882 <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800187a:	f043 0201 	orr.w	r2, r3, #1
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001882:	2300      	movs	r3, #0
}
 8001884:	4618      	mov	r0, r3
 8001886:	371c      	adds	r7, #28
 8001888:	46bd      	mov	sp, r7
 800188a:	bd90      	pop	{r4, r7, pc}
 800188c:	20000084 	.word	0x20000084
 8001890:	24924924 	.word	0x24924924
 8001894:	00924924 	.word	0x00924924
 8001898:	12492492 	.word	0x12492492
 800189c:	00492492 	.word	0x00492492
 80018a0:	00249249 	.word	0x00249249

080018a4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bc80      	pop	{r7}
 80018ba:	4770      	bx	lr

080018bc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80018bc:	b490      	push	{r4, r7}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018c6:	2300      	movs	r3, #0
 80018c8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80018ca:	2300      	movs	r3, #0
 80018cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d101      	bne.n	80018dc <HAL_ADC_ConfigChannel+0x20>
 80018d8:	2302      	movs	r3, #2
 80018da:	e0dc      	b.n	8001a96 <HAL_ADC_ConfigChannel+0x1da>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2201      	movs	r2, #1
 80018e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	2b06      	cmp	r3, #6
 80018ea:	d81c      	bhi.n	8001926 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6819      	ldr	r1, [r3, #0]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685a      	ldr	r2, [r3, #4]
 80018fa:	4613      	mov	r3, r2
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	4413      	add	r3, r2
 8001900:	3b05      	subs	r3, #5
 8001902:	221f      	movs	r2, #31
 8001904:	fa02 f303 	lsl.w	r3, r2, r3
 8001908:	43db      	mvns	r3, r3
 800190a:	4018      	ands	r0, r3
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	681c      	ldr	r4, [r3, #0]
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	685a      	ldr	r2, [r3, #4]
 8001914:	4613      	mov	r3, r2
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	4413      	add	r3, r2
 800191a:	3b05      	subs	r3, #5
 800191c:	fa04 f303 	lsl.w	r3, r4, r3
 8001920:	4303      	orrs	r3, r0
 8001922:	634b      	str	r3, [r1, #52]	; 0x34
 8001924:	e03c      	b.n	80019a0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	2b0c      	cmp	r3, #12
 800192c:	d81c      	bhi.n	8001968 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6819      	ldr	r1, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685a      	ldr	r2, [r3, #4]
 800193c:	4613      	mov	r3, r2
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	4413      	add	r3, r2
 8001942:	3b23      	subs	r3, #35	; 0x23
 8001944:	221f      	movs	r2, #31
 8001946:	fa02 f303 	lsl.w	r3, r2, r3
 800194a:	43db      	mvns	r3, r3
 800194c:	4018      	ands	r0, r3
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	681c      	ldr	r4, [r3, #0]
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	685a      	ldr	r2, [r3, #4]
 8001956:	4613      	mov	r3, r2
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	4413      	add	r3, r2
 800195c:	3b23      	subs	r3, #35	; 0x23
 800195e:	fa04 f303 	lsl.w	r3, r4, r3
 8001962:	4303      	orrs	r3, r0
 8001964:	630b      	str	r3, [r1, #48]	; 0x30
 8001966:	e01b      	b.n	80019a0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6819      	ldr	r1, [r3, #0]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	685a      	ldr	r2, [r3, #4]
 8001976:	4613      	mov	r3, r2
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	4413      	add	r3, r2
 800197c:	3b41      	subs	r3, #65	; 0x41
 800197e:	221f      	movs	r2, #31
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	43db      	mvns	r3, r3
 8001986:	4018      	ands	r0, r3
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	681c      	ldr	r4, [r3, #0]
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685a      	ldr	r2, [r3, #4]
 8001990:	4613      	mov	r3, r2
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	4413      	add	r3, r2
 8001996:	3b41      	subs	r3, #65	; 0x41
 8001998:	fa04 f303 	lsl.w	r3, r4, r3
 800199c:	4303      	orrs	r3, r0
 800199e:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2b09      	cmp	r3, #9
 80019a6:	d91c      	bls.n	80019e2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6819      	ldr	r1, [r3, #0]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	68d8      	ldr	r0, [r3, #12]
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	4613      	mov	r3, r2
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	4413      	add	r3, r2
 80019bc:	3b1e      	subs	r3, #30
 80019be:	2207      	movs	r2, #7
 80019c0:	fa02 f303 	lsl.w	r3, r2, r3
 80019c4:	43db      	mvns	r3, r3
 80019c6:	4018      	ands	r0, r3
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	689c      	ldr	r4, [r3, #8]
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	4613      	mov	r3, r2
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	4413      	add	r3, r2
 80019d6:	3b1e      	subs	r3, #30
 80019d8:	fa04 f303 	lsl.w	r3, r4, r3
 80019dc:	4303      	orrs	r3, r0
 80019de:	60cb      	str	r3, [r1, #12]
 80019e0:	e019      	b.n	8001a16 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6819      	ldr	r1, [r3, #0]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	6918      	ldr	r0, [r3, #16]
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	4613      	mov	r3, r2
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	4413      	add	r3, r2
 80019f6:	2207      	movs	r2, #7
 80019f8:	fa02 f303 	lsl.w	r3, r2, r3
 80019fc:	43db      	mvns	r3, r3
 80019fe:	4018      	ands	r0, r3
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	689c      	ldr	r4, [r3, #8]
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	005b      	lsls	r3, r3, #1
 8001a0c:	4413      	add	r3, r2
 8001a0e:	fa04 f303 	lsl.w	r3, r4, r3
 8001a12:	4303      	orrs	r3, r0
 8001a14:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2b10      	cmp	r3, #16
 8001a1c:	d003      	beq.n	8001a26 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a22:	2b11      	cmp	r3, #17
 8001a24:	d132      	bne.n	8001a8c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a1d      	ldr	r2, [pc, #116]	; (8001aa0 <HAL_ADC_ConfigChannel+0x1e4>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d125      	bne.n	8001a7c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d126      	bne.n	8001a8c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	6812      	ldr	r2, [r2, #0]
 8001a46:	6892      	ldr	r2, [r2, #8]
 8001a48:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001a4c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	2b10      	cmp	r3, #16
 8001a54:	d11a      	bne.n	8001a8c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a56:	4b13      	ldr	r3, [pc, #76]	; (8001aa4 <HAL_ADC_ConfigChannel+0x1e8>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a13      	ldr	r2, [pc, #76]	; (8001aa8 <HAL_ADC_ConfigChannel+0x1ec>)
 8001a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a60:	0c9a      	lsrs	r2, r3, #18
 8001a62:	4613      	mov	r3, r2
 8001a64:	009b      	lsls	r3, r3, #2
 8001a66:	4413      	add	r3, r2
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a6c:	e002      	b.n	8001a74 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	3b01      	subs	r3, #1
 8001a72:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d1f9      	bne.n	8001a6e <HAL_ADC_ConfigChannel+0x1b2>
 8001a7a:	e007      	b.n	8001a8c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a80:	f043 0220 	orr.w	r2, r3, #32
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2200      	movs	r2, #0
 8001a90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3710      	adds	r7, #16
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc90      	pop	{r4, r7}
 8001a9e:	4770      	bx	lr
 8001aa0:	40012400 	.word	0x40012400
 8001aa4:	20000084 	.word	0x20000084
 8001aa8:	431bde83 	.word	0x431bde83

08001aac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d039      	beq.n	8001b3e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	687a      	ldr	r2, [r7, #4]
 8001ad0:	6812      	ldr	r2, [r2, #0]
 8001ad2:	6892      	ldr	r2, [r2, #8]
 8001ad4:	f042 0201 	orr.w	r2, r2, #1
 8001ad8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001ada:	4b1b      	ldr	r3, [pc, #108]	; (8001b48 <ADC_Enable+0x9c>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a1b      	ldr	r2, [pc, #108]	; (8001b4c <ADC_Enable+0xa0>)
 8001ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae4:	0c9b      	lsrs	r3, r3, #18
 8001ae6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ae8:	e002      	b.n	8001af0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	3b01      	subs	r3, #1
 8001aee:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d1f9      	bne.n	8001aea <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001af6:	f7ff fbeb 	bl	80012d0 <HAL_GetTick>
 8001afa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001afc:	e018      	b.n	8001b30 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001afe:	f7ff fbe7 	bl	80012d0 <HAL_GetTick>
 8001b02:	4602      	mov	r2, r0
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	2b02      	cmp	r3, #2
 8001b0a:	d911      	bls.n	8001b30 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b10:	f043 0210 	orr.w	r2, r3, #16
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b1c:	f043 0201 	orr.w	r2, r3, #1
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e007      	b.n	8001b40 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d1df      	bne.n	8001afe <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001b3e:	2300      	movs	r3, #0
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000084 	.word	0x20000084
 8001b4c:	431bde83 	.word	0x431bde83

08001b50 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d127      	bne.n	8001bba <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	687a      	ldr	r2, [r7, #4]
 8001b70:	6812      	ldr	r2, [r2, #0]
 8001b72:	6892      	ldr	r2, [r2, #8]
 8001b74:	f022 0201 	bic.w	r2, r2, #1
 8001b78:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001b7a:	f7ff fba9 	bl	80012d0 <HAL_GetTick>
 8001b7e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001b80:	e014      	b.n	8001bac <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001b82:	f7ff fba5 	bl	80012d0 <HAL_GetTick>
 8001b86:	4602      	mov	r2, r0
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d90d      	bls.n	8001bac <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b94:	f043 0210 	orr.w	r2, r3, #16
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba0:	f043 0201 	orr.w	r2, r3, #1
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e007      	b.n	8001bbc <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d0e3      	beq.n	8001b82 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001bba:	2300      	movs	r3, #0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3710      	adds	r7, #16
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d101      	bne.n	8001bd6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e0ec      	b.n	8001db0 <HAL_CAN_Init+0x1ec>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d102      	bne.n	8001be8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f007 f97a 	bl	8008edc <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	6812      	ldr	r2, [r2, #0]
 8001bf0:	6812      	ldr	r2, [r2, #0]
 8001bf2:	f022 0202 	bic.w	r2, r2, #2
 8001bf6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bf8:	f7ff fb6a 	bl	80012d0 <HAL_GetTick>
 8001bfc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001bfe:	e012      	b.n	8001c26 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c00:	f7ff fb66 	bl	80012d0 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	2b0a      	cmp	r3, #10
 8001c0c:	d90b      	bls.n	8001c26 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c12:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2205      	movs	r2, #5
 8001c1e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e0c4      	b.n	8001db0 <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f003 0302 	and.w	r3, r3, #2
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1e5      	bne.n	8001c00 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	6812      	ldr	r2, [r2, #0]
 8001c3c:	6812      	ldr	r2, [r2, #0]
 8001c3e:	f042 0201 	orr.w	r2, r2, #1
 8001c42:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c44:	f7ff fb44 	bl	80012d0 <HAL_GetTick>
 8001c48:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c4a:	e012      	b.n	8001c72 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c4c:	f7ff fb40 	bl	80012d0 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b0a      	cmp	r3, #10
 8001c58:	d90b      	bls.n	8001c72 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c5e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2205      	movs	r2, #5
 8001c6a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e09e      	b.n	8001db0 <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d0e5      	beq.n	8001c4c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	7e1b      	ldrb	r3, [r3, #24]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d108      	bne.n	8001c9a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	6812      	ldr	r2, [r2, #0]
 8001c90:	6812      	ldr	r2, [r2, #0]
 8001c92:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	e007      	b.n	8001caa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	6812      	ldr	r2, [r2, #0]
 8001ca2:	6812      	ldr	r2, [r2, #0]
 8001ca4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ca8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	7e5b      	ldrb	r3, [r3, #25]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d108      	bne.n	8001cc4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	6812      	ldr	r2, [r2, #0]
 8001cba:	6812      	ldr	r2, [r2, #0]
 8001cbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001cc0:	601a      	str	r2, [r3, #0]
 8001cc2:	e007      	b.n	8001cd4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	6812      	ldr	r2, [r2, #0]
 8001ccc:	6812      	ldr	r2, [r2, #0]
 8001cce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001cd2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	7e9b      	ldrb	r3, [r3, #26]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d108      	bne.n	8001cee <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	6812      	ldr	r2, [r2, #0]
 8001ce4:	6812      	ldr	r2, [r2, #0]
 8001ce6:	f042 0220 	orr.w	r2, r2, #32
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	e007      	b.n	8001cfe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	687a      	ldr	r2, [r7, #4]
 8001cf4:	6812      	ldr	r2, [r2, #0]
 8001cf6:	6812      	ldr	r2, [r2, #0]
 8001cf8:	f022 0220 	bic.w	r2, r2, #32
 8001cfc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	7edb      	ldrb	r3, [r3, #27]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d108      	bne.n	8001d18 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	6812      	ldr	r2, [r2, #0]
 8001d0e:	6812      	ldr	r2, [r2, #0]
 8001d10:	f022 0210 	bic.w	r2, r2, #16
 8001d14:	601a      	str	r2, [r3, #0]
 8001d16:	e007      	b.n	8001d28 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	6812      	ldr	r2, [r2, #0]
 8001d20:	6812      	ldr	r2, [r2, #0]
 8001d22:	f042 0210 	orr.w	r2, r2, #16
 8001d26:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	7f1b      	ldrb	r3, [r3, #28]
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d108      	bne.n	8001d42 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	6812      	ldr	r2, [r2, #0]
 8001d38:	6812      	ldr	r2, [r2, #0]
 8001d3a:	f042 0208 	orr.w	r2, r2, #8
 8001d3e:	601a      	str	r2, [r3, #0]
 8001d40:	e007      	b.n	8001d52 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	6812      	ldr	r2, [r2, #0]
 8001d4a:	6812      	ldr	r2, [r2, #0]
 8001d4c:	f022 0208 	bic.w	r2, r2, #8
 8001d50:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	7f5b      	ldrb	r3, [r3, #29]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d108      	bne.n	8001d6c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	6812      	ldr	r2, [r2, #0]
 8001d62:	6812      	ldr	r2, [r2, #0]
 8001d64:	f042 0204 	orr.w	r2, r2, #4
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	e007      	b.n	8001d7c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	687a      	ldr	r2, [r7, #4]
 8001d72:	6812      	ldr	r2, [r2, #0]
 8001d74:	6812      	ldr	r2, [r2, #0]
 8001d76:	f022 0204 	bic.w	r2, r2, #4
 8001d7a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	6891      	ldr	r1, [r2, #8]
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	68d2      	ldr	r2, [r2, #12]
 8001d88:	4311      	orrs	r1, r2
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	6912      	ldr	r2, [r2, #16]
 8001d8e:	4311      	orrs	r1, r2
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	6952      	ldr	r2, [r2, #20]
 8001d94:	4311      	orrs	r1, r2
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	6852      	ldr	r2, [r2, #4]
 8001d9a:	3a01      	subs	r2, #1
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2200      	movs	r2, #0
 8001da4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2201      	movs	r2, #1
 8001daa:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001dae:	2300      	movs	r3, #0
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3710      	adds	r7, #16
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}

08001db8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b087      	sub	sp, #28
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dce:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001dd0:	7cfb      	ldrb	r3, [r7, #19]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d003      	beq.n	8001dde <HAL_CAN_ConfigFilter+0x26>
 8001dd6:	7cfb      	ldrb	r3, [r7, #19]
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	f040 80aa 	bne.w	8001f32 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001de4:	f043 0201 	orr.w	r2, r3, #1
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	695b      	ldr	r3, [r3, #20]
 8001df2:	f003 031f 	and.w	r3, r3, #31
 8001df6:	2201      	movs	r2, #1
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	43db      	mvns	r3, r3
 8001e08:	401a      	ands	r2, r3
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	69db      	ldr	r3, [r3, #28]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d123      	bne.n	8001e60 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	43db      	mvns	r3, r3
 8001e22:	401a      	ands	r2, r3
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001e3a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	3248      	adds	r2, #72	; 0x48
 8001e40:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e48:	683a      	ldr	r2, [r7, #0]
 8001e4a:	6892      	ldr	r2, [r2, #8]
 8001e4c:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	6812      	ldr	r2, [r2, #0]
 8001e52:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e54:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e56:	6979      	ldr	r1, [r7, #20]
 8001e58:	3348      	adds	r3, #72	; 0x48
 8001e5a:	00db      	lsls	r3, r3, #3
 8001e5c:	440b      	add	r3, r1
 8001e5e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	69db      	ldr	r3, [r3, #28]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d122      	bne.n	8001eae <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	431a      	orrs	r2, r3
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001e88:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	3248      	adds	r2, #72	; 0x48
 8001e8e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001e96:	683a      	ldr	r2, [r7, #0]
 8001e98:	6892      	ldr	r2, [r2, #8]
 8001e9a:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001e9c:	683a      	ldr	r2, [r7, #0]
 8001e9e:	68d2      	ldr	r2, [r2, #12]
 8001ea0:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ea2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ea4:	6979      	ldr	r1, [r7, #20]
 8001ea6:	3348      	adds	r3, #72	; 0x48
 8001ea8:	00db      	lsls	r3, r3, #3
 8001eaa:	440b      	add	r3, r1
 8001eac:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	699b      	ldr	r3, [r3, #24]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d109      	bne.n	8001eca <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	43db      	mvns	r3, r3
 8001ec0:	401a      	ands	r2, r3
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001ec8:	e007      	b.n	8001eda <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	431a      	orrs	r2, r3
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d109      	bne.n	8001ef6 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	43db      	mvns	r3, r3
 8001eec:	401a      	ands	r2, r3
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001ef4:	e007      	b.n	8001f06 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	431a      	orrs	r2, r3
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	6a1b      	ldr	r3, [r3, #32]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d107      	bne.n	8001f1e <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	431a      	orrs	r2, r3
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001f24:	f023 0201 	bic.w	r2, r3, #1
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	e006      	b.n	8001f40 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f36:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
  }
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	371c      	adds	r7, #28
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bc80      	pop	{r7}
 8001f48:	4770      	bx	lr

08001f4a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	b084      	sub	sp, #16
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d12e      	bne.n	8001fbc <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2202      	movs	r2, #2
 8001f62:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	6812      	ldr	r2, [r2, #0]
 8001f6e:	6812      	ldr	r2, [r2, #0]
 8001f70:	f022 0201 	bic.w	r2, r2, #1
 8001f74:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001f76:	f7ff f9ab 	bl	80012d0 <HAL_GetTick>
 8001f7a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001f7c:	e012      	b.n	8001fa4 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f7e:	f7ff f9a7 	bl	80012d0 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	2b0a      	cmp	r3, #10
 8001f8a:	d90b      	bls.n	8001fa4 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f90:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2205      	movs	r2, #5
 8001f9c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	e012      	b.n	8001fca <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f003 0301 	and.w	r3, r3, #1
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1e5      	bne.n	8001f7e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	e006      	b.n	8001fca <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc0:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
  }
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3710      	adds	r7, #16
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	b087      	sub	sp, #28
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	60f8      	str	r0, [r7, #12]
 8001fda:	60b9      	str	r1, [r7, #8]
 8001fdc:	607a      	str	r2, [r7, #4]
 8001fde:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fe6:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001fe8:	7dfb      	ldrb	r3, [r7, #23]
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d003      	beq.n	8001ff6 <HAL_CAN_GetRxMessage+0x24>
 8001fee:	7dfb      	ldrb	r3, [r7, #23]
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	f040 80f4 	bne.w	80021de <HAL_CAN_GetRxMessage+0x20c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d10e      	bne.n	800201a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	f003 0303 	and.w	r3, r3, #3
 8002006:	2b00      	cmp	r3, #0
 8002008:	d116      	bne.n	8002038 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800200e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e0e8      	b.n	80021ec <HAL_CAN_GetRxMessage+0x21a>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	691b      	ldr	r3, [r3, #16]
 8002020:	f003 0303 	and.w	r3, r3, #3
 8002024:	2b00      	cmp	r3, #0
 8002026:	d107      	bne.n	8002038 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800202c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e0d9      	b.n	80021ec <HAL_CAN_GetRxMessage+0x21a>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	331b      	adds	r3, #27
 8002040:	011b      	lsls	r3, r3, #4
 8002042:	4413      	add	r3, r2
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0204 	and.w	r2, r3, #4
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d10c      	bne.n	8002070 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	331b      	adds	r3, #27
 800205e:	011b      	lsls	r3, r3, #4
 8002060:	4413      	add	r3, r2
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	0d5b      	lsrs	r3, r3, #21
 8002066:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	601a      	str	r2, [r3, #0]
 800206e:	e00b      	b.n	8002088 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	331b      	adds	r3, #27
 8002078:	011b      	lsls	r3, r3, #4
 800207a:	4413      	add	r3, r2
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	08db      	lsrs	r3, r3, #3
 8002080:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	331b      	adds	r3, #27
 8002090:	011b      	lsls	r3, r3, #4
 8002092:	4413      	add	r3, r2
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	085b      	lsrs	r3, r3, #1
 8002098:	f003 0201 	and.w	r2, r3, #1
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	331b      	adds	r3, #27
 80020a8:	011b      	lsls	r3, r3, #4
 80020aa:	4413      	add	r3, r2
 80020ac:	3304      	adds	r3, #4
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 020f 	and.w	r2, r3, #15
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	331b      	adds	r3, #27
 80020c0:	011b      	lsls	r3, r3, #4
 80020c2:	4413      	add	r3, r2
 80020c4:	3304      	adds	r3, #4
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	0a1b      	lsrs	r3, r3, #8
 80020ca:	b2da      	uxtb	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	331b      	adds	r3, #27
 80020d8:	011b      	lsls	r3, r3, #4
 80020da:	4413      	add	r3, r2
 80020dc:	3304      	adds	r3, #4
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	0c1b      	lsrs	r3, r3, #16
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	011b      	lsls	r3, r3, #4
 80020f0:	4413      	add	r3, r2
 80020f2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	b2da      	uxtb	r2, r3
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	3301      	adds	r3, #1
 8002102:	68fa      	ldr	r2, [r7, #12]
 8002104:	6811      	ldr	r1, [r2, #0]
 8002106:	68ba      	ldr	r2, [r7, #8]
 8002108:	0112      	lsls	r2, r2, #4
 800210a:	440a      	add	r2, r1
 800210c:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 8002110:	6812      	ldr	r2, [r2, #0]
 8002112:	0a12      	lsrs	r2, r2, #8
 8002114:	b2d2      	uxtb	r2, r2
 8002116:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	3302      	adds	r3, #2
 800211c:	68fa      	ldr	r2, [r7, #12]
 800211e:	6811      	ldr	r1, [r2, #0]
 8002120:	68ba      	ldr	r2, [r7, #8]
 8002122:	0112      	lsls	r2, r2, #4
 8002124:	440a      	add	r2, r1
 8002126:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 800212a:	6812      	ldr	r2, [r2, #0]
 800212c:	0c12      	lsrs	r2, r2, #16
 800212e:	b2d2      	uxtb	r2, r2
 8002130:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	3303      	adds	r3, #3
 8002136:	68fa      	ldr	r2, [r7, #12]
 8002138:	6811      	ldr	r1, [r2, #0]
 800213a:	68ba      	ldr	r2, [r7, #8]
 800213c:	0112      	lsls	r2, r2, #4
 800213e:	440a      	add	r2, r1
 8002140:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 8002144:	6812      	ldr	r2, [r2, #0]
 8002146:	0e12      	lsrs	r2, r2, #24
 8002148:	b2d2      	uxtb	r2, r2
 800214a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	3304      	adds	r3, #4
 8002150:	68fa      	ldr	r2, [r7, #12]
 8002152:	6811      	ldr	r1, [r2, #0]
 8002154:	68ba      	ldr	r2, [r7, #8]
 8002156:	0112      	lsls	r2, r2, #4
 8002158:	440a      	add	r2, r1
 800215a:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 800215e:	6812      	ldr	r2, [r2, #0]
 8002160:	b2d2      	uxtb	r2, r2
 8002162:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	3305      	adds	r3, #5
 8002168:	68fa      	ldr	r2, [r7, #12]
 800216a:	6811      	ldr	r1, [r2, #0]
 800216c:	68ba      	ldr	r2, [r7, #8]
 800216e:	0112      	lsls	r2, r2, #4
 8002170:	440a      	add	r2, r1
 8002172:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8002176:	6812      	ldr	r2, [r2, #0]
 8002178:	0a12      	lsrs	r2, r2, #8
 800217a:	b2d2      	uxtb	r2, r2
 800217c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	3306      	adds	r3, #6
 8002182:	68fa      	ldr	r2, [r7, #12]
 8002184:	6811      	ldr	r1, [r2, #0]
 8002186:	68ba      	ldr	r2, [r7, #8]
 8002188:	0112      	lsls	r2, r2, #4
 800218a:	440a      	add	r2, r1
 800218c:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8002190:	6812      	ldr	r2, [r2, #0]
 8002192:	0c12      	lsrs	r2, r2, #16
 8002194:	b2d2      	uxtb	r2, r2
 8002196:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	3307      	adds	r3, #7
 800219c:	68fa      	ldr	r2, [r7, #12]
 800219e:	6811      	ldr	r1, [r2, #0]
 80021a0:	68ba      	ldr	r2, [r7, #8]
 80021a2:	0112      	lsls	r2, r2, #4
 80021a4:	440a      	add	r2, r1
 80021a6:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 80021aa:	6812      	ldr	r2, [r2, #0]
 80021ac:	0e12      	lsrs	r2, r2, #24
 80021ae:	b2d2      	uxtb	r2, r2
 80021b0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d108      	bne.n	80021ca <HAL_CAN_GetRxMessage+0x1f8>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	68fa      	ldr	r2, [r7, #12]
 80021be:	6812      	ldr	r2, [r2, #0]
 80021c0:	68d2      	ldr	r2, [r2, #12]
 80021c2:	f042 0220 	orr.w	r2, r2, #32
 80021c6:	60da      	str	r2, [r3, #12]
 80021c8:	e007      	b.n	80021da <HAL_CAN_GetRxMessage+0x208>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	68fa      	ldr	r2, [r7, #12]
 80021d0:	6812      	ldr	r2, [r2, #0]
 80021d2:	6912      	ldr	r2, [r2, #16]
 80021d4:	f042 0220 	orr.w	r2, r2, #32
 80021d8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80021da:	2300      	movs	r3, #0
 80021dc:	e006      	b.n	80021ec <HAL_CAN_GetRxMessage+0x21a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
  }
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	371c      	adds	r7, #28
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bc80      	pop	{r7}
 80021f4:	4770      	bx	lr

080021f6 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80021f6:	b480      	push	{r7}
 80021f8:	b085      	sub	sp, #20
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
 80021fe:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002206:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002208:	7bfb      	ldrb	r3, [r7, #15]
 800220a:	2b01      	cmp	r3, #1
 800220c:	d002      	beq.n	8002214 <HAL_CAN_ActivateNotification+0x1e>
 800220e:	7bfb      	ldrb	r3, [r7, #15]
 8002210:	2b02      	cmp	r3, #2
 8002212:	d109      	bne.n	8002228 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	6812      	ldr	r2, [r2, #0]
 800221c:	6951      	ldr	r1, [r2, #20]
 800221e:	683a      	ldr	r2, [r7, #0]
 8002220:	430a      	orrs	r2, r1
 8002222:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002224:	2300      	movs	r3, #0
 8002226:	e006      	b.n	8002236 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
  }
}
 8002236:	4618      	mov	r0, r3
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	bc80      	pop	{r7}
 800223e:	4770      	bx	lr

08002240 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b08a      	sub	sp, #40	; 0x28
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002248:	2300      	movs	r3, #0
 800224a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	695b      	ldr	r3, [r3, #20]
 8002252:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	691b      	ldr	r3, [r3, #16]
 8002272:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	699b      	ldr	r3, [r3, #24]
 800227a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800227c:	6a3b      	ldr	r3, [r7, #32]
 800227e:	f003 0301 	and.w	r3, r3, #1
 8002282:	2b00      	cmp	r3, #0
 8002284:	d07c      	beq.n	8002380 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	f003 0301 	and.w	r3, r3, #1
 800228c:	2b00      	cmp	r3, #0
 800228e:	d023      	beq.n	80022d8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2201      	movs	r2, #1
 8002296:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d003      	beq.n	80022aa <HAL_CAN_IRQHandler+0x6a>
      {
        /* Transmission Mailbox 0 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 f97d 	bl	80025a2 <HAL_CAN_TxMailbox0CompleteCallback>
 80022a8:	e016      	b.n	80022d8 <HAL_CAN_IRQHandler+0x98>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	f003 0304 	and.w	r3, r3, #4
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d004      	beq.n	80022be <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80022b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80022ba:	627b      	str	r3, [r7, #36]	; 0x24
 80022bc:	e00c      	b.n	80022d8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	f003 0308 	and.w	r3, r3, #8
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d004      	beq.n	80022d2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80022c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022ce:	627b      	str	r3, [r7, #36]	; 0x24
 80022d0:	e002      	b.n	80022d8 <HAL_CAN_IRQHandler+0x98>
        }
        else
        {
          /* Transmission Mailbox 0 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f000 f980 	bl	80025d8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80022d8:	69bb      	ldr	r3, [r7, #24]
 80022da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d024      	beq.n	800232c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022ea:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d003      	beq.n	80022fe <HAL_CAN_IRQHandler+0xbe>
      {
        /* Transmission Mailbox 1 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f000 f95c 	bl	80025b4 <HAL_CAN_TxMailbox1CompleteCallback>
 80022fc:	e016      	b.n	800232c <HAL_CAN_IRQHandler+0xec>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002304:	2b00      	cmp	r3, #0
 8002306:	d004      	beq.n	8002312 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800230e:	627b      	str	r3, [r7, #36]	; 0x24
 8002310:	e00c      	b.n	800232c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002312:	69bb      	ldr	r3, [r7, #24]
 8002314:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002318:	2b00      	cmp	r3, #0
 800231a:	d004      	beq.n	8002326 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800231c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002322:	627b      	str	r3, [r7, #36]	; 0x24
 8002324:	e002      	b.n	800232c <HAL_CAN_IRQHandler+0xec>
        }
        else
        {
          /* Transmission Mailbox 1 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f000 f95f 	bl	80025ea <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d024      	beq.n	8002380 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800233e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d003      	beq.n	8002352 <HAL_CAN_IRQHandler+0x112>
      {
        /* Transmission Mailbox 2 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f000 f93b 	bl	80025c6 <HAL_CAN_TxMailbox2CompleteCallback>
 8002350:	e016      	b.n	8002380 <HAL_CAN_IRQHandler+0x140>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002352:	69bb      	ldr	r3, [r7, #24]
 8002354:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002358:	2b00      	cmp	r3, #0
 800235a:	d004      	beq.n	8002366 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800235c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800235e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002362:	627b      	str	r3, [r7, #36]	; 0x24
 8002364:	e00c      	b.n	8002380 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800236c:	2b00      	cmp	r3, #0
 800236e:	d004      	beq.n	800237a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002372:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002376:	627b      	str	r3, [r7, #36]	; 0x24
 8002378:	e002      	b.n	8002380 <HAL_CAN_IRQHandler+0x140>
        }
        else
        {
          /* Transmission Mailbox 2 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f000 f93e 	bl	80025fc <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002380:	6a3b      	ldr	r3, [r7, #32]
 8002382:	f003 0308 	and.w	r3, r3, #8
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00c      	beq.n	80023a4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	f003 0310 	and.w	r3, r3, #16
 8002390:	2b00      	cmp	r3, #0
 8002392:	d007      	beq.n	80023a4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002396:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800239a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2210      	movs	r2, #16
 80023a2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80023a4:	6a3b      	ldr	r3, [r7, #32]
 80023a6:	f003 0304 	and.w	r3, r3, #4
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d00b      	beq.n	80023c6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	f003 0308 	and.w	r3, r3, #8
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d006      	beq.n	80023c6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2208      	movs	r2, #8
 80023be:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f000 f924 	bl	800260e <HAL_CAN_RxFifo0FullCallback>
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80023c6:	6a3b      	ldr	r3, [r7, #32]
 80023c8:	f003 0302 	and.w	r3, r3, #2
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d009      	beq.n	80023e4 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	68db      	ldr	r3, [r3, #12]
 80023d6:	f003 0303 	and.w	r3, r3, #3
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d002      	beq.n	80023e4 <HAL_CAN_IRQHandler+0x1a4>
    {
      /* Receive FIFO 0 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f006 fdd0 	bl	8008f84 <HAL_CAN_RxFifo0MsgPendingCallback>
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80023e4:	6a3b      	ldr	r3, [r7, #32]
 80023e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d00c      	beq.n	8002408 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	f003 0310 	and.w	r3, r3, #16
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d007      	beq.n	8002408 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80023f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023fe:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2210      	movs	r2, #16
 8002406:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002408:	6a3b      	ldr	r3, [r7, #32]
 800240a:	f003 0320 	and.w	r3, r3, #32
 800240e:	2b00      	cmp	r3, #0
 8002410:	d00b      	beq.n	800242a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	f003 0308 	and.w	r3, r3, #8
 8002418:	2b00      	cmp	r3, #0
 800241a:	d006      	beq.n	800242a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2208      	movs	r2, #8
 8002422:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f000 f904 	bl	8002632 <HAL_CAN_RxFifo1FullCallback>
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800242a:	6a3b      	ldr	r3, [r7, #32]
 800242c:	f003 0310 	and.w	r3, r3, #16
 8002430:	2b00      	cmp	r3, #0
 8002432:	d009      	beq.n	8002448 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	691b      	ldr	r3, [r3, #16]
 800243a:	f003 0303 	and.w	r3, r3, #3
 800243e:	2b00      	cmp	r3, #0
 8002440:	d002      	beq.n	8002448 <HAL_CAN_IRQHandler+0x208>
    {
      /* Receive FIFO 1 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f000 f8ec 	bl	8002620 <HAL_CAN_RxFifo1MsgPendingCallback>
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002448:	6a3b      	ldr	r3, [r7, #32]
 800244a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00b      	beq.n	800246a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	f003 0310 	and.w	r3, r3, #16
 8002458:	2b00      	cmp	r3, #0
 800245a:	d006      	beq.n	800246a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2210      	movs	r2, #16
 8002462:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	f000 f8ed 	bl	8002644 <HAL_CAN_SleepCallback>
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800246a:	6a3b      	ldr	r3, [r7, #32]
 800246c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00b      	beq.n	800248c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	f003 0308 	and.w	r3, r3, #8
 800247a:	2b00      	cmp	r3, #0
 800247c:	d006      	beq.n	800248c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2208      	movs	r2, #8
 8002484:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 f8e5 	bl	8002656 <HAL_CAN_WakeUpFromRxMsgCallback>
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800248c:	6a3b      	ldr	r3, [r7, #32]
 800248e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d075      	beq.n	8002582 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	f003 0304 	and.w	r3, r3, #4
 800249c:	2b00      	cmp	r3, #0
 800249e:	d06c      	beq.n	800257a <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80024a0:	6a3b      	ldr	r3, [r7, #32]
 80024a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d008      	beq.n	80024bc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d003      	beq.n	80024bc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80024b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b6:	f043 0301 	orr.w	r3, r3, #1
 80024ba:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80024bc:	6a3b      	ldr	r3, [r7, #32]
 80024be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d008      	beq.n	80024d8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d003      	beq.n	80024d8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80024d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d2:	f043 0302 	orr.w	r3, r3, #2
 80024d6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80024d8:	6a3b      	ldr	r3, [r7, #32]
 80024da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d008      	beq.n	80024f4 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d003      	beq.n	80024f4 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80024ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ee:	f043 0304 	orr.w	r3, r3, #4
 80024f2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80024f4:	6a3b      	ldr	r3, [r7, #32]
 80024f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d03d      	beq.n	800257a <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002504:	2b00      	cmp	r3, #0
 8002506:	d038      	beq.n	800257a <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800250e:	2b30      	cmp	r3, #48	; 0x30
 8002510:	d017      	beq.n	8002542 <HAL_CAN_IRQHandler+0x302>
 8002512:	2b30      	cmp	r3, #48	; 0x30
 8002514:	d804      	bhi.n	8002520 <HAL_CAN_IRQHandler+0x2e0>
 8002516:	2b10      	cmp	r3, #16
 8002518:	d009      	beq.n	800252e <HAL_CAN_IRQHandler+0x2ee>
 800251a:	2b20      	cmp	r3, #32
 800251c:	d00c      	beq.n	8002538 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800251e:	e024      	b.n	800256a <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8002520:	2b50      	cmp	r3, #80	; 0x50
 8002522:	d018      	beq.n	8002556 <HAL_CAN_IRQHandler+0x316>
 8002524:	2b60      	cmp	r3, #96	; 0x60
 8002526:	d01b      	beq.n	8002560 <HAL_CAN_IRQHandler+0x320>
 8002528:	2b40      	cmp	r3, #64	; 0x40
 800252a:	d00f      	beq.n	800254c <HAL_CAN_IRQHandler+0x30c>
            break;
 800252c:	e01d      	b.n	800256a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 800252e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002530:	f043 0308 	orr.w	r3, r3, #8
 8002534:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002536:	e018      	b.n	800256a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253a:	f043 0310 	orr.w	r3, r3, #16
 800253e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002540:	e013      	b.n	800256a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002544:	f043 0320 	orr.w	r3, r3, #32
 8002548:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800254a:	e00e      	b.n	800256a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 800254c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800254e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002552:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002554:	e009      	b.n	800256a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8002556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002558:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800255c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800255e:	e004      	b.n	800256a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002562:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002566:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002568:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	6812      	ldr	r2, [r2, #0]
 8002572:	6992      	ldr	r2, [r2, #24]
 8002574:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002578:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2204      	movs	r2, #4
 8002580:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002584:	2b00      	cmp	r3, #0
 8002586:	d008      	beq.n	800259a <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800258c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258e:	431a      	orrs	r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call Error callback function */
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f000 f867 	bl	8002668 <HAL_CAN_ErrorCallback>
  }
}
 800259a:	bf00      	nop
 800259c:	3728      	adds	r7, #40	; 0x28
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80025a2:	b480      	push	{r7}
 80025a4:	b083      	sub	sp, #12
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80025aa:	bf00      	nop
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr

080025b4 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80025bc:	bf00      	nop
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bc80      	pop	{r7}
 80025c4:	4770      	bx	lr

080025c6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80025c6:	b480      	push	{r7}
 80025c8:	b083      	sub	sp, #12
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80025ce:	bf00      	nop
 80025d0:	370c      	adds	r7, #12
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bc80      	pop	{r7}
 80025d6:	4770      	bx	lr

080025d8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bc80      	pop	{r7}
 80025e8:	4770      	bx	lr

080025ea <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80025ea:	b480      	push	{r7}
 80025ec:	b083      	sub	sp, #12
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80025f2:	bf00      	nop
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bc80      	pop	{r7}
 80025fa:	4770      	bx	lr

080025fc <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	bc80      	pop	{r7}
 800260c:	4770      	bx	lr

0800260e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800260e:	b480      	push	{r7}
 8002610:	b083      	sub	sp, #12
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	bc80      	pop	{r7}
 800261e:	4770      	bx	lr

08002620 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002628:	bf00      	nop
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	bc80      	pop	{r7}
 8002630:	4770      	bx	lr

08002632 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002632:	b480      	push	{r7}
 8002634:	b083      	sub	sp, #12
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr

08002644 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	bc80      	pop	{r7}
 8002654:	4770      	bx	lr

08002656 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002656:	b480      	push	{r7}
 8002658:	b083      	sub	sp, #12
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800265e:	bf00      	nop
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr

08002668 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	bc80      	pop	{r7}
 8002678:	4770      	bx	lr
	...

0800267c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f003 0307 	and.w	r3, r3, #7
 800268a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800268c:	4b0c      	ldr	r3, [pc, #48]	; (80026c0 <NVIC_SetPriorityGrouping+0x44>)
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002692:	68ba      	ldr	r2, [r7, #8]
 8002694:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002698:	4013      	ands	r3, r2
 800269a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026ae:	4a04      	ldr	r2, [pc, #16]	; (80026c0 <NVIC_SetPriorityGrouping+0x44>)
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	60d3      	str	r3, [r2, #12]
}
 80026b4:	bf00      	nop
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bc80      	pop	{r7}
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	e000ed00 	.word	0xe000ed00

080026c4 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026c8:	4b04      	ldr	r3, [pc, #16]	; (80026dc <NVIC_GetPriorityGrouping+0x18>)
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	0a1b      	lsrs	r3, r3, #8
 80026ce:	f003 0307 	and.w	r3, r3, #7
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bc80      	pop	{r7}
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	e000ed00 	.word	0xe000ed00

080026e0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	4603      	mov	r3, r0
 80026e8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80026ea:	4908      	ldr	r1, [pc, #32]	; (800270c <NVIC_EnableIRQ+0x2c>)
 80026ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f0:	095b      	lsrs	r3, r3, #5
 80026f2:	79fa      	ldrb	r2, [r7, #7]
 80026f4:	f002 021f 	and.w	r2, r2, #31
 80026f8:	2001      	movs	r0, #1
 80026fa:	fa00 f202 	lsl.w	r2, r0, r2
 80026fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002702:	bf00      	nop
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	bc80      	pop	{r7}
 800270a:	4770      	bx	lr
 800270c:	e000e100 	.word	0xe000e100

08002710 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	4603      	mov	r3, r0
 8002718:	6039      	str	r1, [r7, #0]
 800271a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800271c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002720:	2b00      	cmp	r3, #0
 8002722:	da0b      	bge.n	800273c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002724:	490d      	ldr	r1, [pc, #52]	; (800275c <NVIC_SetPriority+0x4c>)
 8002726:	79fb      	ldrb	r3, [r7, #7]
 8002728:	f003 030f 	and.w	r3, r3, #15
 800272c:	3b04      	subs	r3, #4
 800272e:	683a      	ldr	r2, [r7, #0]
 8002730:	b2d2      	uxtb	r2, r2
 8002732:	0112      	lsls	r2, r2, #4
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	440b      	add	r3, r1
 8002738:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800273a:	e009      	b.n	8002750 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800273c:	4908      	ldr	r1, [pc, #32]	; (8002760 <NVIC_SetPriority+0x50>)
 800273e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002742:	683a      	ldr	r2, [r7, #0]
 8002744:	b2d2      	uxtb	r2, r2
 8002746:	0112      	lsls	r2, r2, #4
 8002748:	b2d2      	uxtb	r2, r2
 800274a:	440b      	add	r3, r1
 800274c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	e000ed00 	.word	0xe000ed00
 8002760:	e000e100 	.word	0xe000e100

08002764 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002764:	b480      	push	{r7}
 8002766:	b089      	sub	sp, #36	; 0x24
 8002768:	af00      	add	r7, sp, #0
 800276a:	60f8      	str	r0, [r7, #12]
 800276c:	60b9      	str	r1, [r7, #8]
 800276e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f003 0307 	and.w	r3, r3, #7
 8002776:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	f1c3 0307 	rsb	r3, r3, #7
 800277e:	2b04      	cmp	r3, #4
 8002780:	bf28      	it	cs
 8002782:	2304      	movcs	r3, #4
 8002784:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	3304      	adds	r3, #4
 800278a:	2b06      	cmp	r3, #6
 800278c:	d902      	bls.n	8002794 <NVIC_EncodePriority+0x30>
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	3b03      	subs	r3, #3
 8002792:	e000      	b.n	8002796 <NVIC_EncodePriority+0x32>
 8002794:	2300      	movs	r3, #0
 8002796:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002798:	2201      	movs	r2, #1
 800279a:	69bb      	ldr	r3, [r7, #24]
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	1e5a      	subs	r2, r3, #1
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	401a      	ands	r2, r3
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027aa:	2101      	movs	r1, #1
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	fa01 f303 	lsl.w	r3, r1, r3
 80027b2:	1e59      	subs	r1, r3, #1
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b8:	4313      	orrs	r3, r2
         );
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3724      	adds	r7, #36	; 0x24
 80027be:	46bd      	mov	sp, r7
 80027c0:	bc80      	pop	{r7}
 80027c2:	4770      	bx	lr

080027c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	3b01      	subs	r3, #1
 80027d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027d4:	d301      	bcc.n	80027da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027d6:	2301      	movs	r3, #1
 80027d8:	e00f      	b.n	80027fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027da:	4a0a      	ldr	r2, [pc, #40]	; (8002804 <SysTick_Config+0x40>)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	3b01      	subs	r3, #1
 80027e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027e2:	210f      	movs	r1, #15
 80027e4:	f04f 30ff 	mov.w	r0, #4294967295
 80027e8:	f7ff ff92 	bl	8002710 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027ec:	4b05      	ldr	r3, [pc, #20]	; (8002804 <SysTick_Config+0x40>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027f2:	4b04      	ldr	r3, [pc, #16]	; (8002804 <SysTick_Config+0x40>)
 80027f4:	2207      	movs	r2, #7
 80027f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	e000e010 	.word	0xe000e010

08002808 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f7ff ff33 	bl	800267c <NVIC_SetPriorityGrouping>
}
 8002816:	bf00      	nop
 8002818:	3708      	adds	r7, #8
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800281e:	b580      	push	{r7, lr}
 8002820:	b086      	sub	sp, #24
 8002822:	af00      	add	r7, sp, #0
 8002824:	4603      	mov	r3, r0
 8002826:	60b9      	str	r1, [r7, #8]
 8002828:	607a      	str	r2, [r7, #4]
 800282a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800282c:	2300      	movs	r3, #0
 800282e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002830:	f7ff ff48 	bl	80026c4 <NVIC_GetPriorityGrouping>
 8002834:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	68b9      	ldr	r1, [r7, #8]
 800283a:	6978      	ldr	r0, [r7, #20]
 800283c:	f7ff ff92 	bl	8002764 <NVIC_EncodePriority>
 8002840:	4602      	mov	r2, r0
 8002842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002846:	4611      	mov	r1, r2
 8002848:	4618      	mov	r0, r3
 800284a:	f7ff ff61 	bl	8002710 <NVIC_SetPriority>
}
 800284e:	bf00      	nop
 8002850:	3718      	adds	r7, #24
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002856:	b580      	push	{r7, lr}
 8002858:	b082      	sub	sp, #8
 800285a:	af00      	add	r7, sp, #0
 800285c:	4603      	mov	r3, r0
 800285e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff ff3b 	bl	80026e0 <NVIC_EnableIRQ>
}
 800286a:	bf00      	nop
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002872:	b580      	push	{r7, lr}
 8002874:	b082      	sub	sp, #8
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f7ff ffa2 	bl	80027c4 <SysTick_Config>
 8002880:	4603      	mov	r3, r0
}
 8002882:	4618      	mov	r0, r3
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
	...

0800288c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002894:	2300      	movs	r3, #0
 8002896:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d101      	bne.n	80028a2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e059      	b.n	8002956 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F100xE) || defined (STM32F105xC) || defined (STM32F107xC)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	461a      	mov	r2, r3
 80028a8:	4b2d      	ldr	r3, [pc, #180]	; (8002960 <HAL_DMA_Init+0xd4>)
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d80f      	bhi.n	80028ce <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	461a      	mov	r2, r3
 80028b4:	4b2b      	ldr	r3, [pc, #172]	; (8002964 <HAL_DMA_Init+0xd8>)
 80028b6:	4413      	add	r3, r2
 80028b8:	4a2b      	ldr	r2, [pc, #172]	; (8002968 <HAL_DMA_Init+0xdc>)
 80028ba:	fba2 2303 	umull	r2, r3, r2, r3
 80028be:	091b      	lsrs	r3, r3, #4
 80028c0:	009a      	lsls	r2, r3, #2
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a28      	ldr	r2, [pc, #160]	; (800296c <HAL_DMA_Init+0xe0>)
 80028ca:	63da      	str	r2, [r3, #60]	; 0x3c
 80028cc:	e00e      	b.n	80028ec <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	461a      	mov	r2, r3
 80028d4:	4b26      	ldr	r3, [pc, #152]	; (8002970 <HAL_DMA_Init+0xe4>)
 80028d6:	4413      	add	r3, r2
 80028d8:	4a23      	ldr	r2, [pc, #140]	; (8002968 <HAL_DMA_Init+0xdc>)
 80028da:	fba2 2303 	umull	r2, r3, r2, r3
 80028de:	091b      	lsrs	r3, r3, #4
 80028e0:	009a      	lsls	r2, r3, #2
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a22      	ldr	r2, [pc, #136]	; (8002974 <HAL_DMA_Init+0xe8>)
 80028ea:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2202      	movs	r2, #2
 80028f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002902:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002906:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002910:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800291c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002928:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	69db      	ldr	r3, [r3, #28]
 800292e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002930:	68fa      	ldr	r2, [r7, #12]
 8002932:	4313      	orrs	r3, r2
 8002934:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002954:	2300      	movs	r3, #0
}
 8002956:	4618      	mov	r0, r3
 8002958:	3714      	adds	r7, #20
 800295a:	46bd      	mov	sp, r7
 800295c:	bc80      	pop	{r7}
 800295e:	4770      	bx	lr
 8002960:	40020407 	.word	0x40020407
 8002964:	bffdfff8 	.word	0xbffdfff8
 8002968:	cccccccd 	.word	0xcccccccd
 800296c:	40020000 	.word	0x40020000
 8002970:	bffdfbf8 	.word	0xbffdfbf8
 8002974:	40020400 	.word	0x40020400

08002978 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b086      	sub	sp, #24
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
 8002984:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002986:	2300      	movs	r3, #0
 8002988:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d101      	bne.n	8002998 <HAL_DMA_Start_IT+0x20>
 8002994:	2302      	movs	r3, #2
 8002996:	e04a      	b.n	8002a2e <HAL_DMA_Start_IT+0xb6>
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2201      	movs	r2, #1
 800299c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d13a      	bne.n	8002a20 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2202      	movs	r2, #2
 80029ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	2200      	movs	r2, #0
 80029b6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	68fa      	ldr	r2, [r7, #12]
 80029be:	6812      	ldr	r2, [r2, #0]
 80029c0:	6812      	ldr	r2, [r2, #0]
 80029c2:	f022 0201 	bic.w	r2, r2, #1
 80029c6:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	68b9      	ldr	r1, [r7, #8]
 80029ce:	68f8      	ldr	r0, [r7, #12]
 80029d0:	f000 fbe4 	bl	800319c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d008      	beq.n	80029ee <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	68fa      	ldr	r2, [r7, #12]
 80029e2:	6812      	ldr	r2, [r2, #0]
 80029e4:	6812      	ldr	r2, [r2, #0]
 80029e6:	f042 020e 	orr.w	r2, r2, #14
 80029ea:	601a      	str	r2, [r3, #0]
 80029ec:	e00f      	b.n	8002a0e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	6812      	ldr	r2, [r2, #0]
 80029f6:	6812      	ldr	r2, [r2, #0]
 80029f8:	f022 0204 	bic.w	r2, r2, #4
 80029fc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	6812      	ldr	r2, [r2, #0]
 8002a06:	6812      	ldr	r2, [r2, #0]
 8002a08:	f042 020a 	orr.w	r2, r2, #10
 8002a0c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	6812      	ldr	r2, [r2, #0]
 8002a16:	6812      	ldr	r2, [r2, #0]
 8002a18:	f042 0201 	orr.w	r2, r2, #1
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	e005      	b.n	8002a2c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2200      	movs	r2, #0
 8002a24:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a28:	2302      	movs	r3, #2
 8002a2a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002a2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3718      	adds	r7, #24
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a36:	b480      	push	{r7}
 8002a38:	b085      	sub	sp, #20
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	73fb      	strb	r3, [r7, #15]

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	6812      	ldr	r2, [r2, #0]
 8002a4a:	6812      	ldr	r2, [r2, #0]
 8002a4c:	f022 020e 	bic.w	r2, r2, #14
 8002a50:	601a      	str	r2, [r3, #0]
    
  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	6812      	ldr	r2, [r2, #0]
 8002a5a:	6812      	ldr	r2, [r2, #0]
 8002a5c:	f022 0201 	bic.w	r2, r2, #1
 8002a60:	601a      	str	r2, [r3, #0]
    
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a70:	605a      	str	r2, [r3, #4]

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2201      	movs	r2, #1
 8002a76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3714      	adds	r7, #20
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bc80      	pop	{r7}
 8002a8c:	4770      	bx	lr
	...

08002a90 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d005      	beq.n	8002ab2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2204      	movs	r2, #4
 8002aaa:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	73fb      	strb	r3, [r7, #15]
 8002ab0:	e0ec      	b.n	8002c8c <HAL_DMA_Abort_IT+0x1fc>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	6812      	ldr	r2, [r2, #0]
 8002aba:	6812      	ldr	r2, [r2, #0]
 8002abc:	f022 020e 	bic.w	r2, r2, #14
 8002ac0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	6812      	ldr	r2, [r2, #0]
 8002aca:	6812      	ldr	r2, [r2, #0]
 8002acc:	f022 0201 	bic.w	r2, r2, #1
 8002ad0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	4b6f      	ldr	r3, [pc, #444]	; (8002c98 <HAL_DMA_Abort_IT+0x208>)
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d963      	bls.n	8002ba6 <HAL_DMA_Abort_IT+0x116>
 8002ade:	4a6f      	ldr	r2, [pc, #444]	; (8002c9c <HAL_DMA_Abort_IT+0x20c>)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	4b6e      	ldr	r3, [pc, #440]	; (8002ca0 <HAL_DMA_Abort_IT+0x210>)
 8002ae8:	4299      	cmp	r1, r3
 8002aea:	d059      	beq.n	8002ba0 <HAL_DMA_Abort_IT+0x110>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4619      	mov	r1, r3
 8002af2:	4b6c      	ldr	r3, [pc, #432]	; (8002ca4 <HAL_DMA_Abort_IT+0x214>)
 8002af4:	4299      	cmp	r1, r3
 8002af6:	d051      	beq.n	8002b9c <HAL_DMA_Abort_IT+0x10c>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4619      	mov	r1, r3
 8002afe:	4b6a      	ldr	r3, [pc, #424]	; (8002ca8 <HAL_DMA_Abort_IT+0x218>)
 8002b00:	4299      	cmp	r1, r3
 8002b02:	d048      	beq.n	8002b96 <HAL_DMA_Abort_IT+0x106>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4619      	mov	r1, r3
 8002b0a:	4b68      	ldr	r3, [pc, #416]	; (8002cac <HAL_DMA_Abort_IT+0x21c>)
 8002b0c:	4299      	cmp	r1, r3
 8002b0e:	d03f      	beq.n	8002b90 <HAL_DMA_Abort_IT+0x100>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4619      	mov	r1, r3
 8002b16:	4b66      	ldr	r3, [pc, #408]	; (8002cb0 <HAL_DMA_Abort_IT+0x220>)
 8002b18:	4299      	cmp	r1, r3
 8002b1a:	d036      	beq.n	8002b8a <HAL_DMA_Abort_IT+0xfa>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4619      	mov	r1, r3
 8002b22:	4b64      	ldr	r3, [pc, #400]	; (8002cb4 <HAL_DMA_Abort_IT+0x224>)
 8002b24:	4299      	cmp	r1, r3
 8002b26:	d02d      	beq.n	8002b84 <HAL_DMA_Abort_IT+0xf4>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	4b5a      	ldr	r3, [pc, #360]	; (8002c98 <HAL_DMA_Abort_IT+0x208>)
 8002b30:	4299      	cmp	r1, r3
 8002b32:	d024      	beq.n	8002b7e <HAL_DMA_Abort_IT+0xee>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4b5f      	ldr	r3, [pc, #380]	; (8002cb8 <HAL_DMA_Abort_IT+0x228>)
 8002b3c:	4299      	cmp	r1, r3
 8002b3e:	d01c      	beq.n	8002b7a <HAL_DMA_Abort_IT+0xea>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4619      	mov	r1, r3
 8002b46:	4b5d      	ldr	r3, [pc, #372]	; (8002cbc <HAL_DMA_Abort_IT+0x22c>)
 8002b48:	4299      	cmp	r1, r3
 8002b4a:	d014      	beq.n	8002b76 <HAL_DMA_Abort_IT+0xe6>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4619      	mov	r1, r3
 8002b52:	4b5b      	ldr	r3, [pc, #364]	; (8002cc0 <HAL_DMA_Abort_IT+0x230>)
 8002b54:	4299      	cmp	r1, r3
 8002b56:	d00b      	beq.n	8002b70 <HAL_DMA_Abort_IT+0xe0>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	4b59      	ldr	r3, [pc, #356]	; (8002cc4 <HAL_DMA_Abort_IT+0x234>)
 8002b60:	4299      	cmp	r1, r3
 8002b62:	d102      	bne.n	8002b6a <HAL_DMA_Abort_IT+0xda>
 8002b64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b68:	e01b      	b.n	8002ba2 <HAL_DMA_Abort_IT+0x112>
 8002b6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b6e:	e018      	b.n	8002ba2 <HAL_DMA_Abort_IT+0x112>
 8002b70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b74:	e015      	b.n	8002ba2 <HAL_DMA_Abort_IT+0x112>
 8002b76:	2310      	movs	r3, #16
 8002b78:	e013      	b.n	8002ba2 <HAL_DMA_Abort_IT+0x112>
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e011      	b.n	8002ba2 <HAL_DMA_Abort_IT+0x112>
 8002b7e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b82:	e00e      	b.n	8002ba2 <HAL_DMA_Abort_IT+0x112>
 8002b84:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002b88:	e00b      	b.n	8002ba2 <HAL_DMA_Abort_IT+0x112>
 8002b8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b8e:	e008      	b.n	8002ba2 <HAL_DMA_Abort_IT+0x112>
 8002b90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b94:	e005      	b.n	8002ba2 <HAL_DMA_Abort_IT+0x112>
 8002b96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b9a:	e002      	b.n	8002ba2 <HAL_DMA_Abort_IT+0x112>
 8002b9c:	2310      	movs	r3, #16
 8002b9e:	e000      	b.n	8002ba2 <HAL_DMA_Abort_IT+0x112>
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	6053      	str	r3, [r2, #4]
 8002ba4:	e062      	b.n	8002c6c <HAL_DMA_Abort_IT+0x1dc>
 8002ba6:	4a48      	ldr	r2, [pc, #288]	; (8002cc8 <HAL_DMA_Abort_IT+0x238>)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4619      	mov	r1, r3
 8002bae:	4b3c      	ldr	r3, [pc, #240]	; (8002ca0 <HAL_DMA_Abort_IT+0x210>)
 8002bb0:	4299      	cmp	r1, r3
 8002bb2:	d059      	beq.n	8002c68 <HAL_DMA_Abort_IT+0x1d8>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4619      	mov	r1, r3
 8002bba:	4b3a      	ldr	r3, [pc, #232]	; (8002ca4 <HAL_DMA_Abort_IT+0x214>)
 8002bbc:	4299      	cmp	r1, r3
 8002bbe:	d051      	beq.n	8002c64 <HAL_DMA_Abort_IT+0x1d4>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	4b38      	ldr	r3, [pc, #224]	; (8002ca8 <HAL_DMA_Abort_IT+0x218>)
 8002bc8:	4299      	cmp	r1, r3
 8002bca:	d048      	beq.n	8002c5e <HAL_DMA_Abort_IT+0x1ce>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	4b36      	ldr	r3, [pc, #216]	; (8002cac <HAL_DMA_Abort_IT+0x21c>)
 8002bd4:	4299      	cmp	r1, r3
 8002bd6:	d03f      	beq.n	8002c58 <HAL_DMA_Abort_IT+0x1c8>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4b34      	ldr	r3, [pc, #208]	; (8002cb0 <HAL_DMA_Abort_IT+0x220>)
 8002be0:	4299      	cmp	r1, r3
 8002be2:	d036      	beq.n	8002c52 <HAL_DMA_Abort_IT+0x1c2>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4619      	mov	r1, r3
 8002bea:	4b32      	ldr	r3, [pc, #200]	; (8002cb4 <HAL_DMA_Abort_IT+0x224>)
 8002bec:	4299      	cmp	r1, r3
 8002bee:	d02d      	beq.n	8002c4c <HAL_DMA_Abort_IT+0x1bc>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	4b28      	ldr	r3, [pc, #160]	; (8002c98 <HAL_DMA_Abort_IT+0x208>)
 8002bf8:	4299      	cmp	r1, r3
 8002bfa:	d024      	beq.n	8002c46 <HAL_DMA_Abort_IT+0x1b6>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4619      	mov	r1, r3
 8002c02:	4b2d      	ldr	r3, [pc, #180]	; (8002cb8 <HAL_DMA_Abort_IT+0x228>)
 8002c04:	4299      	cmp	r1, r3
 8002c06:	d01c      	beq.n	8002c42 <HAL_DMA_Abort_IT+0x1b2>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	4b2b      	ldr	r3, [pc, #172]	; (8002cbc <HAL_DMA_Abort_IT+0x22c>)
 8002c10:	4299      	cmp	r1, r3
 8002c12:	d014      	beq.n	8002c3e <HAL_DMA_Abort_IT+0x1ae>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4619      	mov	r1, r3
 8002c1a:	4b29      	ldr	r3, [pc, #164]	; (8002cc0 <HAL_DMA_Abort_IT+0x230>)
 8002c1c:	4299      	cmp	r1, r3
 8002c1e:	d00b      	beq.n	8002c38 <HAL_DMA_Abort_IT+0x1a8>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4619      	mov	r1, r3
 8002c26:	4b27      	ldr	r3, [pc, #156]	; (8002cc4 <HAL_DMA_Abort_IT+0x234>)
 8002c28:	4299      	cmp	r1, r3
 8002c2a:	d102      	bne.n	8002c32 <HAL_DMA_Abort_IT+0x1a2>
 8002c2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c30:	e01b      	b.n	8002c6a <HAL_DMA_Abort_IT+0x1da>
 8002c32:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c36:	e018      	b.n	8002c6a <HAL_DMA_Abort_IT+0x1da>
 8002c38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c3c:	e015      	b.n	8002c6a <HAL_DMA_Abort_IT+0x1da>
 8002c3e:	2310      	movs	r3, #16
 8002c40:	e013      	b.n	8002c6a <HAL_DMA_Abort_IT+0x1da>
 8002c42:	2301      	movs	r3, #1
 8002c44:	e011      	b.n	8002c6a <HAL_DMA_Abort_IT+0x1da>
 8002c46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c4a:	e00e      	b.n	8002c6a <HAL_DMA_Abort_IT+0x1da>
 8002c4c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002c50:	e00b      	b.n	8002c6a <HAL_DMA_Abort_IT+0x1da>
 8002c52:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c56:	e008      	b.n	8002c6a <HAL_DMA_Abort_IT+0x1da>
 8002c58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c5c:	e005      	b.n	8002c6a <HAL_DMA_Abort_IT+0x1da>
 8002c5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c62:	e002      	b.n	8002c6a <HAL_DMA_Abort_IT+0x1da>
 8002c64:	2310      	movs	r3, #16
 8002c66:	e000      	b.n	8002c6a <HAL_DMA_Abort_IT+0x1da>
 8002c68:	2301      	movs	r3, #1
 8002c6a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d003      	beq.n	8002c8c <HAL_DMA_Abort_IT+0x1fc>
    {
      hdma->XferAbortCallback(hdma);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	4798      	blx	r3
    } 
  }
  return status;
 8002c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3710      	adds	r7, #16
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	40020080 	.word	0x40020080
 8002c9c:	40020400 	.word	0x40020400
 8002ca0:	40020008 	.word	0x40020008
 8002ca4:	4002001c 	.word	0x4002001c
 8002ca8:	40020030 	.word	0x40020030
 8002cac:	40020044 	.word	0x40020044
 8002cb0:	40020058 	.word	0x40020058
 8002cb4:	4002006c 	.word	0x4002006c
 8002cb8:	40020408 	.word	0x40020408
 8002cbc:	4002041c 	.word	0x4002041c
 8002cc0:	40020430 	.word	0x40020430
 8002cc4:	40020444 	.word	0x40020444
 8002cc8:	40020000 	.word	0x40020000

08002ccc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b084      	sub	sp, #16
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce8:	2204      	movs	r2, #4
 8002cea:	409a      	lsls	r2, r3
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	f000 8107 	beq.w	8002f04 <HAL_DMA_IRQHandler+0x238>
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	f003 0304 	and.w	r3, r3, #4
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 8101 	beq.w	8002f04 <HAL_DMA_IRQHandler+0x238>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0320 	and.w	r3, r3, #32
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d107      	bne.n	8002d20 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	6812      	ldr	r2, [r2, #0]
 8002d18:	6812      	ldr	r2, [r2, #0]
 8002d1a:	f022 0204 	bic.w	r2, r2, #4
 8002d1e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	461a      	mov	r2, r3
 8002d26:	4b6a      	ldr	r3, [pc, #424]	; (8002ed0 <HAL_DMA_IRQHandler+0x204>)
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d963      	bls.n	8002df4 <HAL_DMA_IRQHandler+0x128>
 8002d2c:	4a69      	ldr	r2, [pc, #420]	; (8002ed4 <HAL_DMA_IRQHandler+0x208>)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4619      	mov	r1, r3
 8002d34:	4b68      	ldr	r3, [pc, #416]	; (8002ed8 <HAL_DMA_IRQHandler+0x20c>)
 8002d36:	4299      	cmp	r1, r3
 8002d38:	d059      	beq.n	8002dee <HAL_DMA_IRQHandler+0x122>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4619      	mov	r1, r3
 8002d40:	4b66      	ldr	r3, [pc, #408]	; (8002edc <HAL_DMA_IRQHandler+0x210>)
 8002d42:	4299      	cmp	r1, r3
 8002d44:	d051      	beq.n	8002dea <HAL_DMA_IRQHandler+0x11e>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	4b64      	ldr	r3, [pc, #400]	; (8002ee0 <HAL_DMA_IRQHandler+0x214>)
 8002d4e:	4299      	cmp	r1, r3
 8002d50:	d048      	beq.n	8002de4 <HAL_DMA_IRQHandler+0x118>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4619      	mov	r1, r3
 8002d58:	4b62      	ldr	r3, [pc, #392]	; (8002ee4 <HAL_DMA_IRQHandler+0x218>)
 8002d5a:	4299      	cmp	r1, r3
 8002d5c:	d03f      	beq.n	8002dde <HAL_DMA_IRQHandler+0x112>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4619      	mov	r1, r3
 8002d64:	4b60      	ldr	r3, [pc, #384]	; (8002ee8 <HAL_DMA_IRQHandler+0x21c>)
 8002d66:	4299      	cmp	r1, r3
 8002d68:	d036      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x10c>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4619      	mov	r1, r3
 8002d70:	4b5e      	ldr	r3, [pc, #376]	; (8002eec <HAL_DMA_IRQHandler+0x220>)
 8002d72:	4299      	cmp	r1, r3
 8002d74:	d02d      	beq.n	8002dd2 <HAL_DMA_IRQHandler+0x106>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	4b54      	ldr	r3, [pc, #336]	; (8002ed0 <HAL_DMA_IRQHandler+0x204>)
 8002d7e:	4299      	cmp	r1, r3
 8002d80:	d024      	beq.n	8002dcc <HAL_DMA_IRQHandler+0x100>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4619      	mov	r1, r3
 8002d88:	4b59      	ldr	r3, [pc, #356]	; (8002ef0 <HAL_DMA_IRQHandler+0x224>)
 8002d8a:	4299      	cmp	r1, r3
 8002d8c:	d01c      	beq.n	8002dc8 <HAL_DMA_IRQHandler+0xfc>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4619      	mov	r1, r3
 8002d94:	4b57      	ldr	r3, [pc, #348]	; (8002ef4 <HAL_DMA_IRQHandler+0x228>)
 8002d96:	4299      	cmp	r1, r3
 8002d98:	d014      	beq.n	8002dc4 <HAL_DMA_IRQHandler+0xf8>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4619      	mov	r1, r3
 8002da0:	4b55      	ldr	r3, [pc, #340]	; (8002ef8 <HAL_DMA_IRQHandler+0x22c>)
 8002da2:	4299      	cmp	r1, r3
 8002da4:	d00b      	beq.n	8002dbe <HAL_DMA_IRQHandler+0xf2>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4619      	mov	r1, r3
 8002dac:	4b53      	ldr	r3, [pc, #332]	; (8002efc <HAL_DMA_IRQHandler+0x230>)
 8002dae:	4299      	cmp	r1, r3
 8002db0:	d102      	bne.n	8002db8 <HAL_DMA_IRQHandler+0xec>
 8002db2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002db6:	e01b      	b.n	8002df0 <HAL_DMA_IRQHandler+0x124>
 8002db8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002dbc:	e018      	b.n	8002df0 <HAL_DMA_IRQHandler+0x124>
 8002dbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002dc2:	e015      	b.n	8002df0 <HAL_DMA_IRQHandler+0x124>
 8002dc4:	2340      	movs	r3, #64	; 0x40
 8002dc6:	e013      	b.n	8002df0 <HAL_DMA_IRQHandler+0x124>
 8002dc8:	2304      	movs	r3, #4
 8002dca:	e011      	b.n	8002df0 <HAL_DMA_IRQHandler+0x124>
 8002dcc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002dd0:	e00e      	b.n	8002df0 <HAL_DMA_IRQHandler+0x124>
 8002dd2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002dd6:	e00b      	b.n	8002df0 <HAL_DMA_IRQHandler+0x124>
 8002dd8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002ddc:	e008      	b.n	8002df0 <HAL_DMA_IRQHandler+0x124>
 8002dde:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002de2:	e005      	b.n	8002df0 <HAL_DMA_IRQHandler+0x124>
 8002de4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002de8:	e002      	b.n	8002df0 <HAL_DMA_IRQHandler+0x124>
 8002dea:	2340      	movs	r3, #64	; 0x40
 8002dec:	e000      	b.n	8002df0 <HAL_DMA_IRQHandler+0x124>
 8002dee:	2304      	movs	r3, #4
 8002df0:	6053      	str	r3, [r2, #4]
 8002df2:	e062      	b.n	8002eba <HAL_DMA_IRQHandler+0x1ee>
 8002df4:	4a42      	ldr	r2, [pc, #264]	; (8002f00 <HAL_DMA_IRQHandler+0x234>)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	4b36      	ldr	r3, [pc, #216]	; (8002ed8 <HAL_DMA_IRQHandler+0x20c>)
 8002dfe:	4299      	cmp	r1, r3
 8002e00:	d059      	beq.n	8002eb6 <HAL_DMA_IRQHandler+0x1ea>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4619      	mov	r1, r3
 8002e08:	4b34      	ldr	r3, [pc, #208]	; (8002edc <HAL_DMA_IRQHandler+0x210>)
 8002e0a:	4299      	cmp	r1, r3
 8002e0c:	d051      	beq.n	8002eb2 <HAL_DMA_IRQHandler+0x1e6>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4619      	mov	r1, r3
 8002e14:	4b32      	ldr	r3, [pc, #200]	; (8002ee0 <HAL_DMA_IRQHandler+0x214>)
 8002e16:	4299      	cmp	r1, r3
 8002e18:	d048      	beq.n	8002eac <HAL_DMA_IRQHandler+0x1e0>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4619      	mov	r1, r3
 8002e20:	4b30      	ldr	r3, [pc, #192]	; (8002ee4 <HAL_DMA_IRQHandler+0x218>)
 8002e22:	4299      	cmp	r1, r3
 8002e24:	d03f      	beq.n	8002ea6 <HAL_DMA_IRQHandler+0x1da>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	4b2e      	ldr	r3, [pc, #184]	; (8002ee8 <HAL_DMA_IRQHandler+0x21c>)
 8002e2e:	4299      	cmp	r1, r3
 8002e30:	d036      	beq.n	8002ea0 <HAL_DMA_IRQHandler+0x1d4>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4619      	mov	r1, r3
 8002e38:	4b2c      	ldr	r3, [pc, #176]	; (8002eec <HAL_DMA_IRQHandler+0x220>)
 8002e3a:	4299      	cmp	r1, r3
 8002e3c:	d02d      	beq.n	8002e9a <HAL_DMA_IRQHandler+0x1ce>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4619      	mov	r1, r3
 8002e44:	4b22      	ldr	r3, [pc, #136]	; (8002ed0 <HAL_DMA_IRQHandler+0x204>)
 8002e46:	4299      	cmp	r1, r3
 8002e48:	d024      	beq.n	8002e94 <HAL_DMA_IRQHandler+0x1c8>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4619      	mov	r1, r3
 8002e50:	4b27      	ldr	r3, [pc, #156]	; (8002ef0 <HAL_DMA_IRQHandler+0x224>)
 8002e52:	4299      	cmp	r1, r3
 8002e54:	d01c      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x1c4>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4b25      	ldr	r3, [pc, #148]	; (8002ef4 <HAL_DMA_IRQHandler+0x228>)
 8002e5e:	4299      	cmp	r1, r3
 8002e60:	d014      	beq.n	8002e8c <HAL_DMA_IRQHandler+0x1c0>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4619      	mov	r1, r3
 8002e68:	4b23      	ldr	r3, [pc, #140]	; (8002ef8 <HAL_DMA_IRQHandler+0x22c>)
 8002e6a:	4299      	cmp	r1, r3
 8002e6c:	d00b      	beq.n	8002e86 <HAL_DMA_IRQHandler+0x1ba>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4619      	mov	r1, r3
 8002e74:	4b21      	ldr	r3, [pc, #132]	; (8002efc <HAL_DMA_IRQHandler+0x230>)
 8002e76:	4299      	cmp	r1, r3
 8002e78:	d102      	bne.n	8002e80 <HAL_DMA_IRQHandler+0x1b4>
 8002e7a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002e7e:	e01b      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x1ec>
 8002e80:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002e84:	e018      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x1ec>
 8002e86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e8a:	e015      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x1ec>
 8002e8c:	2340      	movs	r3, #64	; 0x40
 8002e8e:	e013      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x1ec>
 8002e90:	2304      	movs	r3, #4
 8002e92:	e011      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x1ec>
 8002e94:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002e98:	e00e      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x1ec>
 8002e9a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002e9e:	e00b      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x1ec>
 8002ea0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002ea4:	e008      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x1ec>
 8002ea6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002eaa:	e005      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x1ec>
 8002eac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002eb0:	e002      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x1ec>
 8002eb2:	2340      	movs	r3, #64	; 0x40
 8002eb4:	e000      	b.n	8002eb8 <HAL_DMA_IRQHandler+0x1ec>
 8002eb6:	2304      	movs	r3, #4
 8002eb8:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	f000 814c 	beq.w	800315c <HAL_DMA_IRQHandler+0x490>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002ecc:	e146      	b.n	800315c <HAL_DMA_IRQHandler+0x490>
 8002ece:	bf00      	nop
 8002ed0:	40020080 	.word	0x40020080
 8002ed4:	40020400 	.word	0x40020400
 8002ed8:	40020008 	.word	0x40020008
 8002edc:	4002001c 	.word	0x4002001c
 8002ee0:	40020030 	.word	0x40020030
 8002ee4:	40020044 	.word	0x40020044
 8002ee8:	40020058 	.word	0x40020058
 8002eec:	4002006c 	.word	0x4002006c
 8002ef0:	40020408 	.word	0x40020408
 8002ef4:	4002041c 	.word	0x4002041c
 8002ef8:	40020430 	.word	0x40020430
 8002efc:	40020444 	.word	0x40020444
 8002f00:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f08:	2202      	movs	r2, #2
 8002f0a:	409a      	lsls	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f000 80f3 	beq.w	80030fc <HAL_DMA_IRQHandler+0x430>
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	f003 0302 	and.w	r3, r3, #2
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	f000 80ed 	beq.w	80030fc <HAL_DMA_IRQHandler+0x430>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0320 	and.w	r3, r3, #32
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10b      	bne.n	8002f48 <HAL_DMA_IRQHandler+0x27c>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	6812      	ldr	r2, [r2, #0]
 8002f38:	6812      	ldr	r2, [r2, #0]
 8002f3a:	f022 020a 	bic.w	r2, r2, #10
 8002f3e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	4b86      	ldr	r3, [pc, #536]	; (8003168 <HAL_DMA_IRQHandler+0x49c>)
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d963      	bls.n	800301c <HAL_DMA_IRQHandler+0x350>
 8002f54:	4a85      	ldr	r2, [pc, #532]	; (800316c <HAL_DMA_IRQHandler+0x4a0>)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	4b84      	ldr	r3, [pc, #528]	; (8003170 <HAL_DMA_IRQHandler+0x4a4>)
 8002f5e:	4299      	cmp	r1, r3
 8002f60:	d059      	beq.n	8003016 <HAL_DMA_IRQHandler+0x34a>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4619      	mov	r1, r3
 8002f68:	4b82      	ldr	r3, [pc, #520]	; (8003174 <HAL_DMA_IRQHandler+0x4a8>)
 8002f6a:	4299      	cmp	r1, r3
 8002f6c:	d051      	beq.n	8003012 <HAL_DMA_IRQHandler+0x346>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4619      	mov	r1, r3
 8002f74:	4b80      	ldr	r3, [pc, #512]	; (8003178 <HAL_DMA_IRQHandler+0x4ac>)
 8002f76:	4299      	cmp	r1, r3
 8002f78:	d048      	beq.n	800300c <HAL_DMA_IRQHandler+0x340>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4619      	mov	r1, r3
 8002f80:	4b7e      	ldr	r3, [pc, #504]	; (800317c <HAL_DMA_IRQHandler+0x4b0>)
 8002f82:	4299      	cmp	r1, r3
 8002f84:	d03f      	beq.n	8003006 <HAL_DMA_IRQHandler+0x33a>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	4b7c      	ldr	r3, [pc, #496]	; (8003180 <HAL_DMA_IRQHandler+0x4b4>)
 8002f8e:	4299      	cmp	r1, r3
 8002f90:	d036      	beq.n	8003000 <HAL_DMA_IRQHandler+0x334>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4619      	mov	r1, r3
 8002f98:	4b7a      	ldr	r3, [pc, #488]	; (8003184 <HAL_DMA_IRQHandler+0x4b8>)
 8002f9a:	4299      	cmp	r1, r3
 8002f9c:	d02d      	beq.n	8002ffa <HAL_DMA_IRQHandler+0x32e>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	4b70      	ldr	r3, [pc, #448]	; (8003168 <HAL_DMA_IRQHandler+0x49c>)
 8002fa6:	4299      	cmp	r1, r3
 8002fa8:	d024      	beq.n	8002ff4 <HAL_DMA_IRQHandler+0x328>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4619      	mov	r1, r3
 8002fb0:	4b75      	ldr	r3, [pc, #468]	; (8003188 <HAL_DMA_IRQHandler+0x4bc>)
 8002fb2:	4299      	cmp	r1, r3
 8002fb4:	d01c      	beq.n	8002ff0 <HAL_DMA_IRQHandler+0x324>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4619      	mov	r1, r3
 8002fbc:	4b73      	ldr	r3, [pc, #460]	; (800318c <HAL_DMA_IRQHandler+0x4c0>)
 8002fbe:	4299      	cmp	r1, r3
 8002fc0:	d014      	beq.n	8002fec <HAL_DMA_IRQHandler+0x320>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	4b71      	ldr	r3, [pc, #452]	; (8003190 <HAL_DMA_IRQHandler+0x4c4>)
 8002fca:	4299      	cmp	r1, r3
 8002fcc:	d00b      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0x31a>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	4b6f      	ldr	r3, [pc, #444]	; (8003194 <HAL_DMA_IRQHandler+0x4c8>)
 8002fd6:	4299      	cmp	r1, r3
 8002fd8:	d102      	bne.n	8002fe0 <HAL_DMA_IRQHandler+0x314>
 8002fda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002fde:	e01b      	b.n	8003018 <HAL_DMA_IRQHandler+0x34c>
 8002fe0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fe4:	e018      	b.n	8003018 <HAL_DMA_IRQHandler+0x34c>
 8002fe6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002fea:	e015      	b.n	8003018 <HAL_DMA_IRQHandler+0x34c>
 8002fec:	2320      	movs	r3, #32
 8002fee:	e013      	b.n	8003018 <HAL_DMA_IRQHandler+0x34c>
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	e011      	b.n	8003018 <HAL_DMA_IRQHandler+0x34c>
 8002ff4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ff8:	e00e      	b.n	8003018 <HAL_DMA_IRQHandler+0x34c>
 8002ffa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002ffe:	e00b      	b.n	8003018 <HAL_DMA_IRQHandler+0x34c>
 8003000:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003004:	e008      	b.n	8003018 <HAL_DMA_IRQHandler+0x34c>
 8003006:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800300a:	e005      	b.n	8003018 <HAL_DMA_IRQHandler+0x34c>
 800300c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003010:	e002      	b.n	8003018 <HAL_DMA_IRQHandler+0x34c>
 8003012:	2320      	movs	r3, #32
 8003014:	e000      	b.n	8003018 <HAL_DMA_IRQHandler+0x34c>
 8003016:	2302      	movs	r3, #2
 8003018:	6053      	str	r3, [r2, #4]
 800301a:	e062      	b.n	80030e2 <HAL_DMA_IRQHandler+0x416>
 800301c:	4a5e      	ldr	r2, [pc, #376]	; (8003198 <HAL_DMA_IRQHandler+0x4cc>)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4619      	mov	r1, r3
 8003024:	4b52      	ldr	r3, [pc, #328]	; (8003170 <HAL_DMA_IRQHandler+0x4a4>)
 8003026:	4299      	cmp	r1, r3
 8003028:	d059      	beq.n	80030de <HAL_DMA_IRQHandler+0x412>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4619      	mov	r1, r3
 8003030:	4b50      	ldr	r3, [pc, #320]	; (8003174 <HAL_DMA_IRQHandler+0x4a8>)
 8003032:	4299      	cmp	r1, r3
 8003034:	d051      	beq.n	80030da <HAL_DMA_IRQHandler+0x40e>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4619      	mov	r1, r3
 800303c:	4b4e      	ldr	r3, [pc, #312]	; (8003178 <HAL_DMA_IRQHandler+0x4ac>)
 800303e:	4299      	cmp	r1, r3
 8003040:	d048      	beq.n	80030d4 <HAL_DMA_IRQHandler+0x408>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4619      	mov	r1, r3
 8003048:	4b4c      	ldr	r3, [pc, #304]	; (800317c <HAL_DMA_IRQHandler+0x4b0>)
 800304a:	4299      	cmp	r1, r3
 800304c:	d03f      	beq.n	80030ce <HAL_DMA_IRQHandler+0x402>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4619      	mov	r1, r3
 8003054:	4b4a      	ldr	r3, [pc, #296]	; (8003180 <HAL_DMA_IRQHandler+0x4b4>)
 8003056:	4299      	cmp	r1, r3
 8003058:	d036      	beq.n	80030c8 <HAL_DMA_IRQHandler+0x3fc>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4619      	mov	r1, r3
 8003060:	4b48      	ldr	r3, [pc, #288]	; (8003184 <HAL_DMA_IRQHandler+0x4b8>)
 8003062:	4299      	cmp	r1, r3
 8003064:	d02d      	beq.n	80030c2 <HAL_DMA_IRQHandler+0x3f6>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4619      	mov	r1, r3
 800306c:	4b3e      	ldr	r3, [pc, #248]	; (8003168 <HAL_DMA_IRQHandler+0x49c>)
 800306e:	4299      	cmp	r1, r3
 8003070:	d024      	beq.n	80030bc <HAL_DMA_IRQHandler+0x3f0>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4619      	mov	r1, r3
 8003078:	4b43      	ldr	r3, [pc, #268]	; (8003188 <HAL_DMA_IRQHandler+0x4bc>)
 800307a:	4299      	cmp	r1, r3
 800307c:	d01c      	beq.n	80030b8 <HAL_DMA_IRQHandler+0x3ec>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4619      	mov	r1, r3
 8003084:	4b41      	ldr	r3, [pc, #260]	; (800318c <HAL_DMA_IRQHandler+0x4c0>)
 8003086:	4299      	cmp	r1, r3
 8003088:	d014      	beq.n	80030b4 <HAL_DMA_IRQHandler+0x3e8>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4619      	mov	r1, r3
 8003090:	4b3f      	ldr	r3, [pc, #252]	; (8003190 <HAL_DMA_IRQHandler+0x4c4>)
 8003092:	4299      	cmp	r1, r3
 8003094:	d00b      	beq.n	80030ae <HAL_DMA_IRQHandler+0x3e2>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4619      	mov	r1, r3
 800309c:	4b3d      	ldr	r3, [pc, #244]	; (8003194 <HAL_DMA_IRQHandler+0x4c8>)
 800309e:	4299      	cmp	r1, r3
 80030a0:	d102      	bne.n	80030a8 <HAL_DMA_IRQHandler+0x3dc>
 80030a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80030a6:	e01b      	b.n	80030e0 <HAL_DMA_IRQHandler+0x414>
 80030a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030ac:	e018      	b.n	80030e0 <HAL_DMA_IRQHandler+0x414>
 80030ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80030b2:	e015      	b.n	80030e0 <HAL_DMA_IRQHandler+0x414>
 80030b4:	2320      	movs	r3, #32
 80030b6:	e013      	b.n	80030e0 <HAL_DMA_IRQHandler+0x414>
 80030b8:	2302      	movs	r3, #2
 80030ba:	e011      	b.n	80030e0 <HAL_DMA_IRQHandler+0x414>
 80030bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030c0:	e00e      	b.n	80030e0 <HAL_DMA_IRQHandler+0x414>
 80030c2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80030c6:	e00b      	b.n	80030e0 <HAL_DMA_IRQHandler+0x414>
 80030c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030cc:	e008      	b.n	80030e0 <HAL_DMA_IRQHandler+0x414>
 80030ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80030d2:	e005      	b.n	80030e0 <HAL_DMA_IRQHandler+0x414>
 80030d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80030d8:	e002      	b.n	80030e0 <HAL_DMA_IRQHandler+0x414>
 80030da:	2320      	movs	r3, #32
 80030dc:	e000      	b.n	80030e0 <HAL_DMA_IRQHandler+0x414>
 80030de:	2302      	movs	r3, #2
 80030e0:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d034      	beq.n	800315c <HAL_DMA_IRQHandler+0x490>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80030fa:	e02f      	b.n	800315c <HAL_DMA_IRQHandler+0x490>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003100:	2208      	movs	r2, #8
 8003102:	409a      	lsls	r2, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	4013      	ands	r3, r2
 8003108:	2b00      	cmp	r3, #0
 800310a:	d028      	beq.n	800315e <HAL_DMA_IRQHandler+0x492>
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	f003 0308 	and.w	r3, r3, #8
 8003112:	2b00      	cmp	r3, #0
 8003114:	d023      	beq.n	800315e <HAL_DMA_IRQHandler+0x492>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	6812      	ldr	r2, [r2, #0]
 800311e:	6812      	ldr	r2, [r2, #0]
 8003120:	f022 020e 	bic.w	r2, r2, #14
 8003124:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800312e:	2101      	movs	r1, #1
 8003130:	fa01 f202 	lsl.w	r2, r1, r2
 8003134:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2201      	movs	r2, #1
 800313a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003150:	2b00      	cmp	r3, #0
 8003152:	d004      	beq.n	800315e <HAL_DMA_IRQHandler+0x492>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	4798      	blx	r3
    }
  }
  return;
 800315c:	bf00      	nop
 800315e:	bf00      	nop
}
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	40020080 	.word	0x40020080
 800316c:	40020400 	.word	0x40020400
 8003170:	40020008 	.word	0x40020008
 8003174:	4002001c 	.word	0x4002001c
 8003178:	40020030 	.word	0x40020030
 800317c:	40020044 	.word	0x40020044
 8003180:	40020058 	.word	0x40020058
 8003184:	4002006c 	.word	0x4002006c
 8003188:	40020408 	.word	0x40020408
 800318c:	4002041c 	.word	0x4002041c
 8003190:	40020430 	.word	0x40020430
 8003194:	40020444 	.word	0x40020444
 8003198:	40020000 	.word	0x40020000

0800319c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800319c:	b480      	push	{r7}
 800319e:	b085      	sub	sp, #20
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	60f8      	str	r0, [r7, #12]
 80031a4:	60b9      	str	r1, [r7, #8]
 80031a6:	607a      	str	r2, [r7, #4]
 80031a8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ae:	68fa      	ldr	r2, [r7, #12]
 80031b0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80031b2:	2101      	movs	r1, #1
 80031b4:	fa01 f202 	lsl.w	r2, r1, r2
 80031b8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	683a      	ldr	r2, [r7, #0]
 80031c0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	2b10      	cmp	r3, #16
 80031c8:	d108      	bne.n	80031dc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	68ba      	ldr	r2, [r7, #8]
 80031d8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80031da:	e007      	b.n	80031ec <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	68ba      	ldr	r2, [r7, #8]
 80031e2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	60da      	str	r2, [r3, #12]
}
 80031ec:	bf00      	nop
 80031ee:	3714      	adds	r7, #20
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bc80      	pop	{r7}
 80031f4:	4770      	bx	lr
	...

080031f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b08b      	sub	sp, #44	; 0x2c
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003202:	2300      	movs	r3, #0
 8003204:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8003206:	2300      	movs	r3, #0
 8003208:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 800320a:	2300      	movs	r3, #0
 800320c:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 800320e:	2300      	movs	r3, #0
 8003210:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8003212:	2300      	movs	r3, #0
 8003214:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8003216:	2300      	movs	r3, #0
 8003218:	627b      	str	r3, [r7, #36]	; 0x24
 800321a:	e133      	b.n	8003484 <HAL_GPIO_Init+0x28c>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 800321c:	2201      	movs	r2, #1
 800321e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	4013      	ands	r3, r2
 800322e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	429a      	cmp	r2, r3
 8003236:	f040 8122 	bne.w	800347e <HAL_GPIO_Init+0x286>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	2b12      	cmp	r3, #18
 8003240:	d034      	beq.n	80032ac <HAL_GPIO_Init+0xb4>
 8003242:	2b12      	cmp	r3, #18
 8003244:	d80d      	bhi.n	8003262 <HAL_GPIO_Init+0x6a>
 8003246:	2b02      	cmp	r3, #2
 8003248:	d02b      	beq.n	80032a2 <HAL_GPIO_Init+0xaa>
 800324a:	2b02      	cmp	r3, #2
 800324c:	d804      	bhi.n	8003258 <HAL_GPIO_Init+0x60>
 800324e:	2b00      	cmp	r3, #0
 8003250:	d031      	beq.n	80032b6 <HAL_GPIO_Init+0xbe>
 8003252:	2b01      	cmp	r3, #1
 8003254:	d01c      	beq.n	8003290 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003256:	e048      	b.n	80032ea <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8003258:	2b03      	cmp	r3, #3
 800325a:	d043      	beq.n	80032e4 <HAL_GPIO_Init+0xec>
 800325c:	2b11      	cmp	r3, #17
 800325e:	d01b      	beq.n	8003298 <HAL_GPIO_Init+0xa0>
          break;
 8003260:	e043      	b.n	80032ea <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8003262:	4a8d      	ldr	r2, [pc, #564]	; (8003498 <HAL_GPIO_Init+0x2a0>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d026      	beq.n	80032b6 <HAL_GPIO_Init+0xbe>
 8003268:	4a8b      	ldr	r2, [pc, #556]	; (8003498 <HAL_GPIO_Init+0x2a0>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d806      	bhi.n	800327c <HAL_GPIO_Init+0x84>
 800326e:	4a8b      	ldr	r2, [pc, #556]	; (800349c <HAL_GPIO_Init+0x2a4>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d020      	beq.n	80032b6 <HAL_GPIO_Init+0xbe>
 8003274:	4a8a      	ldr	r2, [pc, #552]	; (80034a0 <HAL_GPIO_Init+0x2a8>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d01d      	beq.n	80032b6 <HAL_GPIO_Init+0xbe>
          break;
 800327a:	e036      	b.n	80032ea <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800327c:	4a89      	ldr	r2, [pc, #548]	; (80034a4 <HAL_GPIO_Init+0x2ac>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d019      	beq.n	80032b6 <HAL_GPIO_Init+0xbe>
 8003282:	4a89      	ldr	r2, [pc, #548]	; (80034a8 <HAL_GPIO_Init+0x2b0>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d016      	beq.n	80032b6 <HAL_GPIO_Init+0xbe>
 8003288:	4a88      	ldr	r2, [pc, #544]	; (80034ac <HAL_GPIO_Init+0x2b4>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d013      	beq.n	80032b6 <HAL_GPIO_Init+0xbe>
          break;
 800328e:	e02c      	b.n	80032ea <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	623b      	str	r3, [r7, #32]
          break;
 8003296:	e028      	b.n	80032ea <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	3304      	adds	r3, #4
 800329e:	623b      	str	r3, [r7, #32]
          break;
 80032a0:	e023      	b.n	80032ea <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	3308      	adds	r3, #8
 80032a8:	623b      	str	r3, [r7, #32]
          break;
 80032aa:	e01e      	b.n	80032ea <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	330c      	adds	r3, #12
 80032b2:	623b      	str	r3, [r7, #32]
          break;
 80032b4:	e019      	b.n	80032ea <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d102      	bne.n	80032c4 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80032be:	2304      	movs	r3, #4
 80032c0:	623b      	str	r3, [r7, #32]
          break;
 80032c2:	e012      	b.n	80032ea <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d105      	bne.n	80032d8 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032cc:	2308      	movs	r3, #8
 80032ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	69fa      	ldr	r2, [r7, #28]
 80032d4:	611a      	str	r2, [r3, #16]
          break;
 80032d6:	e008      	b.n	80032ea <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032d8:	2308      	movs	r3, #8
 80032da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	69fa      	ldr	r2, [r7, #28]
 80032e0:	615a      	str	r2, [r3, #20]
          break;
 80032e2:	e002      	b.n	80032ea <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80032e4:	2300      	movs	r3, #0
 80032e6:	623b      	str	r3, [r7, #32]
          break;
 80032e8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	2bff      	cmp	r3, #255	; 0xff
 80032ee:	d801      	bhi.n	80032f4 <HAL_GPIO_Init+0xfc>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	e001      	b.n	80032f8 <HAL_GPIO_Init+0x100>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	3304      	adds	r3, #4
 80032f8:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	2bff      	cmp	r3, #255	; 0xff
 80032fe:	d802      	bhi.n	8003306 <HAL_GPIO_Init+0x10e>
 8003300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	e002      	b.n	800330c <HAL_GPIO_Init+0x114>
 8003306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003308:	3b08      	subs	r3, #8
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	210f      	movs	r1, #15
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	fa01 f303 	lsl.w	r3, r1, r3
 800331a:	43db      	mvns	r3, r3
 800331c:	401a      	ands	r2, r3
 800331e:	6a39      	ldr	r1, [r7, #32]
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	fa01 f303 	lsl.w	r3, r1, r3
 8003326:	431a      	orrs	r2, r3
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003334:	2b00      	cmp	r3, #0
 8003336:	f000 80a2 	beq.w	800347e <HAL_GPIO_Init+0x286>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800333a:	4a5d      	ldr	r2, [pc, #372]	; (80034b0 <HAL_GPIO_Init+0x2b8>)
 800333c:	4b5c      	ldr	r3, [pc, #368]	; (80034b0 <HAL_GPIO_Init+0x2b8>)
 800333e:	699b      	ldr	r3, [r3, #24]
 8003340:	f043 0301 	orr.w	r3, r3, #1
 8003344:	6193      	str	r3, [r2, #24]
 8003346:	4b5a      	ldr	r3, [pc, #360]	; (80034b0 <HAL_GPIO_Init+0x2b8>)
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	f003 0301 	and.w	r3, r3, #1
 800334e:	60bb      	str	r3, [r7, #8]
 8003350:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8003352:	4a58      	ldr	r2, [pc, #352]	; (80034b4 <HAL_GPIO_Init+0x2bc>)
 8003354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003356:	089b      	lsrs	r3, r3, #2
 8003358:	3302      	adds	r3, #2
 800335a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800335e:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8003360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003362:	f003 0303 	and.w	r3, r3, #3
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	220f      	movs	r2, #15
 800336a:	fa02 f303 	lsl.w	r3, r2, r3
 800336e:	43db      	mvns	r3, r3
 8003370:	697a      	ldr	r2, [r7, #20]
 8003372:	4013      	ands	r3, r2
 8003374:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4a4f      	ldr	r2, [pc, #316]	; (80034b8 <HAL_GPIO_Init+0x2c0>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d01f      	beq.n	80033be <HAL_GPIO_Init+0x1c6>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a4e      	ldr	r2, [pc, #312]	; (80034bc <HAL_GPIO_Init+0x2c4>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d019      	beq.n	80033ba <HAL_GPIO_Init+0x1c2>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a4d      	ldr	r2, [pc, #308]	; (80034c0 <HAL_GPIO_Init+0x2c8>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d013      	beq.n	80033b6 <HAL_GPIO_Init+0x1be>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a4c      	ldr	r2, [pc, #304]	; (80034c4 <HAL_GPIO_Init+0x2cc>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d00d      	beq.n	80033b2 <HAL_GPIO_Init+0x1ba>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a4b      	ldr	r2, [pc, #300]	; (80034c8 <HAL_GPIO_Init+0x2d0>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d007      	beq.n	80033ae <HAL_GPIO_Init+0x1b6>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a4a      	ldr	r2, [pc, #296]	; (80034cc <HAL_GPIO_Init+0x2d4>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d101      	bne.n	80033aa <HAL_GPIO_Init+0x1b2>
 80033a6:	2305      	movs	r3, #5
 80033a8:	e00a      	b.n	80033c0 <HAL_GPIO_Init+0x1c8>
 80033aa:	2306      	movs	r3, #6
 80033ac:	e008      	b.n	80033c0 <HAL_GPIO_Init+0x1c8>
 80033ae:	2304      	movs	r3, #4
 80033b0:	e006      	b.n	80033c0 <HAL_GPIO_Init+0x1c8>
 80033b2:	2303      	movs	r3, #3
 80033b4:	e004      	b.n	80033c0 <HAL_GPIO_Init+0x1c8>
 80033b6:	2302      	movs	r3, #2
 80033b8:	e002      	b.n	80033c0 <HAL_GPIO_Init+0x1c8>
 80033ba:	2301      	movs	r3, #1
 80033bc:	e000      	b.n	80033c0 <HAL_GPIO_Init+0x1c8>
 80033be:	2300      	movs	r3, #0
 80033c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033c2:	f002 0203 	and.w	r2, r2, #3
 80033c6:	0092      	lsls	r2, r2, #2
 80033c8:	4093      	lsls	r3, r2
 80033ca:	697a      	ldr	r2, [r7, #20]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 80033d0:	4938      	ldr	r1, [pc, #224]	; (80034b4 <HAL_GPIO_Init+0x2bc>)
 80033d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d4:	089b      	lsrs	r3, r3, #2
 80033d6:	3302      	adds	r3, #2
 80033d8:	697a      	ldr	r2, [r7, #20]
 80033da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d006      	beq.n	80033f8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80033ea:	4939      	ldr	r1, [pc, #228]	; (80034d0 <HAL_GPIO_Init+0x2d8>)
 80033ec:	4b38      	ldr	r3, [pc, #224]	; (80034d0 <HAL_GPIO_Init+0x2d8>)
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	69bb      	ldr	r3, [r7, #24]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	600b      	str	r3, [r1, #0]
 80033f6:	e006      	b.n	8003406 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80033f8:	4935      	ldr	r1, [pc, #212]	; (80034d0 <HAL_GPIO_Init+0x2d8>)
 80033fa:	4b35      	ldr	r3, [pc, #212]	; (80034d0 <HAL_GPIO_Init+0x2d8>)
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	43db      	mvns	r3, r3
 8003402:	4013      	ands	r3, r2
 8003404:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d006      	beq.n	8003420 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003412:	492f      	ldr	r1, [pc, #188]	; (80034d0 <HAL_GPIO_Init+0x2d8>)
 8003414:	4b2e      	ldr	r3, [pc, #184]	; (80034d0 <HAL_GPIO_Init+0x2d8>)
 8003416:	685a      	ldr	r2, [r3, #4]
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	4313      	orrs	r3, r2
 800341c:	604b      	str	r3, [r1, #4]
 800341e:	e006      	b.n	800342e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003420:	492b      	ldr	r1, [pc, #172]	; (80034d0 <HAL_GPIO_Init+0x2d8>)
 8003422:	4b2b      	ldr	r3, [pc, #172]	; (80034d0 <HAL_GPIO_Init+0x2d8>)
 8003424:	685a      	ldr	r2, [r3, #4]
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	43db      	mvns	r3, r3
 800342a:	4013      	ands	r3, r2
 800342c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d006      	beq.n	8003448 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800343a:	4925      	ldr	r1, [pc, #148]	; (80034d0 <HAL_GPIO_Init+0x2d8>)
 800343c:	4b24      	ldr	r3, [pc, #144]	; (80034d0 <HAL_GPIO_Init+0x2d8>)
 800343e:	689a      	ldr	r2, [r3, #8]
 8003440:	69bb      	ldr	r3, [r7, #24]
 8003442:	4313      	orrs	r3, r2
 8003444:	608b      	str	r3, [r1, #8]
 8003446:	e006      	b.n	8003456 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003448:	4921      	ldr	r1, [pc, #132]	; (80034d0 <HAL_GPIO_Init+0x2d8>)
 800344a:	4b21      	ldr	r3, [pc, #132]	; (80034d0 <HAL_GPIO_Init+0x2d8>)
 800344c:	689a      	ldr	r2, [r3, #8]
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	43db      	mvns	r3, r3
 8003452:	4013      	ands	r3, r2
 8003454:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d006      	beq.n	8003470 <HAL_GPIO_Init+0x278>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003462:	491b      	ldr	r1, [pc, #108]	; (80034d0 <HAL_GPIO_Init+0x2d8>)
 8003464:	4b1a      	ldr	r3, [pc, #104]	; (80034d0 <HAL_GPIO_Init+0x2d8>)
 8003466:	68da      	ldr	r2, [r3, #12]
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	4313      	orrs	r3, r2
 800346c:	60cb      	str	r3, [r1, #12]
 800346e:	e006      	b.n	800347e <HAL_GPIO_Init+0x286>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003470:	4917      	ldr	r1, [pc, #92]	; (80034d0 <HAL_GPIO_Init+0x2d8>)
 8003472:	4b17      	ldr	r3, [pc, #92]	; (80034d0 <HAL_GPIO_Init+0x2d8>)
 8003474:	68da      	ldr	r2, [r3, #12]
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	43db      	mvns	r3, r3
 800347a:	4013      	ands	r3, r2
 800347c:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800347e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003480:	3301      	adds	r3, #1
 8003482:	627b      	str	r3, [r7, #36]	; 0x24
 8003484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003486:	2b0f      	cmp	r3, #15
 8003488:	f67f aec8 	bls.w	800321c <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 800348c:	bf00      	nop
 800348e:	372c      	adds	r7, #44	; 0x2c
 8003490:	46bd      	mov	sp, r7
 8003492:	bc80      	pop	{r7}
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	10210000 	.word	0x10210000
 800349c:	10110000 	.word	0x10110000
 80034a0:	10120000 	.word	0x10120000
 80034a4:	10310000 	.word	0x10310000
 80034a8:	10320000 	.word	0x10320000
 80034ac:	10220000 	.word	0x10220000
 80034b0:	40021000 	.word	0x40021000
 80034b4:	40010000 	.word	0x40010000
 80034b8:	40010800 	.word	0x40010800
 80034bc:	40010c00 	.word	0x40010c00
 80034c0:	40011000 	.word	0x40011000
 80034c4:	40011400 	.word	0x40011400
 80034c8:	40011800 	.word	0x40011800
 80034cc:	40011c00 	.word	0x40011c00
 80034d0:	40010400 	.word	0x40010400

080034d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	460b      	mov	r3, r1
 80034de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	689a      	ldr	r2, [r3, #8]
 80034e4:	887b      	ldrh	r3, [r7, #2]
 80034e6:	4013      	ands	r3, r2
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d002      	beq.n	80034f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034ec:	2301      	movs	r3, #1
 80034ee:	73fb      	strb	r3, [r7, #15]
 80034f0:	e001      	b.n	80034f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034f2:	2300      	movs	r3, #0
 80034f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3714      	adds	r7, #20
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bc80      	pop	{r7}
 8003500:	4770      	bx	lr

08003502 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003502:	b480      	push	{r7}
 8003504:	b083      	sub	sp, #12
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]
 800350a:	460b      	mov	r3, r1
 800350c:	807b      	strh	r3, [r7, #2]
 800350e:	4613      	mov	r3, r2
 8003510:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003512:	787b      	ldrb	r3, [r7, #1]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d003      	beq.n	8003520 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003518:	887a      	ldrh	r2, [r7, #2]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800351e:	e003      	b.n	8003528 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003520:	887b      	ldrh	r3, [r7, #2]
 8003522:	041a      	lsls	r2, r3, #16
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	611a      	str	r2, [r3, #16]
}
 8003528:	bf00      	nop
 800352a:	370c      	adds	r7, #12
 800352c:	46bd      	mov	sp, r7
 800352e:	bc80      	pop	{r7}
 8003530:	4770      	bx	lr

08003532 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003532:	b480      	push	{r7}
 8003534:	b083      	sub	sp, #12
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
 800353a:	460b      	mov	r3, r1
 800353c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	68da      	ldr	r2, [r3, #12]
 8003542:	887b      	ldrh	r3, [r7, #2]
 8003544:	405a      	eors	r2, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	60da      	str	r2, [r3, #12]
}
 800354a:	bf00      	nop
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	bc80      	pop	{r7}
 8003552:	4770      	bx	lr

08003554 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 800355c:	2300      	movs	r3, #0
 800355e:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8003560:	2300      	movs	r3, #0
 8003562:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e0e7      	b.n	800373e <HAL_I2C_Init+0x1ea>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b00      	cmp	r3, #0
 8003578:	d106      	bne.n	8003588 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f005 fe82 	bl	800928c <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2224      	movs	r2, #36	; 0x24
 800358c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	6812      	ldr	r2, [r2, #0]
 8003598:	6812      	ldr	r2, [r2, #0]
 800359a:	f022 0201 	bic.w	r2, r2, #1
 800359e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035a0:	f001 faf4 	bl	8004b8c <HAL_RCC_GetPCLK1Freq>
 80035a4:	60b8      	str	r0, [r7, #8]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	4a67      	ldr	r2, [pc, #412]	; (8003748 <HAL_I2C_Init+0x1f4>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d807      	bhi.n	80035c0 <HAL_I2C_Init+0x6c>
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	4a66      	ldr	r2, [pc, #408]	; (800374c <HAL_I2C_Init+0x1f8>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	bf94      	ite	ls
 80035b8:	2301      	movls	r3, #1
 80035ba:	2300      	movhi	r3, #0
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	e006      	b.n	80035ce <HAL_I2C_Init+0x7a>
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	4a63      	ldr	r2, [pc, #396]	; (8003750 <HAL_I2C_Init+0x1fc>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	bf94      	ite	ls
 80035c8:	2301      	movls	r3, #1
 80035ca:	2300      	movhi	r3, #0
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d001      	beq.n	80035d6 <HAL_I2C_Init+0x82>
  {
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e0b3      	b.n	800373e <HAL_I2C_Init+0x1ea>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	4a5e      	ldr	r2, [pc, #376]	; (8003754 <HAL_I2C_Init+0x200>)
 80035da:	fba2 2303 	umull	r2, r3, r2, r3
 80035de:	0c9b      	lsrs	r3, r3, #18
 80035e0:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	4955      	ldr	r1, [pc, #340]	; (8003748 <HAL_I2C_Init+0x1f4>)
 80035f4:	428b      	cmp	r3, r1
 80035f6:	d802      	bhi.n	80035fe <HAL_I2C_Init+0xaa>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	3301      	adds	r3, #1
 80035fc:	e009      	b.n	8003612 <HAL_I2C_Init+0xbe>
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003604:	fb01 f303 	mul.w	r3, r1, r3
 8003608:	4953      	ldr	r1, [pc, #332]	; (8003758 <HAL_I2C_Init+0x204>)
 800360a:	fba1 1303 	umull	r1, r3, r1, r3
 800360e:	099b      	lsrs	r3, r3, #6
 8003610:	3301      	adds	r3, #1
 8003612:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6819      	ldr	r1, [r3, #0]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	4a4a      	ldr	r2, [pc, #296]	; (8003748 <HAL_I2C_Init+0x1f4>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d80d      	bhi.n	800363e <HAL_I2C_Init+0xea>
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	1e5a      	subs	r2, r3, #1
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003630:	3301      	adds	r3, #1
 8003632:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003636:	2b04      	cmp	r3, #4
 8003638:	bf38      	it	cc
 800363a:	2304      	movcc	r3, #4
 800363c:	e04f      	b.n	80036de <HAL_I2C_Init+0x18a>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d111      	bne.n	800366a <HAL_I2C_Init+0x116>
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	1e58      	subs	r0, r3, #1
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	685a      	ldr	r2, [r3, #4]
 800364e:	4613      	mov	r3, r2
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	4413      	add	r3, r2
 8003654:	fbb0 f3f3 	udiv	r3, r0, r3
 8003658:	3301      	adds	r3, #1
 800365a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800365e:	2b00      	cmp	r3, #0
 8003660:	bf0c      	ite	eq
 8003662:	2301      	moveq	r3, #1
 8003664:	2300      	movne	r3, #0
 8003666:	b2db      	uxtb	r3, r3
 8003668:	e012      	b.n	8003690 <HAL_I2C_Init+0x13c>
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	1e58      	subs	r0, r3, #1
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685a      	ldr	r2, [r3, #4]
 8003672:	4613      	mov	r3, r2
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	4413      	add	r3, r2
 8003678:	009a      	lsls	r2, r3, #2
 800367a:	4413      	add	r3, r2
 800367c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003680:	3301      	adds	r3, #1
 8003682:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003686:	2b00      	cmp	r3, #0
 8003688:	bf0c      	ite	eq
 800368a:	2301      	moveq	r3, #1
 800368c:	2300      	movne	r3, #0
 800368e:	b2db      	uxtb	r3, r3
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <HAL_I2C_Init+0x144>
 8003694:	2301      	movs	r3, #1
 8003696:	e022      	b.n	80036de <HAL_I2C_Init+0x18a>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d10e      	bne.n	80036be <HAL_I2C_Init+0x16a>
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	1e58      	subs	r0, r3, #1
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	4613      	mov	r3, r2
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	4413      	add	r3, r2
 80036ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80036b2:	3301      	adds	r3, #1
 80036b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036bc:	e00f      	b.n	80036de <HAL_I2C_Init+0x18a>
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	1e58      	subs	r0, r3, #1
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	685a      	ldr	r2, [r3, #4]
 80036c6:	4613      	mov	r3, r2
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	4413      	add	r3, r2
 80036cc:	009a      	lsls	r2, r3, #2
 80036ce:	4413      	add	r3, r2
 80036d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80036d4:	3301      	adds	r3, #1
 80036d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80036de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	69d1      	ldr	r1, [r2, #28]
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	6a12      	ldr	r2, [r2, #32]
 80036ec:	430a      	orrs	r2, r1
 80036ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	6911      	ldr	r1, [r2, #16]
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	68d2      	ldr	r2, [r2, #12]
 80036fc:	430a      	orrs	r2, r1
 80036fe:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	6951      	ldr	r1, [r2, #20]
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	6992      	ldr	r2, [r2, #24]
 800370c:	430a      	orrs	r2, r1
 800370e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	6812      	ldr	r2, [r2, #0]
 8003718:	6812      	ldr	r2, [r2, #0]
 800371a:	f042 0201 	orr.w	r2, r2, #1
 800371e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2220      	movs	r2, #32
 800372a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3710      	adds	r7, #16
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	000186a0 	.word	0x000186a0
 800374c:	001e847f 	.word	0x001e847f
 8003750:	003d08ff 	.word	0x003d08ff
 8003754:	431bde83 	.word	0x431bde83
 8003758:	10624dd3 	.word	0x10624dd3

0800375c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b088      	sub	sp, #32
 8003760:	af02      	add	r7, sp, #8
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	607a      	str	r2, [r7, #4]
 8003766:	461a      	mov	r2, r3
 8003768:	460b      	mov	r3, r1
 800376a:	817b      	strh	r3, [r7, #10]
 800376c:	4613      	mov	r3, r2
 800376e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8003770:	2300      	movs	r3, #0
 8003772:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003774:	f7fd fdac 	bl	80012d0 <HAL_GetTick>
 8003778:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2b20      	cmp	r3, #32
 8003784:	f040 80ee 	bne.w	8003964 <HAL_I2C_Master_Transmit+0x208>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	2319      	movs	r3, #25
 800378e:	2201      	movs	r2, #1
 8003790:	4977      	ldr	r1, [pc, #476]	; (8003970 <HAL_I2C_Master_Transmit+0x214>)
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	f000 fc74 	bl	8004080 <I2C_WaitOnFlagUntilTimeout>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d001      	beq.n	80037a2 <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 800379e:	2302      	movs	r3, #2
 80037a0:	e0e1      	b.n	8003966 <HAL_I2C_Master_Transmit+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d101      	bne.n	80037b0 <HAL_I2C_Master_Transmit+0x54>
 80037ac:	2302      	movs	r3, #2
 80037ae:	e0da      	b.n	8003966 <HAL_I2C_Master_Transmit+0x20a>
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0301 	and.w	r3, r3, #1
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d007      	beq.n	80037d6 <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	6812      	ldr	r2, [r2, #0]
 80037ce:	6812      	ldr	r2, [r2, #0]
 80037d0:	f042 0201 	orr.w	r2, r2, #1
 80037d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68fa      	ldr	r2, [r7, #12]
 80037dc:	6812      	ldr	r2, [r2, #0]
 80037de:	6812      	ldr	r2, [r2, #0]
 80037e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037e4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2221      	movs	r2, #33	; 0x21
 80037ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2210      	movs	r2, #16
 80037f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2200      	movs	r2, #0
 80037fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	893a      	ldrh	r2, [r7, #8]
 8003806:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	4a5a      	ldr	r2, [pc, #360]	; (8003974 <HAL_I2C_Master_Transmit+0x218>)
 800380c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003812:	b29a      	uxth	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003818:	8979      	ldrh	r1, [r7, #10]
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	6a3a      	ldr	r2, [r7, #32]
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f000 fae4 	bl	8003dec <I2C_MasterRequestWrite>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d00f      	beq.n	800384a <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382e:	2b04      	cmp	r3, #4
 8003830:	d105      	bne.n	800383e <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e093      	b.n	8003966 <HAL_I2C_Master_Transmit+0x20a>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e08d      	b.n	8003966 <HAL_I2C_Master_Transmit+0x20a>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800384a:	2300      	movs	r3, #0
 800384c:	613b      	str	r3, [r7, #16]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	695b      	ldr	r3, [r3, #20]
 8003854:	613b      	str	r3, [r7, #16]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	699b      	ldr	r3, [r3, #24]
 800385c:	613b      	str	r3, [r7, #16]
 800385e:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 8003860:	e066      	b.n	8003930 <HAL_I2C_Master_Transmit+0x1d4>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003862:	697a      	ldr	r2, [r7, #20]
 8003864:	6a39      	ldr	r1, [r7, #32]
 8003866:	68f8      	ldr	r0, [r7, #12]
 8003868:	f000 fcc9 	bl	80041fe <I2C_WaitOnTXEFlagUntilTimeout>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d00f      	beq.n	8003892 <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003876:	2b04      	cmp	r3, #4
 8003878:	d109      	bne.n	800388e <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	68fa      	ldr	r2, [r7, #12]
 8003880:	6812      	ldr	r2, [r2, #0]
 8003882:	6812      	ldr	r2, [r2, #0]
 8003884:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003888:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e06b      	b.n	8003966 <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e069      	b.n	8003966 <HAL_I2C_Master_Transmit+0x20a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389a:	1c58      	adds	r0, r3, #1
 800389c:	68f9      	ldr	r1, [r7, #12]
 800389e:	6248      	str	r0, [r1, #36]	; 0x24
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	6113      	str	r3, [r2, #16]
      hi2c->XferCount--;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	3b01      	subs	r3, #1
 80038ac:	b29a      	uxth	r2, r3
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038b6:	3b01      	subs	r3, #1
 80038b8:	b29a      	uxth	r2, r3
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	695b      	ldr	r3, [r3, #20]
 80038c4:	f003 0304 	and.w	r3, r3, #4
 80038c8:	2b04      	cmp	r3, #4
 80038ca:	d119      	bne.n	8003900 <HAL_I2C_Master_Transmit+0x1a4>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d015      	beq.n	8003900 <HAL_I2C_Master_Transmit+0x1a4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038dc:	1c58      	adds	r0, r3, #1
 80038de:	68f9      	ldr	r1, [r7, #12]
 80038e0:	6248      	str	r0, [r1, #36]	; 0x24
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	6113      	str	r3, [r2, #16]
        hi2c->XferCount--;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	3b01      	subs	r3, #1
 80038ee:	b29a      	uxth	r2, r3
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038f8:	3b01      	subs	r3, #1
 80038fa:	b29a      	uxth	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003900:	697a      	ldr	r2, [r7, #20]
 8003902:	6a39      	ldr	r1, [r7, #32]
 8003904:	68f8      	ldr	r0, [r7, #12]
 8003906:	f000 fcb7 	bl	8004278 <I2C_WaitOnBTFFlagUntilTimeout>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d00f      	beq.n	8003930 <HAL_I2C_Master_Transmit+0x1d4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003914:	2b04      	cmp	r3, #4
 8003916:	d109      	bne.n	800392c <HAL_I2C_Master_Transmit+0x1d0>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	68fa      	ldr	r2, [r7, #12]
 800391e:	6812      	ldr	r2, [r2, #0]
 8003920:	6812      	ldr	r2, [r2, #0]
 8003922:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003926:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e01c      	b.n	8003966 <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e01a      	b.n	8003966 <HAL_I2C_Master_Transmit+0x20a>
    while(hi2c->XferSize > 0U)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003934:	2b00      	cmp	r3, #0
 8003936:	d194      	bne.n	8003862 <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	68fa      	ldr	r2, [r7, #12]
 800393e:	6812      	ldr	r2, [r2, #0]
 8003940:	6812      	ldr	r2, [r2, #0]
 8003942:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003946:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2220      	movs	r2, #32
 800394c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2200      	movs	r2, #0
 800395c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003960:	2300      	movs	r3, #0
 8003962:	e000      	b.n	8003966 <HAL_I2C_Master_Transmit+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8003964:	2302      	movs	r3, #2
  }
}
 8003966:	4618      	mov	r0, r3
 8003968:	3718      	adds	r7, #24
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	00100002 	.word	0x00100002
 8003974:	ffff0000 	.word	0xffff0000

08003978 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b08c      	sub	sp, #48	; 0x30
 800397c:	af02      	add	r7, sp, #8
 800397e:	60f8      	str	r0, [r7, #12]
 8003980:	607a      	str	r2, [r7, #4]
 8003982:	461a      	mov	r2, r3
 8003984:	460b      	mov	r3, r1
 8003986:	817b      	strh	r3, [r7, #10]
 8003988:	4613      	mov	r3, r2
 800398a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 800398c:	2300      	movs	r3, #0
 800398e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003990:	f7fd fc9e 	bl	80012d0 <HAL_GetTick>
 8003994:	6278      	str	r0, [r7, #36]	; 0x24

  if(hi2c->State == HAL_I2C_STATE_READY)
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800399c:	b2db      	uxtb	r3, r3
 800399e:	2b20      	cmp	r3, #32
 80039a0:	f040 821d 	bne.w	8003dde <HAL_I2C_Master_Receive+0x466>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a6:	9300      	str	r3, [sp, #0]
 80039a8:	2319      	movs	r3, #25
 80039aa:	2201      	movs	r2, #1
 80039ac:	4987      	ldr	r1, [pc, #540]	; (8003bcc <HAL_I2C_Master_Receive+0x254>)
 80039ae:	68f8      	ldr	r0, [r7, #12]
 80039b0:	f000 fb66 	bl	8004080 <I2C_WaitOnFlagUntilTimeout>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d001      	beq.n	80039be <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80039ba:	2302      	movs	r3, #2
 80039bc:	e210      	b.n	8003de0 <HAL_I2C_Master_Receive+0x468>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d101      	bne.n	80039cc <HAL_I2C_Master_Receive+0x54>
 80039c8:	2302      	movs	r3, #2
 80039ca:	e209      	b.n	8003de0 <HAL_I2C_Master_Receive+0x468>
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0301 	and.w	r3, r3, #1
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d007      	beq.n	80039f2 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	68fa      	ldr	r2, [r7, #12]
 80039e8:	6812      	ldr	r2, [r2, #0]
 80039ea:	6812      	ldr	r2, [r2, #0]
 80039ec:	f042 0201 	orr.w	r2, r2, #1
 80039f0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	68fa      	ldr	r2, [r7, #12]
 80039f8:	6812      	ldr	r2, [r2, #0]
 80039fa:	6812      	ldr	r2, [r2, #0]
 80039fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a00:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2222      	movs	r2, #34	; 0x22
 8003a06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2210      	movs	r2, #16
 8003a0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2200      	movs	r2, #0
 8003a16:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	893a      	ldrh	r2, [r7, #8]
 8003a22:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	4a6a      	ldr	r2, [pc, #424]	; (8003bd0 <HAL_I2C_Master_Receive+0x258>)
 8003a28:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003a34:	8979      	ldrh	r1, [r7, #10]
 8003a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a3a:	68f8      	ldr	r0, [r7, #12]
 8003a3c:	f000 fa58 	bl	8003ef0 <I2C_MasterRequestRead>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00f      	beq.n	8003a66 <HAL_I2C_Master_Receive+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4a:	2b04      	cmp	r3, #4
 8003a4c:	d105      	bne.n	8003a5a <HAL_I2C_Master_Receive+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e1c2      	b.n	8003de0 <HAL_I2C_Master_Receive+0x468>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e1bc      	b.n	8003de0 <HAL_I2C_Master_Receive+0x468>
      }
    }

    if(hi2c->XferSize == 0U)
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d113      	bne.n	8003a96 <HAL_I2C_Master_Receive+0x11e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a6e:	2300      	movs	r3, #0
 8003a70:	623b      	str	r3, [r7, #32]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	695b      	ldr	r3, [r3, #20]
 8003a78:	623b      	str	r3, [r7, #32]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	699b      	ldr	r3, [r3, #24]
 8003a80:	623b      	str	r3, [r7, #32]
 8003a82:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	6812      	ldr	r2, [r2, #0]
 8003a8c:	6812      	ldr	r2, [r2, #0]
 8003a8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a92:	601a      	str	r2, [r3, #0]
 8003a94:	e190      	b.n	8003db8 <HAL_I2C_Master_Receive+0x440>
    }
    else if(hi2c->XferSize == 1U)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d11d      	bne.n	8003ada <HAL_I2C_Master_Receive+0x162>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68fa      	ldr	r2, [r7, #12]
 8003aa4:	6812      	ldr	r2, [r2, #0]
 8003aa6:	6812      	ldr	r2, [r2, #0]
 8003aa8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003aac:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003aae:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	61fb      	str	r3, [r7, #28]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	61fb      	str	r3, [r7, #28]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	61fb      	str	r3, [r7, #28]
 8003ac4:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68fa      	ldr	r2, [r7, #12]
 8003acc:	6812      	ldr	r2, [r2, #0]
 8003ace:	6812      	ldr	r2, [r2, #0]
 8003ad0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ad4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003ad6:	b662      	cpsie	i
 8003ad8:	e16e      	b.n	8003db8 <HAL_I2C_Master_Receive+0x440>

      /* Re-enable IRQs */
      __enable_irq(); 
    }
    else if(hi2c->XferSize == 2U)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d11d      	bne.n	8003b1e <HAL_I2C_Master_Receive+0x1a6>
    {
      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	68fa      	ldr	r2, [r7, #12]
 8003ae8:	6812      	ldr	r2, [r2, #0]
 8003aea:	6812      	ldr	r2, [r2, #0]
 8003aec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003af0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003af2:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003af4:	2300      	movs	r3, #0
 8003af6:	61bb      	str	r3, [r7, #24]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	61bb      	str	r3, [r7, #24]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	699b      	ldr	r3, [r3, #24]
 8003b06:	61bb      	str	r3, [r7, #24]
 8003b08:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	6812      	ldr	r2, [r2, #0]
 8003b12:	6812      	ldr	r2, [r2, #0]
 8003b14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b18:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003b1a:	b662      	cpsie	i
 8003b1c:	e14c      	b.n	8003db8 <HAL_I2C_Master_Receive+0x440>
      __enable_irq(); 
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68fa      	ldr	r2, [r7, #12]
 8003b24:	6812      	ldr	r2, [r2, #0]
 8003b26:	6812      	ldr	r2, [r2, #0]
 8003b28:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003b2c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b2e:	2300      	movs	r3, #0
 8003b30:	617b      	str	r3, [r7, #20]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	695b      	ldr	r3, [r3, #20]
 8003b38:	617b      	str	r3, [r7, #20]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	699b      	ldr	r3, [r3, #24]
 8003b40:	617b      	str	r3, [r7, #20]
 8003b42:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 8003b44:	e138      	b.n	8003db8 <HAL_I2C_Master_Receive+0x440>
    {
      if(hi2c->XferSize <= 3U)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b4a:	2b03      	cmp	r3, #3
 8003b4c:	f200 80ef 	bhi.w	8003d2e <HAL_I2C_Master_Receive+0x3b6>
      {
        /* One byte */
        if(hi2c->XferSize == 1U)
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d127      	bne.n	8003ba8 <HAL_I2C_Master_Receive+0x230>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8003b58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b5a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f000 fbc8 	bl	80042f2 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d007      	beq.n	8003b78 <HAL_I2C_Master_Receive+0x200>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6c:	2b20      	cmp	r3, #32
 8003b6e:	d101      	bne.n	8003b74 <HAL_I2C_Master_Receive+0x1fc>
            {
              return HAL_TIMEOUT;
 8003b70:	2303      	movs	r3, #3
 8003b72:	e135      	b.n	8003de0 <HAL_I2C_Master_Receive+0x468>
            }
            else
            {
              return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e133      	b.n	8003de0 <HAL_I2C_Master_Receive+0x468>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b7c:	1c59      	adds	r1, r3, #1
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	6251      	str	r1, [r2, #36]	; 0x24
 8003b82:	68fa      	ldr	r2, [r7, #12]
 8003b84:	6812      	ldr	r2, [r2, #0]
 8003b86:	6912      	ldr	r2, [r2, #16]
 8003b88:	b2d2      	uxtb	r2, r2
 8003b8a:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b90:	3b01      	subs	r3, #1
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	3b01      	subs	r3, #1
 8003ba0:	b29a      	uxth	r2, r3
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003ba6:	e107      	b.n	8003db8 <HAL_I2C_Master_Receive+0x440>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d14c      	bne.n	8003c4a <HAL_I2C_Master_Receive+0x2d2>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb2:	9300      	str	r3, [sp, #0]
 8003bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	4906      	ldr	r1, [pc, #24]	; (8003bd4 <HAL_I2C_Master_Receive+0x25c>)
 8003bba:	68f8      	ldr	r0, [r7, #12]
 8003bbc:	f000 fa60 	bl	8004080 <I2C_WaitOnFlagUntilTimeout>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d008      	beq.n	8003bd8 <HAL_I2C_Master_Receive+0x260>
          {
            return HAL_TIMEOUT;
 8003bc6:	2303      	movs	r3, #3
 8003bc8:	e10a      	b.n	8003de0 <HAL_I2C_Master_Receive+0x468>
 8003bca:	bf00      	nop
 8003bcc:	00100002 	.word	0x00100002
 8003bd0:	ffff0000 	.word	0xffff0000
 8003bd4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003bd8:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
           __disable_irq();

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68fa      	ldr	r2, [r7, #12]
 8003be0:	6812      	ldr	r2, [r2, #0]
 8003be2:	6812      	ldr	r2, [r2, #0]
 8003be4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003be8:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bee:	1c59      	adds	r1, r3, #1
 8003bf0:	68fa      	ldr	r2, [r7, #12]
 8003bf2:	6251      	str	r1, [r2, #36]	; 0x24
 8003bf4:	68fa      	ldr	r2, [r7, #12]
 8003bf6:	6812      	ldr	r2, [r2, #0]
 8003bf8:	6912      	ldr	r2, [r2, #16]
 8003bfa:	b2d2      	uxtb	r2, r2
 8003bfc:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c02:	3b01      	subs	r3, #1
 8003c04:	b29a      	uxth	r2, r3
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	3b01      	subs	r3, #1
 8003c12:	b29a      	uxth	r2, r3
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003c18:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1e:	1c59      	adds	r1, r3, #1
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	6251      	str	r1, [r2, #36]	; 0x24
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	6812      	ldr	r2, [r2, #0]
 8003c28:	6912      	ldr	r2, [r2, #16]
 8003c2a:	b2d2      	uxtb	r2, r2
 8003c2c:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c32:	3b01      	subs	r3, #1
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	3b01      	subs	r3, #1
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c48:	e0b6      	b.n	8003db8 <HAL_I2C_Master_Receive+0x440>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4c:	9300      	str	r3, [sp, #0]
 8003c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c50:	2200      	movs	r2, #0
 8003c52:	4965      	ldr	r1, [pc, #404]	; (8003de8 <HAL_I2C_Master_Receive+0x470>)
 8003c54:	68f8      	ldr	r0, [r7, #12]
 8003c56:	f000 fa13 	bl	8004080 <I2C_WaitOnFlagUntilTimeout>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d001      	beq.n	8003c64 <HAL_I2C_Master_Receive+0x2ec>
          {
            return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e0bd      	b.n	8003de0 <HAL_I2C_Master_Receive+0x468>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68fa      	ldr	r2, [r7, #12]
 8003c6a:	6812      	ldr	r2, [r2, #0]
 8003c6c:	6812      	ldr	r2, [r2, #0]
 8003c6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c72:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003c74:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7a:	1c59      	adds	r1, r3, #1
 8003c7c:	68fa      	ldr	r2, [r7, #12]
 8003c7e:	6251      	str	r1, [r2, #36]	; 0x24
 8003c80:	68fa      	ldr	r2, [r7, #12]
 8003c82:	6812      	ldr	r2, [r2, #0]
 8003c84:	6912      	ldr	r2, [r2, #16]
 8003c86:	b2d2      	uxtb	r2, r2
 8003c88:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	b29a      	uxth	r2, r3
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	b29a      	uxth	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca6:	9300      	str	r3, [sp, #0]
 8003ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003caa:	2200      	movs	r2, #0
 8003cac:	494e      	ldr	r1, [pc, #312]	; (8003de8 <HAL_I2C_Master_Receive+0x470>)
 8003cae:	68f8      	ldr	r0, [r7, #12]
 8003cb0:	f000 f9e6 	bl	8004080 <I2C_WaitOnFlagUntilTimeout>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d001      	beq.n	8003cbe <HAL_I2C_Master_Receive+0x346>
          {
            return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e090      	b.n	8003de0 <HAL_I2C_Master_Receive+0x468>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	68fa      	ldr	r2, [r7, #12]
 8003cc4:	6812      	ldr	r2, [r2, #0]
 8003cc6:	6812      	ldr	r2, [r2, #0]
 8003cc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ccc:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd2:	1c59      	adds	r1, r3, #1
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	6251      	str	r1, [r2, #36]	; 0x24
 8003cd8:	68fa      	ldr	r2, [r7, #12]
 8003cda:	6812      	ldr	r2, [r2, #0]
 8003cdc:	6912      	ldr	r2, [r2, #16]
 8003cde:	b2d2      	uxtb	r2, r2
 8003ce0:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ce6:	3b01      	subs	r3, #1
 8003ce8:	b29a      	uxth	r2, r3
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003cfc:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq(); 

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d02:	1c59      	adds	r1, r3, #1
 8003d04:	68fa      	ldr	r2, [r7, #12]
 8003d06:	6251      	str	r1, [r2, #36]	; 0x24
 8003d08:	68fa      	ldr	r2, [r7, #12]
 8003d0a:	6812      	ldr	r2, [r2, #0]
 8003d0c:	6912      	ldr	r2, [r2, #16]
 8003d0e:	b2d2      	uxtb	r2, r2
 8003d10:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d16:	3b01      	subs	r3, #1
 8003d18:	b29a      	uxth	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	3b01      	subs	r3, #1
 8003d26:	b29a      	uxth	r2, r3
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d2c:	e044      	b.n	8003db8 <HAL_I2C_Master_Receive+0x440>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8003d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d30:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	f000 fadd 	bl	80042f2 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d007      	beq.n	8003d4e <HAL_I2C_Master_Receive+0x3d6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d42:	2b20      	cmp	r3, #32
 8003d44:	d101      	bne.n	8003d4a <HAL_I2C_Master_Receive+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e04a      	b.n	8003de0 <HAL_I2C_Master_Receive+0x468>
          }
          else
          {
            return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e048      	b.n	8003de0 <HAL_I2C_Master_Receive+0x468>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d52:	1c59      	adds	r1, r3, #1
 8003d54:	68fa      	ldr	r2, [r7, #12]
 8003d56:	6251      	str	r1, [r2, #36]	; 0x24
 8003d58:	68fa      	ldr	r2, [r7, #12]
 8003d5a:	6812      	ldr	r2, [r2, #0]
 8003d5c:	6912      	ldr	r2, [r2, #16]
 8003d5e:	b2d2      	uxtb	r2, r2
 8003d60:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d66:	3b01      	subs	r3, #1
 8003d68:	b29a      	uxth	r2, r3
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	3b01      	subs	r3, #1
 8003d76:	b29a      	uxth	r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	f003 0304 	and.w	r3, r3, #4
 8003d86:	2b04      	cmp	r3, #4
 8003d88:	d116      	bne.n	8003db8 <HAL_I2C_Master_Receive+0x440>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8e:	1c59      	adds	r1, r3, #1
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	6251      	str	r1, [r2, #36]	; 0x24
 8003d94:	68fa      	ldr	r2, [r7, #12]
 8003d96:	6812      	ldr	r2, [r2, #0]
 8003d98:	6912      	ldr	r2, [r2, #16]
 8003d9a:	b2d2      	uxtb	r2, r2
 8003d9c:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003da2:	3b01      	subs	r3, #1
 8003da4:	b29a      	uxth	r2, r3
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	3b01      	subs	r3, #1
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f47f aec2 	bne.w	8003b46 <HAL_I2C_Master_Receive+0x1ce>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2220      	movs	r2, #32
 8003dc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	e000      	b.n	8003de0 <HAL_I2C_Master_Receive+0x468>
  }
  else
  {
    return HAL_BUSY;
 8003dde:	2302      	movs	r3, #2
  }
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3728      	adds	r7, #40	; 0x28
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	00010004 	.word	0x00010004

08003dec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b088      	sub	sp, #32
 8003df0:	af02      	add	r7, sp, #8
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	607a      	str	r2, [r7, #4]
 8003df6:	603b      	str	r3, [r7, #0]
 8003df8:	460b      	mov	r3, r1
 8003dfa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e00:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	2b04      	cmp	r3, #4
 8003e06:	d006      	beq.n	8003e16 <I2C_MasterRequestWrite+0x2a>
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d003      	beq.n	8003e16 <I2C_MasterRequestWrite+0x2a>
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e14:	d108      	bne.n	8003e28 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	6812      	ldr	r2, [r2, #0]
 8003e1e:	6812      	ldr	r2, [r2, #0]
 8003e20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e24:	601a      	str	r2, [r3, #0]
 8003e26:	e00b      	b.n	8003e40 <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e2c:	2b12      	cmp	r3, #18
 8003e2e:	d107      	bne.n	8003e40 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	68fa      	ldr	r2, [r7, #12]
 8003e36:	6812      	ldr	r2, [r2, #0]
 8003e38:	6812      	ldr	r2, [r2, #0]
 8003e3a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e3e:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	9300      	str	r3, [sp, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003e4c:	68f8      	ldr	r0, [r7, #12]
 8003e4e:	f000 f917 	bl	8004080 <I2C_WaitOnFlagUntilTimeout>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d001      	beq.n	8003e5c <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 8003e58:	2303      	movs	r3, #3
 8003e5a:	e040      	b.n	8003ede <I2C_MasterRequestWrite+0xf2>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	691b      	ldr	r3, [r3, #16]
 8003e60:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e64:	d107      	bne.n	8003e76 <I2C_MasterRequestWrite+0x8a>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	897a      	ldrh	r2, [r7, #10]
 8003e6c:	b2d2      	uxtb	r2, r2
 8003e6e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003e72:	611a      	str	r2, [r3, #16]
 8003e74:	e021      	b.n	8003eba <I2C_MasterRequestWrite+0xce>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	897a      	ldrh	r2, [r7, #10]
 8003e7c:	11d2      	asrs	r2, r2, #7
 8003e7e:	b2d2      	uxtb	r2, r2
 8003e80:	f002 0206 	and.w	r2, r2, #6
 8003e84:	b2d2      	uxtb	r2, r2
 8003e86:	f062 020f 	orn	r2, r2, #15
 8003e8a:	b2d2      	uxtb	r2, r2
 8003e8c:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	4915      	ldr	r1, [pc, #84]	; (8003ee8 <I2C_MasterRequestWrite+0xfc>)
 8003e94:	68f8      	ldr	r0, [r7, #12]
 8003e96:	f000 f944 	bl	8004122 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d007      	beq.n	8003eb0 <I2C_MasterRequestWrite+0xc4>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea4:	2b04      	cmp	r3, #4
 8003ea6:	d101      	bne.n	8003eac <I2C_MasterRequestWrite+0xc0>
      {
        return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e018      	b.n	8003ede <I2C_MasterRequestWrite+0xf2>
      }
      else
      {
        return HAL_TIMEOUT;
 8003eac:	2303      	movs	r3, #3
 8003eae:	e016      	b.n	8003ede <I2C_MasterRequestWrite+0xf2>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	897a      	ldrh	r2, [r7, #10]
 8003eb6:	b2d2      	uxtb	r2, r2
 8003eb8:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	490b      	ldr	r1, [pc, #44]	; (8003eec <I2C_MasterRequestWrite+0x100>)
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f000 f92e 	bl	8004122 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d007      	beq.n	8003edc <I2C_MasterRequestWrite+0xf0>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed0:	2b04      	cmp	r3, #4
 8003ed2:	d101      	bne.n	8003ed8 <I2C_MasterRequestWrite+0xec>
    {
      return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e002      	b.n	8003ede <I2C_MasterRequestWrite+0xf2>
    }
    else
    {
      return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e000      	b.n	8003ede <I2C_MasterRequestWrite+0xf2>
    }
  }

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3718      	adds	r7, #24
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	00010008 	.word	0x00010008
 8003eec:	00010002 	.word	0x00010002

08003ef0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b088      	sub	sp, #32
 8003ef4:	af02      	add	r7, sp, #8
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	607a      	str	r2, [r7, #4]
 8003efa:	603b      	str	r3, [r7, #0]
 8003efc:	460b      	mov	r3, r1
 8003efe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f04:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	68fa      	ldr	r2, [r7, #12]
 8003f0c:	6812      	ldr	r2, [r2, #0]
 8003f0e:	6812      	ldr	r2, [r2, #0]
 8003f10:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f14:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	2b04      	cmp	r3, #4
 8003f1a:	d006      	beq.n	8003f2a <I2C_MasterRequestRead+0x3a>
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d003      	beq.n	8003f2a <I2C_MasterRequestRead+0x3a>
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f28:	d108      	bne.n	8003f3c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	68fa      	ldr	r2, [r7, #12]
 8003f30:	6812      	ldr	r2, [r2, #0]
 8003f32:	6812      	ldr	r2, [r2, #0]
 8003f34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f38:	601a      	str	r2, [r3, #0]
 8003f3a:	e00b      	b.n	8003f54 <I2C_MasterRequestRead+0x64>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f40:	2b11      	cmp	r3, #17
 8003f42:	d107      	bne.n	8003f54 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	6812      	ldr	r2, [r2, #0]
 8003f4c:	6812      	ldr	r2, [r2, #0]
 8003f4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f52:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	9300      	str	r3, [sp, #0]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f60:	68f8      	ldr	r0, [r7, #12]
 8003f62:	f000 f88d 	bl	8004080 <I2C_WaitOnFlagUntilTimeout>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d001      	beq.n	8003f70 <I2C_MasterRequestRead+0x80>
  {
    return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e07f      	b.n	8004070 <I2C_MasterRequestRead+0x180>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	691b      	ldr	r3, [r3, #16]
 8003f74:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f78:	d108      	bne.n	8003f8c <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	897a      	ldrh	r2, [r7, #10]
 8003f80:	b2d2      	uxtb	r2, r2
 8003f82:	f042 0201 	orr.w	r2, r2, #1
 8003f86:	b2d2      	uxtb	r2, r2
 8003f88:	611a      	str	r2, [r3, #16]
 8003f8a:	e05f      	b.n	800404c <I2C_MasterRequestRead+0x15c>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	897a      	ldrh	r2, [r7, #10]
 8003f92:	11d2      	asrs	r2, r2, #7
 8003f94:	b2d2      	uxtb	r2, r2
 8003f96:	f002 0206 	and.w	r2, r2, #6
 8003f9a:	b2d2      	uxtb	r2, r2
 8003f9c:	f062 020f 	orn	r2, r2, #15
 8003fa0:	b2d2      	uxtb	r2, r2
 8003fa2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	4933      	ldr	r1, [pc, #204]	; (8004078 <I2C_MasterRequestRead+0x188>)
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f000 f8b9 	bl	8004122 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d007      	beq.n	8003fc6 <I2C_MasterRequestRead+0xd6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d101      	bne.n	8003fc2 <I2C_MasterRequestRead+0xd2>
      {
        return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e056      	b.n	8004070 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	e054      	b.n	8004070 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	897a      	ldrh	r2, [r7, #10]
 8003fcc:	b2d2      	uxtb	r2, r2
 8003fce:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	4929      	ldr	r1, [pc, #164]	; (800407c <I2C_MasterRequestRead+0x18c>)
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	f000 f8a3 	bl	8004122 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d007      	beq.n	8003ff2 <I2C_MasterRequestRead+0x102>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe6:	2b04      	cmp	r3, #4
 8003fe8:	d101      	bne.n	8003fee <I2C_MasterRequestRead+0xfe>
      {
        return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e040      	b.n	8004070 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e03e      	b.n	8004070 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	613b      	str	r3, [r7, #16]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	695b      	ldr	r3, [r3, #20]
 8003ffc:	613b      	str	r3, [r7, #16]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	699b      	ldr	r3, [r3, #24]
 8004004:	613b      	str	r3, [r7, #16]
 8004006:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68fa      	ldr	r2, [r7, #12]
 800400e:	6812      	ldr	r2, [r2, #0]
 8004010:	6812      	ldr	r2, [r2, #0]
 8004012:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004016:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	9300      	str	r3, [sp, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004024:	68f8      	ldr	r0, [r7, #12]
 8004026:	f000 f82b 	bl	8004080 <I2C_WaitOnFlagUntilTimeout>
 800402a:	4603      	mov	r3, r0
 800402c:	2b00      	cmp	r3, #0
 800402e:	d001      	beq.n	8004034 <I2C_MasterRequestRead+0x144>
    {
      return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e01d      	b.n	8004070 <I2C_MasterRequestRead+0x180>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	897a      	ldrh	r2, [r7, #10]
 800403a:	11d2      	asrs	r2, r2, #7
 800403c:	b2d2      	uxtb	r2, r2
 800403e:	f002 0206 	and.w	r2, r2, #6
 8004042:	b2d2      	uxtb	r2, r2
 8004044:	f062 020e 	orn	r2, r2, #14
 8004048:	b2d2      	uxtb	r2, r2
 800404a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	490a      	ldr	r1, [pc, #40]	; (800407c <I2C_MasterRequestRead+0x18c>)
 8004052:	68f8      	ldr	r0, [r7, #12]
 8004054:	f000 f865 	bl	8004122 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d007      	beq.n	800406e <I2C_MasterRequestRead+0x17e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004062:	2b04      	cmp	r3, #4
 8004064:	d101      	bne.n	800406a <I2C_MasterRequestRead+0x17a>
    {
      return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e002      	b.n	8004070 <I2C_MasterRequestRead+0x180>
    }
    else
    {
      return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e000      	b.n	8004070 <I2C_MasterRequestRead+0x180>
    }
  }

  return HAL_OK;
 800406e:	2300      	movs	r3, #0
}
 8004070:	4618      	mov	r0, r3
 8004072:	3718      	adds	r7, #24
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}
 8004078:	00010008 	.word	0x00010008
 800407c:	00010002 	.word	0x00010002

08004080 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	603b      	str	r3, [r7, #0]
 800408c:	4613      	mov	r3, r2
 800408e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8004090:	e01f      	b.n	80040d2 <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004098:	d01b      	beq.n	80040d2 <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d007      	beq.n	80040b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80040a0:	f7fd f916 	bl	80012d0 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	1ad2      	subs	r2, r2, r3
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d910      	bls.n	80040d2 <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2220      	movs	r2, #32
 80040ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	e023      	b.n	800411a <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	0c1b      	lsrs	r3, r3, #16
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d10d      	bne.n	80040f8 <I2C_WaitOnFlagUntilTimeout+0x78>
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	695b      	ldr	r3, [r3, #20]
 80040e2:	43da      	mvns	r2, r3
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	4013      	ands	r3, r2
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	bf0c      	ite	eq
 80040ee:	2301      	moveq	r3, #1
 80040f0:	2300      	movne	r3, #0
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	461a      	mov	r2, r3
 80040f6:	e00c      	b.n	8004112 <I2C_WaitOnFlagUntilTimeout+0x92>
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	699b      	ldr	r3, [r3, #24]
 80040fe:	43da      	mvns	r2, r3
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	4013      	ands	r3, r2
 8004104:	b29b      	uxth	r3, r3
 8004106:	2b00      	cmp	r3, #0
 8004108:	bf0c      	ite	eq
 800410a:	2301      	moveq	r3, #1
 800410c:	2300      	movne	r3, #0
 800410e:	b2db      	uxtb	r3, r3
 8004110:	461a      	mov	r2, r3
 8004112:	79fb      	ldrb	r3, [r7, #7]
 8004114:	429a      	cmp	r2, r3
 8004116:	d0bc      	beq.n	8004092 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3710      	adds	r7, #16
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}

08004122 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004122:	b580      	push	{r7, lr}
 8004124:	b084      	sub	sp, #16
 8004126:	af00      	add	r7, sp, #0
 8004128:	60f8      	str	r0, [r7, #12]
 800412a:	60b9      	str	r1, [r7, #8]
 800412c:	607a      	str	r2, [r7, #4]
 800412e:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004130:	e040      	b.n	80041b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	695b      	ldr	r3, [r3, #20]
 8004138:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800413c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004140:	d11c      	bne.n	800417c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68fa      	ldr	r2, [r7, #12]
 8004148:	6812      	ldr	r2, [r2, #0]
 800414a:	6812      	ldr	r2, [r2, #0]
 800414c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004150:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800415a:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2204      	movs	r2, #4
 8004160:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2200      	movs	r2, #0
 8004166:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2220      	movs	r2, #32
 800416c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e03c      	b.n	80041f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004182:	d017      	beq.n	80041b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d007      	beq.n	800419a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 800418a:	f7fd f8a1 	bl	80012d0 <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	1ad2      	subs	r2, r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	429a      	cmp	r2, r3
 8004198:	d90c      	bls.n	80041b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2200      	movs	r2, #0
 800419e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2220      	movs	r2, #32
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e020      	b.n	80041f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	0c1b      	lsrs	r3, r3, #16
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d10c      	bne.n	80041d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	695b      	ldr	r3, [r3, #20]
 80041c4:	43da      	mvns	r2, r3
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	4013      	ands	r3, r2
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	bf14      	ite	ne
 80041d0:	2301      	movne	r3, #1
 80041d2:	2300      	moveq	r3, #0
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	e00b      	b.n	80041f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	43da      	mvns	r2, r3
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	4013      	ands	r3, r2
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	bf14      	ite	ne
 80041ea:	2301      	movne	r3, #1
 80041ec:	2300      	moveq	r3, #0
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d19e      	bne.n	8004132 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3710      	adds	r7, #16
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}

080041fe <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 80041fe:	b580      	push	{r7, lr}
 8004200:	b084      	sub	sp, #16
 8004202:	af00      	add	r7, sp, #0
 8004204:	60f8      	str	r0, [r7, #12]
 8004206:	60b9      	str	r1, [r7, #8]
 8004208:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800420a:	e029      	b.n	8004260 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800420c:	68f8      	ldr	r0, [r7, #12]
 800420e:	f000 f8ba 	bl	8004386 <I2C_IsAcknowledgeFailed>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d001      	beq.n	800421c <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e029      	b.n	8004270 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004222:	d01d      	beq.n	8004260 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d007      	beq.n	800423a <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800422a:	f7fd f851 	bl	80012d0 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	1ad2      	subs	r2, r2, r3
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	429a      	cmp	r2, r3
 8004238:	d912      	bls.n	8004260 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423e:	f043 0220 	orr.w	r2, r3, #32
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2200      	movs	r2, #0
 800424a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2220      	movs	r2, #32
 8004250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e007      	b.n	8004270 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	695b      	ldr	r3, [r3, #20]
 8004266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800426a:	2b80      	cmp	r3, #128	; 0x80
 800426c:	d1ce      	bne.n	800420c <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	3710      	adds	r7, #16
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	60b9      	str	r1, [r7, #8]
 8004282:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004284:	e029      	b.n	80042da <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004286:	68f8      	ldr	r0, [r7, #12]
 8004288:	f000 f87d 	bl	8004386 <I2C_IsAcknowledgeFailed>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d001      	beq.n	8004296 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e029      	b.n	80042ea <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800429c:	d01d      	beq.n	80042da <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d007      	beq.n	80042b4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80042a4:	f7fd f814 	bl	80012d0 <HAL_GetTick>
 80042a8:	4602      	mov	r2, r0
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	1ad2      	subs	r2, r2, r3
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d912      	bls.n	80042da <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b8:	f043 0220 	orr.w	r2, r3, #32
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2200      	movs	r2, #0
 80042c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2220      	movs	r2, #32
 80042ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e007      	b.n	80042ea <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	f003 0304 	and.w	r3, r3, #4
 80042e4:	2b04      	cmp	r3, #4
 80042e6:	d1ce      	bne.n	8004286 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b084      	sub	sp, #16
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	60f8      	str	r0, [r7, #12]
 80042fa:	60b9      	str	r1, [r7, #8]
 80042fc:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80042fe:	e036      	b.n	800436e <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	695b      	ldr	r3, [r3, #20]
 8004306:	f003 0310 	and.w	r3, r3, #16
 800430a:	2b10      	cmp	r3, #16
 800430c:	d114      	bne.n	8004338 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f06f 0210 	mvn.w	r2, #16
 8004316:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2200      	movs	r2, #0
 8004322:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2220      	movs	r2, #32
 8004328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e022      	b.n	800437e <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d007      	beq.n	800434e <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 800433e:	f7fc ffc7 	bl	80012d0 <HAL_GetTick>
 8004342:	4602      	mov	r2, r0
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	1ad2      	subs	r2, r2, r3
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	429a      	cmp	r2, r3
 800434c:	d90f      	bls.n	800436e <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004352:	f043 0220 	orr.w	r2, r3, #32
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2220      	movs	r2, #32
 800435e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e007      	b.n	800437e <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004378:	2b40      	cmp	r3, #64	; 0x40
 800437a:	d1c1      	bne.n	8004300 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800437c:	2300      	movs	r3, #0
}
 800437e:	4618      	mov	r0, r3
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}

08004386 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004386:	b480      	push	{r7}
 8004388:	b083      	sub	sp, #12
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	695b      	ldr	r3, [r3, #20]
 8004394:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004398:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800439c:	d114      	bne.n	80043c8 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80043a6:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2204      	movs	r2, #4
 80043ac:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2220      	movs	r2, #32
 80043b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e000      	b.n	80043ca <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	370c      	adds	r7, #12
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bc80      	pop	{r7}
 80043d2:	4770      	bx	lr

080043d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b086      	sub	sp, #24
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80043dc:	2300      	movs	r3, #0
 80043de:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 0301 	and.w	r3, r3, #1
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	f000 8087 	beq.w	80044fc <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80043ee:	4b92      	ldr	r3, [pc, #584]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f003 030c 	and.w	r3, r3, #12
 80043f6:	2b04      	cmp	r3, #4
 80043f8:	d00c      	beq.n	8004414 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80043fa:	4b8f      	ldr	r3, [pc, #572]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f003 030c 	and.w	r3, r3, #12
 8004402:	2b08      	cmp	r3, #8
 8004404:	d112      	bne.n	800442c <HAL_RCC_OscConfig+0x58>
 8004406:	4b8c      	ldr	r3, [pc, #560]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800440e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004412:	d10b      	bne.n	800442c <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004414:	4b88      	ldr	r3, [pc, #544]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d06c      	beq.n	80044fa <HAL_RCC_OscConfig+0x126>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d168      	bne.n	80044fa <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e22d      	b.n	8004888 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004434:	d106      	bne.n	8004444 <HAL_RCC_OscConfig+0x70>
 8004436:	4a80      	ldr	r2, [pc, #512]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 8004438:	4b7f      	ldr	r3, [pc, #508]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004440:	6013      	str	r3, [r2, #0]
 8004442:	e02e      	b.n	80044a2 <HAL_RCC_OscConfig+0xce>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d10c      	bne.n	8004466 <HAL_RCC_OscConfig+0x92>
 800444c:	4a7a      	ldr	r2, [pc, #488]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 800444e:	4b7a      	ldr	r3, [pc, #488]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004456:	6013      	str	r3, [r2, #0]
 8004458:	4a77      	ldr	r2, [pc, #476]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 800445a:	4b77      	ldr	r3, [pc, #476]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004462:	6013      	str	r3, [r2, #0]
 8004464:	e01d      	b.n	80044a2 <HAL_RCC_OscConfig+0xce>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800446e:	d10c      	bne.n	800448a <HAL_RCC_OscConfig+0xb6>
 8004470:	4a71      	ldr	r2, [pc, #452]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 8004472:	4b71      	ldr	r3, [pc, #452]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800447a:	6013      	str	r3, [r2, #0]
 800447c:	4a6e      	ldr	r2, [pc, #440]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 800447e:	4b6e      	ldr	r3, [pc, #440]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004486:	6013      	str	r3, [r2, #0]
 8004488:	e00b      	b.n	80044a2 <HAL_RCC_OscConfig+0xce>
 800448a:	4a6b      	ldr	r2, [pc, #428]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 800448c:	4b6a      	ldr	r3, [pc, #424]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004494:	6013      	str	r3, [r2, #0]
 8004496:	4a68      	ldr	r2, [pc, #416]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 8004498:	4b67      	ldr	r3, [pc, #412]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044a0:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d013      	beq.n	80044d2 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044aa:	f7fc ff11 	bl	80012d0 <HAL_GetTick>
 80044ae:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044b0:	e008      	b.n	80044c4 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044b2:	f7fc ff0d 	bl	80012d0 <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	2b64      	cmp	r3, #100	; 0x64
 80044be:	d901      	bls.n	80044c4 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 80044c0:	2303      	movs	r3, #3
 80044c2:	e1e1      	b.n	8004888 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044c4:	4b5c      	ldr	r3, [pc, #368]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d0f0      	beq.n	80044b2 <HAL_RCC_OscConfig+0xde>
 80044d0:	e014      	b.n	80044fc <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044d2:	f7fc fefd 	bl	80012d0 <HAL_GetTick>
 80044d6:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044d8:	e008      	b.n	80044ec <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044da:	f7fc fef9 	bl	80012d0 <HAL_GetTick>
 80044de:	4602      	mov	r2, r0
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	2b64      	cmp	r3, #100	; 0x64
 80044e6:	d901      	bls.n	80044ec <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e1cd      	b.n	8004888 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ec:	4b52      	ldr	r3, [pc, #328]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d1f0      	bne.n	80044da <HAL_RCC_OscConfig+0x106>
 80044f8:	e000      	b.n	80044fc <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044fa:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 0302 	and.w	r3, r3, #2
 8004504:	2b00      	cmp	r3, #0
 8004506:	d063      	beq.n	80045d0 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004508:	4b4b      	ldr	r3, [pc, #300]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	f003 030c 	and.w	r3, r3, #12
 8004510:	2b00      	cmp	r3, #0
 8004512:	d00b      	beq.n	800452c <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004514:	4b48      	ldr	r3, [pc, #288]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f003 030c 	and.w	r3, r3, #12
 800451c:	2b08      	cmp	r3, #8
 800451e:	d11c      	bne.n	800455a <HAL_RCC_OscConfig+0x186>
 8004520:	4b45      	ldr	r3, [pc, #276]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d116      	bne.n	800455a <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800452c:	4b42      	ldr	r3, [pc, #264]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0302 	and.w	r3, r3, #2
 8004534:	2b00      	cmp	r3, #0
 8004536:	d005      	beq.n	8004544 <HAL_RCC_OscConfig+0x170>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	691b      	ldr	r3, [r3, #16]
 800453c:	2b01      	cmp	r3, #1
 800453e:	d001      	beq.n	8004544 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e1a1      	b.n	8004888 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004544:	493c      	ldr	r1, [pc, #240]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 8004546:	4b3c      	ldr	r3, [pc, #240]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	695b      	ldr	r3, [r3, #20]
 8004552:	00db      	lsls	r3, r3, #3
 8004554:	4313      	orrs	r3, r2
 8004556:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004558:	e03a      	b.n	80045d0 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	691b      	ldr	r3, [r3, #16]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d020      	beq.n	80045a4 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004562:	4b36      	ldr	r3, [pc, #216]	; (800463c <HAL_RCC_OscConfig+0x268>)
 8004564:	2201      	movs	r2, #1
 8004566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004568:	f7fc feb2 	bl	80012d0 <HAL_GetTick>
 800456c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800456e:	e008      	b.n	8004582 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004570:	f7fc feae 	bl	80012d0 <HAL_GetTick>
 8004574:	4602      	mov	r2, r0
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	2b02      	cmp	r3, #2
 800457c:	d901      	bls.n	8004582 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	e182      	b.n	8004888 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004582:	4b2d      	ldr	r3, [pc, #180]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 0302 	and.w	r3, r3, #2
 800458a:	2b00      	cmp	r3, #0
 800458c:	d0f0      	beq.n	8004570 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800458e:	492a      	ldr	r1, [pc, #168]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 8004590:	4b29      	ldr	r3, [pc, #164]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	695b      	ldr	r3, [r3, #20]
 800459c:	00db      	lsls	r3, r3, #3
 800459e:	4313      	orrs	r3, r2
 80045a0:	600b      	str	r3, [r1, #0]
 80045a2:	e015      	b.n	80045d0 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045a4:	4b25      	ldr	r3, [pc, #148]	; (800463c <HAL_RCC_OscConfig+0x268>)
 80045a6:	2200      	movs	r2, #0
 80045a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045aa:	f7fc fe91 	bl	80012d0 <HAL_GetTick>
 80045ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045b0:	e008      	b.n	80045c4 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045b2:	f7fc fe8d 	bl	80012d0 <HAL_GetTick>
 80045b6:	4602      	mov	r2, r0
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	2b02      	cmp	r3, #2
 80045be:	d901      	bls.n	80045c4 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 80045c0:	2303      	movs	r3, #3
 80045c2:	e161      	b.n	8004888 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045c4:	4b1c      	ldr	r3, [pc, #112]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0302 	and.w	r3, r3, #2
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d1f0      	bne.n	80045b2 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0308 	and.w	r3, r3, #8
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d039      	beq.n	8004650 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d019      	beq.n	8004618 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045e4:	4b16      	ldr	r3, [pc, #88]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 80045e6:	2201      	movs	r2, #1
 80045e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045ea:	f7fc fe71 	bl	80012d0 <HAL_GetTick>
 80045ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045f0:	e008      	b.n	8004604 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045f2:	f7fc fe6d 	bl	80012d0 <HAL_GetTick>
 80045f6:	4602      	mov	r2, r0
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	2b02      	cmp	r3, #2
 80045fe:	d901      	bls.n	8004604 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8004600:	2303      	movs	r3, #3
 8004602:	e141      	b.n	8004888 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004604:	4b0c      	ldr	r3, [pc, #48]	; (8004638 <HAL_RCC_OscConfig+0x264>)
 8004606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004608:	f003 0302 	and.w	r3, r3, #2
 800460c:	2b00      	cmp	r3, #0
 800460e:	d0f0      	beq.n	80045f2 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8004610:	2001      	movs	r0, #1
 8004612:	f000 fae3 	bl	8004bdc <RCC_Delay>
 8004616:	e01b      	b.n	8004650 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004618:	4b09      	ldr	r3, [pc, #36]	; (8004640 <HAL_RCC_OscConfig+0x26c>)
 800461a:	2200      	movs	r2, #0
 800461c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800461e:	f7fc fe57 	bl	80012d0 <HAL_GetTick>
 8004622:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004624:	e00e      	b.n	8004644 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004626:	f7fc fe53 	bl	80012d0 <HAL_GetTick>
 800462a:	4602      	mov	r2, r0
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	2b02      	cmp	r3, #2
 8004632:	d907      	bls.n	8004644 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	e127      	b.n	8004888 <HAL_RCC_OscConfig+0x4b4>
 8004638:	40021000 	.word	0x40021000
 800463c:	42420000 	.word	0x42420000
 8004640:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004644:	4b92      	ldr	r3, [pc, #584]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 8004646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004648:	f003 0302 	and.w	r3, r3, #2
 800464c:	2b00      	cmp	r3, #0
 800464e:	d1ea      	bne.n	8004626 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0304 	and.w	r3, r3, #4
 8004658:	2b00      	cmp	r3, #0
 800465a:	f000 80a6 	beq.w	80047aa <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 800465e:	2300      	movs	r3, #0
 8004660:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004662:	4b8b      	ldr	r3, [pc, #556]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 8004664:	69db      	ldr	r3, [r3, #28]
 8004666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d10d      	bne.n	800468a <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800466e:	4a88      	ldr	r2, [pc, #544]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 8004670:	4b87      	ldr	r3, [pc, #540]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 8004672:	69db      	ldr	r3, [r3, #28]
 8004674:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004678:	61d3      	str	r3, [r2, #28]
 800467a:	4b85      	ldr	r3, [pc, #532]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 800467c:	69db      	ldr	r3, [r3, #28]
 800467e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004682:	60fb      	str	r3, [r7, #12]
 8004684:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004686:	2301      	movs	r3, #1
 8004688:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800468a:	4b82      	ldr	r3, [pc, #520]	; (8004894 <HAL_RCC_OscConfig+0x4c0>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004692:	2b00      	cmp	r3, #0
 8004694:	d118      	bne.n	80046c8 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004696:	4a7f      	ldr	r2, [pc, #508]	; (8004894 <HAL_RCC_OscConfig+0x4c0>)
 8004698:	4b7e      	ldr	r3, [pc, #504]	; (8004894 <HAL_RCC_OscConfig+0x4c0>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046a2:	f7fc fe15 	bl	80012d0 <HAL_GetTick>
 80046a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046a8:	e008      	b.n	80046bc <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046aa:	f7fc fe11 	bl	80012d0 <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	2b64      	cmp	r3, #100	; 0x64
 80046b6:	d901      	bls.n	80046bc <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 80046b8:	2303      	movs	r3, #3
 80046ba:	e0e5      	b.n	8004888 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046bc:	4b75      	ldr	r3, [pc, #468]	; (8004894 <HAL_RCC_OscConfig+0x4c0>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d0f0      	beq.n	80046aa <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d106      	bne.n	80046de <HAL_RCC_OscConfig+0x30a>
 80046d0:	4a6f      	ldr	r2, [pc, #444]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 80046d2:	4b6f      	ldr	r3, [pc, #444]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 80046d4:	6a1b      	ldr	r3, [r3, #32]
 80046d6:	f043 0301 	orr.w	r3, r3, #1
 80046da:	6213      	str	r3, [r2, #32]
 80046dc:	e02d      	b.n	800473a <HAL_RCC_OscConfig+0x366>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d10c      	bne.n	8004700 <HAL_RCC_OscConfig+0x32c>
 80046e6:	4a6a      	ldr	r2, [pc, #424]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 80046e8:	4b69      	ldr	r3, [pc, #420]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 80046ea:	6a1b      	ldr	r3, [r3, #32]
 80046ec:	f023 0301 	bic.w	r3, r3, #1
 80046f0:	6213      	str	r3, [r2, #32]
 80046f2:	4a67      	ldr	r2, [pc, #412]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 80046f4:	4b66      	ldr	r3, [pc, #408]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 80046f6:	6a1b      	ldr	r3, [r3, #32]
 80046f8:	f023 0304 	bic.w	r3, r3, #4
 80046fc:	6213      	str	r3, [r2, #32]
 80046fe:	e01c      	b.n	800473a <HAL_RCC_OscConfig+0x366>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	2b05      	cmp	r3, #5
 8004706:	d10c      	bne.n	8004722 <HAL_RCC_OscConfig+0x34e>
 8004708:	4a61      	ldr	r2, [pc, #388]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 800470a:	4b61      	ldr	r3, [pc, #388]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 800470c:	6a1b      	ldr	r3, [r3, #32]
 800470e:	f043 0304 	orr.w	r3, r3, #4
 8004712:	6213      	str	r3, [r2, #32]
 8004714:	4a5e      	ldr	r2, [pc, #376]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 8004716:	4b5e      	ldr	r3, [pc, #376]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 8004718:	6a1b      	ldr	r3, [r3, #32]
 800471a:	f043 0301 	orr.w	r3, r3, #1
 800471e:	6213      	str	r3, [r2, #32]
 8004720:	e00b      	b.n	800473a <HAL_RCC_OscConfig+0x366>
 8004722:	4a5b      	ldr	r2, [pc, #364]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 8004724:	4b5a      	ldr	r3, [pc, #360]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 8004726:	6a1b      	ldr	r3, [r3, #32]
 8004728:	f023 0301 	bic.w	r3, r3, #1
 800472c:	6213      	str	r3, [r2, #32]
 800472e:	4a58      	ldr	r2, [pc, #352]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 8004730:	4b57      	ldr	r3, [pc, #348]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 8004732:	6a1b      	ldr	r3, [r3, #32]
 8004734:	f023 0304 	bic.w	r3, r3, #4
 8004738:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	68db      	ldr	r3, [r3, #12]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d015      	beq.n	800476e <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004742:	f7fc fdc5 	bl	80012d0 <HAL_GetTick>
 8004746:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004748:	e00a      	b.n	8004760 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800474a:	f7fc fdc1 	bl	80012d0 <HAL_GetTick>
 800474e:	4602      	mov	r2, r0
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	1ad3      	subs	r3, r2, r3
 8004754:	f241 3288 	movw	r2, #5000	; 0x1388
 8004758:	4293      	cmp	r3, r2
 800475a:	d901      	bls.n	8004760 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e093      	b.n	8004888 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004760:	4b4b      	ldr	r3, [pc, #300]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 8004762:	6a1b      	ldr	r3, [r3, #32]
 8004764:	f003 0302 	and.w	r3, r3, #2
 8004768:	2b00      	cmp	r3, #0
 800476a:	d0ee      	beq.n	800474a <HAL_RCC_OscConfig+0x376>
 800476c:	e014      	b.n	8004798 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800476e:	f7fc fdaf 	bl	80012d0 <HAL_GetTick>
 8004772:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004774:	e00a      	b.n	800478c <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004776:	f7fc fdab 	bl	80012d0 <HAL_GetTick>
 800477a:	4602      	mov	r2, r0
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	1ad3      	subs	r3, r2, r3
 8004780:	f241 3288 	movw	r2, #5000	; 0x1388
 8004784:	4293      	cmp	r3, r2
 8004786:	d901      	bls.n	800478c <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	e07d      	b.n	8004888 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800478c:	4b40      	ldr	r3, [pc, #256]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 800478e:	6a1b      	ldr	r3, [r3, #32]
 8004790:	f003 0302 	and.w	r3, r3, #2
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1ee      	bne.n	8004776 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004798:	7dfb      	ldrb	r3, [r7, #23]
 800479a:	2b01      	cmp	r3, #1
 800479c:	d105      	bne.n	80047aa <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800479e:	4a3c      	ldr	r2, [pc, #240]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 80047a0:	4b3b      	ldr	r3, [pc, #236]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 80047a2:	69db      	ldr	r3, [r3, #28]
 80047a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	69db      	ldr	r3, [r3, #28]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d069      	beq.n	8004886 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047b2:	4b37      	ldr	r3, [pc, #220]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f003 030c 	and.w	r3, r3, #12
 80047ba:	2b08      	cmp	r3, #8
 80047bc:	d061      	beq.n	8004882 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	69db      	ldr	r3, [r3, #28]
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d146      	bne.n	8004854 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047c6:	4b34      	ldr	r3, [pc, #208]	; (8004898 <HAL_RCC_OscConfig+0x4c4>)
 80047c8:	2200      	movs	r2, #0
 80047ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047cc:	f7fc fd80 	bl	80012d0 <HAL_GetTick>
 80047d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047d2:	e008      	b.n	80047e6 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047d4:	f7fc fd7c 	bl	80012d0 <HAL_GetTick>
 80047d8:	4602      	mov	r2, r0
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	2b02      	cmp	r3, #2
 80047e0:	d901      	bls.n	80047e6 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e050      	b.n	8004888 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047e6:	4b2a      	ldr	r3, [pc, #168]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d1f0      	bne.n	80047d4 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a1b      	ldr	r3, [r3, #32]
 80047f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047fa:	d108      	bne.n	800480e <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80047fc:	4924      	ldr	r1, [pc, #144]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 80047fe:	4b24      	ldr	r3, [pc, #144]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	4313      	orrs	r3, r2
 800480c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800480e:	4820      	ldr	r0, [pc, #128]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 8004810:	4b1f      	ldr	r3, [pc, #124]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a19      	ldr	r1, [r3, #32]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004820:	430b      	orrs	r3, r1
 8004822:	4313      	orrs	r3, r2
 8004824:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004826:	4b1c      	ldr	r3, [pc, #112]	; (8004898 <HAL_RCC_OscConfig+0x4c4>)
 8004828:	2201      	movs	r2, #1
 800482a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800482c:	f7fc fd50 	bl	80012d0 <HAL_GetTick>
 8004830:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004832:	e008      	b.n	8004846 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004834:	f7fc fd4c 	bl	80012d0 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	2b02      	cmp	r3, #2
 8004840:	d901      	bls.n	8004846 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e020      	b.n	8004888 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004846:	4b12      	ldr	r3, [pc, #72]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d0f0      	beq.n	8004834 <HAL_RCC_OscConfig+0x460>
 8004852:	e018      	b.n	8004886 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004854:	4b10      	ldr	r3, [pc, #64]	; (8004898 <HAL_RCC_OscConfig+0x4c4>)
 8004856:	2200      	movs	r2, #0
 8004858:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800485a:	f7fc fd39 	bl	80012d0 <HAL_GetTick>
 800485e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004860:	e008      	b.n	8004874 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004862:	f7fc fd35 	bl	80012d0 <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	2b02      	cmp	r3, #2
 800486e:	d901      	bls.n	8004874 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	e009      	b.n	8004888 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004874:	4b06      	ldr	r3, [pc, #24]	; (8004890 <HAL_RCC_OscConfig+0x4bc>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d1f0      	bne.n	8004862 <HAL_RCC_OscConfig+0x48e>
 8004880:	e001      	b.n	8004886 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e000      	b.n	8004888 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8004886:	2300      	movs	r3, #0
}
 8004888:	4618      	mov	r0, r3
 800488a:	3718      	adds	r7, #24
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}
 8004890:	40021000 	.word	0x40021000
 8004894:	40007000 	.word	0x40007000
 8004898:	42420060 	.word	0x42420060

0800489c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b084      	sub	sp, #16
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80048a6:	2300      	movs	r3, #0
 80048a8:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80048aa:	4b7e      	ldr	r3, [pc, #504]	; (8004aa4 <HAL_RCC_ClockConfig+0x208>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0207 	and.w	r2, r3, #7
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d210      	bcs.n	80048da <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048b8:	497a      	ldr	r1, [pc, #488]	; (8004aa4 <HAL_RCC_ClockConfig+0x208>)
 80048ba:	4b7a      	ldr	r3, [pc, #488]	; (8004aa4 <HAL_RCC_ClockConfig+0x208>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f023 0207 	bic.w	r2, r3, #7
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80048c8:	4b76      	ldr	r3, [pc, #472]	; (8004aa4 <HAL_RCC_ClockConfig+0x208>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0207 	and.w	r2, r3, #7
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d001      	beq.n	80048da <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e0e0      	b.n	8004a9c <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0302 	and.w	r3, r3, #2
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d020      	beq.n	8004928 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0304 	and.w	r3, r3, #4
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d005      	beq.n	80048fe <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048f2:	4a6d      	ldr	r2, [pc, #436]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 80048f4:	4b6c      	ldr	r3, [pc, #432]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80048fc:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0308 	and.w	r3, r3, #8
 8004906:	2b00      	cmp	r3, #0
 8004908:	d005      	beq.n	8004916 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800490a:	4a67      	ldr	r2, [pc, #412]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 800490c:	4b66      	ldr	r3, [pc, #408]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004914:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004916:	4964      	ldr	r1, [pc, #400]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 8004918:	4b63      	ldr	r3, [pc, #396]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	4313      	orrs	r3, r2
 8004926:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0301 	and.w	r3, r3, #1
 8004930:	2b00      	cmp	r3, #0
 8004932:	d06a      	beq.n	8004a0a <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	2b01      	cmp	r3, #1
 800493a:	d107      	bne.n	800494c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800493c:	4b5a      	ldr	r3, [pc, #360]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004944:	2b00      	cmp	r3, #0
 8004946:	d115      	bne.n	8004974 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e0a7      	b.n	8004a9c <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	2b02      	cmp	r3, #2
 8004952:	d107      	bne.n	8004964 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004954:	4b54      	ldr	r3, [pc, #336]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800495c:	2b00      	cmp	r3, #0
 800495e:	d109      	bne.n	8004974 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e09b      	b.n	8004a9c <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004964:	4b50      	ldr	r3, [pc, #320]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0302 	and.w	r3, r3, #2
 800496c:	2b00      	cmp	r3, #0
 800496e:	d101      	bne.n	8004974 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e093      	b.n	8004a9c <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004974:	494c      	ldr	r1, [pc, #304]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 8004976:	4b4c      	ldr	r3, [pc, #304]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	f023 0203 	bic.w	r2, r3, #3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	4313      	orrs	r3, r2
 8004984:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004986:	f7fc fca3 	bl	80012d0 <HAL_GetTick>
 800498a:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	2b01      	cmp	r3, #1
 8004992:	d112      	bne.n	80049ba <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004994:	e00a      	b.n	80049ac <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004996:	f7fc fc9b 	bl	80012d0 <HAL_GetTick>
 800499a:	4602      	mov	r2, r0
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	1ad3      	subs	r3, r2, r3
 80049a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d901      	bls.n	80049ac <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	e077      	b.n	8004a9c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80049ac:	4b3e      	ldr	r3, [pc, #248]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f003 030c 	and.w	r3, r3, #12
 80049b4:	2b04      	cmp	r3, #4
 80049b6:	d1ee      	bne.n	8004996 <HAL_RCC_ClockConfig+0xfa>
 80049b8:	e027      	b.n	8004a0a <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d11d      	bne.n	80049fe <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80049c2:	e00a      	b.n	80049da <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049c4:	f7fc fc84 	bl	80012d0 <HAL_GetTick>
 80049c8:	4602      	mov	r2, r0
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d901      	bls.n	80049da <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e060      	b.n	8004a9c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80049da:	4b33      	ldr	r3, [pc, #204]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	f003 030c 	and.w	r3, r3, #12
 80049e2:	2b08      	cmp	r3, #8
 80049e4:	d1ee      	bne.n	80049c4 <HAL_RCC_ClockConfig+0x128>
 80049e6:	e010      	b.n	8004a0a <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049e8:	f7fc fc72 	bl	80012d0 <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d901      	bls.n	80049fe <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	e04e      	b.n	8004a9c <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80049fe:	4b2a      	ldr	r3, [pc, #168]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	f003 030c 	and.w	r3, r3, #12
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1ee      	bne.n	80049e8 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8004a0a:	4b26      	ldr	r3, [pc, #152]	; (8004aa4 <HAL_RCC_ClockConfig+0x208>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0207 	and.w	r2, r3, #7
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d910      	bls.n	8004a3a <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a18:	4922      	ldr	r1, [pc, #136]	; (8004aa4 <HAL_RCC_ClockConfig+0x208>)
 8004a1a:	4b22      	ldr	r3, [pc, #136]	; (8004aa4 <HAL_RCC_ClockConfig+0x208>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f023 0207 	bic.w	r2, r3, #7
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004a28:	4b1e      	ldr	r3, [pc, #120]	; (8004aa4 <HAL_RCC_ClockConfig+0x208>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0207 	and.w	r2, r3, #7
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	429a      	cmp	r2, r3
 8004a34:	d001      	beq.n	8004a3a <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e030      	b.n	8004a9c <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 0304 	and.w	r3, r3, #4
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d008      	beq.n	8004a58 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a46:	4918      	ldr	r1, [pc, #96]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 8004a48:	4b17      	ldr	r3, [pc, #92]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0308 	and.w	r3, r3, #8
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d009      	beq.n	8004a78 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a64:	4910      	ldr	r1, [pc, #64]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 8004a66:	4b10      	ldr	r3, [pc, #64]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	691b      	ldr	r3, [r3, #16]
 8004a72:	00db      	lsls	r3, r3, #3
 8004a74:	4313      	orrs	r3, r2
 8004a76:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a78:	f000 f81c 	bl	8004ab4 <HAL_RCC_GetSysClockFreq>
 8004a7c:	4601      	mov	r1, r0
 8004a7e:	4b0a      	ldr	r3, [pc, #40]	; (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	091b      	lsrs	r3, r3, #4
 8004a84:	f003 030f 	and.w	r3, r3, #15
 8004a88:	4a08      	ldr	r2, [pc, #32]	; (8004aac <HAL_RCC_ClockConfig+0x210>)
 8004a8a:	5cd3      	ldrb	r3, [r2, r3]
 8004a8c:	fa21 f303 	lsr.w	r3, r1, r3
 8004a90:	4a07      	ldr	r2, [pc, #28]	; (8004ab0 <HAL_RCC_ClockConfig+0x214>)
 8004a92:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004a94:	2000      	movs	r0, #0
 8004a96:	f7fc fbd9 	bl	800124c <HAL_InitTick>
  
  return HAL_OK;
 8004a9a:	2300      	movs	r3, #0
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3710      	adds	r7, #16
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	40022000 	.word	0x40022000
 8004aa8:	40021000 	.word	0x40021000
 8004aac:	0800d9d8 	.word	0x0800d9d8
 8004ab0:	20000084 	.word	0x20000084

08004ab4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ab4:	b490      	push	{r4, r7}
 8004ab6:	b08a      	sub	sp, #40	; 0x28
 8004ab8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004aba:	4b2a      	ldr	r3, [pc, #168]	; (8004b64 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004abc:	1d3c      	adds	r4, r7, #4
 8004abe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004ac0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004ac4:	4b28      	ldr	r3, [pc, #160]	; (8004b68 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004ac6:	881b      	ldrh	r3, [r3, #0]
 8004ac8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004aca:	2300      	movs	r3, #0
 8004acc:	61fb      	str	r3, [r7, #28]
 8004ace:	2300      	movs	r3, #0
 8004ad0:	61bb      	str	r3, [r7, #24]
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	627b      	str	r3, [r7, #36]	; 0x24
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004ada:	2300      	movs	r3, #0
 8004adc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004ade:	4b23      	ldr	r3, [pc, #140]	; (8004b6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	f003 030c 	and.w	r3, r3, #12
 8004aea:	2b04      	cmp	r3, #4
 8004aec:	d002      	beq.n	8004af4 <HAL_RCC_GetSysClockFreq+0x40>
 8004aee:	2b08      	cmp	r3, #8
 8004af0:	d003      	beq.n	8004afa <HAL_RCC_GetSysClockFreq+0x46>
 8004af2:	e02d      	b.n	8004b50 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004af4:	4b1e      	ldr	r3, [pc, #120]	; (8004b70 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004af6:	623b      	str	r3, [r7, #32]
      break;
 8004af8:	e02d      	b.n	8004b56 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004afa:	69fb      	ldr	r3, [r7, #28]
 8004afc:	0c9b      	lsrs	r3, r3, #18
 8004afe:	f003 030f 	and.w	r3, r3, #15
 8004b02:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004b06:	4413      	add	r3, r2
 8004b08:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004b0c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d013      	beq.n	8004b40 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004b18:	4b14      	ldr	r3, [pc, #80]	; (8004b6c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	0c5b      	lsrs	r3, r3, #17
 8004b1e:	f003 0301 	and.w	r3, r3, #1
 8004b22:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004b26:	4413      	add	r3, r2
 8004b28:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004b2c:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	4a0f      	ldr	r2, [pc, #60]	; (8004b70 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b32:	fb02 f203 	mul.w	r2, r2, r3
 8004b36:	69bb      	ldr	r3, [r7, #24]
 8004b38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b3c:	627b      	str	r3, [r7, #36]	; 0x24
 8004b3e:	e004      	b.n	8004b4a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	4a0c      	ldr	r2, [pc, #48]	; (8004b74 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004b44:	fb02 f303 	mul.w	r3, r2, r3
 8004b48:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4c:	623b      	str	r3, [r7, #32]
      break;
 8004b4e:	e002      	b.n	8004b56 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b50:	4b07      	ldr	r3, [pc, #28]	; (8004b70 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b52:	623b      	str	r3, [r7, #32]
      break;
 8004b54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b56:	6a3b      	ldr	r3, [r7, #32]
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3728      	adds	r7, #40	; 0x28
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bc90      	pop	{r4, r7}
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	0800ccb0 	.word	0x0800ccb0
 8004b68:	0800ccc0 	.word	0x0800ccc0
 8004b6c:	40021000 	.word	0x40021000
 8004b70:	007a1200 	.word	0x007a1200
 8004b74:	003d0900 	.word	0x003d0900

08004b78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b7c:	4b02      	ldr	r3, [pc, #8]	; (8004b88 <HAL_RCC_GetHCLKFreq+0x10>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bc80      	pop	{r7}
 8004b86:	4770      	bx	lr
 8004b88:	20000084 	.word	0x20000084

08004b8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b90:	f7ff fff2 	bl	8004b78 <HAL_RCC_GetHCLKFreq>
 8004b94:	4601      	mov	r1, r0
 8004b96:	4b05      	ldr	r3, [pc, #20]	; (8004bac <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	0a1b      	lsrs	r3, r3, #8
 8004b9c:	f003 0307 	and.w	r3, r3, #7
 8004ba0:	4a03      	ldr	r2, [pc, #12]	; (8004bb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ba2:	5cd3      	ldrb	r3, [r2, r3]
 8004ba4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004ba8:	4618      	mov	r0, r3
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	40021000 	.word	0x40021000
 8004bb0:	0800d9e8 	.word	0x0800d9e8

08004bb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004bb8:	f7ff ffde 	bl	8004b78 <HAL_RCC_GetHCLKFreq>
 8004bbc:	4601      	mov	r1, r0
 8004bbe:	4b05      	ldr	r3, [pc, #20]	; (8004bd4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	0adb      	lsrs	r3, r3, #11
 8004bc4:	f003 0307 	and.w	r3, r3, #7
 8004bc8:	4a03      	ldr	r2, [pc, #12]	; (8004bd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bca:	5cd3      	ldrb	r3, [r2, r3]
 8004bcc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	40021000 	.word	0x40021000
 8004bd8:	0800d9e8 	.word	0x0800d9e8

08004bdc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b085      	sub	sp, #20
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004be4:	4b0a      	ldr	r3, [pc, #40]	; (8004c10 <RCC_Delay+0x34>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a0a      	ldr	r2, [pc, #40]	; (8004c14 <RCC_Delay+0x38>)
 8004bea:	fba2 2303 	umull	r2, r3, r2, r3
 8004bee:	0a5b      	lsrs	r3, r3, #9
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	fb02 f303 	mul.w	r3, r2, r3
 8004bf6:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8004bf8:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	1e5a      	subs	r2, r3, #1
 8004bfe:	60fa      	str	r2, [r7, #12]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d1f9      	bne.n	8004bf8 <RCC_Delay+0x1c>
}
 8004c04:	bf00      	nop
 8004c06:	3714      	adds	r7, #20
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bc80      	pop	{r7}
 8004c0c:	4770      	bx	lr
 8004c0e:	bf00      	nop
 8004c10:	20000084 	.word	0x20000084
 8004c14:	10624dd3 	.word	0x10624dd3

08004c18 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004c20:	2300      	movs	r3, #0
 8004c22:	613b      	str	r3, [r7, #16]
 8004c24:	2300      	movs	r3, #0
 8004c26:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 0301 	and.w	r3, r3, #1
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d07d      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004c34:	2300      	movs	r3, #0
 8004c36:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c38:	4b4f      	ldr	r3, [pc, #316]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c3a:	69db      	ldr	r3, [r3, #28]
 8004c3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d10d      	bne.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c44:	4a4c      	ldr	r2, [pc, #304]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c46:	4b4c      	ldr	r3, [pc, #304]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c48:	69db      	ldr	r3, [r3, #28]
 8004c4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c4e:	61d3      	str	r3, [r2, #28]
 8004c50:	4b49      	ldr	r3, [pc, #292]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c52:	69db      	ldr	r3, [r3, #28]
 8004c54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c58:	60bb      	str	r3, [r7, #8]
 8004c5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c60:	4b46      	ldr	r3, [pc, #280]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d118      	bne.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c6c:	4a43      	ldr	r2, [pc, #268]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c6e:	4b43      	ldr	r3, [pc, #268]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c76:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c78:	f7fc fb2a 	bl	80012d0 <HAL_GetTick>
 8004c7c:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c7e:	e008      	b.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c80:	f7fc fb26 	bl	80012d0 <HAL_GetTick>
 8004c84:	4602      	mov	r2, r0
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	2b64      	cmp	r3, #100	; 0x64
 8004c8c:	d901      	bls.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e06d      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c92:	4b3a      	ldr	r3, [pc, #232]	; (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d0f0      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c9e:	4b36      	ldr	r3, [pc, #216]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ca0:	6a1b      	ldr	r3, [r3, #32]
 8004ca2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ca6:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d02e      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d027      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004cbc:	4b2e      	ldr	r3, [pc, #184]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cc4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004cc6:	4b2e      	ldr	r3, [pc, #184]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004cc8:	2201      	movs	r2, #1
 8004cca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ccc:	4b2c      	ldr	r3, [pc, #176]	; (8004d80 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004cce:	2200      	movs	r2, #0
 8004cd0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004cd2:	4a29      	ldr	r2, [pc, #164]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f003 0301 	and.w	r3, r3, #1
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d014      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ce2:	f7fc faf5 	bl	80012d0 <HAL_GetTick>
 8004ce6:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ce8:	e00a      	b.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cea:	f7fc faf1 	bl	80012d0 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d901      	bls.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	e036      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d00:	4b1d      	ldr	r3, [pc, #116]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d02:	6a1b      	ldr	r3, [r3, #32]
 8004d04:	f003 0302 	and.w	r3, r3, #2
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d0ee      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004d0c:	491a      	ldr	r1, [pc, #104]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d0e:	4b1a      	ldr	r3, [pc, #104]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d10:	6a1b      	ldr	r3, [r3, #32]
 8004d12:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004d1e:	7dfb      	ldrb	r3, [r7, #23]
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d105      	bne.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d24:	4a14      	ldr	r2, [pc, #80]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d26:	4b14      	ldr	r3, [pc, #80]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d28:	69db      	ldr	r3, [r3, #28]
 8004d2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d2e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 0302 	and.w	r3, r3, #2
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d008      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d3c:	490e      	ldr	r1, [pc, #56]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d3e:	4b0e      	ldr	r3, [pc, #56]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0310 	and.w	r3, r3, #16
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d008      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d5a:	4907      	ldr	r1, [pc, #28]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d5c:	4b06      	ldr	r3, [pc, #24]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	695b      	ldr	r3, [r3, #20]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004d6c:	2300      	movs	r3, #0
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3718      	adds	r7, #24
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	bf00      	nop
 8004d78:	40021000 	.word	0x40021000
 8004d7c:	40007000 	.word	0x40007000
 8004d80:	42420440 	.word	0x42420440

08004d84 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004d84:	b590      	push	{r4, r7, lr}
 8004d86:	b08d      	sub	sp, #52	; 0x34
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004d8c:	4b6c      	ldr	r3, [pc, #432]	; (8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8004d8e:	f107 040c 	add.w	r4, r7, #12
 8004d92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004d94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004d98:	4b6a      	ldr	r3, [pc, #424]	; (8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8004d9a:	881b      	ldrh	r3, [r3, #0]
 8004d9c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	627b      	str	r3, [r7, #36]	; 0x24
 8004da2:	2300      	movs	r3, #0
 8004da4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004da6:	2300      	movs	r3, #0
 8004da8:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004daa:	2300      	movs	r3, #0
 8004dac:	61fb      	str	r3, [r7, #28]
 8004dae:	2300      	movs	r3, #0
 8004db0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	3b01      	subs	r3, #1
 8004db6:	2b0f      	cmp	r3, #15
 8004db8:	f200 80b9 	bhi.w	8004f2e <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8004dbc:	a201      	add	r2, pc, #4	; (adr r2, 8004dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 8004dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dc2:	bf00      	nop
 8004dc4:	08004ea7 	.word	0x08004ea7
 8004dc8:	08004f13 	.word	0x08004f13
 8004dcc:	08004f2f 	.word	0x08004f2f
 8004dd0:	08004e97 	.word	0x08004e97
 8004dd4:	08004f2f 	.word	0x08004f2f
 8004dd8:	08004f2f 	.word	0x08004f2f
 8004ddc:	08004f2f 	.word	0x08004f2f
 8004de0:	08004e9f 	.word	0x08004e9f
 8004de4:	08004f2f 	.word	0x08004f2f
 8004de8:	08004f2f 	.word	0x08004f2f
 8004dec:	08004f2f 	.word	0x08004f2f
 8004df0:	08004f2f 	.word	0x08004f2f
 8004df4:	08004f2f 	.word	0x08004f2f
 8004df8:	08004f2f 	.word	0x08004f2f
 8004dfc:	08004f2f 	.word	0x08004f2f
 8004e00:	08004e05 	.word	0x08004e05
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8004e04:	4b50      	ldr	r3, [pc, #320]	; (8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	61fb      	str	r3, [r7, #28]
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8004e0a:	4b4f      	ldr	r3, [pc, #316]	; (8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	f000 808d 	beq.w	8004f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	0c9b      	lsrs	r3, r3, #18
 8004e1c:	f003 030f 	and.w	r3, r3, #15
 8004e20:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004e24:	4413      	add	r3, r2
 8004e26:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004e2a:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d018      	beq.n	8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004e36:	4b44      	ldr	r3, [pc, #272]	; (8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	0c5b      	lsrs	r3, r3, #17
 8004e3c:	f003 0301 	and.w	r3, r3, #1
 8004e40:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004e44:	4413      	add	r3, r2
 8004e46:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004e4a:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
              pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00d      	beq.n	8004e72 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004e56:	4a3d      	ldr	r2, [pc, #244]	; (8004f4c <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 8004e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e5e:	6a3a      	ldr	r2, [r7, #32]
 8004e60:	fb02 f303 	mul.w	r3, r2, r3
 8004e64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e66:	e004      	b.n	8004e72 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004e68:	6a3b      	ldr	r3, [r7, #32]
 8004e6a:	4a39      	ldr	r2, [pc, #228]	; (8004f50 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>)
 8004e6c:	fb02 f303 	mul.w	r3, r2, r3
 8004e70:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */ 
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004e72:	4b35      	ldr	r3, [pc, #212]	; (8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e7e:	d102      	bne.n	8004e86 <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8004e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e82:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8004e84:	e055      	b.n	8004f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
          frequency = (pllclk * 2) / 3;
 8004e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	4a32      	ldr	r2, [pc, #200]	; (8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>)
 8004e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e90:	085b      	lsrs	r3, r3, #1
 8004e92:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004e94:	e04d      	b.n	8004f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_I2S2:  
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8004e96:	f7ff fe0d 	bl	8004ab4 <HAL_RCC_GetSysClockFreq>
 8004e9a:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8004e9c:	e04a      	b.n	8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
  case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8004e9e:	f7ff fe09 	bl	8004ab4 <HAL_RCC_GetSysClockFreq>
 8004ea2:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8004ea4:	e046      	b.n	8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
  case RCC_PERIPHCLK_RTC:  
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8004ea6:	4b28      	ldr	r3, [pc, #160]	; (8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004ea8:	6a1b      	ldr	r3, [r3, #32]
 8004eaa:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004eac:	69fb      	ldr	r3, [r7, #28]
 8004eae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004eb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004eb6:	d108      	bne.n	8004eca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d003      	beq.n	8004eca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 8004ec2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ec6:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ec8:	e022      	b.n	8004f10 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004eca:	69fb      	ldr	r3, [r7, #28]
 8004ecc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ed0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ed4:	d109      	bne.n	8004eea <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8004ed6:	4b1c      	ldr	r3, [pc, #112]	; (8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eda:	f003 0302 	and.w	r3, r3, #2
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d003      	beq.n	8004eea <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 8004ee2:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004ee6:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ee8:	e012      	b.n	8004f10 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ef0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ef4:	d109      	bne.n	8004f0a <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 8004ef6:	4b14      	ldr	r3, [pc, #80]	; (8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d003      	beq.n	8004f0a <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      {
        frequency = HSE_VALUE / 128U;
 8004f02:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004f06:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f08:	e002      	b.n	8004f10 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      }
      /* Clock not enabled for RTC*/
      else
      {
        frequency = 0U;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8004f0e:	e011      	b.n	8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
 8004f10:	e010      	b.n	8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
  case RCC_PERIPHCLK_ADC:  
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004f12:	f7ff fe4f 	bl	8004bb4 <HAL_RCC_GetPCLK2Freq>
 8004f16:	4602      	mov	r2, r0
 8004f18:	4b0b      	ldr	r3, [pc, #44]	; (8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	0b9b      	lsrs	r3, r3, #14
 8004f1e:	f003 0303 	and.w	r3, r3, #3
 8004f22:	3301      	adds	r3, #1
 8004f24:	005b      	lsls	r3, r3, #1
 8004f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f2a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004f2c:	e002      	b.n	8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
    }
  default: 
    {
      break;
 8004f2e:	bf00      	nop
 8004f30:	e000      	b.n	8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
      break;
 8004f32:	bf00      	nop
    }
  }
  return(frequency);
 8004f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3734      	adds	r7, #52	; 0x34
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd90      	pop	{r4, r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	0800ccc4 	.word	0x0800ccc4
 8004f44:	0800ccd4 	.word	0x0800ccd4
 8004f48:	40021000 	.word	0x40021000
 8004f4c:	007a1200 	.word	0x007a1200
 8004f50:	003d0900 	.word	0x003d0900
 8004f54:	aaaaaaab 	.word	0xaaaaaaab

08004f58 <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d101      	bne.n	8004f6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e01d      	b.n	8004fa6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d106      	bne.n	8004f84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f004 fce0 	bl	8009944 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2202      	movs	r2, #2
 8004f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	3304      	adds	r3, #4
 8004f94:	4619      	mov	r1, r3
 8004f96:	4610      	mov	r0, r2
 8004f98:	f000 fa2a 	bl	80053f0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3708      	adds	r7, #8
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}

08004fae <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fae:	b480      	push	{r7}
 8004fb0:	b083      	sub	sp, #12
 8004fb2:	af00      	add	r7, sp, #0
 8004fb4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	6812      	ldr	r2, [r2, #0]
 8004fbe:	68d2      	ldr	r2, [r2, #12]
 8004fc0:	f042 0201 	orr.w	r2, r2, #1
 8004fc4:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	6812      	ldr	r2, [r2, #0]
 8004fce:	6812      	ldr	r2, [r2, #0]
 8004fd0:	f042 0201 	orr.w	r2, r2, #1
 8004fd4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bc80      	pop	{r7}
 8004fe0:	4770      	bx	lr

08004fe2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fe2:	b580      	push	{r7, lr}
 8004fe4:	b082      	sub	sp, #8
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	691b      	ldr	r3, [r3, #16]
 8004ff0:	f003 0302 	and.w	r3, r3, #2
 8004ff4:	2b02      	cmp	r3, #2
 8004ff6:	d122      	bne.n	800503e <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	f003 0302 	and.w	r3, r3, #2
 8005002:	2b02      	cmp	r3, #2
 8005004:	d11b      	bne.n	800503e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f06f 0202 	mvn.w	r2, #2
 800500e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2201      	movs	r2, #1
 8005014:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	f003 0303 	and.w	r3, r3, #3
 8005020:	2b00      	cmp	r3, #0
 8005022:	d003      	beq.n	800502c <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f000 f9c8 	bl	80053ba <HAL_TIM_IC_CaptureCallback>
 800502a:	e005      	b.n	8005038 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f000 f9bb 	bl	80053a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 f9ca 	bl	80053cc <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	691b      	ldr	r3, [r3, #16]
 8005044:	f003 0304 	and.w	r3, r3, #4
 8005048:	2b04      	cmp	r3, #4
 800504a:	d122      	bne.n	8005092 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	f003 0304 	and.w	r3, r3, #4
 8005056:	2b04      	cmp	r3, #4
 8005058:	d11b      	bne.n	8005092 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f06f 0204 	mvn.w	r2, #4
 8005062:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2202      	movs	r2, #2
 8005068:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	699b      	ldr	r3, [r3, #24]
 8005070:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005074:	2b00      	cmp	r3, #0
 8005076:	d003      	beq.n	8005080 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f000 f99e 	bl	80053ba <HAL_TIM_IC_CaptureCallback>
 800507e:	e005      	b.n	800508c <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f000 f991 	bl	80053a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 f9a0 	bl	80053cc <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	691b      	ldr	r3, [r3, #16]
 8005098:	f003 0308 	and.w	r3, r3, #8
 800509c:	2b08      	cmp	r3, #8
 800509e:	d122      	bne.n	80050e6 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	f003 0308 	and.w	r3, r3, #8
 80050aa:	2b08      	cmp	r3, #8
 80050ac:	d11b      	bne.n	80050e6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f06f 0208 	mvn.w	r2, #8
 80050b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2204      	movs	r2, #4
 80050bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	69db      	ldr	r3, [r3, #28]
 80050c4:	f003 0303 	and.w	r3, r3, #3
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d003      	beq.n	80050d4 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f000 f974 	bl	80053ba <HAL_TIM_IC_CaptureCallback>
 80050d2:	e005      	b.n	80050e0 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f000 f967 	bl	80053a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 f976 	bl	80053cc <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	691b      	ldr	r3, [r3, #16]
 80050ec:	f003 0310 	and.w	r3, r3, #16
 80050f0:	2b10      	cmp	r3, #16
 80050f2:	d122      	bne.n	800513a <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	f003 0310 	and.w	r3, r3, #16
 80050fe:	2b10      	cmp	r3, #16
 8005100:	d11b      	bne.n	800513a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f06f 0210 	mvn.w	r2, #16
 800510a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2208      	movs	r2, #8
 8005110:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	69db      	ldr	r3, [r3, #28]
 8005118:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800511c:	2b00      	cmp	r3, #0
 800511e:	d003      	beq.n	8005128 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f000 f94a 	bl	80053ba <HAL_TIM_IC_CaptureCallback>
 8005126:	e005      	b.n	8005134 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f000 f93d 	bl	80053a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f000 f94c 	bl	80053cc <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	691b      	ldr	r3, [r3, #16]
 8005140:	f003 0301 	and.w	r3, r3, #1
 8005144:	2b01      	cmp	r3, #1
 8005146:	d10e      	bne.n	8005166 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	68db      	ldr	r3, [r3, #12]
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	2b01      	cmp	r3, #1
 8005154:	d107      	bne.n	8005166 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f06f 0201 	mvn.w	r2, #1
 800515e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f004 fc43 	bl	80099ec <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	691b      	ldr	r3, [r3, #16]
 800516c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005170:	2b80      	cmp	r3, #128	; 0x80
 8005172:	d10e      	bne.n	8005192 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800517e:	2b80      	cmp	r3, #128	; 0x80
 8005180:	d107      	bne.n	8005192 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800518a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 fa9f 	bl	80056d0 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	691b      	ldr	r3, [r3, #16]
 8005198:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800519c:	2b40      	cmp	r3, #64	; 0x40
 800519e:	d10e      	bne.n	80051be <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051aa:	2b40      	cmp	r3, #64	; 0x40
 80051ac:	d107      	bne.n	80051be <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80051b6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f000 f910 	bl	80053de <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	691b      	ldr	r3, [r3, #16]
 80051c4:	f003 0320 	and.w	r3, r3, #32
 80051c8:	2b20      	cmp	r3, #32
 80051ca:	d10e      	bne.n	80051ea <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	f003 0320 	and.w	r3, r3, #32
 80051d6:	2b20      	cmp	r3, #32
 80051d8:	d107      	bne.n	80051ea <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f06f 0220 	mvn.w	r2, #32
 80051e2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	f000 fa6a 	bl	80056be <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80051ea:	bf00      	nop
 80051ec:	3708      	adds	r7, #8
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}

080051f2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 80051f2:	b580      	push	{r7, lr}
 80051f4:	b084      	sub	sp, #16
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
 80051fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80051fc:	2300      	movs	r3, #0
 80051fe:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005206:	2b01      	cmp	r3, #1
 8005208:	d101      	bne.n	800520e <HAL_TIM_ConfigClockSource+0x1c>
 800520a:	2302      	movs	r3, #2
 800520c:	e0c8      	b.n	80053a0 <HAL_TIM_ConfigClockSource+0x1ae>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2201      	movs	r2, #1
 8005212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2202      	movs	r2, #2
 800521a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800522c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005234:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68fa      	ldr	r2, [r7, #12]
 800523c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	2b40      	cmp	r3, #64	; 0x40
 8005244:	d077      	beq.n	8005336 <HAL_TIM_ConfigClockSource+0x144>
 8005246:	2b40      	cmp	r3, #64	; 0x40
 8005248:	d80e      	bhi.n	8005268 <HAL_TIM_ConfigClockSource+0x76>
 800524a:	2b10      	cmp	r3, #16
 800524c:	f000 808a 	beq.w	8005364 <HAL_TIM_ConfigClockSource+0x172>
 8005250:	2b10      	cmp	r3, #16
 8005252:	d802      	bhi.n	800525a <HAL_TIM_ConfigClockSource+0x68>
 8005254:	2b00      	cmp	r3, #0
 8005256:	d07e      	beq.n	8005356 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 8005258:	e099      	b.n	800538e <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800525a:	2b20      	cmp	r3, #32
 800525c:	f000 8089 	beq.w	8005372 <HAL_TIM_ConfigClockSource+0x180>
 8005260:	2b30      	cmp	r3, #48	; 0x30
 8005262:	f000 808d 	beq.w	8005380 <HAL_TIM_ConfigClockSource+0x18e>
    break;
 8005266:	e092      	b.n	800538e <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8005268:	2b70      	cmp	r3, #112	; 0x70
 800526a:	d016      	beq.n	800529a <HAL_TIM_ConfigClockSource+0xa8>
 800526c:	2b70      	cmp	r3, #112	; 0x70
 800526e:	d804      	bhi.n	800527a <HAL_TIM_ConfigClockSource+0x88>
 8005270:	2b50      	cmp	r3, #80	; 0x50
 8005272:	d040      	beq.n	80052f6 <HAL_TIM_ConfigClockSource+0x104>
 8005274:	2b60      	cmp	r3, #96	; 0x60
 8005276:	d04e      	beq.n	8005316 <HAL_TIM_ConfigClockSource+0x124>
    break;
 8005278:	e089      	b.n	800538e <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800527a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800527e:	d003      	beq.n	8005288 <HAL_TIM_ConfigClockSource+0x96>
 8005280:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005284:	d024      	beq.n	80052d0 <HAL_TIM_ConfigClockSource+0xde>
    break;
 8005286:	e082      	b.n	800538e <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	6812      	ldr	r2, [r2, #0]
 8005290:	6892      	ldr	r2, [r2, #8]
 8005292:	f022 0207 	bic.w	r2, r2, #7
 8005296:	609a      	str	r2, [r3, #8]
    break;
 8005298:	e079      	b.n	800538e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6818      	ldr	r0, [r3, #0]
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	6899      	ldr	r1, [r3, #8]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	685a      	ldr	r2, [r3, #4]
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	f000 f9a3 	bl	80055f4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80052bc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80052c4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	609a      	str	r2, [r3, #8]
    break;
 80052ce:	e05e      	b.n	800538e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6818      	ldr	r0, [r3, #0]
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	6899      	ldr	r1, [r3, #8]
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	685a      	ldr	r2, [r3, #4]
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	f000 f988 	bl	80055f4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	6812      	ldr	r2, [r2, #0]
 80052ec:	6892      	ldr	r2, [r2, #8]
 80052ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80052f2:	609a      	str	r2, [r3, #8]
    break;
 80052f4:	e04b      	b.n	800538e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6818      	ldr	r0, [r3, #0]
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	6859      	ldr	r1, [r3, #4]
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	461a      	mov	r2, r3
 8005304:	f000 f8f2 	bl	80054ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2150      	movs	r1, #80	; 0x50
 800530e:	4618      	mov	r0, r3
 8005310:	f000 f951 	bl	80055b6 <TIM_ITRx_SetConfig>
    break;
 8005314:	e03b      	b.n	800538e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6818      	ldr	r0, [r3, #0]
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	6859      	ldr	r1, [r3, #4]
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	461a      	mov	r2, r3
 8005324:	f000 f914 	bl	8005550 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2160      	movs	r1, #96	; 0x60
 800532e:	4618      	mov	r0, r3
 8005330:	f000 f941 	bl	80055b6 <TIM_ITRx_SetConfig>
    break;
 8005334:	e02b      	b.n	800538e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6818      	ldr	r0, [r3, #0]
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	6859      	ldr	r1, [r3, #4]
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	68db      	ldr	r3, [r3, #12]
 8005342:	461a      	mov	r2, r3
 8005344:	f000 f8d2 	bl	80054ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2140      	movs	r1, #64	; 0x40
 800534e:	4618      	mov	r0, r3
 8005350:	f000 f931 	bl	80055b6 <TIM_ITRx_SetConfig>
    break;
 8005354:	e01b      	b.n	800538e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	2100      	movs	r1, #0
 800535c:	4618      	mov	r0, r3
 800535e:	f000 f92a 	bl	80055b6 <TIM_ITRx_SetConfig>
    break;
 8005362:	e014      	b.n	800538e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2110      	movs	r1, #16
 800536a:	4618      	mov	r0, r3
 800536c:	f000 f923 	bl	80055b6 <TIM_ITRx_SetConfig>
    break;
 8005370:	e00d      	b.n	800538e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	2120      	movs	r1, #32
 8005378:	4618      	mov	r0, r3
 800537a:	f000 f91c 	bl	80055b6 <TIM_ITRx_SetConfig>
    break;
 800537e:	e006      	b.n	800538e <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	2130      	movs	r1, #48	; 0x30
 8005386:	4618      	mov	r0, r3
 8005388:	f000 f915 	bl	80055b6 <TIM_ITRx_SetConfig>
    break;
 800538c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2201      	movs	r2, #1
 8005392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800539e:	2300      	movs	r3, #0
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3710      	adds	r7, #16
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bd80      	pop	{r7, pc}

080053a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053b0:	bf00      	nop
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bc80      	pop	{r7}
 80053b8:	4770      	bx	lr

080053ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80053ba:	b480      	push	{r7}
 80053bc:	b083      	sub	sp, #12
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80053c2:	bf00      	nop
 80053c4:	370c      	adds	r7, #12
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bc80      	pop	{r7}
 80053ca:	4770      	bx	lr

080053cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053d4:	bf00      	nop
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	bc80      	pop	{r7}
 80053dc:	4770      	bx	lr

080053de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80053de:	b480      	push	{r7}
 80053e0:	b083      	sub	sp, #12
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80053e6:	bf00      	nop
 80053e8:	370c      	adds	r7, #12
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bc80      	pop	{r7}
 80053ee:	4770      	bx	lr

080053f0 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b085      	sub	sp, #20
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80053fa:	2300      	movs	r3, #0
 80053fc:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	4a34      	ldr	r2, [pc, #208]	; (80054d8 <TIM_Base_SetConfig+0xe8>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d013      	beq.n	8005434 <TIM_Base_SetConfig+0x44>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	4a33      	ldr	r2, [pc, #204]	; (80054dc <TIM_Base_SetConfig+0xec>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d00f      	beq.n	8005434 <TIM_Base_SetConfig+0x44>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800541a:	d00b      	beq.n	8005434 <TIM_Base_SetConfig+0x44>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a30      	ldr	r2, [pc, #192]	; (80054e0 <TIM_Base_SetConfig+0xf0>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d007      	beq.n	8005434 <TIM_Base_SetConfig+0x44>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4a2f      	ldr	r2, [pc, #188]	; (80054e4 <TIM_Base_SetConfig+0xf4>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d003      	beq.n	8005434 <TIM_Base_SetConfig+0x44>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a2e      	ldr	r2, [pc, #184]	; (80054e8 <TIM_Base_SetConfig+0xf8>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d108      	bne.n	8005446 <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800543a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	68fa      	ldr	r2, [r7, #12]
 8005442:	4313      	orrs	r3, r2
 8005444:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a23      	ldr	r2, [pc, #140]	; (80054d8 <TIM_Base_SetConfig+0xe8>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d013      	beq.n	8005476 <TIM_Base_SetConfig+0x86>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a22      	ldr	r2, [pc, #136]	; (80054dc <TIM_Base_SetConfig+0xec>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d00f      	beq.n	8005476 <TIM_Base_SetConfig+0x86>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800545c:	d00b      	beq.n	8005476 <TIM_Base_SetConfig+0x86>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a1f      	ldr	r2, [pc, #124]	; (80054e0 <TIM_Base_SetConfig+0xf0>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d007      	beq.n	8005476 <TIM_Base_SetConfig+0x86>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a1e      	ldr	r2, [pc, #120]	; (80054e4 <TIM_Base_SetConfig+0xf4>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d003      	beq.n	8005476 <TIM_Base_SetConfig+0x86>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a1d      	ldr	r2, [pc, #116]	; (80054e8 <TIM_Base_SetConfig+0xf8>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d108      	bne.n	8005488 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800547c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	4313      	orrs	r3, r2
 8005486:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800548e:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	695b      	ldr	r3, [r3, #20]
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	4313      	orrs	r3, r2
 8005498:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	68fa      	ldr	r2, [r7, #12]
 800549e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	689a      	ldr	r2, [r3, #8]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	4a09      	ldr	r2, [pc, #36]	; (80054d8 <TIM_Base_SetConfig+0xe8>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d003      	beq.n	80054c0 <TIM_Base_SetConfig+0xd0>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4a08      	ldr	r2, [pc, #32]	; (80054dc <TIM_Base_SetConfig+0xec>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d103      	bne.n	80054c8 <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	691a      	ldr	r2, [r3, #16]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	615a      	str	r2, [r3, #20]
}
 80054ce:	bf00      	nop
 80054d0:	3714      	adds	r7, #20
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bc80      	pop	{r7}
 80054d6:	4770      	bx	lr
 80054d8:	40012c00 	.word	0x40012c00
 80054dc:	40013400 	.word	0x40013400
 80054e0:	40000400 	.word	0x40000400
 80054e4:	40000800 	.word	0x40000800
 80054e8:	40000c00 	.word	0x40000c00

080054ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b087      	sub	sp, #28
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80054f8:	2300      	movs	r3, #0
 80054fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80054fc:	2300      	movs	r3, #0
 80054fe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6a1b      	ldr	r3, [r3, #32]
 8005504:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6a1b      	ldr	r3, [r3, #32]
 800550a:	f023 0201 	bic.w	r2, r3, #1
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	699b      	ldr	r3, [r3, #24]
 8005516:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800551e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	011b      	lsls	r3, r3, #4
 8005524:	697a      	ldr	r2, [r7, #20]
 8005526:	4313      	orrs	r3, r2
 8005528:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	f023 030a 	bic.w	r3, r3, #10
 8005530:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	4313      	orrs	r3, r2
 8005538:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	697a      	ldr	r2, [r7, #20]
 800553e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	693a      	ldr	r2, [r7, #16]
 8005544:	621a      	str	r2, [r3, #32]
}
 8005546:	bf00      	nop
 8005548:	371c      	adds	r7, #28
 800554a:	46bd      	mov	sp, r7
 800554c:	bc80      	pop	{r7}
 800554e:	4770      	bx	lr

08005550 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005550:	b480      	push	{r7}
 8005552:	b087      	sub	sp, #28
 8005554:	af00      	add	r7, sp, #0
 8005556:	60f8      	str	r0, [r7, #12]
 8005558:	60b9      	str	r1, [r7, #8]
 800555a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800555c:	2300      	movs	r3, #0
 800555e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005560:	2300      	movs	r3, #0
 8005562:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6a1b      	ldr	r3, [r3, #32]
 8005568:	f023 0210 	bic.w	r2, r3, #16
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005582:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	031b      	lsls	r3, r3, #12
 8005588:	697a      	ldr	r2, [r7, #20]
 800558a:	4313      	orrs	r3, r2
 800558c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005594:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	011b      	lsls	r3, r3, #4
 800559a:	693a      	ldr	r2, [r7, #16]
 800559c:	4313      	orrs	r3, r2
 800559e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	697a      	ldr	r2, [r7, #20]
 80055a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	693a      	ldr	r2, [r7, #16]
 80055aa:	621a      	str	r2, [r3, #32]
}
 80055ac:	bf00      	nop
 80055ae:	371c      	adds	r7, #28
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bc80      	pop	{r7}
 80055b4:	4770      	bx	lr

080055b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 80055b6:	b480      	push	{r7}
 80055b8:	b085      	sub	sp, #20
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
 80055be:	460b      	mov	r3, r1
 80055c0:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 80055c2:	2300      	movs	r3, #0
 80055c4:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055d2:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80055d4:	887b      	ldrh	r3, [r7, #2]
 80055d6:	f043 0307 	orr.w	r3, r3, #7
 80055da:	b29b      	uxth	r3, r3
 80055dc:	461a      	mov	r2, r3
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	609a      	str	r2, [r3, #8]
}
 80055ea:	bf00      	nop
 80055ec:	3714      	adds	r7, #20
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bc80      	pop	{r7}
 80055f2:	4770      	bx	lr

080055f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b087      	sub	sp, #28
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	607a      	str	r2, [r7, #4]
 8005600:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005602:	2300      	movs	r3, #0
 8005604:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005612:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	021a      	lsls	r2, r3, #8
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	431a      	orrs	r2, r3
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	4313      	orrs	r3, r2
 8005620:	697a      	ldr	r2, [r7, #20]
 8005622:	4313      	orrs	r3, r2
 8005624:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	697a      	ldr	r2, [r7, #20]
 800562a:	609a      	str	r2, [r3, #8]
}
 800562c:	bf00      	nop
 800562e:	371c      	adds	r7, #28
 8005630:	46bd      	mov	sp, r7
 8005632:	bc80      	pop	{r7}
 8005634:	4770      	bx	lr

08005636 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8005636:	b480      	push	{r7}
 8005638:	b083      	sub	sp, #12
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]
 800563e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005646:	2b01      	cmp	r3, #1
 8005648:	d101      	bne.n	800564e <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800564a:	2302      	movs	r3, #2
 800564c:	e032      	b.n	80056b4 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2201      	movs	r2, #1
 8005652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2202      	movs	r2, #2
 800565a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	6812      	ldr	r2, [r2, #0]
 8005666:	6852      	ldr	r2, [r2, #4]
 8005668:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800566c:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	687a      	ldr	r2, [r7, #4]
 8005674:	6812      	ldr	r2, [r2, #0]
 8005676:	6851      	ldr	r1, [r2, #4]
 8005678:	683a      	ldr	r2, [r7, #0]
 800567a:	6812      	ldr	r2, [r2, #0]
 800567c:	430a      	orrs	r2, r1
 800567e:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	687a      	ldr	r2, [r7, #4]
 8005686:	6812      	ldr	r2, [r2, #0]
 8005688:	6892      	ldr	r2, [r2, #8]
 800568a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800568e:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	6812      	ldr	r2, [r2, #0]
 8005698:	6891      	ldr	r1, [r2, #8]
 800569a:	683a      	ldr	r2, [r7, #0]
 800569c:	6852      	ldr	r2, [r2, #4]
 800569e:	430a      	orrs	r2, r1
 80056a0:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2201      	movs	r2, #1
 80056a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056b2:	2300      	movs	r3, #0
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	370c      	adds	r7, #12
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bc80      	pop	{r7}
 80056bc:	4770      	bx	lr

080056be <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80056be:	b480      	push	{r7}
 80056c0:	b083      	sub	sp, #12
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80056c6:	bf00      	nop
 80056c8:	370c      	adds	r7, #12
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bc80      	pop	{r7}
 80056ce:	4770      	bx	lr

080056d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80056d8:	bf00      	nop
 80056da:	370c      	adds	r7, #12
 80056dc:	46bd      	mov	sp, r7
 80056de:	bc80      	pop	{r7}
 80056e0:	4770      	bx	lr

080056e2 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056e2:	b580      	push	{r7, lr}
 80056e4:	b082      	sub	sp, #8
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d101      	bne.n	80056f4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e03f      	b.n	8005774 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d106      	bne.n	800570e <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2200      	movs	r2, #0
 8005704:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f004 fa45 	bl	8009b98 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2224      	movs	r2, #36	; 0x24
 8005712:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	687a      	ldr	r2, [r7, #4]
 800571c:	6812      	ldr	r2, [r2, #0]
 800571e:	68d2      	ldr	r2, [r2, #12]
 8005720:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005724:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 fd72 	bl	8006210 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	687a      	ldr	r2, [r7, #4]
 8005732:	6812      	ldr	r2, [r2, #0]
 8005734:	6912      	ldr	r2, [r2, #16]
 8005736:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800573a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	687a      	ldr	r2, [r7, #4]
 8005742:	6812      	ldr	r2, [r2, #0]
 8005744:	6952      	ldr	r2, [r2, #20]
 8005746:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800574a:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	6812      	ldr	r2, [r2, #0]
 8005754:	68d2      	ldr	r2, [r2, #12]
 8005756:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800575a:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2200      	movs	r2, #0
 8005760:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2220      	movs	r2, #32
 8005766:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2220      	movs	r2, #32
 800576e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8005772:	2300      	movs	r3, #0
}
 8005774:	4618      	mov	r0, r3
 8005776:	3708      	adds	r7, #8
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b088      	sub	sp, #32
 8005780:	af02      	add	r7, sp, #8
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	603b      	str	r3, [r7, #0]
 8005788:	4613      	mov	r3, r2
 800578a:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 800578c:	2300      	movs	r3, #0
 800578e:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005796:	b2db      	uxtb	r3, r3
 8005798:	2b20      	cmp	r3, #32
 800579a:	f040 8082 	bne.w	80058a2 <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL) || (Size == 0U))
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d002      	beq.n	80057aa <HAL_UART_Transmit+0x2e>
 80057a4:	88fb      	ldrh	r3, [r7, #6]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d101      	bne.n	80057ae <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e07a      	b.n	80058a4 <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d101      	bne.n	80057bc <HAL_UART_Transmit+0x40>
 80057b8:	2302      	movs	r3, #2
 80057ba:	e073      	b.n	80058a4 <HAL_UART_Transmit+0x128>
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2200      	movs	r2, #0
 80057c8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2221      	movs	r2, #33	; 0x21
 80057ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80057d2:	f7fb fd7d 	bl	80012d0 <HAL_GetTick>
 80057d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	88fa      	ldrh	r2, [r7, #6]
 80057dc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	88fa      	ldrh	r2, [r7, #6]
 80057e2:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80057e4:	e041      	b.n	800586a <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	3b01      	subs	r3, #1
 80057ee:	b29a      	uxth	r2, r3
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057fc:	d121      	bne.n	8005842 <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	9300      	str	r3, [sp, #0]
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	2200      	movs	r2, #0
 8005806:	2180      	movs	r1, #128	; 0x80
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f000 fb83 	bl	8005f14 <UART_WaitOnFlagUntilTimeout>
 800580e:	4603      	mov	r3, r0
 8005810:	2b00      	cmp	r3, #0
 8005812:	d001      	beq.n	8005818 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8005814:	2303      	movs	r3, #3
 8005816:	e045      	b.n	80058a4 <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	693a      	ldr	r2, [r7, #16]
 8005822:	8812      	ldrh	r2, [r2, #0]
 8005824:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005828:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d103      	bne.n	800583a <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	3302      	adds	r3, #2
 8005836:	60bb      	str	r3, [r7, #8]
 8005838:	e017      	b.n	800586a <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData +=1U;
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	3301      	adds	r3, #1
 800583e:	60bb      	str	r3, [r7, #8]
 8005840:	e013      	b.n	800586a <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	9300      	str	r3, [sp, #0]
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	2200      	movs	r2, #0
 800584a:	2180      	movs	r1, #128	; 0x80
 800584c:	68f8      	ldr	r0, [r7, #12]
 800584e:	f000 fb61 	bl	8005f14 <UART_WaitOnFlagUntilTimeout>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d001      	beq.n	800585c <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	e023      	b.n	80058a4 <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	1c59      	adds	r1, r3, #1
 8005864:	60b9      	str	r1, [r7, #8]
 8005866:	781b      	ldrb	r3, [r3, #0]
 8005868:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800586e:	b29b      	uxth	r3, r3
 8005870:	2b00      	cmp	r3, #0
 8005872:	d1b8      	bne.n	80057e6 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	9300      	str	r3, [sp, #0]
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	2200      	movs	r2, #0
 800587c:	2140      	movs	r1, #64	; 0x40
 800587e:	68f8      	ldr	r0, [r7, #12]
 8005880:	f000 fb48 	bl	8005f14 <UART_WaitOnFlagUntilTimeout>
 8005884:	4603      	mov	r3, r0
 8005886:	2b00      	cmp	r3, #0
 8005888:	d001      	beq.n	800588e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	e00a      	b.n	80058a4 <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2220      	movs	r2, #32
 8005892:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2200      	movs	r2, #0
 800589a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800589e:	2300      	movs	r3, #0
 80058a0:	e000      	b.n	80058a4 <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 80058a2:	2302      	movs	r3, #2
  }
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3718      	adds	r7, #24
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <HAL_UART_Transmit_DMA>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b086      	sub	sp, #24
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	4613      	mov	r3, r2
 80058b8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	2b20      	cmp	r3, #32
 80058c4:	d153      	bne.n	800596e <HAL_UART_Transmit_DMA+0xc2>
  {
    if((pData == NULL) || (Size == 0U))
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d002      	beq.n	80058d2 <HAL_UART_Transmit_DMA+0x26>
 80058cc:	88fb      	ldrh	r3, [r7, #6]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d101      	bne.n	80058d6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e04c      	b.n	8005970 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d101      	bne.n	80058e4 <HAL_UART_Transmit_DMA+0x38>
 80058e0:	2302      	movs	r3, #2
 80058e2:	e045      	b.n	8005970 <HAL_UART_Transmit_DMA+0xc4>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80058ec:	68ba      	ldr	r2, [r7, #8]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	88fa      	ldrh	r2, [r7, #6]
 80058f6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	88fa      	ldrh	r2, [r7, #6]
 80058fc:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2221      	movs	r2, #33	; 0x21
 8005908:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005910:	4a19      	ldr	r2, [pc, #100]	; (8005978 <HAL_UART_Transmit_DMA+0xcc>)
 8005912:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005918:	4a18      	ldr	r2, [pc, #96]	; (800597c <HAL_UART_Transmit_DMA+0xd0>)
 800591a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005920:	4a17      	ldr	r2, [pc, #92]	; (8005980 <HAL_UART_Transmit_DMA+0xd4>)
 8005922:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005928:	2200      	movs	r2, #0
 800592a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t*)&pData;
 800592c:	f107 0308 	add.w	r3, r7, #8
 8005930:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	6819      	ldr	r1, [r3, #0]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	3304      	adds	r3, #4
 8005940:	461a      	mov	r2, r3
 8005942:	88fb      	ldrh	r3, [r7, #6]
 8005944:	f7fd f818 	bl	8002978 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005950:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68fa      	ldr	r2, [r7, #12]
 8005960:	6812      	ldr	r2, [r2, #0]
 8005962:	6952      	ldr	r2, [r2, #20]
 8005964:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005968:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800596a:	2300      	movs	r3, #0
 800596c:	e000      	b.n	8005970 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800596e:	2302      	movs	r3, #2
  }
}
 8005970:	4618      	mov	r0, r3
 8005972:	3718      	adds	r7, #24
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}
 8005978:	08005d8f 	.word	0x08005d8f
 800597c:	08005de1 	.word	0x08005de1
 8005980:	08005e81 	.word	0x08005e81

08005984 <HAL_UART_Receive_DMA>:
  * @param  Size: Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b086      	sub	sp, #24
 8005988:	af00      	add	r7, sp, #0
 800598a:	60f8      	str	r0, [r7, #12]
 800598c:	60b9      	str	r1, [r7, #8]
 800598e:	4613      	mov	r3, r2
 8005990:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005998:	b2db      	uxtb	r3, r3
 800599a:	2b20      	cmp	r3, #32
 800599c:	d166      	bne.n	8005a6c <HAL_UART_Receive_DMA+0xe8>
  {
    if((pData == NULL) || (Size == 0U))
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d002      	beq.n	80059aa <HAL_UART_Receive_DMA+0x26>
 80059a4:	88fb      	ldrh	r3, [r7, #6]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d101      	bne.n	80059ae <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	e05f      	b.n	8005a6e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d101      	bne.n	80059bc <HAL_UART_Receive_DMA+0x38>
 80059b8:	2302      	movs	r3, #2
 80059ba:	e058      	b.n	8005a6e <HAL_UART_Receive_DMA+0xea>
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80059c4:	68ba      	ldr	r2, [r7, #8]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	88fa      	ldrh	r2, [r7, #6]
 80059ce:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2200      	movs	r2, #0
 80059d4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2222      	movs	r2, #34	; 0x22
 80059da:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059e2:	4a25      	ldr	r2, [pc, #148]	; (8005a78 <HAL_UART_Receive_DMA+0xf4>)
 80059e4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059ea:	4a24      	ldr	r2, [pc, #144]	; (8005a7c <HAL_UART_Receive_DMA+0xf8>)
 80059ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059f2:	4a23      	ldr	r2, [pc, #140]	; (8005a80 <HAL_UART_Receive_DMA+0xfc>)
 80059f4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059fa:	2200      	movs	r2, #0
 80059fc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t*)&pData;
 80059fe:	f107 0308 	add.w	r3, r7, #8
 8005a02:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	3304      	adds	r3, #4
 8005a0e:	4619      	mov	r1, r3
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	88fb      	ldrh	r3, [r7, #6]
 8005a16:	f7fc ffaf 	bl	8002978 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	613b      	str	r3, [r7, #16]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	613b      	str	r3, [r7, #16]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	613b      	str	r3, [r7, #16]
 8005a2e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2200      	movs	r2, #0
 8005a34:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	6812      	ldr	r2, [r2, #0]
 8005a40:	68d2      	ldr	r2, [r2, #12]
 8005a42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a46:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	68fa      	ldr	r2, [r7, #12]
 8005a4e:	6812      	ldr	r2, [r2, #0]
 8005a50:	6952      	ldr	r2, [r2, #20]
 8005a52:	f042 0201 	orr.w	r2, r2, #1
 8005a56:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68fa      	ldr	r2, [r7, #12]
 8005a5e:	6812      	ldr	r2, [r2, #0]
 8005a60:	6952      	ldr	r2, [r2, #20]
 8005a62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a66:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	e000      	b.n	8005a6e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8005a6c:	2302      	movs	r3, #2
  }
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3718      	adds	r7, #24
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop
 8005a78:	08005dfd 	.word	0x08005dfd
 8005a7c:	08005e65 	.word	0x08005e65
 8005a80:	08005e81 	.word	0x08005e81

08005a84 <HAL_UART_DMAStop>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b084      	sub	sp, #16
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	695b      	ldr	r3, [r3, #20]
 8005a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	bf14      	ite	ne
 8005a9e:	2301      	movne	r3, #1
 8005aa0:	2300      	moveq	r3, #0
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	2b21      	cmp	r3, #33	; 0x21
 8005ab0:	d116      	bne.n	8005ae0 <HAL_UART_DMAStop+0x5c>
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d013      	beq.n	8005ae0 <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	6812      	ldr	r2, [r2, #0]
 8005ac0:	6952      	ldr	r2, [r2, #20]
 8005ac2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ac6:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel */
    if(huart->hdmatx != NULL)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d004      	beq.n	8005ada <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f7fc ffae 	bl	8002a36 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f000 fa64 	bl	8005fa8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	695b      	ldr	r3, [r3, #20]
 8005ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	bf14      	ite	ne
 8005aee:	2301      	movne	r3, #1
 8005af0:	2300      	moveq	r3, #0
 8005af2:	b2db      	uxtb	r3, r3
 8005af4:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	2b22      	cmp	r3, #34	; 0x22
 8005b00:	d116      	bne.n	8005b30 <HAL_UART_DMAStop+0xac>
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d013      	beq.n	8005b30 <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	6812      	ldr	r2, [r2, #0]
 8005b10:	6952      	ldr	r2, [r2, #20]
 8005b12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b16:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel */
    if(huart->hdmarx != NULL)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d004      	beq.n	8005b2a <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b24:	4618      	mov	r0, r3
 8005b26:	f7fc ff86 	bl	8002a36 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 fa51 	bl	8005fd2 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8005b30:	2300      	movs	r3, #0
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3710      	adds	r7, #16
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}
	...

08005b3c <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b088      	sub	sp, #32
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	695b      	ldr	r3, [r3, #20]
 8005b5a:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8005b60:	2300      	movs	r3, #0
 8005b62:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	f003 030f 	and.w	r3, r3, #15
 8005b6a:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d10d      	bne.n	8005b8e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	f003 0320 	and.w	r3, r3, #32
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d008      	beq.n	8005b8e <HAL_UART_IRQHandler+0x52>
 8005b7c:	69bb      	ldr	r3, [r7, #24]
 8005b7e:	f003 0320 	and.w	r3, r3, #32
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d003      	beq.n	8005b8e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 fac0 	bl	800610c <UART_Receive_IT>
      return;
 8005b8c:	e0cc      	b.n	8005d28 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	f000 80ab 	beq.w	8005cec <HAL_UART_IRQHandler+0x1b0>
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	f003 0301 	and.w	r3, r3, #1
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d105      	bne.n	8005bac <HAL_UART_IRQHandler+0x70>
 8005ba0:	69bb      	ldr	r3, [r7, #24]
 8005ba2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	f000 80a0 	beq.w	8005cec <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	f003 0301 	and.w	r3, r3, #1
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d00a      	beq.n	8005bcc <HAL_UART_IRQHandler+0x90>
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d005      	beq.n	8005bcc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bc4:	f043 0201 	orr.w	r2, r3, #1
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005bcc:	69fb      	ldr	r3, [r7, #28]
 8005bce:	f003 0304 	and.w	r3, r3, #4
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d00a      	beq.n	8005bec <HAL_UART_IRQHandler+0xb0>
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	f003 0301 	and.w	r3, r3, #1
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d005      	beq.n	8005bec <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005be4:	f043 0202 	orr.w	r2, r3, #2
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	f003 0302 	and.w	r3, r3, #2
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d00a      	beq.n	8005c0c <HAL_UART_IRQHandler+0xd0>
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	f003 0301 	and.w	r3, r3, #1
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d005      	beq.n	8005c0c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c04:	f043 0204 	orr.w	r2, r3, #4
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	f003 0308 	and.w	r3, r3, #8
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d00a      	beq.n	8005c2c <HAL_UART_IRQHandler+0xf0>
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	f003 0301 	and.w	r3, r3, #1
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d005      	beq.n	8005c2c <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c24:	f043 0208 	orr.w	r2, r3, #8
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d078      	beq.n	8005d26 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	f003 0320 	and.w	r3, r3, #32
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d007      	beq.n	8005c4e <HAL_UART_IRQHandler+0x112>
 8005c3e:	69bb      	ldr	r3, [r7, #24]
 8005c40:	f003 0320 	and.w	r3, r3, #32
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d002      	beq.n	8005c4e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 fa5f 	bl	800610c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	695b      	ldr	r3, [r3, #20]
 8005c54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	bf14      	ite	ne
 8005c5c:	2301      	movne	r3, #1
 8005c5e:	2300      	moveq	r3, #0
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c68:	f003 0308 	and.w	r3, r3, #8
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d102      	bne.n	8005c76 <HAL_UART_IRQHandler+0x13a>
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d031      	beq.n	8005cda <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f000 f9ab 	bl	8005fd2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d023      	beq.n	8005cd2 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	6812      	ldr	r2, [r2, #0]
 8005c92:	6952      	ldr	r2, [r2, #20]
 8005c94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c98:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d013      	beq.n	8005cca <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ca6:	4a22      	ldr	r2, [pc, #136]	; (8005d30 <HAL_UART_IRQHandler+0x1f4>)
 8005ca8:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f7fc feee 	bl	8002a90 <HAL_DMA_Abort_IT>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d016      	beq.n	8005ce8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005cc4:	4610      	mov	r0, r2
 8005cc6:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cc8:	e00e      	b.n	8005ce8 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f000 f856 	bl	8005d7c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cd0:	e00a      	b.n	8005ce8 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 f852 	bl	8005d7c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cd8:	e006      	b.n	8005ce8 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 f84e 	bl	8005d7c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005ce6:	e01e      	b.n	8005d26 <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ce8:	bf00      	nop
    return;
 8005cea:	e01c      	b.n	8005d26 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d008      	beq.n	8005d08 <HAL_UART_IRQHandler+0x1cc>
 8005cf6:	69bb      	ldr	r3, [r7, #24]
 8005cf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d003      	beq.n	8005d08 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f000 f997 	bl	8006034 <UART_Transmit_IT>
    return;
 8005d06:	e00f      	b.n	8005d28 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d00a      	beq.n	8005d28 <HAL_UART_IRQHandler+0x1ec>
 8005d12:	69bb      	ldr	r3, [r7, #24]
 8005d14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d005      	beq.n	8005d28 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f000 f9dd 	bl	80060dc <UART_EndTransmit_IT>
    return;
 8005d22:	bf00      	nop
 8005d24:	e000      	b.n	8005d28 <HAL_UART_IRQHandler+0x1ec>
    return;
 8005d26:	bf00      	nop
  }
}
 8005d28:	3720      	adds	r7, #32
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	bf00      	nop
 8005d30:	0800600d 	.word	0x0800600d

08005d34 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b083      	sub	sp, #12
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8005d3c:	bf00      	nop
 8005d3e:	370c      	adds	r7, #12
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bc80      	pop	{r7}
 8005d44:	4770      	bx	lr

08005d46 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005d46:	b480      	push	{r7}
 8005d48:	b083      	sub	sp, #12
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */ 
}
 8005d4e:	bf00      	nop
 8005d50:	370c      	adds	r7, #12
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bc80      	pop	{r7}
 8005d56:	4770      	bx	lr

08005d58 <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005d60:	bf00      	nop
 8005d62:	370c      	adds	r7, #12
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bc80      	pop	{r7}
 8005d68:	4770      	bx	lr

08005d6a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005d6a:	b480      	push	{r7}
 8005d6c:	b083      	sub	sp, #12
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005d72:	bf00      	nop
 8005d74:	370c      	adds	r7, #12
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bc80      	pop	{r7}
 8005d7a:	4770      	bx	lr

08005d7c <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b083      	sub	sp, #12
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bc80      	pop	{r7}
 8005d8c:	4770      	bx	lr

08005d8e <UART_DMATransmitCplt>:
  * @brief  DMA UART transmit process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	b084      	sub	sp, #16
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d9a:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f003 0320 	and.w	r3, r3, #32
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d113      	bne.n	8005dd2 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0U;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2200      	movs	r2, #0
 8005dae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	68fa      	ldr	r2, [r7, #12]
 8005db6:	6812      	ldr	r2, [r2, #0]
 8005db8:	6952      	ldr	r2, [r2, #20]
 8005dba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005dbe:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	68fa      	ldr	r2, [r7, #12]
 8005dc6:	6812      	ldr	r2, [r2, #0]
 8005dc8:	68d2      	ldr	r2, [r2, #12]
 8005dca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005dce:	60da      	str	r2, [r3, #12]
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}
 8005dd0:	e002      	b.n	8005dd8 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8005dd2:	68f8      	ldr	r0, [r7, #12]
 8005dd4:	f7ff ffae 	bl	8005d34 <HAL_UART_TxCpltCallback>
}
 8005dd8:	bf00      	nop
 8005dda:	3710      	adds	r7, #16
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bd80      	pop	{r7, pc}

08005de0 <UART_DMATxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b084      	sub	sp, #16
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dec:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 8005dee:	68f8      	ldr	r0, [r7, #12]
 8005df0:	f7ff ffa9 	bl	8005d46 <HAL_UART_TxHalfCpltCallback>
}
 8005df4:	bf00      	nop
 8005df6:	3710      	adds	r7, #16
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e08:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 0320 	and.w	r3, r3, #32
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d11e      	bne.n	8005e56 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	85da      	strh	r2, [r3, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	6812      	ldr	r2, [r2, #0]
 8005e26:	68d2      	ldr	r2, [r2, #12]
 8005e28:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e2c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68fa      	ldr	r2, [r7, #12]
 8005e34:	6812      	ldr	r2, [r2, #0]
 8005e36:	6952      	ldr	r2, [r2, #20]
 8005e38:	f022 0201 	bic.w	r2, r2, #1
 8005e3c:	615a      	str	r2, [r3, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	6812      	ldr	r2, [r2, #0]
 8005e46:	6952      	ldr	r2, [r2, #20]
 8005e48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e4c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2220      	movs	r2, #32
 8005e52:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 8005e56:	68f8      	ldr	r0, [r7, #12]
 8005e58:	f7ff ff7e 	bl	8005d58 <HAL_UART_RxCpltCallback>
}
 8005e5c:	bf00      	nop
 8005e5e:	3710      	adds	r7, #16
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <UART_DMARxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e70:	60fb      	str	r3, [r7, #12]
  HAL_UART_RxHalfCpltCallback(huart); 
 8005e72:	68f8      	ldr	r0, [r7, #12]
 8005e74:	f7ff ff79 	bl	8005d6a <HAL_UART_RxHalfCpltCallback>
}
 8005e78:	bf00      	nop
 8005e7a:	3710      	adds	r7, #16
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}

08005e80 <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e90:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	bf14      	ite	ne
 8005ea0:	2301      	movne	r3, #1
 8005ea2:	2300      	moveq	r3, #0
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	2b21      	cmp	r3, #33	; 0x21
 8005eb2:	d108      	bne.n	8005ec6 <UART_DMAError+0x46>
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d005      	beq.n	8005ec6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005ec0:	68b8      	ldr	r0, [r7, #8]
 8005ec2:	f000 f871 	bl	8005fa8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	695b      	ldr	r3, [r3, #20]
 8005ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	bf14      	ite	ne
 8005ed4:	2301      	movne	r3, #1
 8005ed6:	2300      	moveq	r3, #0
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	2b22      	cmp	r3, #34	; 0x22
 8005ee6:	d108      	bne.n	8005efa <UART_DMAError+0x7a>
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d005      	beq.n	8005efa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005ef4:	68b8      	ldr	r0, [r7, #8]
 8005ef6:	f000 f86c 	bl	8005fd2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005efe:	f043 0210 	orr.w	r2, r3, #16
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8005f06:	68b8      	ldr	r0, [r7, #8]
 8005f08:	f7ff ff38 	bl	8005d7c <HAL_UART_ErrorCallback>
}
 8005f0c:	bf00      	nop
 8005f0e:	3710      	adds	r7, #16
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}

08005f14 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b084      	sub	sp, #16
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	60f8      	str	r0, [r7, #12]
 8005f1c:	60b9      	str	r1, [r7, #8]
 8005f1e:	603b      	str	r3, [r7, #0]
 8005f20:	4613      	mov	r3, r2
 8005f22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8005f24:	e02c      	b.n	8005f80 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8005f26:	69bb      	ldr	r3, [r7, #24]
 8005f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f2c:	d028      	beq.n	8005f80 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d007      	beq.n	8005f44 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f34:	f7fb f9cc 	bl	80012d0 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	1ad2      	subs	r2, r2, r3
 8005f3e:	69bb      	ldr	r3, [r7, #24]
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d91d      	bls.n	8005f80 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	6812      	ldr	r2, [r2, #0]
 8005f4c:	68d2      	ldr	r2, [r2, #12]
 8005f4e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005f52:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	68fa      	ldr	r2, [r7, #12]
 8005f5a:	6812      	ldr	r2, [r2, #0]
 8005f5c:	6952      	ldr	r2, [r2, #20]
 8005f5e:	f022 0201 	bic.w	r2, r2, #1
 8005f62:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2220      	movs	r2, #32
 8005f68:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2220      	movs	r2, #32
 8005f70:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2200      	movs	r2, #0
 8005f78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	e00f      	b.n	8005fa0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	401a      	ands	r2, r3
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	bf0c      	ite	eq
 8005f90:	2301      	moveq	r3, #1
 8005f92:	2300      	movne	r3, #0
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	461a      	mov	r2, r3
 8005f98:	79fb      	ldrb	r3, [r7, #7]
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	d0c3      	beq.n	8005f26 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8005f9e:	2300      	movs	r3, #0
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3710      	adds	r7, #16
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	6812      	ldr	r2, [r2, #0]
 8005fb8:	68d2      	ldr	r2, [r2, #12]
 8005fba:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005fbe:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2220      	movs	r2, #32
 8005fc4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8005fc8:	bf00      	nop
 8005fca:	370c      	adds	r7, #12
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bc80      	pop	{r7}
 8005fd0:	4770      	bx	lr

08005fd2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fd2:	b480      	push	{r7}
 8005fd4:	b083      	sub	sp, #12
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	687a      	ldr	r2, [r7, #4]
 8005fe0:	6812      	ldr	r2, [r2, #0]
 8005fe2:	68d2      	ldr	r2, [r2, #12]
 8005fe4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005fe8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	6812      	ldr	r2, [r2, #0]
 8005ff2:	6952      	ldr	r2, [r2, #20]
 8005ff4:	f022 0201 	bic.w	r2, r2, #1
 8005ff8:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2220      	movs	r2, #32
 8005ffe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006002:	bf00      	nop
 8006004:	370c      	adds	r7, #12
 8006006:	46bd      	mov	sp, r7
 8006008:	bc80      	pop	{r7}
 800600a:	4770      	bx	lr

0800600c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006018:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2200      	movs	r2, #0
 800601e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2200      	movs	r2, #0
 8006024:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f7ff fea8 	bl	8005d7c <HAL_UART_ErrorCallback>
}
 800602c:	bf00      	nop
 800602e:	3710      	adds	r7, #16
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}

08006034 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006034:	b480      	push	{r7}
 8006036:	b085      	sub	sp, #20
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006042:	b2db      	uxtb	r3, r3
 8006044:	2b21      	cmp	r3, #33	; 0x21
 8006046:	d143      	bne.n	80060d0 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006050:	d119      	bne.n	8006086 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6a1b      	ldr	r3, [r3, #32]
 8006056:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	8812      	ldrh	r2, [r2, #0]
 8006060:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006064:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	691b      	ldr	r3, [r3, #16]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d105      	bne.n	800607a <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a1b      	ldr	r3, [r3, #32]
 8006072:	1c9a      	adds	r2, r3, #2
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	621a      	str	r2, [r3, #32]
 8006078:	e00e      	b.n	8006098 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6a1b      	ldr	r3, [r3, #32]
 800607e:	1c5a      	adds	r2, r3, #1
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	621a      	str	r2, [r3, #32]
 8006084:	e008      	b.n	8006098 <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6a1b      	ldr	r3, [r3, #32]
 800608e:	1c58      	adds	r0, r3, #1
 8006090:	6879      	ldr	r1, [r7, #4]
 8006092:	6208      	str	r0, [r1, #32]
 8006094:	781b      	ldrb	r3, [r3, #0]
 8006096:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800609c:	b29b      	uxth	r3, r3
 800609e:	3b01      	subs	r3, #1
 80060a0:	b29b      	uxth	r3, r3
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	4619      	mov	r1, r3
 80060a6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d10f      	bne.n	80060cc <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	6812      	ldr	r2, [r2, #0]
 80060b4:	68d2      	ldr	r2, [r2, #12]
 80060b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80060ba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	687a      	ldr	r2, [r7, #4]
 80060c2:	6812      	ldr	r2, [r2, #0]
 80060c4:	68d2      	ldr	r2, [r2, #12]
 80060c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060ca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80060cc:	2300      	movs	r3, #0
 80060ce:	e000      	b.n	80060d2 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80060d0:	2302      	movs	r3, #2
  }
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3714      	adds	r7, #20
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bc80      	pop	{r7}
 80060da:	4770      	bx	lr

080060dc <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b082      	sub	sp, #8
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	6812      	ldr	r2, [r2, #0]
 80060ec:	68d2      	ldr	r2, [r2, #12]
 80060ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060f2:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2220      	movs	r2, #32
 80060f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f7ff fe19 	bl	8005d34 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8006102:	2300      	movs	r3, #0
}
 8006104:	4618      	mov	r0, r3
 8006106:	3708      	adds	r7, #8
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}

0800610c <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800611a:	b2db      	uxtb	r3, r3
 800611c:	2b22      	cmp	r3, #34	; 0x22
 800611e:	d171      	bne.n	8006204 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006128:	d123      	bne.n	8006172 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800612e:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	691b      	ldr	r3, [r3, #16]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d10e      	bne.n	8006156 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	b29b      	uxth	r3, r3
 8006140:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006144:	b29a      	uxth	r2, r3
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800614e:	1c9a      	adds	r2, r3, #2
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	629a      	str	r2, [r3, #40]	; 0x28
 8006154:	e029      	b.n	80061aa <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	b29b      	uxth	r3, r3
 800615e:	b2db      	uxtb	r3, r3
 8006160:	b29a      	uxth	r2, r3
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800616a:	1c5a      	adds	r2, r3, #1
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	629a      	str	r2, [r3, #40]	; 0x28
 8006170:	e01b      	b.n	80061aa <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	691b      	ldr	r3, [r3, #16]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d10a      	bne.n	8006190 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800617e:	1c59      	adds	r1, r3, #1
 8006180:	687a      	ldr	r2, [r7, #4]
 8006182:	6291      	str	r1, [r2, #40]	; 0x28
 8006184:	687a      	ldr	r2, [r7, #4]
 8006186:	6812      	ldr	r2, [r2, #0]
 8006188:	6852      	ldr	r2, [r2, #4]
 800618a:	b2d2      	uxtb	r2, r2
 800618c:	701a      	strb	r2, [r3, #0]
 800618e:	e00c      	b.n	80061aa <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006194:	1c59      	adds	r1, r3, #1
 8006196:	687a      	ldr	r2, [r7, #4]
 8006198:	6291      	str	r1, [r2, #40]	; 0x28
 800619a:	687a      	ldr	r2, [r7, #4]
 800619c:	6812      	ldr	r2, [r2, #0]
 800619e:	6852      	ldr	r2, [r2, #4]
 80061a0:	b2d2      	uxtb	r2, r2
 80061a2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80061a6:	b2d2      	uxtb	r2, r2
 80061a8:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	3b01      	subs	r3, #1
 80061b2:	b29b      	uxth	r3, r3
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	4619      	mov	r1, r3
 80061b8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d120      	bne.n	8006200 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	687a      	ldr	r2, [r7, #4]
 80061c4:	6812      	ldr	r2, [r2, #0]
 80061c6:	68d2      	ldr	r2, [r2, #12]
 80061c8:	f022 0220 	bic.w	r2, r2, #32
 80061cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	6812      	ldr	r2, [r2, #0]
 80061d6:	68d2      	ldr	r2, [r2, #12]
 80061d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80061dc:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	687a      	ldr	r2, [r7, #4]
 80061e4:	6812      	ldr	r2, [r2, #0]
 80061e6:	6952      	ldr	r2, [r2, #20]
 80061e8:	f022 0201 	bic.w	r2, r2, #1
 80061ec:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2220      	movs	r2, #32
 80061f2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f7ff fdae 	bl	8005d58 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80061fc:	2300      	movs	r3, #0
 80061fe:	e002      	b.n	8006206 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006200:	2300      	movs	r3, #0
 8006202:	e000      	b.n	8006206 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006204:	2302      	movs	r3, #2
  }
}
 8006206:	4618      	mov	r0, r3
 8006208:	3710      	adds	r7, #16
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}
	...

08006210 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006212:	b085      	sub	sp, #20
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006218:	2300      	movs	r3, #0
 800621a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	6812      	ldr	r2, [r2, #0]
 8006224:	6912      	ldr	r2, [r2, #16]
 8006226:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	68d2      	ldr	r2, [r2, #12]
 800622e:	430a      	orrs	r2, r1
 8006230:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	689a      	ldr	r2, [r3, #8]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	691b      	ldr	r3, [r3, #16]
 800623a:	431a      	orrs	r2, r3
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	695b      	ldr	r3, [r3, #20]
 8006240:	4313      	orrs	r3, r2
 8006242:	68fa      	ldr	r2, [r7, #12]
 8006244:	4313      	orrs	r3, r2
 8006246:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006256:	f023 030c 	bic.w	r3, r3, #12
 800625a:	68f9      	ldr	r1, [r7, #12]
 800625c:	430b      	orrs	r3, r1
 800625e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	6812      	ldr	r2, [r2, #0]
 8006268:	6952      	ldr	r2, [r2, #20]
 800626a:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	6992      	ldr	r2, [r2, #24]
 8006272:	430a      	orrs	r2, r1
 8006274:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a6f      	ldr	r2, [pc, #444]	; (8006438 <UART_SetConfig+0x228>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d16b      	bne.n	8006358 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681c      	ldr	r4, [r3, #0]
 8006284:	f7fe fc96 	bl	8004bb4 <HAL_RCC_GetPCLK2Freq>
 8006288:	4602      	mov	r2, r0
 800628a:	4613      	mov	r3, r2
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	4413      	add	r3, r2
 8006290:	009a      	lsls	r2, r3, #2
 8006292:	441a      	add	r2, r3
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	009b      	lsls	r3, r3, #2
 800629a:	fbb2 f3f3 	udiv	r3, r2, r3
 800629e:	4a67      	ldr	r2, [pc, #412]	; (800643c <UART_SetConfig+0x22c>)
 80062a0:	fba2 2303 	umull	r2, r3, r2, r3
 80062a4:	095b      	lsrs	r3, r3, #5
 80062a6:	011d      	lsls	r5, r3, #4
 80062a8:	f7fe fc84 	bl	8004bb4 <HAL_RCC_GetPCLK2Freq>
 80062ac:	4602      	mov	r2, r0
 80062ae:	4613      	mov	r3, r2
 80062b0:	009b      	lsls	r3, r3, #2
 80062b2:	4413      	add	r3, r2
 80062b4:	009a      	lsls	r2, r3, #2
 80062b6:	441a      	add	r2, r3
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	009b      	lsls	r3, r3, #2
 80062be:	fbb2 f6f3 	udiv	r6, r2, r3
 80062c2:	f7fe fc77 	bl	8004bb4 <HAL_RCC_GetPCLK2Freq>
 80062c6:	4602      	mov	r2, r0
 80062c8:	4613      	mov	r3, r2
 80062ca:	009b      	lsls	r3, r3, #2
 80062cc:	4413      	add	r3, r2
 80062ce:	009a      	lsls	r2, r3, #2
 80062d0:	441a      	add	r2, r3
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	009b      	lsls	r3, r3, #2
 80062d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80062dc:	4a57      	ldr	r2, [pc, #348]	; (800643c <UART_SetConfig+0x22c>)
 80062de:	fba2 2303 	umull	r2, r3, r2, r3
 80062e2:	095b      	lsrs	r3, r3, #5
 80062e4:	2264      	movs	r2, #100	; 0x64
 80062e6:	fb02 f303 	mul.w	r3, r2, r3
 80062ea:	1af3      	subs	r3, r6, r3
 80062ec:	011b      	lsls	r3, r3, #4
 80062ee:	3332      	adds	r3, #50	; 0x32
 80062f0:	4a52      	ldr	r2, [pc, #328]	; (800643c <UART_SetConfig+0x22c>)
 80062f2:	fba2 2303 	umull	r2, r3, r2, r3
 80062f6:	095b      	lsrs	r3, r3, #5
 80062f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80062fc:	441d      	add	r5, r3
 80062fe:	f7fe fc59 	bl	8004bb4 <HAL_RCC_GetPCLK2Freq>
 8006302:	4602      	mov	r2, r0
 8006304:	4613      	mov	r3, r2
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	4413      	add	r3, r2
 800630a:	009a      	lsls	r2, r3, #2
 800630c:	441a      	add	r2, r3
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	009b      	lsls	r3, r3, #2
 8006314:	fbb2 f6f3 	udiv	r6, r2, r3
 8006318:	f7fe fc4c 	bl	8004bb4 <HAL_RCC_GetPCLK2Freq>
 800631c:	4602      	mov	r2, r0
 800631e:	4613      	mov	r3, r2
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	4413      	add	r3, r2
 8006324:	009a      	lsls	r2, r3, #2
 8006326:	441a      	add	r2, r3
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	009b      	lsls	r3, r3, #2
 800632e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006332:	4a42      	ldr	r2, [pc, #264]	; (800643c <UART_SetConfig+0x22c>)
 8006334:	fba2 2303 	umull	r2, r3, r2, r3
 8006338:	095b      	lsrs	r3, r3, #5
 800633a:	2264      	movs	r2, #100	; 0x64
 800633c:	fb02 f303 	mul.w	r3, r2, r3
 8006340:	1af3      	subs	r3, r6, r3
 8006342:	011b      	lsls	r3, r3, #4
 8006344:	3332      	adds	r3, #50	; 0x32
 8006346:	4a3d      	ldr	r2, [pc, #244]	; (800643c <UART_SetConfig+0x22c>)
 8006348:	fba2 2303 	umull	r2, r3, r2, r3
 800634c:	095b      	lsrs	r3, r3, #5
 800634e:	f003 030f 	and.w	r3, r3, #15
 8006352:	442b      	add	r3, r5
 8006354:	60a3      	str	r3, [r4, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8006356:	e06a      	b.n	800642e <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681c      	ldr	r4, [r3, #0]
 800635c:	f7fe fc16 	bl	8004b8c <HAL_RCC_GetPCLK1Freq>
 8006360:	4602      	mov	r2, r0
 8006362:	4613      	mov	r3, r2
 8006364:	009b      	lsls	r3, r3, #2
 8006366:	4413      	add	r3, r2
 8006368:	009a      	lsls	r2, r3, #2
 800636a:	441a      	add	r2, r3
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	fbb2 f3f3 	udiv	r3, r2, r3
 8006376:	4a31      	ldr	r2, [pc, #196]	; (800643c <UART_SetConfig+0x22c>)
 8006378:	fba2 2303 	umull	r2, r3, r2, r3
 800637c:	095b      	lsrs	r3, r3, #5
 800637e:	011d      	lsls	r5, r3, #4
 8006380:	f7fe fc04 	bl	8004b8c <HAL_RCC_GetPCLK1Freq>
 8006384:	4602      	mov	r2, r0
 8006386:	4613      	mov	r3, r2
 8006388:	009b      	lsls	r3, r3, #2
 800638a:	4413      	add	r3, r2
 800638c:	009a      	lsls	r2, r3, #2
 800638e:	441a      	add	r2, r3
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	009b      	lsls	r3, r3, #2
 8006396:	fbb2 f6f3 	udiv	r6, r2, r3
 800639a:	f7fe fbf7 	bl	8004b8c <HAL_RCC_GetPCLK1Freq>
 800639e:	4602      	mov	r2, r0
 80063a0:	4613      	mov	r3, r2
 80063a2:	009b      	lsls	r3, r3, #2
 80063a4:	4413      	add	r3, r2
 80063a6:	009a      	lsls	r2, r3, #2
 80063a8:	441a      	add	r2, r3
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80063b4:	4a21      	ldr	r2, [pc, #132]	; (800643c <UART_SetConfig+0x22c>)
 80063b6:	fba2 2303 	umull	r2, r3, r2, r3
 80063ba:	095b      	lsrs	r3, r3, #5
 80063bc:	2264      	movs	r2, #100	; 0x64
 80063be:	fb02 f303 	mul.w	r3, r2, r3
 80063c2:	1af3      	subs	r3, r6, r3
 80063c4:	011b      	lsls	r3, r3, #4
 80063c6:	3332      	adds	r3, #50	; 0x32
 80063c8:	4a1c      	ldr	r2, [pc, #112]	; (800643c <UART_SetConfig+0x22c>)
 80063ca:	fba2 2303 	umull	r2, r3, r2, r3
 80063ce:	095b      	lsrs	r3, r3, #5
 80063d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80063d4:	441d      	add	r5, r3
 80063d6:	f7fe fbd9 	bl	8004b8c <HAL_RCC_GetPCLK1Freq>
 80063da:	4602      	mov	r2, r0
 80063dc:	4613      	mov	r3, r2
 80063de:	009b      	lsls	r3, r3, #2
 80063e0:	4413      	add	r3, r2
 80063e2:	009a      	lsls	r2, r3, #2
 80063e4:	441a      	add	r2, r3
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	fbb2 f6f3 	udiv	r6, r2, r3
 80063f0:	f7fe fbcc 	bl	8004b8c <HAL_RCC_GetPCLK1Freq>
 80063f4:	4602      	mov	r2, r0
 80063f6:	4613      	mov	r3, r2
 80063f8:	009b      	lsls	r3, r3, #2
 80063fa:	4413      	add	r3, r2
 80063fc:	009a      	lsls	r2, r3, #2
 80063fe:	441a      	add	r2, r3
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	fbb2 f3f3 	udiv	r3, r2, r3
 800640a:	4a0c      	ldr	r2, [pc, #48]	; (800643c <UART_SetConfig+0x22c>)
 800640c:	fba2 2303 	umull	r2, r3, r2, r3
 8006410:	095b      	lsrs	r3, r3, #5
 8006412:	2264      	movs	r2, #100	; 0x64
 8006414:	fb02 f303 	mul.w	r3, r2, r3
 8006418:	1af3      	subs	r3, r6, r3
 800641a:	011b      	lsls	r3, r3, #4
 800641c:	3332      	adds	r3, #50	; 0x32
 800641e:	4a07      	ldr	r2, [pc, #28]	; (800643c <UART_SetConfig+0x22c>)
 8006420:	fba2 2303 	umull	r2, r3, r2, r3
 8006424:	095b      	lsrs	r3, r3, #5
 8006426:	f003 030f 	and.w	r3, r3, #15
 800642a:	442b      	add	r3, r5
 800642c:	60a3      	str	r3, [r4, #8]
}
 800642e:	bf00      	nop
 8006430:	3714      	adds	r7, #20
 8006432:	46bd      	mov	sp, r7
 8006434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006436:	bf00      	nop
 8006438:	40013800 	.word	0x40013800
 800643c:	51eb851f 	.word	0x51eb851f

08006440 <BH1750_Init>:
uint8_t BH1750_CON_H_Command = BH1750_CON_H;

uint8_t BH1750_Data_Buffer[2];

void BH1750_Init(void)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af02      	add	r7, sp, #8
	HAL_I2C_Master_Transmit(&hi2c1, BH1750Addr_Write, &BH1750_PowON_Command, 1, 0xff);      //
 8006446:	23ff      	movs	r3, #255	; 0xff
 8006448:	9300      	str	r3, [sp, #0]
 800644a:	2301      	movs	r3, #1
 800644c:	4a0d      	ldr	r2, [pc, #52]	; (8006484 <BH1750_Init+0x44>)
 800644e:	2146      	movs	r1, #70	; 0x46
 8006450:	480d      	ldr	r0, [pc, #52]	; (8006488 <BH1750_Init+0x48>)
 8006452:	f7fd f983 	bl	800375c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(&hi2c1, BH1750Addr_Write, &BH1750_RSET_Command,  1, 0xff);      //
 8006456:	23ff      	movs	r3, #255	; 0xff
 8006458:	9300      	str	r3, [sp, #0]
 800645a:	2301      	movs	r3, #1
 800645c:	4a0b      	ldr	r2, [pc, #44]	; (800648c <BH1750_Init+0x4c>)
 800645e:	2146      	movs	r1, #70	; 0x46
 8006460:	4809      	ldr	r0, [pc, #36]	; (8006488 <BH1750_Init+0x48>)
 8006462:	f7fd f97b 	bl	800375c <HAL_I2C_Master_Transmit>

	HAL_I2C_Master_Transmit(&hi2c1, BH1750Addr_Write, &BH1750_CON_H_Command, 1, 0xff);      //, , 1lx, 120ms
 8006466:	23ff      	movs	r3, #255	; 0xff
 8006468:	9300      	str	r3, [sp, #0]
 800646a:	2301      	movs	r3, #1
 800646c:	4a08      	ldr	r2, [pc, #32]	; (8006490 <BH1750_Init+0x50>)
 800646e:	2146      	movs	r1, #70	; 0x46
 8006470:	4805      	ldr	r0, [pc, #20]	; (8006488 <BH1750_Init+0x48>)
 8006472:	f7fd f973 	bl	800375c <HAL_I2C_Master_Transmit>
	HAL_Delay(180); //120ms
 8006476:	20b4      	movs	r0, #180	; 0xb4
 8006478:	f7fa ff34 	bl	80012e4 <HAL_Delay>
}
 800647c:	bf00      	nop
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	20000005 	.word	0x20000005
 8006488:	20000504 	.word	0x20000504
 800648c:	20000006 	.word	0x20000006
 8006490:	20000007 	.word	0x20000007
 8006494:	00000000 	.word	0x00000000

08006498 <GetValidDataFromBH1750>:

void GetValidDataFromBH1750(void)
{
 8006498:	b590      	push	{r4, r7, lr}
 800649a:	b083      	sub	sp, #12
 800649c:	af02      	add	r7, sp, #8

	HAL_I2C_Master_Receive(&hi2c1, BH1750Addr_Read, BH1750_Data_Buffer, 2, 0xff);    		//BH1750_Data_Buffer
 800649e:	23ff      	movs	r3, #255	; 0xff
 80064a0:	9300      	str	r3, [sp, #0]
 80064a2:	2302      	movs	r3, #2
 80064a4:	4a26      	ldr	r2, [pc, #152]	; (8006540 <GetValidDataFromBH1750+0xa8>)
 80064a6:	2147      	movs	r1, #71	; 0x47
 80064a8:	4826      	ldr	r0, [pc, #152]	; (8006544 <GetValidDataFromBH1750+0xac>)
 80064aa:	f7fd fa65 	bl	8003978 <HAL_I2C_Master_Receive>

	if(BH1750_Data_Buffer[0] == 0 && BH1750_Data_Buffer[1] == 0)
 80064ae:	4b24      	ldr	r3, [pc, #144]	; (8006540 <GetValidDataFromBH1750+0xa8>)
 80064b0:	781b      	ldrb	r3, [r3, #0]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d103      	bne.n	80064be <GetValidDataFromBH1750+0x26>
 80064b6:	4b22      	ldr	r3, [pc, #136]	; (8006540 <GetValidDataFromBH1750+0xa8>)
 80064b8:	785b      	ldrb	r3, [r3, #1]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d035      	beq.n	800652a <GetValidDataFromBH1750+0x92>
		return;
	else
		Tick_GetSensorData = HAL_GetTick();
 80064be:	f7fa ff07 	bl	80012d0 <HAL_GetTick>
 80064c2:	4602      	mov	r2, r0
 80064c4:	4b20      	ldr	r3, [pc, #128]	; (8006548 <GetValidDataFromBH1750+0xb0>)
 80064c6:	601a      	str	r2, [r3, #0]

	Sensor_Data.Illumination = (float)((BH1750_Data_Buffer[0] << 8) + BH1750_Data_Buffer[1])/1.2;
 80064c8:	4b1d      	ldr	r3, [pc, #116]	; (8006540 <GetValidDataFromBH1750+0xa8>)
 80064ca:	781b      	ldrb	r3, [r3, #0]
 80064cc:	021b      	lsls	r3, r3, #8
 80064ce:	4a1c      	ldr	r2, [pc, #112]	; (8006540 <GetValidDataFromBH1750+0xa8>)
 80064d0:	7852      	ldrb	r2, [r2, #1]
 80064d2:	4413      	add	r3, r2
 80064d4:	4618      	mov	r0, r3
 80064d6:	f7fa fc69 	bl	8000dac <__aeabi_i2f>
 80064da:	4603      	mov	r3, r0
 80064dc:	4618      	mov	r0, r3
 80064de:	f7fa f80f 	bl	8000500 <__aeabi_f2d>
 80064e2:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80064e6:	4b19      	ldr	r3, [pc, #100]	; (800654c <GetValidDataFromBH1750+0xb4>)
 80064e8:	f7fa f988 	bl	80007fc <__aeabi_ddiv>
 80064ec:	4603      	mov	r3, r0
 80064ee:	460c      	mov	r4, r1
 80064f0:	4618      	mov	r0, r3
 80064f2:	4621      	mov	r1, r4
 80064f4:	f7fa fb30 	bl	8000b58 <__aeabi_d2uiz>
 80064f8:	4603      	mov	r3, r0
 80064fa:	b29a      	uxth	r2, r3
 80064fc:	4b14      	ldr	r3, [pc, #80]	; (8006550 <GetValidDataFromBH1750+0xb8>)
 80064fe:	829a      	strh	r2, [r3, #20]
	Sensor_Data.Illumination = (uint16_t)(Sensor_Data.Illumination*1.4);
 8006500:	4b13      	ldr	r3, [pc, #76]	; (8006550 <GetValidDataFromBH1750+0xb8>)
 8006502:	8a9b      	ldrh	r3, [r3, #20]
 8006504:	4618      	mov	r0, r3
 8006506:	f7f9 ffe9 	bl	80004dc <__aeabi_i2d>
 800650a:	a30b      	add	r3, pc, #44	; (adr r3, 8006538 <GetValidDataFromBH1750+0xa0>)
 800650c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006510:	f7fa f84a 	bl	80005a8 <__aeabi_dmul>
 8006514:	4603      	mov	r3, r0
 8006516:	460c      	mov	r4, r1
 8006518:	4618      	mov	r0, r3
 800651a:	4621      	mov	r1, r4
 800651c:	f7fa fb1c 	bl	8000b58 <__aeabi_d2uiz>
 8006520:	4603      	mov	r3, r0
 8006522:	b29a      	uxth	r2, r3
 8006524:	4b0a      	ldr	r3, [pc, #40]	; (8006550 <GetValidDataFromBH1750+0xb8>)
 8006526:	829a      	strh	r2, [r3, #20]
 8006528:	e000      	b.n	800652c <GetValidDataFromBH1750+0x94>
		return;
 800652a:	bf00      	nop

}
 800652c:	3704      	adds	r7, #4
 800652e:	46bd      	mov	sp, r7
 8006530:	bd90      	pop	{r4, r7, pc}
 8006532:	bf00      	nop
 8006534:	f3af 8000 	nop.w
 8006538:	66666666 	.word	0x66666666
 800653c:	3ff66666 	.word	0x3ff66666
 8006540:	200003f4 	.word	0x200003f4
 8006544:	20000504 	.word	0x20000504
 8006548:	200003d8 	.word	0x200003d8
 800654c:	3ff33333 	.word	0x3ff33333
 8006550:	20000418 	.word	0x20000418

08006554 <FiltetAlgorithmforSensors>:

//--------------------------------------------------------------------------------------------
//	 @function:    
//--------------------------------------------------------------------------------------------
void FiltetAlgorithmforSensors(uint16_t SersorData, FILTER *Filter)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
 800655a:	4603      	mov	r3, r0
 800655c:	6039      	str	r1, [r7, #0]
 800655e:	80fb      	strh	r3, [r7, #6]
	uint8_t i=0;
 8006560:	2300      	movs	r3, #0
 8006562:	73fb      	strb	r3, [r7, #15]

    if(Filter->SampleCount<SAMPLE_NUMBER)
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	881b      	ldrh	r3, [r3, #0]
 8006568:	2b09      	cmp	r3, #9
 800656a:	d80e      	bhi.n	800658a <FiltetAlgorithmforSensors+0x36>
    {//
		*(Filter->SampleBuff + Filter->SampleCount) = (uint16_t)SersorData;
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	1c9a      	adds	r2, r3, #2
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	881b      	ldrh	r3, [r3, #0]
 8006574:	005b      	lsls	r3, r3, #1
 8006576:	4413      	add	r3, r2
 8006578:	88fa      	ldrh	r2, [r7, #6]
 800657a:	801a      	strh	r2, [r3, #0]
		Filter->SampleCount++;
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	881b      	ldrh	r3, [r3, #0]
 8006580:	3301      	adds	r3, #1
 8006582:	b29a      	uxth	r2, r3
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	801a      	strh	r2, [r3, #0]
 8006588:	e01b      	b.n	80065c2 <FiltetAlgorithmforSensors+0x6e>
	}
    else
    {//
		Filter->SampleCount = SAMPLE_NUMBER;
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	220a      	movs	r2, #10
 800658e:	801a      	strh	r2, [r3, #0]

		for(i=0; i<SAMPLE_NUMBER-1; i++)
 8006590:	2300      	movs	r3, #0
 8006592:	73fb      	strb	r3, [r7, #15]
 8006594:	e00f      	b.n	80065b6 <FiltetAlgorithmforSensors+0x62>
		{
			*(Filter->SampleBuff+i) = *(Filter->SampleBuff+i+1);   //
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	1c9a      	adds	r2, r3, #2
 800659a:	7bfb      	ldrb	r3, [r7, #15]
 800659c:	005b      	lsls	r3, r3, #1
 800659e:	4413      	add	r3, r2
 80065a0:	683a      	ldr	r2, [r7, #0]
 80065a2:	1c91      	adds	r1, r2, #2
 80065a4:	7bfa      	ldrb	r2, [r7, #15]
 80065a6:	3201      	adds	r2, #1
 80065a8:	0052      	lsls	r2, r2, #1
 80065aa:	440a      	add	r2, r1
 80065ac:	8812      	ldrh	r2, [r2, #0]
 80065ae:	801a      	strh	r2, [r3, #0]
		for(i=0; i<SAMPLE_NUMBER-1; i++)
 80065b0:	7bfb      	ldrb	r3, [r7, #15]
 80065b2:	3301      	adds	r3, #1
 80065b4:	73fb      	strb	r3, [r7, #15]
 80065b6:	7bfb      	ldrb	r3, [r7, #15]
 80065b8:	2b08      	cmp	r3, #8
 80065ba:	d9ec      	bls.n	8006596 <FiltetAlgorithmforSensors+0x42>
		}
		*(Filter->SampleBuff+SAMPLE_NUMBER-1) = (uint16_t)SersorData;
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	88fa      	ldrh	r2, [r7, #6]
 80065c0:	829a      	strh	r2, [r3, #20]
	}


	if(smoothaverage_lib_X(Filter->SampleCount, Filter->SampleBuff) == false)
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	881a      	ldrh	r2, [r3, #0]
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	3302      	adds	r3, #2
 80065ca:	4619      	mov	r1, r3
 80065cc:	4610      	mov	r0, r2
 80065ce:	f000 f811 	bl	80065f4 <smoothaverage_lib_X>
 80065d2:	4603      	mov	r3, r0
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d009      	beq.n	80065ec <FiltetAlgorithmforSensors+0x98>
	{
		SersorData = SersorData;
	}
	else
	{
		SersorData = smoothaverage_lib_X(Filter->SampleCount, Filter->SampleBuff);
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	881a      	ldrh	r2, [r3, #0]
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	3302      	adds	r3, #2
 80065e0:	4619      	mov	r1, r3
 80065e2:	4610      	mov	r0, r2
 80065e4:	f000 f806 	bl	80065f4 <smoothaverage_lib_X>
 80065e8:	4603      	mov	r3, r0
 80065ea:	80fb      	strh	r3, [r7, #6]
	}
}
 80065ec:	bf00      	nop
 80065ee:	3710      	adds	r7, #16
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <smoothaverage_lib_X>:

//--------------------------------------------------------------------------------------------
//	 @function:     ()
//--------------------------------------------------------------------------------------------
static uint16_t smoothaverage_lib_X(uint16_t smootnum, uint16_t *arraydata)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b087      	sub	sp, #28
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	4603      	mov	r3, r0
 80065fc:	6039      	str	r1, [r7, #0]
 80065fe:	80fb      	strh	r3, [r7, #6]
    uint16_t i;
	uint16_t maxdata1,mindata2;
    unsigned long averagedata = 0;
 8006600:	2300      	movs	r3, #0
 8006602:	60fb      	str	r3, [r7, #12]

    if(smootnum<3)
 8006604:	88fb      	ldrh	r3, [r7, #6]
 8006606:	2b02      	cmp	r3, #2
 8006608:	d801      	bhi.n	800660e <smoothaverage_lib_X+0x1a>
    {
    	return false;
 800660a:	2300      	movs	r3, #0
 800660c:	e046      	b.n	800669c <smoothaverage_lib_X+0xa8>
    }

    maxdata1=*(arraydata+0);
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	881b      	ldrh	r3, [r3, #0]
 8006612:	82bb      	strh	r3, [r7, #20]
    mindata2=*(arraydata+0);
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	881b      	ldrh	r3, [r3, #0]
 8006618:	827b      	strh	r3, [r7, #18]

    for(i=0; i<smootnum; i++)
 800661a:	2300      	movs	r3, #0
 800661c:	82fb      	strh	r3, [r7, #22]
 800661e:	e028      	b.n	8006672 <smoothaverage_lib_X+0x7e>
    {
        if(*(arraydata+i)>maxdata1)
 8006620:	8afb      	ldrh	r3, [r7, #22]
 8006622:	005b      	lsls	r3, r3, #1
 8006624:	683a      	ldr	r2, [r7, #0]
 8006626:	4413      	add	r3, r2
 8006628:	881b      	ldrh	r3, [r3, #0]
 800662a:	8aba      	ldrh	r2, [r7, #20]
 800662c:	429a      	cmp	r2, r3
 800662e:	d206      	bcs.n	800663e <smoothaverage_lib_X+0x4a>
        {
            maxdata1=(uint16_t)*(arraydata+i);            	//
 8006630:	8afb      	ldrh	r3, [r7, #22]
 8006632:	005b      	lsls	r3, r3, #1
 8006634:	683a      	ldr	r2, [r7, #0]
 8006636:	4413      	add	r3, r2
 8006638:	881b      	ldrh	r3, [r3, #0]
 800663a:	82bb      	strh	r3, [r7, #20]
 800663c:	e00d      	b.n	800665a <smoothaverage_lib_X+0x66>
        }
        else
        {
            if(*(arraydata+i)<mindata2)
 800663e:	8afb      	ldrh	r3, [r7, #22]
 8006640:	005b      	lsls	r3, r3, #1
 8006642:	683a      	ldr	r2, [r7, #0]
 8006644:	4413      	add	r3, r2
 8006646:	881b      	ldrh	r3, [r3, #0]
 8006648:	8a7a      	ldrh	r2, [r7, #18]
 800664a:	429a      	cmp	r2, r3
 800664c:	d905      	bls.n	800665a <smoothaverage_lib_X+0x66>
            {
                mindata2=(uint16_t)*(arraydata+i);          //
 800664e:	8afb      	ldrh	r3, [r7, #22]
 8006650:	005b      	lsls	r3, r3, #1
 8006652:	683a      	ldr	r2, [r7, #0]
 8006654:	4413      	add	r3, r2
 8006656:	881b      	ldrh	r3, [r3, #0]
 8006658:	827b      	strh	r3, [r7, #18]
            }
        }
        averagedata+=(unsigned long)*(arraydata+i);
 800665a:	8afb      	ldrh	r3, [r7, #22]
 800665c:	005b      	lsls	r3, r3, #1
 800665e:	683a      	ldr	r2, [r7, #0]
 8006660:	4413      	add	r3, r2
 8006662:	881b      	ldrh	r3, [r3, #0]
 8006664:	461a      	mov	r2, r3
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	4413      	add	r3, r2
 800666a:	60fb      	str	r3, [r7, #12]
    for(i=0; i<smootnum; i++)
 800666c:	8afb      	ldrh	r3, [r7, #22]
 800666e:	3301      	adds	r3, #1
 8006670:	82fb      	strh	r3, [r7, #22]
 8006672:	8afa      	ldrh	r2, [r7, #22]
 8006674:	88fb      	ldrh	r3, [r7, #6]
 8006676:	429a      	cmp	r2, r3
 8006678:	d3d2      	bcc.n	8006620 <smoothaverage_lib_X+0x2c>
    }
    averagedata-=maxdata1;
 800667a:	8abb      	ldrh	r3, [r7, #20]
 800667c:	68fa      	ldr	r2, [r7, #12]
 800667e:	1ad3      	subs	r3, r2, r3
 8006680:	60fb      	str	r3, [r7, #12]
    averagedata-=mindata2;
 8006682:	8a7b      	ldrh	r3, [r7, #18]
 8006684:	68fa      	ldr	r2, [r7, #12]
 8006686:	1ad3      	subs	r3, r2, r3
 8006688:	60fb      	str	r3, [r7, #12]
    averagedata=averagedata/(smootnum-2);           		//
 800668a:	88fb      	ldrh	r3, [r7, #6]
 800668c:	3b02      	subs	r3, #2
 800668e:	461a      	mov	r2, r3
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	fbb3 f3f2 	udiv	r3, r3, r2
 8006696:	60fb      	str	r3, [r7, #12]

    return (averagedata);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	b29b      	uxth	r3, r3
}
 800669c:	4618      	mov	r0, r3
 800669e:	371c      	adds	r7, #28
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bc80      	pop	{r7}
 80066a4:	4770      	bx	lr
	...

080066a8 <LimitBreadthFilter>:

//--------------------------------------------------------------------------------------------
//	 @function:    
//--------------------------------------------------------------------------------------------
void LimitBreadthFilter(uint16_t SensorData)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b083      	sub	sp, #12
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	4603      	mov	r3, r0
 80066b0:	80fb      	strh	r3, [r7, #6]

	#define A 20
	static uint16_t SensorData_Last;
	static uint32_t cnt = 0;
	if(cnt == 0)
 80066b2:	4b12      	ldr	r3, [pc, #72]	; (80066fc <LimitBreadthFilter+0x54>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d103      	bne.n	80066c2 <LimitBreadthFilter+0x1a>
	{
		SensorData_Last = SensorData;
 80066ba:	4a11      	ldr	r2, [pc, #68]	; (8006700 <LimitBreadthFilter+0x58>)
 80066bc:	88fb      	ldrh	r3, [r7, #6]
 80066be:	8013      	strh	r3, [r2, #0]
 80066c0:	e012      	b.n	80066e8 <LimitBreadthFilter+0x40>
	}
	else
	{
		if ( ( SensorData - SensorData_Last > A ) || ( SensorData_Last - SensorData > A ))
 80066c2:	88fb      	ldrh	r3, [r7, #6]
 80066c4:	4a0e      	ldr	r2, [pc, #56]	; (8006700 <LimitBreadthFilter+0x58>)
 80066c6:	8812      	ldrh	r2, [r2, #0]
 80066c8:	1a9b      	subs	r3, r3, r2
 80066ca:	2b14      	cmp	r3, #20
 80066cc:	dc06      	bgt.n	80066dc <LimitBreadthFilter+0x34>
 80066ce:	4b0c      	ldr	r3, [pc, #48]	; (8006700 <LimitBreadthFilter+0x58>)
 80066d0:	881b      	ldrh	r3, [r3, #0]
 80066d2:	461a      	mov	r2, r3
 80066d4:	88fb      	ldrh	r3, [r7, #6]
 80066d6:	1ad3      	subs	r3, r2, r3
 80066d8:	2b14      	cmp	r3, #20
 80066da:	dd02      	ble.n	80066e2 <LimitBreadthFilter+0x3a>
			SensorData = SensorData_Last;
 80066dc:	4b08      	ldr	r3, [pc, #32]	; (8006700 <LimitBreadthFilter+0x58>)
 80066de:	881b      	ldrh	r3, [r3, #0]
 80066e0:	80fb      	strh	r3, [r7, #6]
		SensorData_Last = SensorData;
 80066e2:	4a07      	ldr	r2, [pc, #28]	; (8006700 <LimitBreadthFilter+0x58>)
 80066e4:	88fb      	ldrh	r3, [r7, #6]
 80066e6:	8013      	strh	r3, [r2, #0]
	}
	cnt++;
 80066e8:	4b04      	ldr	r3, [pc, #16]	; (80066fc <LimitBreadthFilter+0x54>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	3301      	adds	r3, #1
 80066ee:	4a03      	ldr	r2, [pc, #12]	; (80066fc <LimitBreadthFilter+0x54>)
 80066f0:	6013      	str	r3, [r2, #0]
}
 80066f2:	bf00      	nop
 80066f4:	370c      	adds	r7, #12
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bc80      	pop	{r7}
 80066fa:	4770      	bx	lr
 80066fc:	20000354 	.word	0x20000354
 8006700:	20000358 	.word	0x20000358

08006704 <MHZ14CO2_Init>:
uint8_t Gas_ChangeToAskCommand[TransmitDataLen_Gas]    = {0xFF, 0x01, 0x78, 0x04, 0x00, 0x00, 0x00, 0x00, 0x83};
uint8_t Gas_ChangeToActiveCommand[TransmitDataLen_Gas] = {0xFF, 0x01, 0x78, 0x03, 0x00, 0x00, 0x00, 0x00, 0x84};
uint8_t Gas_ReadValueCommand[TransmitDataLen_Gas]      = {0xFF, 0x01, 0x86, 0x00, 0x00, 0x00, 0x00, 0x00, 0x79};

void MHZ14CO2_Init(void)
{
 8006704:	b480      	push	{r7}
 8006706:	af00      	add	r7, sp, #0
//	
//	HAL_UART_Receive_IT(&huart3, GasUart_RX.RX_Buf, RecieveDataLen_Gas);                //3
}
 8006708:	bf00      	nop
 800670a:	46bd      	mov	sp, r7
 800670c:	bc80      	pop	{r7}
 800670e:	4770      	bx	lr

08006710 <ZE03GAS_Init>:

void ZE03GAS_Init(void)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart3, Gas_ChangeToActiveCommand, TransmitDataLen_Gas, 0xff);  //
 8006714:	23ff      	movs	r3, #255	; 0xff
 8006716:	2209      	movs	r2, #9
 8006718:	4902      	ldr	r1, [pc, #8]	; (8006724 <ZE03GAS_Init+0x14>)
 800671a:	4803      	ldr	r0, [pc, #12]	; (8006728 <ZE03GAS_Init+0x18>)
 800671c:	f7ff f82e 	bl	800577c <HAL_UART_Transmit>
//	
//	HAL_UART_Receive_IT(&huart3, GasUart_RX.RX_Buf, RecieveDataLen_Gas);                //3
}
 8006720:	bf00      	nop
 8006722:	bd80      	pop	{r7, pc}
 8006724:	20000008 	.word	0x20000008
 8006728:	200006e4 	.word	0x200006e4

0800672c <GetValidDataFromMHZ14CO2>:


void GetValidDataFromMHZ14CO2(void)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	af00      	add	r7, sp, #0

	HAL_UART_Transmit(&huart3, Gas_ReadValueCommand, TransmitDataLen_Gas, 0xff);       //
 8006730:	23ff      	movs	r3, #255	; 0xff
 8006732:	2209      	movs	r2, #9
 8006734:	4916      	ldr	r1, [pc, #88]	; (8006790 <GetValidDataFromMHZ14CO2+0x64>)
 8006736:	4817      	ldr	r0, [pc, #92]	; (8006794 <GetValidDataFromMHZ14CO2+0x68>)
 8006738:	f7ff f820 	bl	800577c <HAL_UART_Transmit>

	if(GasUart_RX.RX_Buf[0] == 0xFF && GasUart_RX.RX_Buf[1] == 0x86)
 800673c:	4b16      	ldr	r3, [pc, #88]	; (8006798 <GetValidDataFromMHZ14CO2+0x6c>)
 800673e:	791b      	ldrb	r3, [r3, #4]
 8006740:	2bff      	cmp	r3, #255	; 0xff
 8006742:	d11d      	bne.n	8006780 <GetValidDataFromMHZ14CO2+0x54>
 8006744:	4b14      	ldr	r3, [pc, #80]	; (8006798 <GetValidDataFromMHZ14CO2+0x6c>)
 8006746:	795b      	ldrb	r3, [r3, #5]
 8006748:	2b86      	cmp	r3, #134	; 0x86
 800674a:	d119      	bne.n	8006780 <GetValidDataFromMHZ14CO2+0x54>
	{
		if(GasReceiveDataCheckSum(GasUart_RX.RX_Buf) == GasUart_RX.RX_Buf[8])
 800674c:	4813      	ldr	r0, [pc, #76]	; (800679c <GetValidDataFromMHZ14CO2+0x70>)
 800674e:	f000 f875 	bl	800683c <GasReceiveDataCheckSum>
 8006752:	4603      	mov	r3, r0
 8006754:	461a      	mov	r2, r3
 8006756:	4b10      	ldr	r3, [pc, #64]	; (8006798 <GetValidDataFromMHZ14CO2+0x6c>)
 8006758:	7b1b      	ldrb	r3, [r3, #12]
 800675a:	429a      	cmp	r2, r3
 800675c:	d110      	bne.n	8006780 <GetValidDataFromMHZ14CO2+0x54>
		{
			Sensor_Data.CO2_Data = GasUart_RX.RX_Buf[2]*256 + GasUart_RX.RX_Buf[3];
 800675e:	4b0e      	ldr	r3, [pc, #56]	; (8006798 <GetValidDataFromMHZ14CO2+0x6c>)
 8006760:	799b      	ldrb	r3, [r3, #6]
 8006762:	b29b      	uxth	r3, r3
 8006764:	021b      	lsls	r3, r3, #8
 8006766:	b29a      	uxth	r2, r3
 8006768:	4b0b      	ldr	r3, [pc, #44]	; (8006798 <GetValidDataFromMHZ14CO2+0x6c>)
 800676a:	79db      	ldrb	r3, [r3, #7]
 800676c:	b29b      	uxth	r3, r3
 800676e:	4413      	add	r3, r2
 8006770:	b29a      	uxth	r2, r3
 8006772:	4b0b      	ldr	r3, [pc, #44]	; (80067a0 <GetValidDataFromMHZ14CO2+0x74>)
 8006774:	81da      	strh	r2, [r3, #14]
			Tick_GetSensorData = HAL_GetTick();
 8006776:	f7fa fdab 	bl	80012d0 <HAL_GetTick>
 800677a:	4602      	mov	r2, r0
 800677c:	4b09      	ldr	r3, [pc, #36]	; (80067a4 <GetValidDataFromMHZ14CO2+0x78>)
 800677e:	601a      	str	r2, [r3, #0]
		}
	}

	memset(GasUart_RX.RX_Buf, 0 , sizeof(GasUart_RX.RX_Buf));
 8006780:	2264      	movs	r2, #100	; 0x64
 8006782:	2100      	movs	r1, #0
 8006784:	4805      	ldr	r0, [pc, #20]	; (800679c <GetValidDataFromMHZ14CO2+0x70>)
 8006786:	f003 fd42 	bl	800a20e <memset>

}
 800678a:	bf00      	nop
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	20000014 	.word	0x20000014
 8006794:	200006e4 	.word	0x200006e4
 8006798:	200009a4 	.word	0x200009a4
 800679c:	200009a8 	.word	0x200009a8
 80067a0:	20000418 	.word	0x20000418
 80067a4:	200003d8 	.word	0x200003d8

080067a8 <GetValidDataFromZE03GAS>:

void GetValidDataFromZE03GAS(uint16_t type)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	4603      	mov	r3, r0
 80067b0:	80fb      	strh	r3, [r7, #6]

//	HAL_UART_Transmit(&huart3, Gas_ReadValueCommand, TransmitDataLen_Gas, 0xff);      //NH31s

	if(GasUart_RX.RX_Buf[0] == 0xFF && GasUart_RX.RX_Buf[1] == 0x86)
 80067b2:	4b1e      	ldr	r3, [pc, #120]	; (800682c <GetValidDataFromZE03GAS+0x84>)
 80067b4:	791b      	ldrb	r3, [r3, #4]
 80067b6:	2bff      	cmp	r3, #255	; 0xff
 80067b8:	d12f      	bne.n	800681a <GetValidDataFromZE03GAS+0x72>
 80067ba:	4b1c      	ldr	r3, [pc, #112]	; (800682c <GetValidDataFromZE03GAS+0x84>)
 80067bc:	795b      	ldrb	r3, [r3, #5]
 80067be:	2b86      	cmp	r3, #134	; 0x86
 80067c0:	d12b      	bne.n	800681a <GetValidDataFromZE03GAS+0x72>
	{
		if(GasReceiveDataCheckSum(GasUart_RX.RX_Buf) == GasUart_RX.RX_Buf[8])
 80067c2:	481b      	ldr	r0, [pc, #108]	; (8006830 <GetValidDataFromZE03GAS+0x88>)
 80067c4:	f000 f83a 	bl	800683c <GasReceiveDataCheckSum>
 80067c8:	4603      	mov	r3, r0
 80067ca:	461a      	mov	r2, r3
 80067cc:	4b17      	ldr	r3, [pc, #92]	; (800682c <GetValidDataFromZE03GAS+0x84>)
 80067ce:	7b1b      	ldrb	r3, [r3, #12]
 80067d0:	429a      	cmp	r2, r3
 80067d2:	d122      	bne.n	800681a <GetValidDataFromZE03GAS+0x72>
		{
			if(type == Gas_NH3_Type)  //
 80067d4:	88fb      	ldrh	r3, [r7, #6]
 80067d6:	2ba2      	cmp	r3, #162	; 0xa2
 80067d8:	d10b      	bne.n	80067f2 <GetValidDataFromZE03GAS+0x4a>
			{
				Sensor_Data.NH3_Data = GasUart_RX.RX_Buf[2]*256 + GasUart_RX.RX_Buf[3];
 80067da:	4b14      	ldr	r3, [pc, #80]	; (800682c <GetValidDataFromZE03GAS+0x84>)
 80067dc:	799b      	ldrb	r3, [r3, #6]
 80067de:	b29b      	uxth	r3, r3
 80067e0:	021b      	lsls	r3, r3, #8
 80067e2:	b29a      	uxth	r2, r3
 80067e4:	4b11      	ldr	r3, [pc, #68]	; (800682c <GetValidDataFromZE03GAS+0x84>)
 80067e6:	79db      	ldrb	r3, [r3, #7]
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	4413      	add	r3, r2
 80067ec:	b29a      	uxth	r2, r3
 80067ee:	4b11      	ldr	r3, [pc, #68]	; (8006834 <GetValidDataFromZE03GAS+0x8c>)
 80067f0:	821a      	strh	r2, [r3, #16]
			}
			if(type == Gas_O2_Type)  //
 80067f2:	88fb      	ldrh	r3, [r7, #6]
 80067f4:	2bb1      	cmp	r3, #177	; 0xb1
 80067f6:	d10b      	bne.n	8006810 <GetValidDataFromZE03GAS+0x68>
			{
				Sensor_Data.O2_Data = GasUart_RX.RX_Buf[2]*256 + GasUart_RX.RX_Buf[3];
 80067f8:	4b0c      	ldr	r3, [pc, #48]	; (800682c <GetValidDataFromZE03GAS+0x84>)
 80067fa:	799b      	ldrb	r3, [r3, #6]
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	021b      	lsls	r3, r3, #8
 8006800:	b29a      	uxth	r2, r3
 8006802:	4b0a      	ldr	r3, [pc, #40]	; (800682c <GetValidDataFromZE03GAS+0x84>)
 8006804:	79db      	ldrb	r3, [r3, #7]
 8006806:	b29b      	uxth	r3, r3
 8006808:	4413      	add	r3, r2
 800680a:	b29a      	uxth	r2, r3
 800680c:	4b09      	ldr	r3, [pc, #36]	; (8006834 <GetValidDataFromZE03GAS+0x8c>)
 800680e:	825a      	strh	r2, [r3, #18]
			}

			Tick_GetSensorData = HAL_GetTick();
 8006810:	f7fa fd5e 	bl	80012d0 <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	4b08      	ldr	r3, [pc, #32]	; (8006838 <GetValidDataFromZE03GAS+0x90>)
 8006818:	601a      	str	r2, [r3, #0]
		}
	}

	memset(GasUart_RX.RX_Buf, 0 , sizeof(GasUart_RX.RX_Buf));
 800681a:	2264      	movs	r2, #100	; 0x64
 800681c:	2100      	movs	r1, #0
 800681e:	4804      	ldr	r0, [pc, #16]	; (8006830 <GetValidDataFromZE03GAS+0x88>)
 8006820:	f003 fcf5 	bl	800a20e <memset>

}
 8006824:	bf00      	nop
 8006826:	3708      	adds	r7, #8
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}
 800682c:	200009a4 	.word	0x200009a4
 8006830:	200009a8 	.word	0x200009a8
 8006834:	20000418 	.word	0x20000418
 8006838:	200003d8 	.word	0x200003d8

0800683c <GasReceiveDataCheckSum>:

uint8_t GasReceiveDataCheckSum(uint8_t *array)
{
 800683c:	b480      	push	{r7}
 800683e:	b085      	sub	sp, #20
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
	uint8_t CheckValue = 0;
 8006844:	2300      	movs	r3, #0
 8006846:	73fb      	strb	r3, [r7, #15]
	uint8_t i;
	for(i = 1; i<8; i++)
 8006848:	2301      	movs	r3, #1
 800684a:	73bb      	strb	r3, [r7, #14]
 800684c:	e009      	b.n	8006862 <GasReceiveDataCheckSum+0x26>
	{
		CheckValue += array[i];
 800684e:	7bbb      	ldrb	r3, [r7, #14]
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	4413      	add	r3, r2
 8006854:	781a      	ldrb	r2, [r3, #0]
 8006856:	7bfb      	ldrb	r3, [r7, #15]
 8006858:	4413      	add	r3, r2
 800685a:	73fb      	strb	r3, [r7, #15]
	for(i = 1; i<8; i++)
 800685c:	7bbb      	ldrb	r3, [r7, #14]
 800685e:	3301      	adds	r3, #1
 8006860:	73bb      	strb	r3, [r7, #14]
 8006862:	7bbb      	ldrb	r3, [r7, #14]
 8006864:	2b07      	cmp	r3, #7
 8006866:	d9f2      	bls.n	800684e <GasReceiveDataCheckSum+0x12>
	}
	CheckValue = (~CheckValue) + 1;
 8006868:	7bfb      	ldrb	r3, [r7, #15]
 800686a:	425b      	negs	r3, r3
 800686c:	73fb      	strb	r3, [r7, #15]
	return CheckValue;
 800686e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006870:	4618      	mov	r0, r3
 8006872:	3714      	adds	r7, #20
 8006874:	46bd      	mov	sp, r7
 8006876:	bc80      	pop	{r7}
 8006878:	4770      	bx	lr

0800687a <Hardware_Init>:

uint8_t Sensor_ID;
uint8_t Sensor_Type;

void Hardware_Init(void)
{
 800687a:	b580      	push	{r7, lr}
 800687c:	af00      	add	r7, sp, #0
	Get_SensorID();
 800687e:	f000 f837 	bl	80068f0 <Get_SensorID>
	Get_SensorType();						//
 8006882:	f000 f811 	bl	80068a8 <Get_SensorType>
	Sensor_Init();
 8006886:	f000 f871 	bl	800696c <Sensor_Init>
	RS485_Init();
 800688a:	f000 f8d7 	bl	8006a3c <RS485_Init>
	CAN_Config_Init();
 800688e:	f002 fba5 	bl	8008fdc <CAN_Config_Init>
	LoraNode_Init_Mode(MODE_CMD);
 8006892:	2001      	movs	r0, #1
 8006894:	f000 f8ec 	bl	8006a70 <LoraNode_Init_Mode>
	Led_Init();
 8006898:	f000 f8d8 	bl	8006a4c <Led_Init>
    HAL_Delay(50);
 800689c:	2032      	movs	r0, #50	; 0x32
 800689e:	f7fa fd21 	bl	80012e4 <HAL_Delay>
}
 80068a2:	bf00      	nop
 80068a4:	bd80      	pop	{r7, pc}
	...

080068a8 <Get_SensorType>:

// ->  
void Get_SensorType(void)
{
 80068a8:	b4b0      	push	{r4, r5, r7}
 80068aa:	b089      	sub	sp, #36	; 0x24
 80068ac:	af00      	add	r7, sp, #0
	const uint8_t Type[] =
 80068ae:	4b0d      	ldr	r3, [pc, #52]	; (80068e4 <Get_SensorType+0x3c>)
 80068b0:	1d3c      	adds	r4, r7, #4
 80068b2:	461d      	mov	r5, r3
 80068b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80068b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80068b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80068bc:	c403      	stmia	r4!, {r0, r1}
 80068be:	8022      	strh	r2, [r4, #0]
 80068c0:	3402      	adds	r4, #2
 80068c2:	0c13      	lsrs	r3, r2, #16
 80068c4:	7023      	strb	r3, [r4, #0]
		Temperature_Humidity_Type,			//24  
		Temperature_Humidity_Type,			//25  
		Temperature_Humidity_Type,			//26  
	};

	Sensor_Type = Type[Sensor_ID];
 80068c6:	4b08      	ldr	r3, [pc, #32]	; (80068e8 <Get_SensorType+0x40>)
 80068c8:	781b      	ldrb	r3, [r3, #0]
 80068ca:	f107 0220 	add.w	r2, r7, #32
 80068ce:	4413      	add	r3, r2
 80068d0:	f813 2c1c 	ldrb.w	r2, [r3, #-28]
 80068d4:	4b05      	ldr	r3, [pc, #20]	; (80068ec <Get_SensorType+0x44>)
 80068d6:	701a      	strb	r2, [r3, #0]
}
 80068d8:	bf00      	nop
 80068da:	3724      	adds	r7, #36	; 0x24
 80068dc:	46bd      	mov	sp, r7
 80068de:	bcb0      	pop	{r4, r5, r7}
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	0800ccd8 	.word	0x0800ccd8
 80068e8:	200003f7 	.word	0x200003f7
 80068ec:	200003f6 	.word	0x200003f6

080068f0 <Get_SensorID>:

//
void Get_SensorID(void)
{
 80068f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068f2:	af00      	add	r7, sp, #0
	Sensor_ID = 1 + (SW1 * 1  + SW2 * 2  + SW3 * 4  + SW4 * 8 + SW5 * 16);
 80068f4:	2101      	movs	r1, #1
 80068f6:	4818      	ldr	r0, [pc, #96]	; (8006958 <Get_SensorID+0x68>)
 80068f8:	f7fc fdec 	bl	80034d4 <HAL_GPIO_ReadPin>
 80068fc:	4603      	mov	r3, r0
 80068fe:	461d      	mov	r5, r3
 8006900:	2110      	movs	r1, #16
 8006902:	4816      	ldr	r0, [pc, #88]	; (800695c <Get_SensorID+0x6c>)
 8006904:	f7fc fde6 	bl	80034d4 <HAL_GPIO_ReadPin>
 8006908:	4603      	mov	r3, r0
 800690a:	461e      	mov	r6, r3
 800690c:	2104      	movs	r1, #4
 800690e:	4814      	ldr	r0, [pc, #80]	; (8006960 <Get_SensorID+0x70>)
 8006910:	f7fc fde0 	bl	80034d4 <HAL_GPIO_ReadPin>
 8006914:	4603      	mov	r3, r0
 8006916:	005b      	lsls	r3, r3, #1
 8006918:	b2dc      	uxtb	r4, r3
 800691a:	2180      	movs	r1, #128	; 0x80
 800691c:	4811      	ldr	r0, [pc, #68]	; (8006964 <Get_SensorID+0x74>)
 800691e:	f7fc fdd9 	bl	80034d4 <HAL_GPIO_ReadPin>
 8006922:	4603      	mov	r3, r0
 8006924:	4423      	add	r3, r4
 8006926:	b2db      	uxtb	r3, r3
 8006928:	005b      	lsls	r3, r3, #1
 800692a:	b2db      	uxtb	r3, r3
 800692c:	4433      	add	r3, r6
 800692e:	b2db      	uxtb	r3, r3
 8006930:	005b      	lsls	r3, r3, #1
 8006932:	b2dc      	uxtb	r4, r3
 8006934:	2120      	movs	r1, #32
 8006936:	4809      	ldr	r0, [pc, #36]	; (800695c <Get_SensorID+0x6c>)
 8006938:	f7fc fdcc 	bl	80034d4 <HAL_GPIO_ReadPin>
 800693c:	4603      	mov	r3, r0
 800693e:	4423      	add	r3, r4
 8006940:	b2db      	uxtb	r3, r3
 8006942:	005b      	lsls	r3, r3, #1
 8006944:	b2db      	uxtb	r3, r3
 8006946:	442b      	add	r3, r5
 8006948:	b2db      	uxtb	r3, r3
 800694a:	3301      	adds	r3, #1
 800694c:	b2da      	uxtb	r2, r3
 800694e:	4b06      	ldr	r3, [pc, #24]	; (8006968 <Get_SensorID+0x78>)
 8006950:	701a      	strb	r2, [r3, #0]
}
 8006952:	bf00      	nop
 8006954:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006956:	bf00      	nop
 8006958:	40010c00 	.word	0x40010c00
 800695c:	40011000 	.word	0x40011000
 8006960:	40011400 	.word	0x40011400
 8006964:	40010800 	.word	0x40010800
 8006968:	200003f7 	.word	0x200003f7

0800696c <Sensor_Init>:

void Sensor_Init(void)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	af00      	add	r7, sp, #0
	switch (Sensor_Type)
 8006970:	4b31      	ldr	r3, [pc, #196]	; (8006a38 <Sensor_Init+0xcc>)
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	3ba2      	subs	r3, #162	; 0xa2
 8006976:	2b22      	cmp	r3, #34	; 0x22
 8006978:	d85a      	bhi.n	8006a30 <Sensor_Init+0xc4>
 800697a:	a201      	add	r2, pc, #4	; (adr r2, 8006980 <Sensor_Init+0x14>)
 800697c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006980:	08006a1f 	.word	0x08006a1f
 8006984:	08006a19 	.word	0x08006a19
 8006988:	08006a31 	.word	0x08006a31
 800698c:	08006a2b 	.word	0x08006a2b
 8006990:	08006a31 	.word	0x08006a31
 8006994:	08006a31 	.word	0x08006a31
 8006998:	08006a31 	.word	0x08006a31
 800699c:	08006a31 	.word	0x08006a31
 80069a0:	08006a31 	.word	0x08006a31
 80069a4:	08006a31 	.word	0x08006a31
 80069a8:	08006a31 	.word	0x08006a31
 80069ac:	08006a31 	.word	0x08006a31
 80069b0:	08006a31 	.word	0x08006a31
 80069b4:	08006a31 	.word	0x08006a31
 80069b8:	08006a31 	.word	0x08006a31
 80069bc:	08006a25 	.word	0x08006a25
 80069c0:	08006a31 	.word	0x08006a31
 80069c4:	08006a31 	.word	0x08006a31
 80069c8:	08006a31 	.word	0x08006a31
 80069cc:	08006a31 	.word	0x08006a31
 80069d0:	08006a31 	.word	0x08006a31
 80069d4:	08006a31 	.word	0x08006a31
 80069d8:	08006a31 	.word	0x08006a31
 80069dc:	08006a31 	.word	0x08006a31
 80069e0:	08006a31 	.word	0x08006a31
 80069e4:	08006a31 	.word	0x08006a31
 80069e8:	08006a31 	.word	0x08006a31
 80069ec:	08006a31 	.word	0x08006a31
 80069f0:	08006a31 	.word	0x08006a31
 80069f4:	08006a31 	.word	0x08006a31
 80069f8:	08006a31 	.word	0x08006a31
 80069fc:	08006a31 	.word	0x08006a31
 8006a00:	08006a31 	.word	0x08006a31
 8006a04:	08006a13 	.word	0x08006a13
 8006a08:	08006a0d 	.word	0x08006a0d
	{
		case Outside_Temperature_Humidity_Type:
			SHT30_Init();
 8006a0c:	f000 fdc4 	bl	8007598 <SHT30_Init>
			break;
 8006a10:	e00f      	b.n	8006a32 <Sensor_Init+0xc6>
		case Temperature_Humidity_Type:
			SHT30_Init();
 8006a12:	f000 fdc1 	bl	8007598 <SHT30_Init>
			break;
 8006a16:	e00c      	b.n	8006a32 <Sensor_Init+0xc6>
		case Gas_CO2_Type:
			MHZ14CO2_Init();
 8006a18:	f7ff fe74 	bl	8006704 <MHZ14CO2_Init>
			break;
 8006a1c:	e009      	b.n	8006a32 <Sensor_Init+0xc6>
		case Gas_NH3_Type:
			ZE03GAS_Init();
 8006a1e:	f7ff fe77 	bl	8006710 <ZE03GAS_Init>
			break;
 8006a22:	e006      	b.n	8006a32 <Sensor_Init+0xc6>
		case Gas_O2_Type:
			ZE03GAS_Init();
 8006a24:	f7ff fe74 	bl	8006710 <ZE03GAS_Init>
			break;
 8006a28:	e003      	b.n	8006a32 <Sensor_Init+0xc6>
		case Illumination_Type:
			BH1750_Init();
 8006a2a:	f7ff fd09 	bl	8006440 <BH1750_Init>
			break;
 8006a2e:	e000      	b.n	8006a32 <Sensor_Init+0xc6>
		default:
			break;
 8006a30:	bf00      	nop
	}
}
 8006a32:	bf00      	nop
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	bf00      	nop
 8006a38:	200003f6 	.word	0x200003f6

08006a3c <RS485_Init>:

void RS485_Init(void)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	af00      	add	r7, sp, #0
	RS485Uart_RX_TX_Switch(RECEIVE);                                 //485
 8006a40:	2000      	movs	r0, #0
 8006a42:	f001 f8e9 	bl	8007c18 <RS485Uart_RX_TX_Switch>
}
 8006a46:	bf00      	nop
 8006a48:	bd80      	pop	{r7, pc}
	...

08006a4c <Led_Init>:
 */

#include "main.h"

void Led_Init(void) //
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_RUNNING_GPIO_Port, LED1_RUNNING_Pin, GPIO_PIN_SET);
 8006a50:	2201      	movs	r2, #1
 8006a52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006a56:	4805      	ldr	r0, [pc, #20]	; (8006a6c <Led_Init+0x20>)
 8006a58:	f7fc fd53 	bl	8003502 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_MSGTX_GPIO_Port, LED2_MSGTX_Pin, GPIO_PIN_SET);
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006a62:	4802      	ldr	r0, [pc, #8]	; (8006a6c <Led_Init+0x20>)
 8006a64:	f7fc fd4d 	bl	8003502 <HAL_GPIO_WritePin>
}
 8006a68:	bf00      	nop
 8006a6a:	bd80      	pop	{r7, pc}
 8006a6c:	40011000 	.word	0x40011000

08006a70 <LoraNode_Init_Mode>:
//	@funtion:	  initialization the lora module mode, command mode or transparent mode
//	@parameters:  MODE_CMD, or MODE_TRANSPARENT
//	@return:	  void
//--------------------------------------------------------------------------------------------
void LoraNode_Init_Mode(LoraNode_Mode_T mode)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b082      	sub	sp, #8
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	4603      	mov	r3, r0
 8006a78:	71fb      	strb	r3, [r7, #7]
	LoraNode_Reset();
 8006a7a:	f000 f811 	bl	8006aa0 <LoraNode_Reset>
        HAL_Delay(150);
 8006a7e:	2096      	movs	r0, #150	; 0x96
 8006a80:	f7fa fc30 	bl	80012e4 <HAL_Delay>

	LoraNode_Wake_Sleep(MODE_WAKEUP);
 8006a84:	2000      	movs	r0, #0
 8006a86:	f000 f81f 	bl	8006ac8 <LoraNode_Wake_Sleep>
        HAL_Delay(50);
 8006a8a:	2032      	movs	r0, #50	; 0x32
 8006a8c:	f7fa fc2a 	bl	80012e4 <HAL_Delay>

	LoraNode_Mode_Set(mode);
 8006a90:	79fb      	ldrb	r3, [r7, #7]
 8006a92:	4618      	mov	r0, r3
 8006a94:	f000 f848 	bl	8006b28 <LoraNode_Mode_Set>
}
 8006a98:	bf00      	nop
 8006a9a:	3708      	adds	r7, #8
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}

08006aa0 <LoraNode_Reset>:
//	@funtion:	  reset the lora module
//	@parameters:  void
//	@return:	  void
//--------------------------------------------------------------------------------------------
void LoraNode_Reset(void)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	af00      	add	r7, sp, #0
	LORANODE_NRST_LOW();
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	2140      	movs	r1, #64	; 0x40
 8006aa8:	4806      	ldr	r0, [pc, #24]	; (8006ac4 <LoraNode_Reset+0x24>)
 8006aaa:	f7fc fd2a 	bl	8003502 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8006aae:	2032      	movs	r0, #50	; 0x32
 8006ab0:	f7fa fc18 	bl	80012e4 <HAL_Delay>
	LORANODE_NRST_HIGH();
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	2140      	movs	r1, #64	; 0x40
 8006ab8:	4802      	ldr	r0, [pc, #8]	; (8006ac4 <LoraNode_Reset+0x24>)
 8006aba:	f7fc fd22 	bl	8003502 <HAL_GPIO_WritePin>
}
 8006abe:	bf00      	nop
 8006ac0:	bd80      	pop	{r7, pc}
 8006ac2:	bf00      	nop
 8006ac4:	40011000 	.word	0x40011000

08006ac8 <LoraNode_Wake_Sleep>:
//	@funtion:	  set the lora module mode, wakeup or sleep mode
//	@parameters:  MODE_WAKEUP, or MODE_SLEEP
//	@return:	  void
//--------------------------------------------------------------------------------------------
void LoraNode_Wake_Sleep(LoraNode_SleepMode_T mode)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b082      	sub	sp, #8
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	4603      	mov	r3, r0
 8006ad0:	71fb      	strb	r3, [r7, #7]
	if (mode == MODE_WAKEUP)
 8006ad2:	79fb      	ldrb	r3, [r7, #7]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d110      	bne.n	8006afa <LoraNode_Wake_Sleep+0x32>
	{
		/* wake signal, high for module wakeup, low for module sleep */
		if (HAL_GPIO_ReadPin(LORANODE_WAKE_GPIO_Port, LORANODE_WAKE_Pin) != GPIO_PIN_SET)
 8006ad8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006adc:	4811      	ldr	r0, [pc, #68]	; (8006b24 <LoraNode_Wake_Sleep+0x5c>)
 8006ade:	f7fc fcf9 	bl	80034d4 <HAL_GPIO_ReadPin>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	2b01      	cmp	r3, #1
 8006ae6:	d008      	beq.n	8006afa <LoraNode_Wake_Sleep+0x32>
		{
			/* wake module first, and wait 10 ms */
			LORANODE_WAKE_HIGH();
 8006ae8:	2201      	movs	r2, #1
 8006aea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006aee:	480d      	ldr	r0, [pc, #52]	; (8006b24 <LoraNode_Wake_Sleep+0x5c>)
 8006af0:	f7fc fd07 	bl	8003502 <HAL_GPIO_WritePin>
			HAL_Delay(10);
 8006af4:	200a      	movs	r0, #10
 8006af6:	f7fa fbf5 	bl	80012e4 <HAL_Delay>
		}
	}
	if (mode == MODE_SLEEP)
 8006afa:	79fb      	ldrb	r3, [r7, #7]
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d10d      	bne.n	8006b1c <LoraNode_Wake_Sleep+0x54>
	{
		if (HAL_GPIO_ReadPin(LORANODE_WAKE_GPIO_Port, LORANODE_WAKE_Pin) != GPIO_PIN_RESET)
 8006b00:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006b04:	4807      	ldr	r0, [pc, #28]	; (8006b24 <LoraNode_Wake_Sleep+0x5c>)
 8006b06:	f7fc fce5 	bl	80034d4 <HAL_GPIO_ReadPin>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d005      	beq.n	8006b1c <LoraNode_Wake_Sleep+0x54>
		{
			LORANODE_WAKE_LOW();
 8006b10:	2200      	movs	r2, #0
 8006b12:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006b16:	4803      	ldr	r0, [pc, #12]	; (8006b24 <LoraNode_Wake_Sleep+0x5c>)
 8006b18:	f7fc fcf3 	bl	8003502 <HAL_GPIO_WritePin>
		}
	}
}
 8006b1c:	bf00      	nop
 8006b1e:	3708      	adds	r7, #8
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	40010800 	.word	0x40010800

08006b28 <LoraNode_Mode_Set>:
//	@funtion:	  set the lora module mode, command mode or transparent mode
//	@parameters:  MODE_CMD, or MODE_TRANSPARENT
//	@return:	  void
//--------------------------------------------------------------------------------------------
void LoraNode_Mode_Set(LoraNode_Mode_T mode)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b082      	sub	sp, #8
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	4603      	mov	r3, r0
 8006b30:	71fb      	strb	r3, [r7, #7]
	if (mode == MODE_CMD)
 8006b32:	79fb      	ldrb	r3, [r7, #7]
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d106      	bne.n	8006b46 <LoraNode_Mode_Set+0x1e>
		LORANODE_MODE_HIGH();
 8006b38:	2201      	movs	r2, #1
 8006b3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006b3e:	4808      	ldr	r0, [pc, #32]	; (8006b60 <LoraNode_Mode_Set+0x38>)
 8006b40:	f7fc fcdf 	bl	8003502 <HAL_GPIO_WritePin>
	else if (mode == MODE_TRANSPARENT)
		LORANODE_MODE_LOW();
}
 8006b44:	e008      	b.n	8006b58 <LoraNode_Mode_Set+0x30>
	else if (mode == MODE_TRANSPARENT)
 8006b46:	79fb      	ldrb	r3, [r7, #7]
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	d105      	bne.n	8006b58 <LoraNode_Mode_Set+0x30>
		LORANODE_MODE_LOW();
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006b52:	4803      	ldr	r0, [pc, #12]	; (8006b60 <LoraNode_Mode_Set+0x38>)
 8006b54:	f7fc fcd5 	bl	8003502 <HAL_GPIO_WritePin>
}
 8006b58:	bf00      	nop
 8006b5a:	3708      	adds	r7, #8
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}
 8006b60:	40011000 	.word	0x40011000

08006b64 <NBiot_Init>:
//	"AT+QMTOPEN?\r\r\n+QMTOPEN: 0,\"139.196.208.106\",61613\r\nOK\r\n",
//	"AT+QMTCONN?\r\r\n+QMTCONN: 0,3\r\nOK\r\n"
};

void NBiot_Init()
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	af00      	add	r7, sp, #0
	NBiot_Reset();
 8006b68:	f000 f8ee 	bl	8006d48 <NBiot_Reset>
//	while(1);

	NBiot_USIMConfig();           //USIM
 8006b6c:	f000 f906 	bl	8006d7c <NBiot_USIMConfig>
	NBiot_Reset();                //USIM
 8006b70:	f000 f8ea 	bl	8006d48 <NBiot_Reset>

	NBiot_NetworkRegis();
 8006b74:	f000 f91e 	bl	8006db4 <NBiot_NetworkRegis>

	NBiot_GetIMEI();
 8006b78:	f000 f95c 	bl	8006e34 <NBiot_GetIMEI>

	NBiot_QMTInit();
 8006b7c:	f000 f802 	bl	8006b84 <NBiot_QMTInit>
}
 8006b80:	bf00      	nop
 8006b82:	bd80      	pop	{r7, pc}

08006b84 <NBiot_QMTInit>:

void NBiot_QMTInit()
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	af00      	add	r7, sp, #0
	NBiot_ATSend(ATCmds[AT_QMTVERSION]);
 8006b88:	4b13      	ldr	r3, [pc, #76]	; (8006bd8 <NBiot_QMTInit+0x54>)
 8006b8a:	6a1b      	ldr	r3, [r3, #32]
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f000 f983 	bl	8006e98 <NBiot_ATSend>
	NBiot_CleanRXBuf();
 8006b92:	f000 f999 	bl	8006ec8 <NBiot_CleanRXBuf>
	NBiot_ATSend(ATCmds[AT_QMTPDPCID]);
 8006b96:	4b10      	ldr	r3, [pc, #64]	; (8006bd8 <NBiot_QMTInit+0x54>)
 8006b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f000 f97c 	bl	8006e98 <NBiot_ATSend>
	NBiot_CleanRXBuf();
 8006ba0:	f000 f992 	bl	8006ec8 <NBiot_CleanRXBuf>
	NBiot_ATSend(ATCmds[AT_QMTKEEPALIVE]);
 8006ba4:	4b0c      	ldr	r3, [pc, #48]	; (8006bd8 <NBiot_QMTInit+0x54>)
 8006ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ba8:	4618      	mov	r0, r3
 8006baa:	f000 f975 	bl	8006e98 <NBiot_ATSend>
	NBiot_CleanRXBuf();
 8006bae:	f000 f98b 	bl	8006ec8 <NBiot_CleanRXBuf>
	NBiot_ATSend(ATCmds[AT_QMTSESSION]);
 8006bb2:	4b09      	ldr	r3, [pc, #36]	; (8006bd8 <NBiot_QMTInit+0x54>)
 8006bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f000 f96e 	bl	8006e98 <NBiot_ATSend>
	NBiot_CleanRXBuf();
 8006bbc:	f000 f984 	bl	8006ec8 <NBiot_CleanRXBuf>
	NBiot_ATSend(ATCmds[AT_QMTTIMEOUT]);
 8006bc0:	4b05      	ldr	r3, [pc, #20]	; (8006bd8 <NBiot_QMTInit+0x54>)
 8006bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f000 f967 	bl	8006e98 <NBiot_ATSend>
	NBiot_CleanRXBuf();
 8006bca:	f000 f97d 	bl	8006ec8 <NBiot_CleanRXBuf>

	NBiot_QMTOPENCONN();
 8006bce:	f000 f855 	bl	8006c7c <NBiot_QMTOPENCONN>
}
 8006bd2:	bf00      	nop
 8006bd4:	bd80      	pop	{r7, pc}
 8006bd6:	bf00      	nop
 8006bd8:	20000020 	.word	0x20000020

08006bdc <NBiot_Task>:

void NBiot_Task()
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b084      	sub	sp, #16
 8006be0:	af00      	add	r7, sp, #0
	char *Ack_QMTOPENTEST = "+QMTOPEN: 0,\"121.42.31.73\",61613";
 8006be2:	4b21      	ldr	r3, [pc, #132]	; (8006c68 <NBiot_Task+0x8c>)
 8006be4:	607b      	str	r3, [r7, #4]
	char *Ack_QMTCONNTEST = "+QMTCONN: 0,3";
 8006be6:	4b21      	ldr	r3, [pc, #132]	; (8006c6c <NBiot_Task+0x90>)
 8006be8:	603b      	str	r3, [r7, #0]
	char *a = NULL, *b = NULL;
 8006bea:	2300      	movs	r3, #0
 8006bec:	60fb      	str	r3, [r7, #12]
 8006bee:	2300      	movs	r3, #0
 8006bf0:	60bb      	str	r3, [r7, #8]

	NBiot_ATSend(ATCmds[AT_QMTOPENTEST]);
 8006bf2:	4b1f      	ldr	r3, [pc, #124]	; (8006c70 <NBiot_Task+0x94>)
 8006bf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f000 f94e 	bl	8006e98 <NBiot_ATSend>
	if(NBUart_RX.receive_flag)
 8006bfc:	4b1d      	ldr	r3, [pc, #116]	; (8006c74 <NBiot_Task+0x98>)
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d00c      	beq.n	8006c1e <NBiot_Task+0x42>
	{
		NBUart_RX.receive_flag = 0;
 8006c04:	4b1b      	ldr	r3, [pc, #108]	; (8006c74 <NBiot_Task+0x98>)
 8006c06:	2200      	movs	r2, #0
 8006c08:	701a      	strb	r2, [r3, #0]
		a = strstr((const char *)NBUart_RX.RX_Buf, Ack_QMTOPENTEST);
 8006c0a:	6879      	ldr	r1, [r7, #4]
 8006c0c:	481a      	ldr	r0, [pc, #104]	; (8006c78 <NBiot_Task+0x9c>)
 8006c0e:	f004 f892 	bl	800ad36 <strstr>
 8006c12:	60f8      	str	r0, [r7, #12]
		memset(NBUart_RX.RX_Buf, 0 , sizeof(NBUart_RX.RX_Buf));
 8006c14:	2264      	movs	r2, #100	; 0x64
 8006c16:	2100      	movs	r1, #0
 8006c18:	4817      	ldr	r0, [pc, #92]	; (8006c78 <NBiot_Task+0x9c>)
 8006c1a:	f003 faf8 	bl	800a20e <memset>
	}

	NBiot_ATSend(ATCmds[AT_QMTCONNTEST]);
 8006c1e:	4b14      	ldr	r3, [pc, #80]	; (8006c70 <NBiot_Task+0x94>)
 8006c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c22:	4618      	mov	r0, r3
 8006c24:	f000 f938 	bl	8006e98 <NBiot_ATSend>
	if(NBUart_RX.receive_flag)
 8006c28:	4b12      	ldr	r3, [pc, #72]	; (8006c74 <NBiot_Task+0x98>)
 8006c2a:	781b      	ldrb	r3, [r3, #0]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d00c      	beq.n	8006c4a <NBiot_Task+0x6e>
	{
		NBUart_RX.receive_flag = 0;
 8006c30:	4b10      	ldr	r3, [pc, #64]	; (8006c74 <NBiot_Task+0x98>)
 8006c32:	2200      	movs	r2, #0
 8006c34:	701a      	strb	r2, [r3, #0]
		b = strstr((const char *)NBUart_RX.RX_Buf, Ack_QMTCONNTEST);
 8006c36:	6839      	ldr	r1, [r7, #0]
 8006c38:	480f      	ldr	r0, [pc, #60]	; (8006c78 <NBiot_Task+0x9c>)
 8006c3a:	f004 f87c 	bl	800ad36 <strstr>
 8006c3e:	60b8      	str	r0, [r7, #8]
		memset(NBUart_RX.RX_Buf, 0 , sizeof(NBUart_RX.RX_Buf));
 8006c40:	2264      	movs	r2, #100	; 0x64
 8006c42:	2100      	movs	r1, #0
 8006c44:	480c      	ldr	r0, [pc, #48]	; (8006c78 <NBiot_Task+0x9c>)
 8006c46:	f003 fae2 	bl	800a20e <memset>
	}


	if(a != NULL && b != NULL)
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d005      	beq.n	8006c5c <NBiot_Task+0x80>
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d002      	beq.n	8006c5c <NBiot_Task+0x80>
	{
		NBiot_QMTPUB();
 8006c56:	f000 f82d 	bl	8006cb4 <NBiot_QMTPUB>
 8006c5a:	e001      	b.n	8006c60 <NBiot_Task+0x84>
	}
	else
	{
		NBiot_QMTOPENCONN();
 8006c5c:	f000 f80e 	bl	8006c7c <NBiot_QMTOPENCONN>
	}
}
 8006c60:	bf00      	nop
 8006c62:	3710      	adds	r7, #16
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}
 8006c68:	0800cf54 	.word	0x0800cf54
 8006c6c:	0800cf78 	.word	0x0800cf78
 8006c70:	20000020 	.word	0x20000020
 8006c74:	20000814 	.word	0x20000814
 8006c78:	20000818 	.word	0x20000818

08006c7c <NBiot_QMTOPENCONN>:

void NBiot_QMTOPENCONN()
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	af00      	add	r7, sp, #0
//	char *temp1 = "+QMTOPEN: 0,0";
//	char *temp2 = "+QMTOPEN: 0,2";
//	char *temp3 = "+QMTCONN: 0,0,0";

	NBiot_ATSend(ATCmds[AT_QMTOPEN]);
 8006c80:	4b0b      	ldr	r3, [pc, #44]	; (8006cb0 <NBiot_QMTOPENCONN+0x34>)
 8006c82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c84:	4618      	mov	r0, r3
 8006c86:	f000 f907 	bl	8006e98 <NBiot_ATSend>
	HAL_Delay(1000);                     //800ms
 8006c8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006c8e:	f7fa fb29 	bl	80012e4 <HAL_Delay>
	NBiot_CleanRXBuf();
 8006c92:	f000 f919 	bl	8006ec8 <NBiot_CleanRXBuf>

	NBiot_ATSend(ATCmds[AT_QMTCONN]);
 8006c96:	4b06      	ldr	r3, [pc, #24]	; (8006cb0 <NBiot_QMTOPENCONN+0x34>)
 8006c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f000 f8fc 	bl	8006e98 <NBiot_ATSend>
	HAL_Delay(1000);
 8006ca0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006ca4:	f7fa fb1e 	bl	80012e4 <HAL_Delay>
	NBiot_CleanRXBuf();
 8006ca8:	f000 f90e 	bl	8006ec8 <NBiot_CleanRXBuf>
}
 8006cac:	bf00      	nop
 8006cae:	bd80      	pop	{r7, pc}
 8006cb0:	20000020 	.word	0x20000020

08006cb4 <NBiot_QMTPUB>:

void NBiot_QMTPUB()
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b082      	sub	sp, #8
 8006cb8:	af00      	add	r7, sp, #0
	char *temp1 = ">";
 8006cba:	4b1d      	ldr	r3, [pc, #116]	; (8006d30 <NBiot_QMTPUB+0x7c>)
 8006cbc:	607b      	str	r3, [r7, #4]
//	char *temp2 = "+QMTPUB: 0,0,0";

	uint8_t sub[] = {0x1A,0x1B};         //CTRL+ZESC
 8006cbe:	4b1d      	ldr	r3, [pc, #116]	; (8006d34 <NBiot_QMTPUB+0x80>)
 8006cc0:	881b      	ldrh	r3, [r3, #0]
 8006cc2:	803b      	strh	r3, [r7, #0]


	cmdAT_QMTPUB:
	NBiot_ATSend(ATCmds[AT_QMTPUB]);
 8006cc4:	4b1c      	ldr	r3, [pc, #112]	; (8006d38 <NBiot_QMTPUB+0x84>)
 8006cc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f000 f8e5 	bl	8006e98 <NBiot_ATSend>
	HAL_Delay(100);
 8006cce:	2064      	movs	r0, #100	; 0x64
 8006cd0:	f7fa fb08 	bl	80012e4 <HAL_Delay>
	if(NBUart_RX.receive_flag)
 8006cd4:	4b19      	ldr	r3, [pc, #100]	; (8006d3c <NBiot_QMTPUB+0x88>)
 8006cd6:	781b      	ldrb	r3, [r3, #0]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00f      	beq.n	8006cfc <NBiot_QMTPUB+0x48>
	{
		NBUart_RX.receive_flag = 0;
 8006cdc:	4b17      	ldr	r3, [pc, #92]	; (8006d3c <NBiot_QMTPUB+0x88>)
 8006cde:	2200      	movs	r2, #0
 8006ce0:	701a      	strb	r2, [r3, #0]
		if(strstr((const char *)NBUart_RX.RX_Buf, temp1) == NULL)
 8006ce2:	6879      	ldr	r1, [r7, #4]
 8006ce4:	4816      	ldr	r0, [pc, #88]	; (8006d40 <NBiot_QMTPUB+0x8c>)
 8006ce6:	f004 f826 	bl	800ad36 <strstr>
 8006cea:	4603      	mov	r3, r0
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d100      	bne.n	8006cf2 <NBiot_QMTPUB+0x3e>
			goto cmdAT_QMTPUB;
 8006cf0:	e7e8      	b.n	8006cc4 <NBiot_QMTPUB+0x10>
		memset(NBUart_RX.RX_Buf, 0 , sizeof(NBUart_RX.RX_Buf));
 8006cf2:	2264      	movs	r2, #100	; 0x64
 8006cf4:	2100      	movs	r1, #0
 8006cf6:	4812      	ldr	r0, [pc, #72]	; (8006d40 <NBiot_QMTPUB+0x8c>)
 8006cf8:	f003 fa89 	bl	800a20e <memset>
	}


//	cmdQMTPUB:
	PackageComposition();
 8006cfc:	f000 fa6e 	bl	80071dc <PackageComposition>
	strcat((char *)CloudPackage, (const char *)sub);
 8006d00:	463b      	mov	r3, r7
 8006d02:	4619      	mov	r1, r3
 8006d04:	480f      	ldr	r0, [pc, #60]	; (8006d44 <NBiot_QMTPUB+0x90>)
 8006d06:	f003 ffff 	bl	800ad08 <strcat>
	NBiot_ATSend((char *)CloudPackage);
 8006d0a:	480e      	ldr	r0, [pc, #56]	; (8006d44 <NBiot_QMTPUB+0x90>)
 8006d0c:	f000 f8c4 	bl	8006e98 <NBiot_ATSend>
	memset(CloudPackage, 0 , sizeof(CloudPackage));
 8006d10:	2264      	movs	r2, #100	; 0x64
 8006d12:	2100      	movs	r1, #0
 8006d14:	480b      	ldr	r0, [pc, #44]	; (8006d44 <NBiot_QMTPUB+0x90>)
 8006d16:	f003 fa7a 	bl	800a20e <memset>

	HAL_Delay(3000);
 8006d1a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8006d1e:	f7fa fae1 	bl	80012e4 <HAL_Delay>
	NBiot_CleanRXBuf();
 8006d22:	f000 f8d1 	bl	8006ec8 <NBiot_CleanRXBuf>
}
 8006d26:	bf00      	nop
 8006d28:	3708      	adds	r7, #8
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	0800cf88 	.word	0x0800cf88
 8006d34:	0800cf8c 	.word	0x0800cf8c
 8006d38:	20000020 	.word	0x20000020
 8006d3c:	20000814 	.word	0x20000814
 8006d40:	20000818 	.word	0x20000818
 8006d44:	2000036c 	.word	0x2000036c

08006d48 <NBiot_Reset>:

void NBiot_Reset()
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NB_PWRKEY_GPIO_Port, NB_PWRKEY_Pin, GPIO_PIN_SET);
 8006d4c:	2201      	movs	r2, #1
 8006d4e:	2140      	movs	r1, #64	; 0x40
 8006d50:	4809      	ldr	r0, [pc, #36]	; (8006d78 <NBiot_Reset+0x30>)
 8006d52:	f7fc fbd6 	bl	8003502 <HAL_GPIO_WritePin>
	HAL_Delay(2500);    //2~3.8s500~1000ms
 8006d56:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8006d5a:	f7fa fac3 	bl	80012e4 <HAL_Delay>
	HAL_GPIO_WritePin(NB_PWRKEY_GPIO_Port, NB_PWRKEY_Pin, GPIO_PIN_RESET);
 8006d5e:	2200      	movs	r2, #0
 8006d60:	2140      	movs	r1, #64	; 0x40
 8006d62:	4805      	ldr	r0, [pc, #20]	; (8006d78 <NBiot_Reset+0x30>)
 8006d64:	f7fc fbcd 	bl	8003502 <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 8006d68:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006d6c:	f7fa faba 	bl	80012e4 <HAL_Delay>
	NBiot_CleanRXBuf();
 8006d70:	f000 f8aa 	bl	8006ec8 <NBiot_CleanRXBuf>
}
 8006d74:	bf00      	nop
 8006d76:	bd80      	pop	{r7, pc}
 8006d78:	40010800 	.word	0x40010800

08006d7c <NBiot_USIMConfig>:

void NBiot_USIMConfig()
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	af00      	add	r7, sp, #0
//	char *temp = "+QSIMSTAT: 1,1";

	NBiot_ATSend(ATCmds[AT_QSIMDET]);   		//USIM
 8006d80:	4b0b      	ldr	r3, [pc, #44]	; (8006db0 <NBiot_USIMConfig+0x34>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4618      	mov	r0, r3
 8006d86:	f000 f887 	bl	8006e98 <NBiot_ATSend>
	NBiot_CleanRXBuf();
 8006d8a:	f000 f89d 	bl	8006ec8 <NBiot_CleanRXBuf>
	NBiot_ATSend(ATCmds[AT_QSIMSTAT]);			//USIM
 8006d8e:	4b08      	ldr	r3, [pc, #32]	; (8006db0 <NBiot_USIMConfig+0x34>)
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	4618      	mov	r0, r3
 8006d94:	f000 f880 	bl	8006e98 <NBiot_ATSend>
	NBiot_CleanRXBuf();
 8006d98:	f000 f896 	bl	8006ec8 <NBiot_CleanRXBuf>
	NBiot_ATSend(ATCmds[AT_QSIMSTATTEST]);      //USIM
 8006d9c:	4b04      	ldr	r3, [pc, #16]	; (8006db0 <NBiot_USIMConfig+0x34>)
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	4618      	mov	r0, r3
 8006da2:	f000 f879 	bl	8006e98 <NBiot_ATSend>
	NBiot_CleanRXBuf();
 8006da6:	f000 f88f 	bl	8006ec8 <NBiot_CleanRXBuf>
}
 8006daa:	bf00      	nop
 8006dac:	bd80      	pop	{r7, pc}
 8006dae:	bf00      	nop
 8006db0:	20000020 	.word	0x20000020

08006db4 <NBiot_NetworkRegis>:

void NBiot_NetworkRegis()
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b082      	sub	sp, #8
 8006db8:	af00      	add	r7, sp, #0
	char *temp = "+CREG: 0,1";
 8006dba:	4b1a      	ldr	r3, [pc, #104]	; (8006e24 <NBiot_NetworkRegis+0x70>)
 8006dbc:	603b      	str	r3, [r7, #0]
	char *a = NULL;
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	607b      	str	r3, [r7, #4]

	NBiot_ATSend(ATCmds[AT_nwscanseq]);
 8006dc2:	4b19      	ldr	r3, [pc, #100]	; (8006e28 <NBiot_NetworkRegis+0x74>)
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f000 f866 	bl	8006e98 <NBiot_ATSend>
	NBiot_CleanRXBuf();
 8006dcc:	f000 f87c 	bl	8006ec8 <NBiot_CleanRXBuf>
//	NBiot_ATSend(ATCmds[AT_CREG]);
	NBiot_CleanRXBuf();
 8006dd0:	f000 f87a 	bl	8006ec8 <NBiot_CleanRXBuf>

	do
	{
		HAL_Delay(1000);
 8006dd4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006dd8:	f7fa fa84 	bl	80012e4 <HAL_Delay>
		NBiot_ATSend(ATCmds[AT_CREGTEST]);
 8006ddc:	4b12      	ldr	r3, [pc, #72]	; (8006e28 <NBiot_NetworkRegis+0x74>)
 8006dde:	699b      	ldr	r3, [r3, #24]
 8006de0:	4618      	mov	r0, r3
 8006de2:	f000 f859 	bl	8006e98 <NBiot_ATSend>
		if(NBUart_RX.receive_flag)
 8006de6:	4b11      	ldr	r3, [pc, #68]	; (8006e2c <NBiot_NetworkRegis+0x78>)
 8006de8:	781b      	ldrb	r3, [r3, #0]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d00c      	beq.n	8006e08 <NBiot_NetworkRegis+0x54>
		{
			NBUart_RX.receive_flag = 0;
 8006dee:	4b0f      	ldr	r3, [pc, #60]	; (8006e2c <NBiot_NetworkRegis+0x78>)
 8006df0:	2200      	movs	r2, #0
 8006df2:	701a      	strb	r2, [r3, #0]
			a = strstr((const char *)NBUart_RX.RX_Buf, temp);
 8006df4:	6839      	ldr	r1, [r7, #0]
 8006df6:	480e      	ldr	r0, [pc, #56]	; (8006e30 <NBiot_NetworkRegis+0x7c>)
 8006df8:	f003 ff9d 	bl	800ad36 <strstr>
 8006dfc:	6078      	str	r0, [r7, #4]
			memset(NBUart_RX.RX_Buf, 0 , sizeof(NBUart_RX.RX_Buf));
 8006dfe:	2264      	movs	r2, #100	; 0x64
 8006e00:	2100      	movs	r1, #0
 8006e02:	480b      	ldr	r0, [pc, #44]	; (8006e30 <NBiot_NetworkRegis+0x7c>)
 8006e04:	f003 fa03 	bl	800a20e <memset>
		}
	}
	while(a == NULL);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d0e2      	beq.n	8006dd4 <NBiot_NetworkRegis+0x20>

	NBiot_ATSend(ATCmds[AT_QNWINFO]);
 8006e0e:	4b06      	ldr	r3, [pc, #24]	; (8006e28 <NBiot_NetworkRegis+0x74>)
 8006e10:	691b      	ldr	r3, [r3, #16]
 8006e12:	4618      	mov	r0, r3
 8006e14:	f000 f840 	bl	8006e98 <NBiot_ATSend>
	NBiot_CleanRXBuf();
 8006e18:	f000 f856 	bl	8006ec8 <NBiot_CleanRXBuf>
}
 8006e1c:	bf00      	nop
 8006e1e:	3708      	adds	r7, #8
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}
 8006e24:	0800cf90 	.word	0x0800cf90
 8006e28:	20000020 	.word	0x20000020
 8006e2c:	20000814 	.word	0x20000814
 8006e30:	20000818 	.word	0x20000818

08006e34 <NBiot_GetIMEI>:

void NBiot_GetIMEI()
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b082      	sub	sp, #8
 8006e38:	af00      	add	r7, sp, #0
	NBiot_ATSend(ATCmds[AT_GSN]);
 8006e3a:	4b13      	ldr	r3, [pc, #76]	; (8006e88 <NBiot_GetIMEI+0x54>)
 8006e3c:	69db      	ldr	r3, [r3, #28]
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f000 f82a 	bl	8006e98 <NBiot_ATSend>
	if(NBUart_RX.receive_flag)
 8006e44:	4b11      	ldr	r3, [pc, #68]	; (8006e8c <NBiot_GetIMEI+0x58>)
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d018      	beq.n	8006e7e <NBiot_GetIMEI+0x4a>
	{
		uint8_t i;
		for(i = 0; i < 15; i++)
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	71fb      	strb	r3, [r7, #7]
 8006e50:	e00a      	b.n	8006e68 <NBiot_GetIMEI+0x34>
		{
			NBiotIMEI[i] = NBUart_RX.RX_Buf[i+9];
 8006e52:	79fb      	ldrb	r3, [r7, #7]
 8006e54:	79fa      	ldrb	r2, [r7, #7]
 8006e56:	3209      	adds	r2, #9
 8006e58:	490c      	ldr	r1, [pc, #48]	; (8006e8c <NBiot_GetIMEI+0x58>)
 8006e5a:	440a      	add	r2, r1
 8006e5c:	7911      	ldrb	r1, [r2, #4]
 8006e5e:	4a0c      	ldr	r2, [pc, #48]	; (8006e90 <NBiot_GetIMEI+0x5c>)
 8006e60:	54d1      	strb	r1, [r2, r3]
		for(i = 0; i < 15; i++)
 8006e62:	79fb      	ldrb	r3, [r7, #7]
 8006e64:	3301      	adds	r3, #1
 8006e66:	71fb      	strb	r3, [r7, #7]
 8006e68:	79fb      	ldrb	r3, [r7, #7]
 8006e6a:	2b0e      	cmp	r3, #14
 8006e6c:	d9f1      	bls.n	8006e52 <NBiot_GetIMEI+0x1e>
		}
		NBUart_RX.receive_flag = 0;
 8006e6e:	4b07      	ldr	r3, [pc, #28]	; (8006e8c <NBiot_GetIMEI+0x58>)
 8006e70:	2200      	movs	r2, #0
 8006e72:	701a      	strb	r2, [r3, #0]
		memset(NBUart_RX.RX_Buf, 0 , sizeof(NBUart_RX.RX_Buf));
 8006e74:	2264      	movs	r2, #100	; 0x64
 8006e76:	2100      	movs	r1, #0
 8006e78:	4806      	ldr	r0, [pc, #24]	; (8006e94 <NBiot_GetIMEI+0x60>)
 8006e7a:	f003 f9c8 	bl	800a20e <memset>
	}
}
 8006e7e:	bf00      	nop
 8006e80:	3708      	adds	r7, #8
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop
 8006e88:	20000020 	.word	0x20000020
 8006e8c:	20000814 	.word	0x20000814
 8006e90:	2000035c 	.word	0x2000035c
 8006e94:	20000818 	.word	0x20000818

08006e98 <NBiot_ATSend>:

void NBiot_ATSend(const char *cmd)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b082      	sub	sp, #8
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)cmd, strlen(cmd), 100);
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f7f9 f9c1 	bl	8000228 <strlen>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	b29a      	uxth	r2, r3
 8006eaa:	2364      	movs	r3, #100	; 0x64
 8006eac:	6879      	ldr	r1, [r7, #4]
 8006eae:	4805      	ldr	r0, [pc, #20]	; (8006ec4 <NBiot_ATSend+0x2c>)
 8006eb0:	f7fe fc64 	bl	800577c <HAL_UART_Transmit>
	HAL_Delay(200);
 8006eb4:	20c8      	movs	r0, #200	; 0xc8
 8006eb6:	f7fa fa15 	bl	80012e4 <HAL_Delay>
}
 8006eba:	bf00      	nop
 8006ebc:	3708      	adds	r7, #8
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	20000964 	.word	0x20000964

08006ec8 <NBiot_CleanRXBuf>:

void NBiot_CleanRXBuf()
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	af00      	add	r7, sp, #0
	if(NBUart_RX.receive_flag)
 8006ecc:	4b06      	ldr	r3, [pc, #24]	; (8006ee8 <NBiot_CleanRXBuf+0x20>)
 8006ece:	781b      	ldrb	r3, [r3, #0]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d007      	beq.n	8006ee4 <NBiot_CleanRXBuf+0x1c>
	{
		NBUart_RX.receive_flag = 0;
 8006ed4:	4b04      	ldr	r3, [pc, #16]	; (8006ee8 <NBiot_CleanRXBuf+0x20>)
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	701a      	strb	r2, [r3, #0]
		memset(NBUart_RX.RX_Buf, 0 , sizeof(NBUart_RX.RX_Buf));
 8006eda:	2264      	movs	r2, #100	; 0x64
 8006edc:	2100      	movs	r1, #0
 8006ede:	4803      	ldr	r0, [pc, #12]	; (8006eec <NBiot_CleanRXBuf+0x24>)
 8006ee0:	f003 f995 	bl	800a20e <memset>
	}
}
 8006ee4:	bf00      	nop
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	20000814 	.word	0x20000814
 8006eec:	20000818 	.word	0x20000818

08006ef0 <NTC_ifAvailable>:
		{	99.5	,	0.6729	},
		{	100	,	0.663	},
};

BOOL NTC_ifAvailable(float valueOfResistance )
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b082      	sub	sp, #8
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
	if ((valueOfResistance > 90) || (valueOfResistance < 0.4))
 8006ef8:	490f      	ldr	r1, [pc, #60]	; (8006f38 <NTC_ifAvailable+0x48>)
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f7fa f966 	bl	80011cc <__aeabi_fcmpgt>
 8006f00:	4603      	mov	r3, r0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d10a      	bne.n	8006f1c <NTC_ifAvailable+0x2c>
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f7f9 fafa 	bl	8000500 <__aeabi_f2d>
 8006f0c:	a308      	add	r3, pc, #32	; (adr r3, 8006f30 <NTC_ifAvailable+0x40>)
 8006f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f12:	f7f9 fdbb 	bl	8000a8c <__aeabi_dcmplt>
 8006f16:	4603      	mov	r3, r0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d001      	beq.n	8006f20 <NTC_ifAvailable+0x30>
	{
		return FALSE;
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	e000      	b.n	8006f22 <NTC_ifAvailable+0x32>
	}
	return TRUE;
 8006f20:	2301      	movs	r3, #1
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	3708      	adds	r7, #8
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	bf00      	nop
 8006f2c:	f3af 8000 	nop.w
 8006f30:	9999999a 	.word	0x9999999a
 8006f34:	3fd99999 	.word	0x3fd99999
 8006f38:	42b40000 	.word	0x42b40000
 8006f3c:	00000000 	.word	0x00000000

08006f40 <GetWaterTemFromNTC>:

//NTC (PC2-ADC3 )
void GetWaterTemFromNTC(void)
{
 8006f40:	b590      	push	{r4, r7, lr}
 8006f42:	b087      	sub	sp, #28
 8006f44:	af00      	add	r7, sp, #0
	double r = 0;
 8006f46:	f04f 0300 	mov.w	r3, #0
 8006f4a:	f04f 0400 	mov.w	r4, #0
 8006f4e:	e887 0018 	stmia.w	r7, {r3, r4}
	double t = 0;
 8006f52:	f04f 0300 	mov.w	r3, #0
 8006f56:	f04f 0400 	mov.w	r4, #0
 8006f5a:	e9c7 3404 	strd	r3, r4, [r7, #16]

 	r = (double)ADC_Average(&hadc3, 10);          //10
 8006f5e:	210a      	movs	r1, #10
 8006f60:	4895      	ldr	r0, [pc, #596]	; (80071b8 <GetWaterTemFromNTC+0x278>)
 8006f62:	f000 ffd9 	bl	8007f18 <ADC_Average>
 8006f66:	4603      	mov	r3, r0
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f7f9 faa7 	bl	80004bc <__aeabi_ui2d>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	460c      	mov	r4, r1
 8006f72:	e887 0018 	stmia.w	r7, {r3, r4}
 	r = (double)(r * 3.3 / 4095.0);               //
 8006f76:	a386      	add	r3, pc, #536	; (adr r3, 8007190 <GetWaterTemFromNTC+0x250>)
 8006f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f7c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006f80:	f7f9 fb12 	bl	80005a8 <__aeabi_dmul>
 8006f84:	4603      	mov	r3, r0
 8006f86:	460c      	mov	r4, r1
 8006f88:	4618      	mov	r0, r3
 8006f8a:	4621      	mov	r1, r4
 8006f8c:	a382      	add	r3, pc, #520	; (adr r3, 8007198 <GetWaterTemFromNTC+0x258>)
 8006f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f92:	f7f9 fc33 	bl	80007fc <__aeabi_ddiv>
 8006f96:	4603      	mov	r3, r0
 8006f98:	460c      	mov	r4, r1
 8006f9a:	e887 0018 	stmia.w	r7, {r3, r4}
	r = NTC_PUSH_UP_RESISTOR_KR / (3.3/r - 1);    //
 8006f9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fa2:	a17b      	add	r1, pc, #492	; (adr r1, 8007190 <GetWaterTemFromNTC+0x250>)
 8006fa4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fa8:	f7f9 fc28 	bl	80007fc <__aeabi_ddiv>
 8006fac:	4603      	mov	r3, r0
 8006fae:	460c      	mov	r4, r1
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	4621      	mov	r1, r4
 8006fb4:	f04f 0200 	mov.w	r2, #0
 8006fb8:	4b80      	ldr	r3, [pc, #512]	; (80071bc <GetWaterTemFromNTC+0x27c>)
 8006fba:	f7f9 f941 	bl	8000240 <__aeabi_dsub>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	460c      	mov	r4, r1
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	4623      	mov	r3, r4
 8006fc6:	f04f 0000 	mov.w	r0, #0
 8006fca:	497d      	ldr	r1, [pc, #500]	; (80071c0 <GetWaterTemFromNTC+0x280>)
 8006fcc:	f7f9 fc16 	bl	80007fc <__aeabi_ddiv>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	460c      	mov	r4, r1
 8006fd4:	e887 0018 	stmia.w	r7, {r3, r4}

	if(NTC_ifAvailable(r) != TRUE)
 8006fd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fdc:	f7f9 fddc 	bl	8000b98 <__aeabi_d2f>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f7ff ff84 	bl	8006ef0 <NTC_ifAvailable>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	f040 80cb 	bne.w	8007186 <GetWaterTemFromNTC+0x246>
		return;
	else
		Tick_GetSensorData = HAL_GetTick();
 8006ff0:	f7fa f96e 	bl	80012d0 <HAL_GetTick>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	4b73      	ldr	r3, [pc, #460]	; (80071c4 <GetWaterTemFromNTC+0x284>)
 8006ff8:	601a      	str	r2, [r3, #0]


	if(r > 95.3)
 8006ffa:	a369      	add	r3, pc, #420	; (adr r3, 80071a0 <GetWaterTemFromNTC+0x260>)
 8006ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007000:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007004:	f7f9 fd60 	bl	8000ac8 <__aeabi_dcmpgt>
 8007008:	4603      	mov	r3, r0
 800700a:	2b00      	cmp	r3, #0
 800700c:	d004      	beq.n	8007018 <GetWaterTemFromNTC+0xd8>
	{
		t = -20.0;
 800700e:	f04f 0300 	mov.w	r3, #0
 8007012:	4c6d      	ldr	r4, [pc, #436]	; (80071c8 <GetWaterTemFromNTC+0x288>)
 8007014:	e9c7 3404 	strd	r3, r4, [r7, #16]
	}

	if(r < 0.673)
 8007018:	a363      	add	r3, pc, #396	; (adr r3, 80071a8 <GetWaterTemFromNTC+0x268>)
 800701a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007022:	f7f9 fd33 	bl	8000a8c <__aeabi_dcmplt>
 8007026:	4603      	mov	r3, r0
 8007028:	2b00      	cmp	r3, #0
 800702a:	d004      	beq.n	8007036 <GetWaterTemFromNTC+0xf6>
	{
		t = 100.0;
 800702c:	f04f 0300 	mov.w	r3, #0
 8007030:	4c66      	ldr	r4, [pc, #408]	; (80071cc <GetWaterTemFromNTC+0x28c>)
 8007032:	e9c7 3404 	strd	r3, r4, [r7, #16]
	}

	for (uint32_t i = 0; i < sizeof(ntc_3950_data) / sizeof(ntcData_t) - 1; i++)
 8007036:	2300      	movs	r3, #0
 8007038:	60fb      	str	r3, [r7, #12]
 800703a:	e085      	b.n	8007148 <GetWaterTemFromNTC+0x208>
	{
		if((r <= ntc_3950_data[i].r) && ( r >= ntc_3950_data[i + 1].r))
 800703c:	4a64      	ldr	r2, [pc, #400]	; (80071d0 <GetWaterTemFromNTC+0x290>)
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	00db      	lsls	r3, r3, #3
 8007042:	4413      	add	r3, r2
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	4618      	mov	r0, r3
 8007048:	f7f9 fa5a 	bl	8000500 <__aeabi_f2d>
 800704c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007050:	f7f9 fd30 	bl	8000ab4 <__aeabi_dcmpge>
 8007054:	4603      	mov	r3, r0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d073      	beq.n	8007142 <GetWaterTemFromNTC+0x202>
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	3301      	adds	r3, #1
 800705e:	4a5c      	ldr	r2, [pc, #368]	; (80071d0 <GetWaterTemFromNTC+0x290>)
 8007060:	00db      	lsls	r3, r3, #3
 8007062:	4413      	add	r3, r2
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	4618      	mov	r0, r3
 8007068:	f7f9 fa4a 	bl	8000500 <__aeabi_f2d>
 800706c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007070:	f7f9 fd16 	bl	8000aa0 <__aeabi_dcmple>
 8007074:	4603      	mov	r3, r0
 8007076:	2b00      	cmp	r3, #0
 8007078:	d063      	beq.n	8007142 <GetWaterTemFromNTC+0x202>
		{

			t = (ntc_3950_data[i + 1].t - ntc_3950_data[i].t) / (ntc_3950_data[i].r - ntc_3950_data[i + 1].r);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	3301      	adds	r3, #1
 800707e:	4a54      	ldr	r2, [pc, #336]	; (80071d0 <GetWaterTemFromNTC+0x290>)
 8007080:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8007084:	4a52      	ldr	r2, [pc, #328]	; (80071d0 <GetWaterTemFromNTC+0x290>)
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800708c:	4619      	mov	r1, r3
 800708e:	f7f9 fdd7 	bl	8000c40 <__aeabi_fsub>
 8007092:	4603      	mov	r3, r0
 8007094:	461c      	mov	r4, r3
 8007096:	4a4e      	ldr	r2, [pc, #312]	; (80071d0 <GetWaterTemFromNTC+0x290>)
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	00db      	lsls	r3, r3, #3
 800709c:	4413      	add	r3, r2
 800709e:	6858      	ldr	r0, [r3, #4]
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	3301      	adds	r3, #1
 80070a4:	4a4a      	ldr	r2, [pc, #296]	; (80071d0 <GetWaterTemFromNTC+0x290>)
 80070a6:	00db      	lsls	r3, r3, #3
 80070a8:	4413      	add	r3, r2
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	4619      	mov	r1, r3
 80070ae:	f7f9 fdc7 	bl	8000c40 <__aeabi_fsub>
 80070b2:	4603      	mov	r3, r0
 80070b4:	4619      	mov	r1, r3
 80070b6:	4620      	mov	r0, r4
 80070b8:	f7f9 ff80 	bl	8000fbc <__aeabi_fdiv>
 80070bc:	4603      	mov	r3, r0
 80070be:	4618      	mov	r0, r3
 80070c0:	f7f9 fa1e 	bl	8000500 <__aeabi_f2d>
 80070c4:	4603      	mov	r3, r0
 80070c6:	460c      	mov	r4, r1
 80070c8:	e9c7 3404 	strd	r3, r4, [r7, #16]
			t *= (r - ntc_3950_data[i + 1].r);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	3301      	adds	r3, #1
 80070d0:	4a3f      	ldr	r2, [pc, #252]	; (80071d0 <GetWaterTemFromNTC+0x290>)
 80070d2:	00db      	lsls	r3, r3, #3
 80070d4:	4413      	add	r3, r2
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	4618      	mov	r0, r3
 80070da:	f7f9 fa11 	bl	8000500 <__aeabi_f2d>
 80070de:	4603      	mov	r3, r0
 80070e0:	460c      	mov	r4, r1
 80070e2:	461a      	mov	r2, r3
 80070e4:	4623      	mov	r3, r4
 80070e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80070ea:	f7f9 f8a9 	bl	8000240 <__aeabi_dsub>
 80070ee:	4603      	mov	r3, r0
 80070f0:	460c      	mov	r4, r1
 80070f2:	461a      	mov	r2, r3
 80070f4:	4623      	mov	r3, r4
 80070f6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80070fa:	f7f9 fa55 	bl	80005a8 <__aeabi_dmul>
 80070fe:	4603      	mov	r3, r0
 8007100:	460c      	mov	r4, r1
 8007102:	e9c7 3404 	strd	r3, r4, [r7, #16]
			t +=  ntc_3950_data[i].t;
 8007106:	4a32      	ldr	r2, [pc, #200]	; (80071d0 <GetWaterTemFromNTC+0x290>)
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800710e:	4618      	mov	r0, r3
 8007110:	f7f9 f9f6 	bl	8000500 <__aeabi_f2d>
 8007114:	4603      	mov	r3, r0
 8007116:	460c      	mov	r4, r1
 8007118:	461a      	mov	r2, r3
 800711a:	4623      	mov	r3, r4
 800711c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007120:	f7f9 f890 	bl	8000244 <__adddf3>
 8007124:	4603      	mov	r3, r0
 8007126:	460c      	mov	r4, r1
 8007128:	e9c7 3404 	strd	r3, r4, [r7, #16]
			t += 0.05;
 800712c:	a320      	add	r3, pc, #128	; (adr r3, 80071b0 <GetWaterTemFromNTC+0x270>)
 800712e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007132:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007136:	f7f9 f885 	bl	8000244 <__adddf3>
 800713a:	4603      	mov	r3, r0
 800713c:	460c      	mov	r4, r1
 800713e:	e9c7 3404 	strd	r3, r4, [r7, #16]
	for (uint32_t i = 0; i < sizeof(ntc_3950_data) / sizeof(ntcData_t) - 1; i++)
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	3301      	adds	r3, #1
 8007146:	60fb      	str	r3, [r7, #12]
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2bef      	cmp	r3, #239	; 0xef
 800714c:	f67f af76 	bls.w	800703c <GetWaterTemFromNTC+0xfc>
		}
	}

	Sensor_Data.WaterTemperature = (uint16_t)(t * 10 - 20);               //10, NTC2
 8007150:	f04f 0200 	mov.w	r2, #0
 8007154:	4b1a      	ldr	r3, [pc, #104]	; (80071c0 <GetWaterTemFromNTC+0x280>)
 8007156:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800715a:	f7f9 fa25 	bl	80005a8 <__aeabi_dmul>
 800715e:	4603      	mov	r3, r0
 8007160:	460c      	mov	r4, r1
 8007162:	4618      	mov	r0, r3
 8007164:	4621      	mov	r1, r4
 8007166:	f04f 0200 	mov.w	r2, #0
 800716a:	4b1a      	ldr	r3, [pc, #104]	; (80071d4 <GetWaterTemFromNTC+0x294>)
 800716c:	f7f9 f868 	bl	8000240 <__aeabi_dsub>
 8007170:	4603      	mov	r3, r0
 8007172:	460c      	mov	r4, r1
 8007174:	4618      	mov	r0, r3
 8007176:	4621      	mov	r1, r4
 8007178:	f7f9 fcee 	bl	8000b58 <__aeabi_d2uiz>
 800717c:	4603      	mov	r3, r0
 800717e:	b29a      	uxth	r2, r3
 8007180:	4b15      	ldr	r3, [pc, #84]	; (80071d8 <GetWaterTemFromNTC+0x298>)
 8007182:	815a      	strh	r2, [r3, #10]
 8007184:	e000      	b.n	8007188 <GetWaterTemFromNTC+0x248>
		return;
 8007186:	bf00      	nop
}
 8007188:	371c      	adds	r7, #28
 800718a:	46bd      	mov	sp, r7
 800718c:	bd90      	pop	{r4, r7, pc}
 800718e:	bf00      	nop
 8007190:	66666666 	.word	0x66666666
 8007194:	400a6666 	.word	0x400a6666
 8007198:	00000000 	.word	0x00000000
 800719c:	40affe00 	.word	0x40affe00
 80071a0:	33333333 	.word	0x33333333
 80071a4:	4057d333 	.word	0x4057d333
 80071a8:	4bc6a7f0 	.word	0x4bc6a7f0
 80071ac:	3fe58937 	.word	0x3fe58937
 80071b0:	9999999a 	.word	0x9999999a
 80071b4:	3fa99999 	.word	0x3fa99999
 80071b8:	20000468 	.word	0x20000468
 80071bc:	3ff00000 	.word	0x3ff00000
 80071c0:	40240000 	.word	0x40240000
 80071c4:	200003d8 	.word	0x200003d8
 80071c8:	c0340000 	.word	0xc0340000
 80071cc:	40590000 	.word	0x40590000
 80071d0:	0800d050 	.word	0x0800d050
 80071d4:	40340000 	.word	0x40340000
 80071d8:	20000418 	.word	0x20000418

080071dc <PackageComposition>:
//static void _addTimeToJson(cJSON *root, const char *name);
//static void _addMd5ToJson(cJSON *root,const char *name);


void PackageComposition(void)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b09a      	sub	sp, #104	; 0x68
 80071e0:	af00      	add	r7, sp, #0
	/*json(NB)*/
	uint8_t jsonOutPutBuf[100] = { 0 };
 80071e2:	463b      	mov	r3, r7
 80071e4:	2264      	movs	r2, #100	; 0x64
 80071e6:	2100      	movs	r1, #0
 80071e8:	4618      	mov	r0, r3
 80071ea:	f003 f810 	bl	800a20e <memset>

	/*JSON*/
	cJSON *root;
	root = cJSON_CreateObject();
 80071ee:	f001 fe2b 	bl	8008e48 <cJSON_CreateObject>
 80071f2:	6678      	str	r0, [r7, #100]	; 0x64
	if (root == NULL)
 80071f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d103      	bne.n	8007202 <PackageComposition+0x26>
	{
		cJSON_Delete(root);
 80071fa:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80071fc:	f001 f808 	bl	8008210 <cJSON_Delete>
 8007200:	e01e      	b.n	8007240 <PackageComposition+0x64>
		return;
	}

	AddMessageToJsonObj(root);
 8007202:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8007204:	f000 f822 	bl	800724c <AddMessageToJsonObj>

	if (cJSON_PrintPreallocated(root, (char*) jsonOutPutBuf, sizeof(jsonOutPutBuf), FALSE))
 8007208:	4639      	mov	r1, r7
 800720a:	2300      	movs	r3, #0
 800720c:	2264      	movs	r2, #100	; 0x64
 800720e:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8007210:	f001 fabe 	bl	8008790 <cJSON_PrintPreallocated>
 8007214:	4603      	mov	r3, r0
 8007216:	2b00      	cmp	r3, #0
 8007218:	d004      	beq.n	8007224 <PackageComposition+0x48>
	{

		strcpy((char *)CloudPackage, (const char *)jsonOutPutBuf);
 800721a:	463b      	mov	r3, r7
 800721c:	4619      	mov	r1, r3
 800721e:	480a      	ldr	r0, [pc, #40]	; (8007248 <PackageComposition+0x6c>)
 8007220:	f003 fd81 	bl	800ad26 <strcpy>
//		HAL_UART_Transmit(&huart2, (uint8_t *)jsonOutPutBuf, sizeof(jsonOutPutBuf), 1000);  	//USART2NB
//		LED1_RJ45_Blink();																		//
	}

	HAL_Delay(100);
 8007224:	2064      	movs	r0, #100	; 0x64
 8007226:	f7fa f85d 	bl	80012e4 <HAL_Delay>

	cJSON_Delete(root);					                  // cJSON_Delete(root)
 800722a:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800722c:	f000 fff0 	bl	8008210 <cJSON_Delete>
	root = NULL;
 8007230:	2300      	movs	r3, #0
 8007232:	667b      	str	r3, [r7, #100]	; 0x64

	memset(jsonOutPutBuf, 0, sizeof(jsonOutPutBuf));      //
 8007234:	463b      	mov	r3, r7
 8007236:	2264      	movs	r2, #100	; 0x64
 8007238:	2100      	movs	r1, #0
 800723a:	4618      	mov	r0, r3
 800723c:	f002 ffe7 	bl	800a20e <memset>

}
 8007240:	3768      	adds	r7, #104	; 0x68
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	2000036c 	.word	0x2000036c

0800724c <AddMessageToJsonObj>:

/*JSON */
static void AddMessageToJsonObj(cJSON *root)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b082      	sub	sp, #8
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
	_addIntToJson(root, "mqttType", 0, false);
 8007254:	2300      	movs	r3, #0
 8007256:	2200      	movs	r2, #0
 8007258:	4905      	ldr	r1, [pc, #20]	; (8007270 <AddMessageToJsonObj+0x24>)
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 f80a 	bl	8007274 <_addIntToJson>
//	_addIntToJson(root, "upInterval", 600, false);       //
//	_addTimeToJson(root, "collectDt");                   //RTC 
//	_addMd5ToJson(root, "apptoken");                     //MD5

	_addDataToJson(root);
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 f859 	bl	8007318 <_addDataToJson>
}
 8007266:	bf00      	nop
 8007268:	3708      	adds	r7, #8
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop
 8007270:	0800cf9c 	.word	0x0800cf9c

08007274 <_addIntToJson>:

static void _addIntToJson(cJSON *root, const char *name, uint32_t value, bool complement)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b086      	sub	sp, #24
 8007278:	af00      	add	r7, sp, #0
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	60b9      	str	r1, [r7, #8]
 800727e:	607a      	str	r2, [r7, #4]
 8007280:	70fb      	strb	r3, [r7, #3]
	uint8_t num_buf[8]={0};
 8007282:	f107 0310 	add.w	r3, r7, #16
 8007286:	2200      	movs	r2, #0
 8007288:	601a      	str	r2, [r3, #0]
 800728a:	605a      	str	r2, [r3, #4]
	if(complement)
 800728c:	78fb      	ldrb	r3, [r7, #3]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d007      	beq.n	80072a2 <_addIntToJson+0x2e>
	{
		sprintf((char *) num_buf, "%02ld", value);
 8007292:	f107 0310 	add.w	r3, r7, #16
 8007296:	687a      	ldr	r2, [r7, #4]
 8007298:	490b      	ldr	r1, [pc, #44]	; (80072c8 <_addIntToJson+0x54>)
 800729a:	4618      	mov	r0, r3
 800729c:	f003 fce4 	bl	800ac68 <siprintf>
 80072a0:	e006      	b.n	80072b0 <_addIntToJson+0x3c>
	}
	else
	{
		sprintf((char *) num_buf, "%0ld", value);
 80072a2:	f107 0310 	add.w	r3, r7, #16
 80072a6:	687a      	ldr	r2, [r7, #4]
 80072a8:	4908      	ldr	r1, [pc, #32]	; (80072cc <_addIntToJson+0x58>)
 80072aa:	4618      	mov	r0, r3
 80072ac:	f003 fcdc 	bl	800ac68 <siprintf>
	}

	cJSON_AddStringToObject(root, name, (const char*) num_buf);
 80072b0:	f107 0310 	add.w	r3, r7, #16
 80072b4:	461a      	mov	r2, r3
 80072b6:	68b9      	ldr	r1, [r7, #8]
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	f001 fd7d 	bl	8008db8 <cJSON_AddStringToObject>
}
 80072be:	bf00      	nop
 80072c0:	3718      	adds	r7, #24
 80072c2:	46bd      	mov	sp, r7
 80072c4:	bd80      	pop	{r7, pc}
 80072c6:	bf00      	nop
 80072c8:	0800cfa8 	.word	0x0800cfa8
 80072cc:	0800cfb0 	.word	0x0800cfb0

080072d0 <_addFloatToJson>:

static void _addFloatToJson(cJSON *js_list, const char *name, float value)
{
 80072d0:	b590      	push	{r4, r7, lr}
 80072d2:	b087      	sub	sp, #28
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	60f8      	str	r0, [r7, #12]
 80072d8:	60b9      	str	r1, [r7, #8]
 80072da:	607a      	str	r2, [r7, #4]
	uint8_t value_buf[8]={0};
 80072dc:	f107 0310 	add.w	r3, r7, #16
 80072e0:	2200      	movs	r2, #0
 80072e2:	601a      	str	r2, [r3, #0]
 80072e4:	605a      	str	r2, [r3, #4]

	sprintf((char*)value_buf, "%3.1f", value);
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f7f9 f90a 	bl	8000500 <__aeabi_f2d>
 80072ec:	4603      	mov	r3, r0
 80072ee:	460c      	mov	r4, r1
 80072f0:	f107 0010 	add.w	r0, r7, #16
 80072f4:	461a      	mov	r2, r3
 80072f6:	4623      	mov	r3, r4
 80072f8:	4906      	ldr	r1, [pc, #24]	; (8007314 <_addFloatToJson+0x44>)
 80072fa:	f003 fcb5 	bl	800ac68 <siprintf>
	cJSON_AddStringToObject(js_list, name, (const char*)value_buf);
 80072fe:	f107 0310 	add.w	r3, r7, #16
 8007302:	461a      	mov	r2, r3
 8007304:	68b9      	ldr	r1, [r7, #8]
 8007306:	68f8      	ldr	r0, [r7, #12]
 8007308:	f001 fd56 	bl	8008db8 <cJSON_AddStringToObject>
}
 800730c:	bf00      	nop
 800730e:	371c      	adds	r7, #28
 8007310:	46bd      	mov	sp, r7
 8007312:	bd90      	pop	{r4, r7, pc}
 8007314:	0800cfb8 	.word	0x0800cfb8

08007318 <_addDataToJson>:

static void _addDataToJson(cJSON *root)
{
 8007318:	b5b0      	push	{r4, r5, r7, lr}
 800731a:	b084      	sub	sp, #16
 800731c:	af02      	add	r7, sp, #8
 800731e:	6078      	str	r0, [r7, #4]
	switch(Sensor_Type)
 8007320:	4b64      	ldr	r3, [pc, #400]	; (80074b4 <_addDataToJson+0x19c>)
 8007322:	781b      	ldrb	r3, [r3, #0]
 8007324:	3ba2      	subs	r3, #162	; 0xa2
 8007326:	2b22      	cmp	r3, #34	; 0x22
 8007328:	f200 80c0 	bhi.w	80074ac <_addDataToJson+0x194>
 800732c:	a201      	add	r2, pc, #4	; (adr r2, 8007334 <_addDataToJson+0x1c>)
 800732e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007332:	bf00      	nop
 8007334:	08007475 	.word	0x08007475
 8007338:	08007455 	.word	0x08007455
 800733c:	080074ad 	.word	0x080074ad
 8007340:	080074ad 	.word	0x080074ad
 8007344:	080074ad 	.word	0x080074ad
 8007348:	08007435 	.word	0x08007435
 800734c:	080074ad 	.word	0x080074ad
 8007350:	080074ad 	.word	0x080074ad
 8007354:	080074ad 	.word	0x080074ad
 8007358:	080074ad 	.word	0x080074ad
 800735c:	08007405 	.word	0x08007405
 8007360:	080074ad 	.word	0x080074ad
 8007364:	080074ad 	.word	0x080074ad
 8007368:	080074ad 	.word	0x080074ad
 800736c:	080074ad 	.word	0x080074ad
 8007370:	080074ad 	.word	0x080074ad
 8007374:	08007495 	.word	0x08007495
 8007378:	080074ad 	.word	0x080074ad
 800737c:	080074ad 	.word	0x080074ad
 8007380:	080074ad 	.word	0x080074ad
 8007384:	080074ad 	.word	0x080074ad
 8007388:	080074ad 	.word	0x080074ad
 800738c:	080074ad 	.word	0x080074ad
 8007390:	080074ad 	.word	0x080074ad
 8007394:	080074ad 	.word	0x080074ad
 8007398:	080074ad 	.word	0x080074ad
 800739c:	080074ad 	.word	0x080074ad
 80073a0:	080074ad 	.word	0x080074ad
 80073a4:	080074ad 	.word	0x080074ad
 80073a8:	080074ad 	.word	0x080074ad
 80073ac:	080074ad 	.word	0x080074ad
 80073b0:	080074ad 	.word	0x080074ad
 80073b4:	080074ad 	.word	0x080074ad
 80073b8:	080073c1 	.word	0x080073c1
 80073bc:	080073c1 	.word	0x080073c1
	{
		case Temperature_Humidity_Type:
		case Outside_Temperature_Humidity_Type:
			AddDataToJson(root, 1, Sensor_ID, (float)Sensor_Data.Temperature/10.0, (float)Sensor_Data.Humidity/10.0);
 80073c0:	4b3d      	ldr	r3, [pc, #244]	; (80074b8 <_addDataToJson+0x1a0>)
 80073c2:	781c      	ldrb	r4, [r3, #0]
 80073c4:	4b3d      	ldr	r3, [pc, #244]	; (80074bc <_addDataToJson+0x1a4>)
 80073c6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80073ca:	4618      	mov	r0, r3
 80073cc:	f7f9 fcee 	bl	8000dac <__aeabi_i2f>
 80073d0:	4603      	mov	r3, r0
 80073d2:	493b      	ldr	r1, [pc, #236]	; (80074c0 <_addDataToJson+0x1a8>)
 80073d4:	4618      	mov	r0, r3
 80073d6:	f7f9 fdf1 	bl	8000fbc <__aeabi_fdiv>
 80073da:	4603      	mov	r3, r0
 80073dc:	461d      	mov	r5, r3
 80073de:	4b37      	ldr	r3, [pc, #220]	; (80074bc <_addDataToJson+0x1a4>)
 80073e0:	891b      	ldrh	r3, [r3, #8]
 80073e2:	4618      	mov	r0, r3
 80073e4:	f7f9 fcde 	bl	8000da4 <__aeabi_ui2f>
 80073e8:	4603      	mov	r3, r0
 80073ea:	4935      	ldr	r1, [pc, #212]	; (80074c0 <_addDataToJson+0x1a8>)
 80073ec:	4618      	mov	r0, r3
 80073ee:	f7f9 fde5 	bl	8000fbc <__aeabi_fdiv>
 80073f2:	4603      	mov	r3, r0
 80073f4:	9300      	str	r3, [sp, #0]
 80073f6:	462b      	mov	r3, r5
 80073f8:	4622      	mov	r2, r4
 80073fa:	2101      	movs	r1, #1
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f000 f861 	bl	80074c4 <AddDataToJson>
			break;
 8007402:	e053      	b.n	80074ac <_addDataToJson+0x194>
		case Water_Temperature_Type:
			AddDataToJson(root, 1, Sensor_ID, (float)Sensor_Data.WaterTemperature/10.0, 0);
 8007404:	4b2c      	ldr	r3, [pc, #176]	; (80074b8 <_addDataToJson+0x1a0>)
 8007406:	781c      	ldrb	r4, [r3, #0]
 8007408:	4b2c      	ldr	r3, [pc, #176]	; (80074bc <_addDataToJson+0x1a4>)
 800740a:	895b      	ldrh	r3, [r3, #10]
 800740c:	4618      	mov	r0, r3
 800740e:	f7f9 fcc9 	bl	8000da4 <__aeabi_ui2f>
 8007412:	4603      	mov	r3, r0
 8007414:	492a      	ldr	r1, [pc, #168]	; (80074c0 <_addDataToJson+0x1a8>)
 8007416:	4618      	mov	r0, r3
 8007418:	f7f9 fdd0 	bl	8000fbc <__aeabi_fdiv>
 800741c:	4603      	mov	r3, r0
 800741e:	461a      	mov	r2, r3
 8007420:	f04f 0300 	mov.w	r3, #0
 8007424:	9300      	str	r3, [sp, #0]
 8007426:	4613      	mov	r3, r2
 8007428:	4622      	mov	r2, r4
 800742a:	2101      	movs	r1, #1
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f000 f849 	bl	80074c4 <AddDataToJson>
			break;
 8007432:	e03b      	b.n	80074ac <_addDataToJson+0x194>
		case Negative_Pressure_Type:
			AddDataToJson(root, 7, 1, (float)Sensor_Data.NegativePressure, 0);
 8007434:	4b21      	ldr	r3, [pc, #132]	; (80074bc <_addDataToJson+0x1a4>)
 8007436:	899b      	ldrh	r3, [r3, #12]
 8007438:	4618      	mov	r0, r3
 800743a:	f7f9 fcb3 	bl	8000da4 <__aeabi_ui2f>
 800743e:	4602      	mov	r2, r0
 8007440:	f04f 0300 	mov.w	r3, #0
 8007444:	9300      	str	r3, [sp, #0]
 8007446:	4613      	mov	r3, r2
 8007448:	2201      	movs	r2, #1
 800744a:	2107      	movs	r1, #7
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 f839 	bl	80074c4 <AddDataToJson>
			break;
 8007452:	e02b      	b.n	80074ac <_addDataToJson+0x194>
		case Gas_CO2_Type:
			AddDataToJson(root, 3, 1, (float)Sensor_Data.CO2_Data, 0);
 8007454:	4b19      	ldr	r3, [pc, #100]	; (80074bc <_addDataToJson+0x1a4>)
 8007456:	89db      	ldrh	r3, [r3, #14]
 8007458:	4618      	mov	r0, r3
 800745a:	f7f9 fca3 	bl	8000da4 <__aeabi_ui2f>
 800745e:	4602      	mov	r2, r0
 8007460:	f04f 0300 	mov.w	r3, #0
 8007464:	9300      	str	r3, [sp, #0]
 8007466:	4613      	mov	r3, r2
 8007468:	2201      	movs	r2, #1
 800746a:	2103      	movs	r1, #3
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	f000 f829 	bl	80074c4 <AddDataToJson>
			break;
 8007472:	e01b      	b.n	80074ac <_addDataToJson+0x194>
		case Gas_NH3_Type:
			AddDataToJson(root, 2, 1, (float)Sensor_Data.NH3_Data, 0);
 8007474:	4b11      	ldr	r3, [pc, #68]	; (80074bc <_addDataToJson+0x1a4>)
 8007476:	8a1b      	ldrh	r3, [r3, #16]
 8007478:	4618      	mov	r0, r3
 800747a:	f7f9 fc93 	bl	8000da4 <__aeabi_ui2f>
 800747e:	4602      	mov	r2, r0
 8007480:	f04f 0300 	mov.w	r3, #0
 8007484:	9300      	str	r3, [sp, #0]
 8007486:	4613      	mov	r3, r2
 8007488:	2201      	movs	r2, #1
 800748a:	2102      	movs	r1, #2
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	f000 f819 	bl	80074c4 <AddDataToJson>
			break;
 8007492:	e00b      	b.n	80074ac <_addDataToJson+0x194>
		case Water_Meter_Type:
			AddDataToJson(root, 6, 1, (float)Sensor_Data.WaterMeter, 0);
 8007494:	4b09      	ldr	r3, [pc, #36]	; (80074bc <_addDataToJson+0x1a4>)
 8007496:	699a      	ldr	r2, [r3, #24]
 8007498:	f04f 0300 	mov.w	r3, #0
 800749c:	9300      	str	r3, [sp, #0]
 800749e:	4613      	mov	r3, r2
 80074a0:	2201      	movs	r2, #1
 80074a2:	2106      	movs	r1, #6
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f000 f80d 	bl	80074c4 <AddDataToJson>
			break;
 80074aa:	bf00      	nop
	}

}
 80074ac:	bf00      	nop
 80074ae:	3708      	adds	r7, #8
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bdb0      	pop	{r4, r5, r7, pc}
 80074b4:	200003f6 	.word	0x200003f6
 80074b8:	200003f7 	.word	0x200003f7
 80074bc:	20000418 	.word	0x20000418
 80074c0:	41200000 	.word	0x41200000

080074c4 <AddDataToJson>:

static void AddDataToJson(cJSON *root, uint8_t datatype, uint8_t order, float dataValue1, float dataValue2)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	60f8      	str	r0, [r7, #12]
 80074cc:	607b      	str	r3, [r7, #4]
 80074ce:	460b      	mov	r3, r1
 80074d0:	72fb      	strb	r3, [r7, #11]
 80074d2:	4613      	mov	r3, r2
 80074d4:	72bb      	strb	r3, [r7, #10]

	AddDevNumToJson(root, "devNum", datatype, order);
 80074d6:	7abb      	ldrb	r3, [r7, #10]
 80074d8:	7afa      	ldrb	r2, [r7, #11]
 80074da:	490d      	ldr	r1, [pc, #52]	; (8007510 <AddDataToJson+0x4c>)
 80074dc:	68f8      	ldr	r0, [r7, #12]
 80074de:	f000 f81f 	bl	8007520 <AddDevNumToJson>
	_addFloatToJson(root, "dataValue1", dataValue1);
 80074e2:	687a      	ldr	r2, [r7, #4]
 80074e4:	490b      	ldr	r1, [pc, #44]	; (8007514 <AddDataToJson+0x50>)
 80074e6:	68f8      	ldr	r0, [r7, #12]
 80074e8:	f7ff fef2 	bl	80072d0 <_addFloatToJson>

	if(Sensor_Type == Temperature_Humidity_Type || Sensor_Type == Outside_Temperature_Humidity_Type)
 80074ec:	4b0a      	ldr	r3, [pc, #40]	; (8007518 <AddDataToJson+0x54>)
 80074ee:	781b      	ldrb	r3, [r3, #0]
 80074f0:	2bc3      	cmp	r3, #195	; 0xc3
 80074f2:	d003      	beq.n	80074fc <AddDataToJson+0x38>
 80074f4:	4b08      	ldr	r3, [pc, #32]	; (8007518 <AddDataToJson+0x54>)
 80074f6:	781b      	ldrb	r3, [r3, #0]
 80074f8:	2bc4      	cmp	r3, #196	; 0xc4
 80074fa:	d104      	bne.n	8007506 <AddDataToJson+0x42>
	{
		_addFloatToJson(root, "dataValue2", dataValue2);
 80074fc:	69ba      	ldr	r2, [r7, #24]
 80074fe:	4907      	ldr	r1, [pc, #28]	; (800751c <AddDataToJson+0x58>)
 8007500:	68f8      	ldr	r0, [r7, #12]
 8007502:	f7ff fee5 	bl	80072d0 <_addFloatToJson>
	}
}
 8007506:	bf00      	nop
 8007508:	3710      	adds	r7, #16
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}
 800750e:	bf00      	nop
 8007510:	0800cfc0 	.word	0x0800cfc0
 8007514:	0800cfc8 	.word	0x0800cfc8
 8007518:	200003f6 	.word	0x200003f6
 800751c:	0800cfd4 	.word	0x0800cfd4

08007520 <AddDevNumToJson>:

static void AddDevNumToJson(cJSON *root, const char *name, uint8_t datatype, uint8_t order)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b08c      	sub	sp, #48	; 0x30
 8007524:	af00      	add	r7, sp, #0
 8007526:	60f8      	str	r0, [r7, #12]
 8007528:	60b9      	str	r1, [r7, #8]
 800752a:	4611      	mov	r1, r2
 800752c:	461a      	mov	r2, r3
 800752e:	460b      	mov	r3, r1
 8007530:	71fb      	strb	r3, [r7, #7]
 8007532:	4613      	mov	r3, r2
 8007534:	71bb      	strb	r3, [r7, #6]
	uint8_t typord[5]  = { 0 };
 8007536:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800753a:	2200      	movs	r2, #0
 800753c:	601a      	str	r2, [r3, #0]
 800753e:	711a      	strb	r2, [r3, #4]
	uint8_t devnum[20] = { 0 };
 8007540:	f107 0314 	add.w	r3, r7, #20
 8007544:	2200      	movs	r2, #0
 8007546:	601a      	str	r2, [r3, #0]
 8007548:	605a      	str	r2, [r3, #4]
 800754a:	609a      	str	r2, [r3, #8]
 800754c:	60da      	str	r2, [r3, #12]
 800754e:	611a      	str	r2, [r3, #16]

	strcpy((char *)devnum, (const char *)NBiotIMEI);
 8007550:	f107 0314 	add.w	r3, r7, #20
 8007554:	490e      	ldr	r1, [pc, #56]	; (8007590 <AddDevNumToJson+0x70>)
 8007556:	4618      	mov	r0, r3
 8007558:	f003 fbe5 	bl	800ad26 <strcpy>
	sprintf((char*)typord, "-%02d-%d", datatype, order);   //NBiotIMEI
 800755c:	79fa      	ldrb	r2, [r7, #7]
 800755e:	79bb      	ldrb	r3, [r7, #6]
 8007560:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8007564:	490b      	ldr	r1, [pc, #44]	; (8007594 <AddDevNumToJson+0x74>)
 8007566:	f003 fb7f 	bl	800ac68 <siprintf>
	strcat((char *)devnum,(const char *)typord);
 800756a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800756e:	f107 0314 	add.w	r3, r7, #20
 8007572:	4611      	mov	r1, r2
 8007574:	4618      	mov	r0, r3
 8007576:	f003 fbc7 	bl	800ad08 <strcat>

	cJSON_AddStringToObject(root, name, (const char*)devnum);
 800757a:	f107 0314 	add.w	r3, r7, #20
 800757e:	461a      	mov	r2, r3
 8007580:	68b9      	ldr	r1, [r7, #8]
 8007582:	68f8      	ldr	r0, [r7, #12]
 8007584:	f001 fc18 	bl	8008db8 <cJSON_AddStringToObject>
}
 8007588:	bf00      	nop
 800758a:	3730      	adds	r7, #48	; 0x30
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}
 8007590:	2000035c 	.word	0x2000035c
 8007594:	0800cfe0 	.word	0x0800cfe0

08007598 <SHT30_Init>:
uint8_t SHT30_Fetchcommand_Buffer[2]={0xE0,0x00};           //
uint8_t SHT30_Data_Buffer[6] = {0};                         //Byte01,Byte2CRC; Byte34,Byte5CRC


void SHT30_Init(void)
{//
 8007598:	b480      	push	{r7}
 800759a:	af00      	add	r7, sp, #0
 //	HAL_I2C_Master_Transmit(&hi2c1, SHT30Addr_Write, SHT30_Modecommand_Buffer, 2, 1000);      //SHT30
}
 800759c:	bf00      	nop
 800759e:	46bd      	mov	sp, r7
 80075a0:	bc80      	pop	{r7}
 80075a2:	4770      	bx	lr

080075a4 <GetValidDataFromSHT30>:

void GetValidDataFromSHT30(void)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b082      	sub	sp, #8
 80075a8:	af02      	add	r7, sp, #8
	HAL_I2C_Master_Transmit(&hi2c1, SHT30Addr_Write, SHT30_Modecommand_Buffer, 2, 1000);
 80075aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80075ae:	9300      	str	r3, [sp, #0]
 80075b0:	2302      	movs	r3, #2
 80075b2:	4a19      	ldr	r2, [pc, #100]	; (8007618 <GetValidDataFromSHT30+0x74>)
 80075b4:	2188      	movs	r1, #136	; 0x88
 80075b6:	4819      	ldr	r0, [pc, #100]	; (800761c <GetValidDataFromSHT30+0x78>)
 80075b8:	f7fc f8d0 	bl	800375c <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 80075bc:	2005      	movs	r0, #5
 80075be:	f7f9 fe91 	bl	80012e4 <HAL_Delay>
	HAL_I2C_Master_Transmit(&hi2c1, SHT30Addr_Write, SHT30_Fetchcommand_Buffer, 2, 1000);     //
 80075c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80075c6:	9300      	str	r3, [sp, #0]
 80075c8:	2302      	movs	r3, #2
 80075ca:	4a15      	ldr	r2, [pc, #84]	; (8007620 <GetValidDataFromSHT30+0x7c>)
 80075cc:	2188      	movs	r1, #136	; 0x88
 80075ce:	4813      	ldr	r0, [pc, #76]	; (800761c <GetValidDataFromSHT30+0x78>)
 80075d0:	f7fc f8c4 	bl	800375c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive (&hi2c1, SHT30Addr_Read, SHT30_Data_Buffer, 6, 1000);			  //SHT30_Data_Buffer
 80075d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80075d8:	9300      	str	r3, [sp, #0]
 80075da:	2306      	movs	r3, #6
 80075dc:	4a11      	ldr	r2, [pc, #68]	; (8007624 <GetValidDataFromSHT30+0x80>)
 80075de:	2189      	movs	r1, #137	; 0x89
 80075e0:	480e      	ldr	r0, [pc, #56]	; (800761c <GetValidDataFromSHT30+0x78>)
 80075e2:	f7fc f9c9 	bl	8003978 <HAL_I2C_Master_Receive>

	if(strlen(SHT30_Data_Buffer) != 0)
 80075e6:	4b0f      	ldr	r3, [pc, #60]	; (8007624 <GetValidDataFromSHT30+0x80>)
 80075e8:	781b      	ldrb	r3, [r3, #0]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d010      	beq.n	8007610 <GetValidDataFromSHT30+0x6c>
		Tick_GetSensorData = HAL_GetTick();
 80075ee:	f7f9 fe6f 	bl	80012d0 <HAL_GetTick>
 80075f2:	4602      	mov	r2, r0
 80075f4:	4b0c      	ldr	r3, [pc, #48]	; (8007628 <GetValidDataFromSHT30+0x84>)
 80075f6:	601a      	str	r2, [r3, #0]
	else
		return;

	SHT30_Calc(SHT30_Data_Buffer, &Sensor_Data.Temperature_Flag, &Sensor_Data.Temperature_u, &Sensor_Data.Humidity);
 80075f8:	4b0c      	ldr	r3, [pc, #48]	; (800762c <GetValidDataFromSHT30+0x88>)
 80075fa:	4a0d      	ldr	r2, [pc, #52]	; (8007630 <GetValidDataFromSHT30+0x8c>)
 80075fc:	490d      	ldr	r1, [pc, #52]	; (8007634 <GetValidDataFromSHT30+0x90>)
 80075fe:	4809      	ldr	r0, [pc, #36]	; (8007624 <GetValidDataFromSHT30+0x80>)
 8007600:	f000 f81a 	bl	8007638 <SHT30_Calc>

	memset(SHT30_Data_Buffer, 0 , sizeof(SHT30_Data_Buffer));
 8007604:	2206      	movs	r2, #6
 8007606:	2100      	movs	r1, #0
 8007608:	4806      	ldr	r0, [pc, #24]	; (8007624 <GetValidDataFromSHT30+0x80>)
 800760a:	f002 fe00 	bl	800a20e <memset>
 800760e:	e000      	b.n	8007612 <GetValidDataFromSHT30+0x6e>
		return;
 8007610:	bf00      	nop
}
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}
 8007616:	bf00      	nop
 8007618:	20000068 	.word	0x20000068
 800761c:	20000504 	.word	0x20000504
 8007620:	2000006c 	.word	0x2000006c
 8007624:	200003d0 	.word	0x200003d0
 8007628:	200003d8 	.word	0x200003d8
 800762c:	20000420 	.word	0x20000420
 8007630:	20000418 	.word	0x20000418
 8007634:	2000041a 	.word	0x2000041a

08007638 <SHT30_Calc>:
 	 	   vTem [out] - 
 	 	   vHum [out] - 
 : 
 ---------------------------------------------------------------------*/
void SHT30_Calc(uint8_t *vBuf, uint8_t *vTemSymbol, uint16_t *vTem, uint16_t *vHum)
{
 8007638:	b590      	push	{r4, r7, lr}
 800763a:	b087      	sub	sp, #28
 800763c:	af00      	add	r7, sp, #0
 800763e:	60f8      	str	r0, [r7, #12]
 8007640:	60b9      	str	r1, [r7, #8]
 8007642:	607a      	str	r2, [r7, #4]
 8007644:	603b      	str	r3, [r7, #0]

	uint8_t vCrc = 0x00;
 8007646:	2300      	movs	r3, #0
 8007648:	75fb      	strb	r3, [r7, #23]
	float vTemp = 0.00;
 800764a:	f04f 0300 	mov.w	r3, #0
 800764e:	613b      	str	r3, [r7, #16]

	//
	vCrc = SHT30_CheckCrc8(vBuf, 2);
 8007650:	2102      	movs	r1, #2
 8007652:	68f8      	ldr	r0, [r7, #12]
 8007654:	f000 f8f0 	bl	8007838 <SHT30_CheckCrc8>
 8007658:	4603      	mov	r3, r0
 800765a:	75fb      	strb	r3, [r7, #23]
	if (vCrc == vBuf[2])  //Crc
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	3302      	adds	r3, #2
 8007660:	781b      	ldrb	r3, [r3, #0]
 8007662:	7dfa      	ldrb	r2, [r7, #23]
 8007664:	429a      	cmp	r2, r3
 8007666:	d16d      	bne.n	8007744 <SHT30_Calc+0x10c>
	{
		vTemp = 175.0 * ((vBuf[0] << 8) + vBuf[1]) / (65536.0 - 1.0);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	781b      	ldrb	r3, [r3, #0]
 800766c:	021b      	lsls	r3, r3, #8
 800766e:	68fa      	ldr	r2, [r7, #12]
 8007670:	3201      	adds	r2, #1
 8007672:	7812      	ldrb	r2, [r2, #0]
 8007674:	4413      	add	r3, r2
 8007676:	4618      	mov	r0, r3
 8007678:	f7f8 ff30 	bl	80004dc <__aeabi_i2d>
 800767c:	a352      	add	r3, pc, #328	; (adr r3, 80077c8 <SHT30_Calc+0x190>)
 800767e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007682:	f7f8 ff91 	bl	80005a8 <__aeabi_dmul>
 8007686:	4603      	mov	r3, r0
 8007688:	460c      	mov	r4, r1
 800768a:	4618      	mov	r0, r3
 800768c:	4621      	mov	r1, r4
 800768e:	a350      	add	r3, pc, #320	; (adr r3, 80077d0 <SHT30_Calc+0x198>)
 8007690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007694:	f7f9 f8b2 	bl	80007fc <__aeabi_ddiv>
 8007698:	4603      	mov	r3, r0
 800769a:	460c      	mov	r4, r1
 800769c:	4618      	mov	r0, r3
 800769e:	4621      	mov	r1, r4
 80076a0:	f7f9 fa7a 	bl	8000b98 <__aeabi_d2f>
 80076a4:	4603      	mov	r3, r0
 80076a6:	613b      	str	r3, [r7, #16]
		if(vTemp >= 45)
 80076a8:	494b      	ldr	r1, [pc, #300]	; (80077d8 <SHT30_Calc+0x1a0>)
 80076aa:	6938      	ldr	r0, [r7, #16]
 80076ac:	f7f9 fd84 	bl	80011b8 <__aeabi_fcmpge>
 80076b0:	4603      	mov	r3, r0
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d01d      	beq.n	80076f2 <SHT30_Calc+0xba>
		{
			*vTemSymbol = 1;                     //
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	2201      	movs	r2, #1
 80076ba:	701a      	strb	r2, [r3, #0]
			*vTem = (vTemp - 45.0) * 10.0;       //x10
 80076bc:	6938      	ldr	r0, [r7, #16]
 80076be:	f7f8 ff1f 	bl	8000500 <__aeabi_f2d>
 80076c2:	f04f 0200 	mov.w	r2, #0
 80076c6:	4b45      	ldr	r3, [pc, #276]	; (80077dc <SHT30_Calc+0x1a4>)
 80076c8:	f7f8 fdba 	bl	8000240 <__aeabi_dsub>
 80076cc:	4603      	mov	r3, r0
 80076ce:	460c      	mov	r4, r1
 80076d0:	4618      	mov	r0, r3
 80076d2:	4621      	mov	r1, r4
 80076d4:	f04f 0200 	mov.w	r2, #0
 80076d8:	4b41      	ldr	r3, [pc, #260]	; (80077e0 <SHT30_Calc+0x1a8>)
 80076da:	f7f8 ff65 	bl	80005a8 <__aeabi_dmul>
 80076de:	4603      	mov	r3, r0
 80076e0:	460c      	mov	r4, r1
 80076e2:	4618      	mov	r0, r3
 80076e4:	4621      	mov	r1, r4
 80076e6:	f7f9 fa37 	bl	8000b58 <__aeabi_d2uiz>
 80076ea:	4603      	mov	r3, r0
 80076ec:	b29a      	uxth	r2, r3
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	801a      	strh	r2, [r3, #0]
		}
		if(vTemp < 45)
 80076f2:	4939      	ldr	r1, [pc, #228]	; (80077d8 <SHT30_Calc+0x1a0>)
 80076f4:	6938      	ldr	r0, [r7, #16]
 80076f6:	f7f9 fd4b 	bl	8001190 <__aeabi_fcmplt>
 80076fa:	4603      	mov	r3, r0
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d021      	beq.n	8007744 <SHT30_Calc+0x10c>
		{
			*vTemSymbol = 0;                     //
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	2200      	movs	r2, #0
 8007704:	701a      	strb	r2, [r3, #0]
			*vTem = (45.0 - vTemp) * 10.0;       //x10
 8007706:	6938      	ldr	r0, [r7, #16]
 8007708:	f7f8 fefa 	bl	8000500 <__aeabi_f2d>
 800770c:	4603      	mov	r3, r0
 800770e:	460c      	mov	r4, r1
 8007710:	461a      	mov	r2, r3
 8007712:	4623      	mov	r3, r4
 8007714:	f04f 0000 	mov.w	r0, #0
 8007718:	4930      	ldr	r1, [pc, #192]	; (80077dc <SHT30_Calc+0x1a4>)
 800771a:	f7f8 fd91 	bl	8000240 <__aeabi_dsub>
 800771e:	4603      	mov	r3, r0
 8007720:	460c      	mov	r4, r1
 8007722:	4618      	mov	r0, r3
 8007724:	4621      	mov	r1, r4
 8007726:	f04f 0200 	mov.w	r2, #0
 800772a:	4b2d      	ldr	r3, [pc, #180]	; (80077e0 <SHT30_Calc+0x1a8>)
 800772c:	f7f8 ff3c 	bl	80005a8 <__aeabi_dmul>
 8007730:	4603      	mov	r3, r0
 8007732:	460c      	mov	r4, r1
 8007734:	4618      	mov	r0, r3
 8007736:	4621      	mov	r1, r4
 8007738:	f7f9 fa0e 	bl	8000b58 <__aeabi_d2uiz>
 800773c:	4603      	mov	r3, r0
 800773e:	b29a      	uxth	r2, r3
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	801a      	strh	r2, [r3, #0]
		}
	}


	//
	vBuf += 3;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	3303      	adds	r3, #3
 8007748:	60fb      	str	r3, [r7, #12]
	vCrc = SHT30_CheckCrc8(vBuf, 2);
 800774a:	2102      	movs	r1, #2
 800774c:	68f8      	ldr	r0, [r7, #12]
 800774e:	f000 f873 	bl	8007838 <SHT30_CheckCrc8>
 8007752:	4603      	mov	r3, r0
 8007754:	75fb      	strb	r3, [r7, #23]
	if (vCrc == vBuf[2])  //Crc
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	3302      	adds	r3, #2
 800775a:	781b      	ldrb	r3, [r3, #0]
 800775c:	7dfa      	ldrb	r2, [r7, #23]
 800775e:	429a      	cmp	r2, r3
 8007760:	d12b      	bne.n	80077ba <SHT30_Calc+0x182>
	{
		vTemp = 100.0 * ((vBuf[0] << 8) + vBuf[1]) / (65536.0 - 1.0);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	781b      	ldrb	r3, [r3, #0]
 8007766:	021b      	lsls	r3, r3, #8
 8007768:	68fa      	ldr	r2, [r7, #12]
 800776a:	3201      	adds	r2, #1
 800776c:	7812      	ldrb	r2, [r2, #0]
 800776e:	4413      	add	r3, r2
 8007770:	4618      	mov	r0, r3
 8007772:	f7f8 feb3 	bl	80004dc <__aeabi_i2d>
 8007776:	f04f 0200 	mov.w	r2, #0
 800777a:	4b1a      	ldr	r3, [pc, #104]	; (80077e4 <SHT30_Calc+0x1ac>)
 800777c:	f7f8 ff14 	bl	80005a8 <__aeabi_dmul>
 8007780:	4603      	mov	r3, r0
 8007782:	460c      	mov	r4, r1
 8007784:	4618      	mov	r0, r3
 8007786:	4621      	mov	r1, r4
 8007788:	a311      	add	r3, pc, #68	; (adr r3, 80077d0 <SHT30_Calc+0x198>)
 800778a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800778e:	f7f9 f835 	bl	80007fc <__aeabi_ddiv>
 8007792:	4603      	mov	r3, r0
 8007794:	460c      	mov	r4, r1
 8007796:	4618      	mov	r0, r3
 8007798:	4621      	mov	r1, r4
 800779a:	f7f9 f9fd 	bl	8000b98 <__aeabi_d2f>
 800779e:	4603      	mov	r3, r0
 80077a0:	613b      	str	r3, [r7, #16]
		*vHum = (vTemp * 10);				 //x10
 80077a2:	4911      	ldr	r1, [pc, #68]	; (80077e8 <SHT30_Calc+0x1b0>)
 80077a4:	6938      	ldr	r0, [r7, #16]
 80077a6:	f7f9 fb55 	bl	8000e54 <__aeabi_fmul>
 80077aa:	4603      	mov	r3, r0
 80077ac:	4618      	mov	r0, r3
 80077ae:	f7f9 fd17 	bl	80011e0 <__aeabi_f2uiz>
 80077b2:	4603      	mov	r3, r0
 80077b4:	b29a      	uxth	r2, r3
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	801a      	strh	r2, [r3, #0]
	}
}
 80077ba:	bf00      	nop
 80077bc:	371c      	adds	r7, #28
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd90      	pop	{r4, r7, pc}
 80077c2:	bf00      	nop
 80077c4:	f3af 8000 	nop.w
 80077c8:	00000000 	.word	0x00000000
 80077cc:	4065e000 	.word	0x4065e000
 80077d0:	00000000 	.word	0x00000000
 80077d4:	40efffe0 	.word	0x40efffe0
 80077d8:	42340000 	.word	0x42340000
 80077dc:	40468000 	.word	0x40468000
 80077e0:	40240000 	.word	0x40240000
 80077e4:	40590000 	.word	0x40590000
 80077e8:	41200000 	.word	0x41200000

080077ec <TemperatureData_NegativeValueJudge>:


void TemperatureData_NegativeValueJudge(void)
{
 80077ec:	b480      	push	{r7}
 80077ee:	af00      	add	r7, sp, #0
	if(Sensor_Data.Temperature_Flag)
 80077f0:	4b10      	ldr	r3, [pc, #64]	; (8007834 <TemperatureData_NegativeValueJudge+0x48>)
 80077f2:	789b      	ldrb	r3, [r3, #2]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d009      	beq.n	800780c <TemperatureData_NegativeValueJudge+0x20>
	{
		Sensor_Data.Temperature   = (int16_t)Sensor_Data.Temperature_u;
 80077f8:	4b0e      	ldr	r3, [pc, #56]	; (8007834 <TemperatureData_NegativeValueJudge+0x48>)
 80077fa:	881b      	ldrh	r3, [r3, #0]
 80077fc:	b21a      	sxth	r2, r3
 80077fe:	4b0d      	ldr	r3, [pc, #52]	; (8007834 <TemperatureData_NegativeValueJudge+0x48>)
 8007800:	809a      	strh	r2, [r3, #4]
		Sensor_Data.Temperature_m = (uint16_t)Sensor_Data.Temperature_u;
 8007802:	4b0c      	ldr	r3, [pc, #48]	; (8007834 <TemperatureData_NegativeValueJudge+0x48>)
 8007804:	881a      	ldrh	r2, [r3, #0]
 8007806:	4b0b      	ldr	r3, [pc, #44]	; (8007834 <TemperatureData_NegativeValueJudge+0x48>)
 8007808:	80da      	strh	r2, [r3, #6]
	else
	{
		Sensor_Data.Temperature   = (int16_t)(Sensor_Data.Temperature_u*(-1));
		Sensor_Data.Temperature_m = (uint16_t)(Sensor_Data.Temperature_u | 0x8000);
	}
}
 800780a:	e00f      	b.n	800782c <TemperatureData_NegativeValueJudge+0x40>
		Sensor_Data.Temperature   = (int16_t)(Sensor_Data.Temperature_u*(-1));
 800780c:	4b09      	ldr	r3, [pc, #36]	; (8007834 <TemperatureData_NegativeValueJudge+0x48>)
 800780e:	881b      	ldrh	r3, [r3, #0]
 8007810:	425b      	negs	r3, r3
 8007812:	b29b      	uxth	r3, r3
 8007814:	b21a      	sxth	r2, r3
 8007816:	4b07      	ldr	r3, [pc, #28]	; (8007834 <TemperatureData_NegativeValueJudge+0x48>)
 8007818:	809a      	strh	r2, [r3, #4]
		Sensor_Data.Temperature_m = (uint16_t)(Sensor_Data.Temperature_u | 0x8000);
 800781a:	4b06      	ldr	r3, [pc, #24]	; (8007834 <TemperatureData_NegativeValueJudge+0x48>)
 800781c:	881b      	ldrh	r3, [r3, #0]
 800781e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007822:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007826:	b29a      	uxth	r2, r3
 8007828:	4b02      	ldr	r3, [pc, #8]	; (8007834 <TemperatureData_NegativeValueJudge+0x48>)
 800782a:	80da      	strh	r2, [r3, #6]
}
 800782c:	bf00      	nop
 800782e:	46bd      	mov	sp, r7
 8007830:	bc80      	pop	{r7}
 8007832:	4770      	bx	lr
 8007834:	20000418 	.word	0x20000418

08007838 <SHT30_CheckCrc8>:


//SHT30crc
uint8_t SHT30_CheckCrc8(uint8_t *vDat, uint8_t vLen)
{
 8007838:	b480      	push	{r7}
 800783a:	b085      	sub	sp, #20
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
 8007840:	460b      	mov	r3, r1
 8007842:	70fb      	strb	r3, [r7, #3]
	uint8_t vBit;        // bit mask
	uint8_t vCrc = 0xFF; // calculated checksum
 8007844:	23ff      	movs	r3, #255	; 0xff
 8007846:	73bb      	strb	r3, [r7, #14]
	uint8_t vByteCtr;    // byte counter

	// calculates 8-Bit checksum with given polynomial
	for (vByteCtr = 0; vByteCtr < vLen; vByteCtr++)
 8007848:	2300      	movs	r3, #0
 800784a:	737b      	strb	r3, [r7, #13]
 800784c:	e021      	b.n	8007892 <SHT30_CheckCrc8+0x5a>
	{
		vCrc ^= (vDat[vByteCtr]);
 800784e:	7b7b      	ldrb	r3, [r7, #13]
 8007850:	687a      	ldr	r2, [r7, #4]
 8007852:	4413      	add	r3, r2
 8007854:	781a      	ldrb	r2, [r3, #0]
 8007856:	7bbb      	ldrb	r3, [r7, #14]
 8007858:	4053      	eors	r3, r2
 800785a:	73bb      	strb	r3, [r7, #14]
		for (vBit = 8; vBit > 0; --vBit)
 800785c:	2308      	movs	r3, #8
 800785e:	73fb      	strb	r3, [r7, #15]
 8007860:	e011      	b.n	8007886 <SHT30_CheckCrc8+0x4e>
		{
			if (vCrc & 0x80)
 8007862:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007866:	2b00      	cmp	r3, #0
 8007868:	da07      	bge.n	800787a <SHT30_CheckCrc8+0x42>
				vCrc = (vCrc << 1) ^ POLYNOMIAL;
 800786a:	7bbb      	ldrb	r3, [r7, #14]
 800786c:	005b      	lsls	r3, r3, #1
 800786e:	b25b      	sxtb	r3, r3
 8007870:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8007874:	b25b      	sxtb	r3, r3
 8007876:	73bb      	strb	r3, [r7, #14]
 8007878:	e002      	b.n	8007880 <SHT30_CheckCrc8+0x48>
			else
				vCrc = (vCrc << 1);
 800787a:	7bbb      	ldrb	r3, [r7, #14]
 800787c:	005b      	lsls	r3, r3, #1
 800787e:	73bb      	strb	r3, [r7, #14]
		for (vBit = 8; vBit > 0; --vBit)
 8007880:	7bfb      	ldrb	r3, [r7, #15]
 8007882:	3b01      	subs	r3, #1
 8007884:	73fb      	strb	r3, [r7, #15]
 8007886:	7bfb      	ldrb	r3, [r7, #15]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d1ea      	bne.n	8007862 <SHT30_CheckCrc8+0x2a>
	for (vByteCtr = 0; vByteCtr < vLen; vByteCtr++)
 800788c:	7b7b      	ldrb	r3, [r7, #13]
 800788e:	3301      	adds	r3, #1
 8007890:	737b      	strb	r3, [r7, #13]
 8007892:	7b7a      	ldrb	r2, [r7, #13]
 8007894:	78fb      	ldrb	r3, [r7, #3]
 8007896:	429a      	cmp	r2, r3
 8007898:	d3d9      	bcc.n	800784e <SHT30_CheckCrc8+0x16>
		}
	}
	return vCrc;
 800789a:	7bbb      	ldrb	r3, [r7, #14]
}
 800789c:	4618      	mov	r0, r3
 800789e:	3714      	adds	r7, #20
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bc80      	pop	{r7}
 80078a4:	4770      	bx	lr
	...

080078a8 <SensorAnalysis>:
char SensorData_Buff[30];



void SensorAnalysis(void)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	af00      	add	r7, sp, #0

	if(SensorReadTimerFlag == TRUE)              //TIM55
 80078ac:	4b0b      	ldr	r3, [pc, #44]	; (80078dc <SensorAnalysis+0x34>)
 80078ae:	781b      	ldrb	r3, [r3, #0]
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d110      	bne.n	80078d6 <SensorAnalysis+0x2e>
	{
		Get_SensorData();
 80078b4:	f000 f81a 	bl	80078ec <Get_SensorData>


/**********, SensorData_Buff,USART2PC**********/

		memset(SensorData_Buff, 0 , sizeof(SensorData_Buff));
 80078b8:	221e      	movs	r2, #30
 80078ba:	2100      	movs	r1, #0
 80078bc:	4808      	ldr	r0, [pc, #32]	; (80078e0 <SensorAnalysis+0x38>)
 80078be:	f002 fca6 	bl	800a20e <memset>
//		sprintf(SensorData_Buff, "Illu: %d \r", Sensor_Data.Illumination);
//		sprintf(SensorData_Buff, "NH3: %d \r", Sensor_Data.NH3_Data);
//		sprintf(SensorData_Buff, "CO2: %d \r", Sensor_Data.CO2_Data);
//		sprintf(SensorData_Buff, "Pressure: %d \r", Sensor_Data.NegativePressure);
//		sprintf(SensorData_Buff, "Windowpos: %d \r", Sensor_Data.WindowPosition);
		sprintf(SensorData_Buff, "WaterTem: %d \r", Sensor_Data.WaterTemperature);
 80078c2:	4b08      	ldr	r3, [pc, #32]	; (80078e4 <SensorAnalysis+0x3c>)
 80078c4:	895b      	ldrh	r3, [r3, #10]
 80078c6:	461a      	mov	r2, r3
 80078c8:	4907      	ldr	r1, [pc, #28]	; (80078e8 <SensorAnalysis+0x40>)
 80078ca:	4805      	ldr	r0, [pc, #20]	; (80078e0 <SensorAnalysis+0x38>)
 80078cc:	f003 f9cc 	bl	800ac68 <siprintf>

		//USART2PC
//		HAL_UART_Transmit(&huart2, (uint8_t *)SensorData_Buff, strlen(SensorData_Buff), 100);

/********************************************************************************************************/
		SensorReadTimerFlag = FALSE;
 80078d0:	4b02      	ldr	r3, [pc, #8]	; (80078dc <SensorAnalysis+0x34>)
 80078d2:	2200      	movs	r2, #0
 80078d4:	701a      	strb	r2, [r3, #0]
	}

}
 80078d6:	bf00      	nop
 80078d8:	bd80      	pop	{r7, pc}
 80078da:	bf00      	nop
 80078dc:	200003d6 	.word	0x200003d6
 80078e0:	200003f8 	.word	0x200003f8
 80078e4:	20000418 	.word	0x20000418
 80078e8:	0800cfec 	.word	0x0800cfec

080078ec <Get_SensorData>:

void Get_SensorData(void)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	af00      	add	r7, sp, #0
	switch (Sensor_Type)
 80078f0:	4b5e      	ldr	r3, [pc, #376]	; (8007a6c <Get_SensorData+0x180>)
 80078f2:	781b      	ldrb	r3, [r3, #0]
 80078f4:	3ba2      	subs	r3, #162	; 0xa2
 80078f6:	2b22      	cmp	r3, #34	; 0x22
 80078f8:	f200 80b5 	bhi.w	8007a66 <Get_SensorData+0x17a>
 80078fc:	a201      	add	r2, pc, #4	; (adr r2, 8007904 <Get_SensorData+0x18>)
 80078fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007902:	bf00      	nop
 8007904:	080079f3 	.word	0x080079f3
 8007908:	080079e1 	.word	0x080079e1
 800790c:	08007a67 	.word	0x08007a67
 8007910:	08007a27 	.word	0x08007a27
 8007914:	08007a67 	.word	0x08007a67
 8007918:	080079cf 	.word	0x080079cf
 800791c:	08007a67 	.word	0x08007a67
 8007920:	08007a67 	.word	0x08007a67
 8007924:	08007a67 	.word	0x08007a67
 8007928:	08007a67 	.word	0x08007a67
 800792c:	080079b3 	.word	0x080079b3
 8007930:	08007a39 	.word	0x08007a39
 8007934:	08007a67 	.word	0x08007a67
 8007938:	08007a67 	.word	0x08007a67
 800793c:	08007a67 	.word	0x08007a67
 8007940:	08007a0d 	.word	0x08007a0d
 8007944:	08007a4b 	.word	0x08007a4b
 8007948:	08007a67 	.word	0x08007a67
 800794c:	08007a67 	.word	0x08007a67
 8007950:	08007a67 	.word	0x08007a67
 8007954:	08007a67 	.word	0x08007a67
 8007958:	08007a67 	.word	0x08007a67
 800795c:	08007a67 	.word	0x08007a67
 8007960:	08007a67 	.word	0x08007a67
 8007964:	08007a67 	.word	0x08007a67
 8007968:	08007a67 	.word	0x08007a67
 800796c:	08007a67 	.word	0x08007a67
 8007970:	08007a67 	.word	0x08007a67
 8007974:	08007a67 	.word	0x08007a67
 8007978:	08007a67 	.word	0x08007a67
 800797c:	08007a67 	.word	0x08007a67
 8007980:	08007a67 	.word	0x08007a67
 8007984:	08007a67 	.word	0x08007a67
 8007988:	08007991 	.word	0x08007991
 800798c:	08007991 	.word	0x08007991
	{

		case Temperature_Humidity_Type:

		case Outside_Temperature_Humidity_Type:
			GetValidDataFromSHT30();
 8007990:	f7ff fe08 	bl	80075a4 <GetValidDataFromSHT30>
			FiltetAlgorithmforSensors(Sensor_Data.Temperature_u, &filter[0]);
 8007994:	4b36      	ldr	r3, [pc, #216]	; (8007a70 <Get_SensorData+0x184>)
 8007996:	881b      	ldrh	r3, [r3, #0]
 8007998:	4936      	ldr	r1, [pc, #216]	; (8007a74 <Get_SensorData+0x188>)
 800799a:	4618      	mov	r0, r3
 800799c:	f7fe fdda 	bl	8006554 <FiltetAlgorithmforSensors>
			TemperatureData_NegativeValueJudge();
 80079a0:	f7ff ff24 	bl	80077ec <TemperatureData_NegativeValueJudge>

			FiltetAlgorithmforSensors(Sensor_Data.Humidity, &filter[1]);
 80079a4:	4b32      	ldr	r3, [pc, #200]	; (8007a70 <Get_SensorData+0x184>)
 80079a6:	891b      	ldrh	r3, [r3, #8]
 80079a8:	4933      	ldr	r1, [pc, #204]	; (8007a78 <Get_SensorData+0x18c>)
 80079aa:	4618      	mov	r0, r3
 80079ac:	f7fe fdd2 	bl	8006554 <FiltetAlgorithmforSensors>
			break;
 80079b0:	e05a      	b.n	8007a68 <Get_SensorData+0x17c>
		case Water_Temperature_Type:
//			if(GetWaterTemFrom18B20())
//			{
//				GetWaterTemFromNTC();
//			}
			GetWaterTemFromNTC();
 80079b2:	f7ff fac5 	bl	8006f40 <GetWaterTemFromNTC>
			FiltetAlgorithmforSensors(Sensor_Data.WaterTemperature, &filter[2]);
 80079b6:	4b2e      	ldr	r3, [pc, #184]	; (8007a70 <Get_SensorData+0x184>)
 80079b8:	895b      	ldrh	r3, [r3, #10]
 80079ba:	4930      	ldr	r1, [pc, #192]	; (8007a7c <Get_SensorData+0x190>)
 80079bc:	4618      	mov	r0, r3
 80079be:	f7fe fdc9 	bl	8006554 <FiltetAlgorithmforSensors>
			LimitBreadthFilter(Sensor_Data.WaterTemperature);
 80079c2:	4b2b      	ldr	r3, [pc, #172]	; (8007a70 <Get_SensorData+0x184>)
 80079c4:	895b      	ldrh	r3, [r3, #10]
 80079c6:	4618      	mov	r0, r3
 80079c8:	f7fe fe6e 	bl	80066a8 <LimitBreadthFilter>
			break;
 80079cc:	e04c      	b.n	8007a68 <Get_SensorData+0x17c>
		case Negative_Pressure_Type:
			GetValidDataFromPressure();
 80079ce:	f000 facb 	bl	8007f68 <GetValidDataFromPressure>
			FiltetAlgorithmforSensors(Sensor_Data.NegativePressure, &filter[3]);
 80079d2:	4b27      	ldr	r3, [pc, #156]	; (8007a70 <Get_SensorData+0x184>)
 80079d4:	899b      	ldrh	r3, [r3, #12]
 80079d6:	492a      	ldr	r1, [pc, #168]	; (8007a80 <Get_SensorData+0x194>)
 80079d8:	4618      	mov	r0, r3
 80079da:	f7fe fdbb 	bl	8006554 <FiltetAlgorithmforSensors>
			break;
 80079de:	e043      	b.n	8007a68 <Get_SensorData+0x17c>
		case Gas_CO2_Type:
			GetValidDataFromMHZ14CO2();
 80079e0:	f7fe fea4 	bl	800672c <GetValidDataFromMHZ14CO2>
			FiltetAlgorithmforSensors(Sensor_Data.CO2_Data, &filter[4]);
 80079e4:	4b22      	ldr	r3, [pc, #136]	; (8007a70 <Get_SensorData+0x184>)
 80079e6:	89db      	ldrh	r3, [r3, #14]
 80079e8:	4926      	ldr	r1, [pc, #152]	; (8007a84 <Get_SensorData+0x198>)
 80079ea:	4618      	mov	r0, r3
 80079ec:	f7fe fdb2 	bl	8006554 <FiltetAlgorithmforSensors>
			break;
 80079f0:	e03a      	b.n	8007a68 <Get_SensorData+0x17c>
		case Gas_NH3_Type:
			GetValidDataFromZE03GAS(Sensor_Type);
 80079f2:	4b1e      	ldr	r3, [pc, #120]	; (8007a6c <Get_SensorData+0x180>)
 80079f4:	781b      	ldrb	r3, [r3, #0]
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	4618      	mov	r0, r3
 80079fa:	f7fe fed5 	bl	80067a8 <GetValidDataFromZE03GAS>
			FiltetAlgorithmforSensors(Sensor_Data.NH3_Data, &filter[5]);
 80079fe:	4b1c      	ldr	r3, [pc, #112]	; (8007a70 <Get_SensorData+0x184>)
 8007a00:	8a1b      	ldrh	r3, [r3, #16]
 8007a02:	4921      	ldr	r1, [pc, #132]	; (8007a88 <Get_SensorData+0x19c>)
 8007a04:	4618      	mov	r0, r3
 8007a06:	f7fe fda5 	bl	8006554 <FiltetAlgorithmforSensors>
			break;
 8007a0a:	e02d      	b.n	8007a68 <Get_SensorData+0x17c>
		case Gas_O2_Type:
			GetValidDataFromZE03GAS(Sensor_Type);
 8007a0c:	4b17      	ldr	r3, [pc, #92]	; (8007a6c <Get_SensorData+0x180>)
 8007a0e:	781b      	ldrb	r3, [r3, #0]
 8007a10:	b29b      	uxth	r3, r3
 8007a12:	4618      	mov	r0, r3
 8007a14:	f7fe fec8 	bl	80067a8 <GetValidDataFromZE03GAS>
			FiltetAlgorithmforSensors(Sensor_Data.O2_Data, &filter[5]);
 8007a18:	4b15      	ldr	r3, [pc, #84]	; (8007a70 <Get_SensorData+0x184>)
 8007a1a:	8a5b      	ldrh	r3, [r3, #18]
 8007a1c:	491a      	ldr	r1, [pc, #104]	; (8007a88 <Get_SensorData+0x19c>)
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f7fe fd98 	bl	8006554 <FiltetAlgorithmforSensors>
			break;
 8007a24:	e020      	b.n	8007a68 <Get_SensorData+0x17c>
		case Illumination_Type:
			GetValidDataFromBH1750();
 8007a26:	f7fe fd37 	bl	8006498 <GetValidDataFromBH1750>
			FiltetAlgorithmforSensors(Sensor_Data.Illumination, &filter[6]);
 8007a2a:	4b11      	ldr	r3, [pc, #68]	; (8007a70 <Get_SensorData+0x184>)
 8007a2c:	8a9b      	ldrh	r3, [r3, #20]
 8007a2e:	4917      	ldr	r1, [pc, #92]	; (8007a8c <Get_SensorData+0x1a0>)
 8007a30:	4618      	mov	r0, r3
 8007a32:	f7fe fd8f 	bl	8006554 <FiltetAlgorithmforSensors>
			break;
 8007a36:	e017      	b.n	8007a68 <Get_SensorData+0x17c>
		case WindowPosition_Type:
			GetValidDataFromWindowPos();
 8007a38:	f000 fb22 	bl	8008080 <GetValidDataFromWindowPos>
//			Get_WindowPos_NewPushrod();             //
			FiltetAlgorithmforSensors(Sensor_Data.WindowPosition, &filter[7]);
 8007a3c:	4b0c      	ldr	r3, [pc, #48]	; (8007a70 <Get_SensorData+0x184>)
 8007a3e:	8adb      	ldrh	r3, [r3, #22]
 8007a40:	4913      	ldr	r1, [pc, #76]	; (8007a90 <Get_SensorData+0x1a4>)
 8007a42:	4618      	mov	r0, r3
 8007a44:	f7fe fd86 	bl	8006554 <FiltetAlgorithmforSensors>
			break;
 8007a48:	e00e      	b.n	8007a68 <Get_SensorData+0x17c>
		case Water_Meter_Type:
			GetValidDataFromWaterMet();
 8007a4a:	f000 f825 	bl	8007a98 <GetValidDataFromWaterMet>
			FiltetAlgorithmforSensors((uint16_t)Sensor_Data.WaterMeter, &filter[8]);
 8007a4e:	4b08      	ldr	r3, [pc, #32]	; (8007a70 <Get_SensorData+0x184>)
 8007a50:	699b      	ldr	r3, [r3, #24]
 8007a52:	4618      	mov	r0, r3
 8007a54:	f7f9 fbc4 	bl	80011e0 <__aeabi_f2uiz>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	490d      	ldr	r1, [pc, #52]	; (8007a94 <Get_SensorData+0x1a8>)
 8007a5e:	4618      	mov	r0, r3
 8007a60:	f7fe fd78 	bl	8006554 <FiltetAlgorithmforSensors>
			break;
 8007a64:	e000      	b.n	8007a68 <Get_SensorData+0x17c>
		default:
			break;
 8007a66:	bf00      	nop
	}
}
 8007a68:	bf00      	nop
 8007a6a:	bd80      	pop	{r7, pc}
 8007a6c:	200003f6 	.word	0x200003f6
 8007a70:	20000418 	.word	0x20000418
 8007a74:	20000278 	.word	0x20000278
 8007a78:	2000028e 	.word	0x2000028e
 8007a7c:	200002a4 	.word	0x200002a4
 8007a80:	200002ba 	.word	0x200002ba
 8007a84:	200002d0 	.word	0x200002d0
 8007a88:	200002e6 	.word	0x200002e6
 8007a8c:	200002fc 	.word	0x200002fc
 8007a90:	20000312 	.word	0x20000312
 8007a94:	20000328 	.word	0x20000328

08007a98 <GetValidDataFromWaterMet>:

uint8_t WaterMet_ReadValueCommand[8] = {0x11, 0x03, 0x00, 0x00, 0x00, 0x04, 0x46, 0x99};


void GetValidDataFromWaterMet(void)
{
 8007a98:	b5b0      	push	{r4, r5, r7, lr}
 8007a9a:	b082      	sub	sp, #8
 8007a9c:	af00      	add	r7, sp, #0
	uint16_t WaterMet_CrcVal;
    uint16_t WaterMet_CheckCrc;

    uint16_t Data_Integer, Data_Decimal;

    RS485Uart_RX_TX_Switch(TRANSMIT);   //485
 8007a9e:	2001      	movs	r0, #1
 8007aa0:	f000 f8ba 	bl	8007c18 <RS485Uart_RX_TX_Switch>
	HAL_Delay(5);
 8007aa4:	2005      	movs	r0, #5
 8007aa6:	f7f9 fc1d 	bl	80012e4 <HAL_Delay>
	HAL_UART_Transmit(&huart4, WaterMet_ReadValueCommand, 8, 0xff);       //
 8007aaa:	23ff      	movs	r3, #255	; 0xff
 8007aac:	2208      	movs	r2, #8
 8007aae:	494a      	ldr	r1, [pc, #296]	; (8007bd8 <GetValidDataFromWaterMet+0x140>)
 8007ab0:	484a      	ldr	r0, [pc, #296]	; (8007bdc <GetValidDataFromWaterMet+0x144>)
 8007ab2:	f7fd fe63 	bl	800577c <HAL_UART_Transmit>
	RS485Uart_RX_TX_Switch(RECEIVE);    //485
 8007ab6:	2000      	movs	r0, #0
 8007ab8:	f000 f8ae 	bl	8007c18 <RS485Uart_RX_TX_Switch>
	HAL_Delay(100);
 8007abc:	2064      	movs	r0, #100	; 0x64
 8007abe:	f7f9 fc11 	bl	80012e4 <HAL_Delay>

	if(RS485Uart_RX.receive_flag == 1)
 8007ac2:	4b47      	ldr	r3, [pc, #284]	; (8007be0 <GetValidDataFromWaterMet+0x148>)
 8007ac4:	781b      	ldrb	r3, [r3, #0]
 8007ac6:	2b01      	cmp	r3, #1
 8007ac8:	d17e      	bne.n	8007bc8 <GetValidDataFromWaterMet+0x130>
	{
		if(RS485Uart_RX.rx_len != 13)
 8007aca:	4b45      	ldr	r3, [pc, #276]	; (8007be0 <GetValidDataFromWaterMet+0x148>)
 8007acc:	885b      	ldrh	r3, [r3, #2]
 8007ace:	2b0d      	cmp	r3, #13
 8007ad0:	d177      	bne.n	8007bc2 <GetValidDataFromWaterMet+0x12a>
			return;

		WaterMet_CrcVal   = (RS485Uart_RX.RX_Buf[11]<<8) | RS485Uart_RX.RX_Buf[12];  //CRC
 8007ad2:	4b43      	ldr	r3, [pc, #268]	; (8007be0 <GetValidDataFromWaterMet+0x148>)
 8007ad4:	7bdb      	ldrb	r3, [r3, #15]
 8007ad6:	021b      	lsls	r3, r3, #8
 8007ad8:	b21a      	sxth	r2, r3
 8007ada:	4b41      	ldr	r3, [pc, #260]	; (8007be0 <GetValidDataFromWaterMet+0x148>)
 8007adc:	7c1b      	ldrb	r3, [r3, #16]
 8007ade:	b21b      	sxth	r3, r3
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	b21b      	sxth	r3, r3
 8007ae4:	80fb      	strh	r3, [r7, #6]
		WaterMet_CheckCrc = CRC16(RS485Uart_RX.RX_Buf, 11);
 8007ae6:	210b      	movs	r1, #11
 8007ae8:	483e      	ldr	r0, [pc, #248]	; (8007be4 <GetValidDataFromWaterMet+0x14c>)
 8007aea:	f000 f8b3 	bl	8007c54 <CRC16>
 8007aee:	4603      	mov	r3, r0
 8007af0:	80bb      	strh	r3, [r7, #4]
		if(WaterMet_CrcVal != WaterMet_CheckCrc)
 8007af2:	88fa      	ldrh	r2, [r7, #6]
 8007af4:	88bb      	ldrh	r3, [r7, #4]
 8007af6:	429a      	cmp	r2, r3
 8007af8:	d165      	bne.n	8007bc6 <GetValidDataFromWaterMet+0x12e>
			return;

		Data_Integer = BCDtoDecimal(RS485Uart_RX.RX_Buf[3])*100 + BCDtoDecimal(RS485Uart_RX.RX_Buf[4]);
 8007afa:	4b39      	ldr	r3, [pc, #228]	; (8007be0 <GetValidDataFromWaterMet+0x148>)
 8007afc:	79db      	ldrb	r3, [r3, #7]
 8007afe:	4618      	mov	r0, r3
 8007b00:	f000 f874 	bl	8007bec <BCDtoDecimal>
 8007b04:	4603      	mov	r3, r0
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	461a      	mov	r2, r3
 8007b0a:	0092      	lsls	r2, r2, #2
 8007b0c:	4413      	add	r3, r2
 8007b0e:	461a      	mov	r2, r3
 8007b10:	0091      	lsls	r1, r2, #2
 8007b12:	461a      	mov	r2, r3
 8007b14:	460b      	mov	r3, r1
 8007b16:	4413      	add	r3, r2
 8007b18:	009b      	lsls	r3, r3, #2
 8007b1a:	b29c      	uxth	r4, r3
 8007b1c:	4b30      	ldr	r3, [pc, #192]	; (8007be0 <GetValidDataFromWaterMet+0x148>)
 8007b1e:	7a1b      	ldrb	r3, [r3, #8]
 8007b20:	4618      	mov	r0, r3
 8007b22:	f000 f863 	bl	8007bec <BCDtoDecimal>
 8007b26:	4603      	mov	r3, r0
 8007b28:	b29b      	uxth	r3, r3
 8007b2a:	4423      	add	r3, r4
 8007b2c:	807b      	strh	r3, [r7, #2]
		Data_Decimal = BCDtoDecimal(RS485Uart_RX.RX_Buf[5])*100 + BCDtoDecimal(RS485Uart_RX.RX_Buf[6]);
 8007b2e:	4b2c      	ldr	r3, [pc, #176]	; (8007be0 <GetValidDataFromWaterMet+0x148>)
 8007b30:	7a5b      	ldrb	r3, [r3, #9]
 8007b32:	4618      	mov	r0, r3
 8007b34:	f000 f85a 	bl	8007bec <BCDtoDecimal>
 8007b38:	4603      	mov	r3, r0
 8007b3a:	b29b      	uxth	r3, r3
 8007b3c:	461a      	mov	r2, r3
 8007b3e:	0092      	lsls	r2, r2, #2
 8007b40:	4413      	add	r3, r2
 8007b42:	461a      	mov	r2, r3
 8007b44:	0091      	lsls	r1, r2, #2
 8007b46:	461a      	mov	r2, r3
 8007b48:	460b      	mov	r3, r1
 8007b4a:	4413      	add	r3, r2
 8007b4c:	009b      	lsls	r3, r3, #2
 8007b4e:	b29c      	uxth	r4, r3
 8007b50:	4b23      	ldr	r3, [pc, #140]	; (8007be0 <GetValidDataFromWaterMet+0x148>)
 8007b52:	7a9b      	ldrb	r3, [r3, #10]
 8007b54:	4618      	mov	r0, r3
 8007b56:	f000 f849 	bl	8007bec <BCDtoDecimal>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	4423      	add	r3, r4
 8007b60:	803b      	strh	r3, [r7, #0]
		Sensor_Data.WaterMeter = Data_Integer + (float)Data_Decimal/10000.0;
 8007b62:	887b      	ldrh	r3, [r7, #2]
 8007b64:	4618      	mov	r0, r3
 8007b66:	f7f8 fcb9 	bl	80004dc <__aeabi_i2d>
 8007b6a:	4604      	mov	r4, r0
 8007b6c:	460d      	mov	r5, r1
 8007b6e:	883b      	ldrh	r3, [r7, #0]
 8007b70:	4618      	mov	r0, r3
 8007b72:	f7f9 f917 	bl	8000da4 <__aeabi_ui2f>
 8007b76:	4603      	mov	r3, r0
 8007b78:	4618      	mov	r0, r3
 8007b7a:	f7f8 fcc1 	bl	8000500 <__aeabi_f2d>
 8007b7e:	a314      	add	r3, pc, #80	; (adr r3, 8007bd0 <GetValidDataFromWaterMet+0x138>)
 8007b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b84:	f7f8 fe3a 	bl	80007fc <__aeabi_ddiv>
 8007b88:	4602      	mov	r2, r0
 8007b8a:	460b      	mov	r3, r1
 8007b8c:	4620      	mov	r0, r4
 8007b8e:	4629      	mov	r1, r5
 8007b90:	f7f8 fb58 	bl	8000244 <__adddf3>
 8007b94:	4603      	mov	r3, r0
 8007b96:	460c      	mov	r4, r1
 8007b98:	4618      	mov	r0, r3
 8007b9a:	4621      	mov	r1, r4
 8007b9c:	f7f8 fffc 	bl	8000b98 <__aeabi_d2f>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	4b11      	ldr	r3, [pc, #68]	; (8007be8 <GetValidDataFromWaterMet+0x150>)
 8007ba4:	619a      	str	r2, [r3, #24]

		RS485Uart_RX.receive_flag = 0;
 8007ba6:	4b0e      	ldr	r3, [pc, #56]	; (8007be0 <GetValidDataFromWaterMet+0x148>)
 8007ba8:	2200      	movs	r2, #0
 8007baa:	701a      	strb	r2, [r3, #0]
		memset(RS485Uart_RX.RX_Buf, 0 , sizeof(RS485Uart_RX.RX_Buf));
 8007bac:	2264      	movs	r2, #100	; 0x64
 8007bae:	2100      	movs	r1, #0
 8007bb0:	480c      	ldr	r0, [pc, #48]	; (8007be4 <GetValidDataFromWaterMet+0x14c>)
 8007bb2:	f002 fb2c 	bl	800a20e <memset>

		HAL_UART_Receive_DMA(&huart4, RS485Uart_RX.RX_Buf, RECEIVELEN);
 8007bb6:	2264      	movs	r2, #100	; 0x64
 8007bb8:	490a      	ldr	r1, [pc, #40]	; (8007be4 <GetValidDataFromWaterMet+0x14c>)
 8007bba:	4808      	ldr	r0, [pc, #32]	; (8007bdc <GetValidDataFromWaterMet+0x144>)
 8007bbc:	f7fd fee2 	bl	8005984 <HAL_UART_Receive_DMA>
 8007bc0:	e002      	b.n	8007bc8 <GetValidDataFromWaterMet+0x130>
			return;
 8007bc2:	bf00      	nop
 8007bc4:	e000      	b.n	8007bc8 <GetValidDataFromWaterMet+0x130>
			return;
 8007bc6:	bf00      	nop
	}

}
 8007bc8:	3708      	adds	r7, #8
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bdb0      	pop	{r4, r5, r7, pc}
 8007bce:	bf00      	nop
 8007bd0:	00000000 	.word	0x00000000
 8007bd4:	40c38800 	.word	0x40c38800
 8007bd8:	20000070 	.word	0x20000070
 8007bdc:	20000924 	.word	0x20000924
 8007be0:	20000724 	.word	0x20000724
 8007be4:	20000728 	.word	0x20000728
 8007be8:	20000418 	.word	0x20000418

08007bec <BCDtoDecimal>:

unsigned BCDtoDecimal (unsigned bVal)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b083      	sub	sp, #12
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
    return (bVal&0x0F) + ((bVal&0xF0) >> 4) * 10;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f003 010f 	and.w	r1, r3, #15
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	091b      	lsrs	r3, r3, #4
 8007bfe:	f003 020f 	and.w	r2, r3, #15
 8007c02:	4613      	mov	r3, r2
 8007c04:	009b      	lsls	r3, r3, #2
 8007c06:	4413      	add	r3, r2
 8007c08:	005b      	lsls	r3, r3, #1
 8007c0a:	440b      	add	r3, r1
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	370c      	adds	r7, #12
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bc80      	pop	{r7}
 8007c14:	4770      	bx	lr
	...

08007c18 <RS485Uart_RX_TX_Switch>:

void RS485Uart_RX_TX_Switch(RS485_STATE RS485state)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b082      	sub	sp, #8
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	4603      	mov	r3, r0
 8007c20:	71fb      	strb	r3, [r7, #7]
	if(RS485state == TRANSMIT)
 8007c22:	79fb      	ldrb	r3, [r7, #7]
 8007c24:	2b01      	cmp	r3, #1
 8007c26:	d105      	bne.n	8007c34 <RS485Uart_RX_TX_Switch+0x1c>
		HAL_GPIO_WritePin(RS485_SEL_GPIO_Port, RS485_SEL_Pin, GPIO_PIN_SET);		//RS485_SELRS485
 8007c28:	2201      	movs	r2, #1
 8007c2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007c2e:	4808      	ldr	r0, [pc, #32]	; (8007c50 <RS485Uart_RX_TX_Switch+0x38>)
 8007c30:	f7fb fc67 	bl	8003502 <HAL_GPIO_WritePin>
	if(RS485state == RECEIVE)
 8007c34:	79fb      	ldrb	r3, [r7, #7]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d105      	bne.n	8007c46 <RS485Uart_RX_TX_Switch+0x2e>
		HAL_GPIO_WritePin(RS485_SEL_GPIO_Port, RS485_SEL_Pin, GPIO_PIN_RESET);		//RS485_SELRS485
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007c40:	4803      	ldr	r0, [pc, #12]	; (8007c50 <RS485Uart_RX_TX_Switch+0x38>)
 8007c42:	f7fb fc5e 	bl	8003502 <HAL_GPIO_WritePin>
}
 8007c46:	bf00      	nop
 8007c48:	3708      	adds	r7, #8
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}
 8007c4e:	bf00      	nop
 8007c50:	40011000 	.word	0x40011000

08007c54 <CRC16>:
    0x82,0x42,0x43,0x83,0x41,0x81,0x80,0x40
};


uint16_t CRC16(uint8_t *puchMsg, uint8_t usDataLen)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b085      	sub	sp, #20
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	460b      	mov	r3, r1
 8007c5e:	70fb      	strb	r3, [r7, #3]

	uint8_t uchCRCHi = 0xFF;
 8007c60:	23ff      	movs	r3, #255	; 0xff
 8007c62:	73fb      	strb	r3, [r7, #15]
	uint8_t uchCRCLo = 0xFF;
 8007c64:	23ff      	movs	r3, #255	; 0xff
 8007c66:	73bb      	strb	r3, [r7, #14]
	uint8_t uIndex;

	while (usDataLen--)
 8007c68:	e010      	b.n	8007c8c <CRC16+0x38>
	{
		uIndex = uchCRCHi ^ *puchMsg++;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	1c5a      	adds	r2, r3, #1
 8007c6e:	607a      	str	r2, [r7, #4]
 8007c70:	781a      	ldrb	r2, [r3, #0]
 8007c72:	7bfb      	ldrb	r3, [r7, #15]
 8007c74:	4053      	eors	r3, r2
 8007c76:	737b      	strb	r3, [r7, #13]
		uchCRCHi = uchCRCLo ^ auchCRCHi[uIndex];
 8007c78:	7b7b      	ldrb	r3, [r7, #13]
 8007c7a:	4a0d      	ldr	r2, [pc, #52]	; (8007cb0 <CRC16+0x5c>)
 8007c7c:	5cd2      	ldrb	r2, [r2, r3]
 8007c7e:	7bbb      	ldrb	r3, [r7, #14]
 8007c80:	4053      	eors	r3, r2
 8007c82:	73fb      	strb	r3, [r7, #15]
		uchCRCLo = auchCRCLo[uIndex];
 8007c84:	7b7b      	ldrb	r3, [r7, #13]
 8007c86:	4a0b      	ldr	r2, [pc, #44]	; (8007cb4 <CRC16+0x60>)
 8007c88:	5cd3      	ldrb	r3, [r2, r3]
 8007c8a:	73bb      	strb	r3, [r7, #14]
	while (usDataLen--)
 8007c8c:	78fb      	ldrb	r3, [r7, #3]
 8007c8e:	1e5a      	subs	r2, r3, #1
 8007c90:	70fa      	strb	r2, [r7, #3]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d1e9      	bne.n	8007c6a <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo);
 8007c96:	7bfb      	ldrb	r3, [r7, #15]
 8007c98:	021b      	lsls	r3, r3, #8
 8007c9a:	b21a      	sxth	r2, r3
 8007c9c:	7bbb      	ldrb	r3, [r7, #14]
 8007c9e:	b21b      	sxth	r3, r3
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	b21b      	sxth	r3, r3
 8007ca4:	b29b      	uxth	r3, r3
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3714      	adds	r7, #20
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bc80      	pop	{r7}
 8007cae:	4770      	bx	lr
 8007cb0:	0800d7d8 	.word	0x0800d7d8
 8007cb4:	0800d8d8 	.word	0x0800d8d8

08007cb8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8007cbe:	1d3b      	adds	r3, r7, #4
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	601a      	str	r2, [r3, #0]
 8007cc4:	605a      	str	r2, [r3, #4]
 8007cc6:	609a      	str	r2, [r3, #8]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8007cc8:	4b18      	ldr	r3, [pc, #96]	; (8007d2c <MX_ADC1_Init+0x74>)
 8007cca:	4a19      	ldr	r2, [pc, #100]	; (8007d30 <MX_ADC1_Init+0x78>)
 8007ccc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8007cce:	4b17      	ldr	r3, [pc, #92]	; (8007d2c <MX_ADC1_Init+0x74>)
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8007cd4:	4b15      	ldr	r3, [pc, #84]	; (8007d2c <MX_ADC1_Init+0x74>)
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8007cda:	4b14      	ldr	r3, [pc, #80]	; (8007d2c <MX_ADC1_Init+0x74>)
 8007cdc:	2200      	movs	r2, #0
 8007cde:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007ce0:	4b12      	ldr	r3, [pc, #72]	; (8007d2c <MX_ADC1_Init+0x74>)
 8007ce2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8007ce6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007ce8:	4b10      	ldr	r3, [pc, #64]	; (8007d2c <MX_ADC1_Init+0x74>)
 8007cea:	2200      	movs	r2, #0
 8007cec:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8007cee:	4b0f      	ldr	r3, [pc, #60]	; (8007d2c <MX_ADC1_Init+0x74>)
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8007cf4:	480d      	ldr	r0, [pc, #52]	; (8007d2c <MX_ADC1_Init+0x74>)
 8007cf6:	f7f9 fb17 	bl	8001328 <HAL_ADC_Init>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d001      	beq.n	8007d04 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8007d00:	f001 fbd1 	bl	80094a6 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8007d04:	2309      	movs	r3, #9
 8007d06:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8007d0c:	2307      	movs	r3, #7
 8007d0e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007d10:	1d3b      	adds	r3, r7, #4
 8007d12:	4619      	mov	r1, r3
 8007d14:	4805      	ldr	r0, [pc, #20]	; (8007d2c <MX_ADC1_Init+0x74>)
 8007d16:	f7f9 fdd1 	bl	80018bc <HAL_ADC_ConfigChannel>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d001      	beq.n	8007d24 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8007d20:	f001 fbc1 	bl	80094a6 <Error_Handler>
  }

}
 8007d24:	bf00      	nop
 8007d26:	3710      	adds	r7, #16
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bd80      	pop	{r7, pc}
 8007d2c:	20000438 	.word	0x20000438
 8007d30:	40012400 	.word	0x40012400

08007d34 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b084      	sub	sp, #16
 8007d38:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8007d3a:	1d3b      	adds	r3, r7, #4
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	601a      	str	r2, [r3, #0]
 8007d40:	605a      	str	r2, [r3, #4]
 8007d42:	609a      	str	r2, [r3, #8]

  /** Common config 
  */
  hadc3.Instance = ADC3;
 8007d44:	4b18      	ldr	r3, [pc, #96]	; (8007da8 <MX_ADC3_Init+0x74>)
 8007d46:	4a19      	ldr	r2, [pc, #100]	; (8007dac <MX_ADC3_Init+0x78>)
 8007d48:	601a      	str	r2, [r3, #0]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8007d4a:	4b17      	ldr	r3, [pc, #92]	; (8007da8 <MX_ADC3_Init+0x74>)
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	609a      	str	r2, [r3, #8]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8007d50:	4b15      	ldr	r3, [pc, #84]	; (8007da8 <MX_ADC3_Init+0x74>)
 8007d52:	2200      	movs	r2, #0
 8007d54:	60da      	str	r2, [r3, #12]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8007d56:	4b14      	ldr	r3, [pc, #80]	; (8007da8 <MX_ADC3_Init+0x74>)
 8007d58:	2200      	movs	r2, #0
 8007d5a:	615a      	str	r2, [r3, #20]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007d5c:	4b12      	ldr	r3, [pc, #72]	; (8007da8 <MX_ADC3_Init+0x74>)
 8007d5e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8007d62:	61da      	str	r2, [r3, #28]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007d64:	4b10      	ldr	r3, [pc, #64]	; (8007da8 <MX_ADC3_Init+0x74>)
 8007d66:	2200      	movs	r2, #0
 8007d68:	605a      	str	r2, [r3, #4]
  hadc3.Init.NbrOfConversion = 1;
 8007d6a:	4b0f      	ldr	r3, [pc, #60]	; (8007da8 <MX_ADC3_Init+0x74>)
 8007d6c:	2201      	movs	r2, #1
 8007d6e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8007d70:	480d      	ldr	r0, [pc, #52]	; (8007da8 <MX_ADC3_Init+0x74>)
 8007d72:	f7f9 fad9 	bl	8001328 <HAL_ADC_Init>
 8007d76:	4603      	mov	r3, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d001      	beq.n	8007d80 <MX_ADC3_Init+0x4c>
  {
    Error_Handler();
 8007d7c:	f001 fb93 	bl	80094a6 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8007d80:	230c      	movs	r3, #12
 8007d82:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8007d84:	2301      	movs	r3, #1
 8007d86:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8007d88:	2307      	movs	r3, #7
 8007d8a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8007d8c:	1d3b      	adds	r3, r7, #4
 8007d8e:	4619      	mov	r1, r3
 8007d90:	4805      	ldr	r0, [pc, #20]	; (8007da8 <MX_ADC3_Init+0x74>)
 8007d92:	f7f9 fd93 	bl	80018bc <HAL_ADC_ConfigChannel>
 8007d96:	4603      	mov	r3, r0
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d001      	beq.n	8007da0 <MX_ADC3_Init+0x6c>
  {
    Error_Handler();
 8007d9c:	f001 fb83 	bl	80094a6 <Error_Handler>
  }

}
 8007da0:	bf00      	nop
 8007da2:	3710      	adds	r7, #16
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}
 8007da8:	20000468 	.word	0x20000468
 8007dac:	40013c00 	.word	0x40013c00

08007db0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b08a      	sub	sp, #40	; 0x28
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007db8:	f107 0318 	add.w	r3, r7, #24
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	601a      	str	r2, [r3, #0]
 8007dc0:	605a      	str	r2, [r3, #4]
 8007dc2:	609a      	str	r2, [r3, #8]
 8007dc4:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a3c      	ldr	r2, [pc, #240]	; (8007ebc <HAL_ADC_MspInit+0x10c>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d14a      	bne.n	8007e66 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8007dd0:	4a3b      	ldr	r2, [pc, #236]	; (8007ec0 <HAL_ADC_MspInit+0x110>)
 8007dd2:	4b3b      	ldr	r3, [pc, #236]	; (8007ec0 <HAL_ADC_MspInit+0x110>)
 8007dd4:	699b      	ldr	r3, [r3, #24]
 8007dd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007dda:	6193      	str	r3, [r2, #24]
 8007ddc:	4b38      	ldr	r3, [pc, #224]	; (8007ec0 <HAL_ADC_MspInit+0x110>)
 8007dde:	699b      	ldr	r3, [r3, #24]
 8007de0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007de4:	617b      	str	r3, [r7, #20]
 8007de6:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007de8:	4a35      	ldr	r2, [pc, #212]	; (8007ec0 <HAL_ADC_MspInit+0x110>)
 8007dea:	4b35      	ldr	r3, [pc, #212]	; (8007ec0 <HAL_ADC_MspInit+0x110>)
 8007dec:	699b      	ldr	r3, [r3, #24]
 8007dee:	f043 0308 	orr.w	r3, r3, #8
 8007df2:	6193      	str	r3, [r2, #24]
 8007df4:	4b32      	ldr	r3, [pc, #200]	; (8007ec0 <HAL_ADC_MspInit+0x110>)
 8007df6:	699b      	ldr	r3, [r3, #24]
 8007df8:	f003 0308 	and.w	r3, r3, #8
 8007dfc:	613b      	str	r3, [r7, #16]
 8007dfe:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8007e00:	2302      	movs	r3, #2
 8007e02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007e04:	2303      	movs	r3, #3
 8007e06:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007e08:	f107 0318 	add.w	r3, r7, #24
 8007e0c:	4619      	mov	r1, r3
 8007e0e:	482d      	ldr	r0, [pc, #180]	; (8007ec4 <HAL_ADC_MspInit+0x114>)
 8007e10:	f7fb f9f2 	bl	80031f8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8007e14:	4b2c      	ldr	r3, [pc, #176]	; (8007ec8 <HAL_ADC_MspInit+0x118>)
 8007e16:	4a2d      	ldr	r2, [pc, #180]	; (8007ecc <HAL_ADC_MspInit+0x11c>)
 8007e18:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007e1a:	4b2b      	ldr	r3, [pc, #172]	; (8007ec8 <HAL_ADC_MspInit+0x118>)
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007e20:	4b29      	ldr	r3, [pc, #164]	; (8007ec8 <HAL_ADC_MspInit+0x118>)
 8007e22:	2200      	movs	r2, #0
 8007e24:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8007e26:	4b28      	ldr	r3, [pc, #160]	; (8007ec8 <HAL_ADC_MspInit+0x118>)
 8007e28:	2280      	movs	r2, #128	; 0x80
 8007e2a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007e2c:	4b26      	ldr	r3, [pc, #152]	; (8007ec8 <HAL_ADC_MspInit+0x118>)
 8007e2e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007e32:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007e34:	4b24      	ldr	r3, [pc, #144]	; (8007ec8 <HAL_ADC_MspInit+0x118>)
 8007e36:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007e3a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8007e3c:	4b22      	ldr	r3, [pc, #136]	; (8007ec8 <HAL_ADC_MspInit+0x118>)
 8007e3e:	2200      	movs	r2, #0
 8007e40:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8007e42:	4b21      	ldr	r3, [pc, #132]	; (8007ec8 <HAL_ADC_MspInit+0x118>)
 8007e44:	2200      	movs	r2, #0
 8007e46:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8007e48:	481f      	ldr	r0, [pc, #124]	; (8007ec8 <HAL_ADC_MspInit+0x118>)
 8007e4a:	f7fa fd1f 	bl	800288c <HAL_DMA_Init>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d001      	beq.n	8007e58 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8007e54:	f001 fb27 	bl	80094a6 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	4a1b      	ldr	r2, [pc, #108]	; (8007ec8 <HAL_ADC_MspInit+0x118>)
 8007e5c:	621a      	str	r2, [r3, #32]
 8007e5e:	4a1a      	ldr	r2, [pc, #104]	; (8007ec8 <HAL_ADC_MspInit+0x118>)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8007e64:	e026      	b.n	8007eb4 <HAL_ADC_MspInit+0x104>
  else if(adcHandle->Instance==ADC3)
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a19      	ldr	r2, [pc, #100]	; (8007ed0 <HAL_ADC_MspInit+0x120>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d121      	bne.n	8007eb4 <HAL_ADC_MspInit+0x104>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8007e70:	4a13      	ldr	r2, [pc, #76]	; (8007ec0 <HAL_ADC_MspInit+0x110>)
 8007e72:	4b13      	ldr	r3, [pc, #76]	; (8007ec0 <HAL_ADC_MspInit+0x110>)
 8007e74:	699b      	ldr	r3, [r3, #24]
 8007e76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e7a:	6193      	str	r3, [r2, #24]
 8007e7c:	4b10      	ldr	r3, [pc, #64]	; (8007ec0 <HAL_ADC_MspInit+0x110>)
 8007e7e:	699b      	ldr	r3, [r3, #24]
 8007e80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e84:	60fb      	str	r3, [r7, #12]
 8007e86:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007e88:	4a0d      	ldr	r2, [pc, #52]	; (8007ec0 <HAL_ADC_MspInit+0x110>)
 8007e8a:	4b0d      	ldr	r3, [pc, #52]	; (8007ec0 <HAL_ADC_MspInit+0x110>)
 8007e8c:	699b      	ldr	r3, [r3, #24]
 8007e8e:	f043 0310 	orr.w	r3, r3, #16
 8007e92:	6193      	str	r3, [r2, #24]
 8007e94:	4b0a      	ldr	r3, [pc, #40]	; (8007ec0 <HAL_ADC_MspInit+0x110>)
 8007e96:	699b      	ldr	r3, [r3, #24]
 8007e98:	f003 0310 	and.w	r3, r3, #16
 8007e9c:	60bb      	str	r3, [r7, #8]
 8007e9e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007ea0:	2304      	movs	r3, #4
 8007ea2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007ea4:	2303      	movs	r3, #3
 8007ea6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007ea8:	f107 0318 	add.w	r3, r7, #24
 8007eac:	4619      	mov	r1, r3
 8007eae:	4809      	ldr	r0, [pc, #36]	; (8007ed4 <HAL_ADC_MspInit+0x124>)
 8007eb0:	f7fb f9a2 	bl	80031f8 <HAL_GPIO_Init>
}
 8007eb4:	bf00      	nop
 8007eb6:	3728      	adds	r7, #40	; 0x28
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}
 8007ebc:	40012400 	.word	0x40012400
 8007ec0:	40021000 	.word	0x40021000
 8007ec4:	40010c00 	.word	0x40010c00
 8007ec8:	20000498 	.word	0x20000498
 8007ecc:	40020008 	.word	0x40020008
 8007ed0:	40013c00 	.word	0x40013c00
 8007ed4:	40011000 	.word	0x40011000

08007ed8 <ADC_ReadData>:

//--------------------------------------------------------------------------------------------
//	 @function:ADC
//--------------------------------------------------------------------------------------------
uint16_t ADC_ReadData(ADC_HandleTypeDef* hadc)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b082      	sub	sp, #8
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
    static uint16_t ad_data;

    HAL_ADC_Start(hadc);						 //ADC
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f7f9 fb0b 	bl	80014fc <HAL_ADC_Start>
    HAL_ADC_PollForConversion(hadc,100);	     //ADC100ms
 8007ee6:	2164      	movs	r1, #100	; 0x64
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f7f9 fbe1 	bl	80016b0 <HAL_ADC_PollForConversion>
    ad_data=(uint16_t)HAL_ADC_GetValue(hadc);    //HAL_ADC_GetValuead_data
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f7f9 fcd8 	bl	80018a4 <HAL_ADC_GetValue>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	b29a      	uxth	r2, r3
 8007ef8:	4b06      	ldr	r3, [pc, #24]	; (8007f14 <ADC_ReadData+0x3c>)
 8007efa:	801a      	strh	r2, [r3, #0]
    HAL_ADC_Stop(hadc);						     //ADC
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f7f9 fbab 	bl	8001658 <HAL_ADC_Stop>
    HAL_Delay(5);
 8007f02:	2005      	movs	r0, #5
 8007f04:	f7f9 f9ee 	bl	80012e4 <HAL_Delay>
    return ad_data;
 8007f08:	4b02      	ldr	r3, [pc, #8]	; (8007f14 <ADC_ReadData+0x3c>)
 8007f0a:	881b      	ldrh	r3, [r3, #0]
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3708      	adds	r7, #8
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}
 8007f14:	200003dc 	.word	0x200003dc

08007f18 <ADC_Average>:

//--------------------------------------------------------------------------------------------
//	 @function:ADC
//--------------------------------------------------------------------------------------------
uint16_t ADC_Average(ADC_HandleTypeDef* hadc, uint8_t times)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b084      	sub	sp, #16
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	460b      	mov	r3, r1
 8007f22:	70fb      	strb	r3, [r7, #3]
	uint16_t sum=0,i,adc_average;
 8007f24:	2300      	movs	r3, #0
 8007f26:	81fb      	strh	r3, [r7, #14]
    for(i=0;i<times;i++)
 8007f28:	2300      	movs	r3, #0
 8007f2a:	81bb      	strh	r3, [r7, #12]
 8007f2c:	e00a      	b.n	8007f44 <ADC_Average+0x2c>
    {
    	sum+=ADC_ReadData(hadc);
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f7ff ffd2 	bl	8007ed8 <ADC_ReadData>
 8007f34:	4603      	mov	r3, r0
 8007f36:	461a      	mov	r2, r3
 8007f38:	89fb      	ldrh	r3, [r7, #14]
 8007f3a:	4413      	add	r3, r2
 8007f3c:	81fb      	strh	r3, [r7, #14]
    for(i=0;i<times;i++)
 8007f3e:	89bb      	ldrh	r3, [r7, #12]
 8007f40:	3301      	adds	r3, #1
 8007f42:	81bb      	strh	r3, [r7, #12]
 8007f44:	78fb      	ldrb	r3, [r7, #3]
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	89ba      	ldrh	r2, [r7, #12]
 8007f4a:	429a      	cmp	r2, r3
 8007f4c:	d3ef      	bcc.n	8007f2e <ADC_Average+0x16>
    }
    adc_average=sum/times;
 8007f4e:	89fa      	ldrh	r2, [r7, #14]
 8007f50:	78fb      	ldrb	r3, [r7, #3]
 8007f52:	fb92 f3f3 	sdiv	r3, r2, r3
 8007f56:	817b      	strh	r3, [r7, #10]
    return adc_average;
 8007f58:	897b      	ldrh	r3, [r7, #10]
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3710      	adds	r7, #16
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}
 8007f62:	0000      	movs	r0, r0
 8007f64:	0000      	movs	r0, r0
	...

08007f68 <GetValidDataFromPressure>:

//--------------------------------------------------------------------------------------------
//	 @function: (PB1-ADC1 )
//--------------------------------------------------------------------------------------------
void GetValidDataFromPressure(void)
{
 8007f68:	b590      	push	{r4, r7, lr}
 8007f6a:	b083      	sub	sp, #12
 8007f6c:	af00      	add	r7, sp, #0
	float v;
	float p;

    v = (float)ADC_Average(&hadc1, 10);          //10
 8007f6e:	210a      	movs	r1, #10
 8007f70:	483f      	ldr	r0, [pc, #252]	; (8008070 <GetValidDataFromPressure+0x108>)
 8007f72:	f7ff ffd1 	bl	8007f18 <ADC_Average>
 8007f76:	4603      	mov	r3, r0
 8007f78:	4618      	mov	r0, r3
 8007f7a:	f7f8 ff13 	bl	8000da4 <__aeabi_ui2f>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	603b      	str	r3, [r7, #0]
    v = v * 3.3/4095.0;			                 //
 8007f82:	6838      	ldr	r0, [r7, #0]
 8007f84:	f7f8 fabc 	bl	8000500 <__aeabi_f2d>
 8007f88:	a32f      	add	r3, pc, #188	; (adr r3, 8008048 <GetValidDataFromPressure+0xe0>)
 8007f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f8e:	f7f8 fb0b 	bl	80005a8 <__aeabi_dmul>
 8007f92:	4603      	mov	r3, r0
 8007f94:	460c      	mov	r4, r1
 8007f96:	4618      	mov	r0, r3
 8007f98:	4621      	mov	r1, r4
 8007f9a:	a32d      	add	r3, pc, #180	; (adr r3, 8008050 <GetValidDataFromPressure+0xe8>)
 8007f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa0:	f7f8 fc2c 	bl	80007fc <__aeabi_ddiv>
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	460c      	mov	r4, r1
 8007fa8:	4618      	mov	r0, r3
 8007faa:	4621      	mov	r1, r4
 8007fac:	f7f8 fdf4 	bl	8000b98 <__aeabi_d2f>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	603b      	str	r3, [r7, #0]

    if(v < 0.4)               //0.64V
 8007fb4:	6838      	ldr	r0, [r7, #0]
 8007fb6:	f7f8 faa3 	bl	8000500 <__aeabi_f2d>
 8007fba:	a327      	add	r3, pc, #156	; (adr r3, 8008058 <GetValidDataFromPressure+0xf0>)
 8007fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc0:	f7f8 fd64 	bl	8000a8c <__aeabi_dcmplt>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d139      	bne.n	800803e <GetValidDataFromPressure+0xd6>
    	return;
    else
    	Tick_GetSensorData = HAL_GetTick();
 8007fca:	f7f9 f981 	bl	80012d0 <HAL_GetTick>
 8007fce:	4602      	mov	r2, r0
 8007fd0:	4b28      	ldr	r3, [pc, #160]	; (8008074 <GetValidDataFromPressure+0x10c>)
 8007fd2:	601a      	str	r2, [r3, #0]

    p = (v - 0.64) * ((100 - 0) / (3.2 - 0.64)); //  4-20mA,160R0.64-3.2V
 8007fd4:	6838      	ldr	r0, [r7, #0]
 8007fd6:	f7f8 fa93 	bl	8000500 <__aeabi_f2d>
 8007fda:	a321      	add	r3, pc, #132	; (adr r3, 8008060 <GetValidDataFromPressure+0xf8>)
 8007fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe0:	f7f8 f92e 	bl	8000240 <__aeabi_dsub>
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	460c      	mov	r4, r1
 8007fe8:	4618      	mov	r0, r3
 8007fea:	4621      	mov	r1, r4
 8007fec:	a31e      	add	r3, pc, #120	; (adr r3, 8008068 <GetValidDataFromPressure+0x100>)
 8007fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ff2:	f7f8 fad9 	bl	80005a8 <__aeabi_dmul>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	460c      	mov	r4, r1
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	4621      	mov	r1, r4
 8007ffe:	f7f8 fdcb 	bl	8000b98 <__aeabi_d2f>
 8008002:	4603      	mov	r3, r0
 8008004:	607b      	str	r3, [r7, #4]

    if(p > 100)
 8008006:	491c      	ldr	r1, [pc, #112]	; (8008078 <GetValidDataFromPressure+0x110>)
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f7f9 f8df 	bl	80011cc <__aeabi_fcmpgt>
 800800e:	4603      	mov	r3, r0
 8008010:	2b00      	cmp	r3, #0
 8008012:	d001      	beq.n	8008018 <GetValidDataFromPressure+0xb0>
    	p = 100;
 8008014:	4b18      	ldr	r3, [pc, #96]	; (8008078 <GetValidDataFromPressure+0x110>)
 8008016:	607b      	str	r3, [r7, #4]
    if(p < 0)
 8008018:	f04f 0100 	mov.w	r1, #0
 800801c:	6878      	ldr	r0, [r7, #4]
 800801e:	f7f9 f8b7 	bl	8001190 <__aeabi_fcmplt>
 8008022:	4603      	mov	r3, r0
 8008024:	2b00      	cmp	r3, #0
 8008026:	d002      	beq.n	800802e <GetValidDataFromPressure+0xc6>
    	p = 0;
 8008028:	f04f 0300 	mov.w	r3, #0
 800802c:	607b      	str	r3, [r7, #4]

    Sensor_Data.NegativePressure = (uint16_t)p;
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f7f9 f8d6 	bl	80011e0 <__aeabi_f2uiz>
 8008034:	4603      	mov	r3, r0
 8008036:	b29a      	uxth	r2, r3
 8008038:	4b10      	ldr	r3, [pc, #64]	; (800807c <GetValidDataFromPressure+0x114>)
 800803a:	819a      	strh	r2, [r3, #12]
 800803c:	e000      	b.n	8008040 <GetValidDataFromPressure+0xd8>
    	return;
 800803e:	bf00      	nop

}
 8008040:	370c      	adds	r7, #12
 8008042:	46bd      	mov	sp, r7
 8008044:	bd90      	pop	{r4, r7, pc}
 8008046:	bf00      	nop
 8008048:	66666666 	.word	0x66666666
 800804c:	400a6666 	.word	0x400a6666
 8008050:	00000000 	.word	0x00000000
 8008054:	40affe00 	.word	0x40affe00
 8008058:	9999999a 	.word	0x9999999a
 800805c:	3fd99999 	.word	0x3fd99999
 8008060:	47ae147b 	.word	0x47ae147b
 8008064:	3fe47ae1 	.word	0x3fe47ae1
 8008068:	00000000 	.word	0x00000000
 800806c:	40438800 	.word	0x40438800
 8008070:	20000438 	.word	0x20000438
 8008074:	200003d8 	.word	0x200003d8
 8008078:	42c80000 	.word	0x42c80000
 800807c:	20000418 	.word	0x20000418

08008080 <GetValidDataFromWindowPos>:

//--------------------------------------------------------------------------------------------
//	 @function:  (PB1-ADC1 )
//--------------------------------------------------------------------------------------------
void GetValidDataFromWindowPos(void)
{
 8008080:	b590      	push	{r4, r7, lr}
 8008082:	b083      	sub	sp, #12
 8008084:	af00      	add	r7, sp, #0
	float v = 0;
 8008086:	f04f 0300 	mov.w	r3, #0
 800808a:	603b      	str	r3, [r7, #0]
	float l = 0;
 800808c:	f04f 0300 	mov.w	r3, #0
 8008090:	607b      	str	r3, [r7, #4]

	v =(float)ADC_Average(&hadc1, 10);      		            //10
 8008092:	210a      	movs	r1, #10
 8008094:	4838      	ldr	r0, [pc, #224]	; (8008178 <GetValidDataFromWindowPos+0xf8>)
 8008096:	f7ff ff3f 	bl	8007f18 <ADC_Average>
 800809a:	4603      	mov	r3, r0
 800809c:	4618      	mov	r0, r3
 800809e:	f7f8 fe81 	bl	8000da4 <__aeabi_ui2f>
 80080a2:	4603      	mov	r3, r0
 80080a4:	603b      	str	r3, [r7, #0]
	v = v * 3.3 / 4095.0;                                       //
 80080a6:	6838      	ldr	r0, [r7, #0]
 80080a8:	f7f8 fa2a 	bl	8000500 <__aeabi_f2d>
 80080ac:	a32c      	add	r3, pc, #176	; (adr r3, 8008160 <GetValidDataFromWindowPos+0xe0>)
 80080ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b2:	f7f8 fa79 	bl	80005a8 <__aeabi_dmul>
 80080b6:	4603      	mov	r3, r0
 80080b8:	460c      	mov	r4, r1
 80080ba:	4618      	mov	r0, r3
 80080bc:	4621      	mov	r1, r4
 80080be:	a32a      	add	r3, pc, #168	; (adr r3, 8008168 <GetValidDataFromWindowPos+0xe8>)
 80080c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c4:	f7f8 fb9a 	bl	80007fc <__aeabi_ddiv>
 80080c8:	4603      	mov	r3, r0
 80080ca:	460c      	mov	r4, r1
 80080cc:	4618      	mov	r0, r3
 80080ce:	4621      	mov	r1, r4
 80080d0:	f7f8 fd62 	bl	8000b98 <__aeabi_d2f>
 80080d4:	4603      	mov	r3, r0
 80080d6:	603b      	str	r3, [r7, #0]

    if(v < 0.4)                 //0.64V
 80080d8:	6838      	ldr	r0, [r7, #0]
 80080da:	f7f8 fa11 	bl	8000500 <__aeabi_f2d>
 80080de:	a324      	add	r3, pc, #144	; (adr r3, 8008170 <GetValidDataFromWindowPos+0xf0>)
 80080e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e4:	f7f8 fcd2 	bl	8000a8c <__aeabi_dcmplt>
 80080e8:	4603      	mov	r3, r0
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d133      	bne.n	8008156 <GetValidDataFromWindowPos+0xd6>
    	return;
    else
    	Tick_GetSensorData = HAL_GetTick();
 80080ee:	f7f9 f8ef 	bl	80012d0 <HAL_GetTick>
 80080f2:	4602      	mov	r2, r0
 80080f4:	4b21      	ldr	r3, [pc, #132]	; (800817c <GetValidDataFromWindowPos+0xfc>)
 80080f6:	601a      	str	r2, [r3, #0]

	l = (((v / 160) * 1000 )- 4) * ((1000 - 0) / (20 - 4));     //
 80080f8:	4921      	ldr	r1, [pc, #132]	; (8008180 <GetValidDataFromWindowPos+0x100>)
 80080fa:	6838      	ldr	r0, [r7, #0]
 80080fc:	f7f8 ff5e 	bl	8000fbc <__aeabi_fdiv>
 8008100:	4603      	mov	r3, r0
 8008102:	4920      	ldr	r1, [pc, #128]	; (8008184 <GetValidDataFromWindowPos+0x104>)
 8008104:	4618      	mov	r0, r3
 8008106:	f7f8 fea5 	bl	8000e54 <__aeabi_fmul>
 800810a:	4603      	mov	r3, r0
 800810c:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8008110:	4618      	mov	r0, r3
 8008112:	f7f8 fd95 	bl	8000c40 <__aeabi_fsub>
 8008116:	4603      	mov	r3, r0
 8008118:	491b      	ldr	r1, [pc, #108]	; (8008188 <GetValidDataFromWindowPos+0x108>)
 800811a:	4618      	mov	r0, r3
 800811c:	f7f8 fe9a 	bl	8000e54 <__aeabi_fmul>
 8008120:	4603      	mov	r3, r0
 8008122:	607b      	str	r3, [r7, #4]

	l = l + 20;             //20mm
 8008124:	4919      	ldr	r1, [pc, #100]	; (800818c <GetValidDataFromWindowPos+0x10c>)
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f7f8 fd8c 	bl	8000c44 <__addsf3>
 800812c:	4603      	mov	r3, r0
 800812e:	607b      	str	r3, [r7, #4]

//    if(l > 600)
//    {
//    	l = 600;
//    }
    if(l < 0)
 8008130:	f04f 0100 	mov.w	r1, #0
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f7f9 f82b 	bl	8001190 <__aeabi_fcmplt>
 800813a:	4603      	mov	r3, r0
 800813c:	2b00      	cmp	r3, #0
 800813e:	d002      	beq.n	8008146 <GetValidDataFromWindowPos+0xc6>
    {
    	l = 0;
 8008140:	f04f 0300 	mov.w	r3, #0
 8008144:	607b      	str	r3, [r7, #4]
    }

	Sensor_Data.WindowPosition = (uint16_t)l;
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f7f9 f84a 	bl	80011e0 <__aeabi_f2uiz>
 800814c:	4603      	mov	r3, r0
 800814e:	b29a      	uxth	r2, r3
 8008150:	4b0f      	ldr	r3, [pc, #60]	; (8008190 <GetValidDataFromWindowPos+0x110>)
 8008152:	82da      	strh	r2, [r3, #22]
 8008154:	e000      	b.n	8008158 <GetValidDataFromWindowPos+0xd8>
    	return;
 8008156:	bf00      	nop
}
 8008158:	370c      	adds	r7, #12
 800815a:	46bd      	mov	sp, r7
 800815c:	bd90      	pop	{r4, r7, pc}
 800815e:	bf00      	nop
 8008160:	66666666 	.word	0x66666666
 8008164:	400a6666 	.word	0x400a6666
 8008168:	00000000 	.word	0x00000000
 800816c:	40affe00 	.word	0x40affe00
 8008170:	9999999a 	.word	0x9999999a
 8008174:	3fd99999 	.word	0x3fd99999
 8008178:	20000438 	.word	0x20000438
 800817c:	200003d8 	.word	0x200003d8
 8008180:	43200000 	.word	0x43200000
 8008184:	447a0000 	.word	0x447a0000
 8008188:	42780000 	.word	0x42780000
 800818c:	41a00000 	.word	0x41a00000
 8008190:	20000418 	.word	0x20000418

08008194 <cJSON_strdup>:
#endif

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b084      	sub	sp, #16
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 800819e:	2300      	movs	r3, #0
 80081a0:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 80081a2:	2300      	movs	r3, #0
 80081a4:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d101      	bne.n	80081b0 <cJSON_strdup+0x1c>
    {
        return NULL;
 80081ac:	2300      	movs	r3, #0
 80081ae:	e015      	b.n	80081dc <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f7f8 f839 	bl	8000228 <strlen>
 80081b6:	4603      	mov	r3, r0
 80081b8:	3301      	adds	r3, #1
 80081ba:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	68f8      	ldr	r0, [r7, #12]
 80081c2:	4798      	blx	r3
 80081c4:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 80081c6:	68bb      	ldr	r3, [r7, #8]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d101      	bne.n	80081d0 <cJSON_strdup+0x3c>
    {
        return NULL;
 80081cc:	2300      	movs	r3, #0
 80081ce:	e005      	b.n	80081dc <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 80081d0:	68fa      	ldr	r2, [r7, #12]
 80081d2:	6879      	ldr	r1, [r7, #4]
 80081d4:	68b8      	ldr	r0, [r7, #8]
 80081d6:	f002 f80f 	bl	800a1f8 <memcpy>

    return copy;
 80081da:	68bb      	ldr	r3, [r7, #8]
}
 80081dc:	4618      	mov	r0, r3
 80081de:	3710      	adds	r7, #16
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}

080081e4 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b084      	sub	sp, #16
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	2028      	movs	r0, #40	; 0x28
 80081f2:	4798      	blx	r3
 80081f4:	60f8      	str	r0, [r7, #12]
    if (node)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d004      	beq.n	8008206 <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 80081fc:	2228      	movs	r2, #40	; 0x28
 80081fe:	2100      	movs	r1, #0
 8008200:	68f8      	ldr	r0, [r7, #12]
 8008202:	f002 f804 	bl	800a20e <memset>
    }

    return node;
 8008206:	68fb      	ldr	r3, [r7, #12]
}
 8008208:	4618      	mov	r0, r3
 800820a:	3710      	adds	r7, #16
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}

08008210 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b084      	sub	sp, #16
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8008218:	2300      	movs	r3, #0
 800821a:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 800821c:	e037      	b.n	800828e <cJSON_Delete+0x7e>
    {
        next = item->next;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	68db      	ldr	r3, [r3, #12]
 8008228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800822c:	2b00      	cmp	r3, #0
 800822e:	d108      	bne.n	8008242 <cJSON_Delete+0x32>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d004      	beq.n	8008242 <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	4618      	mov	r0, r3
 800823e:	f7ff ffe7 	bl	8008210 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	68db      	ldr	r3, [r3, #12]
 8008246:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800824a:	2b00      	cmp	r3, #0
 800824c:	d109      	bne.n	8008262 <cJSON_Delete+0x52>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	691b      	ldr	r3, [r3, #16]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d005      	beq.n	8008262 <cJSON_Delete+0x52>
        {
            global_hooks.deallocate(item->valuestring);
 8008256:	4b11      	ldr	r3, [pc, #68]	; (800829c <cJSON_Delete+0x8c>)
 8008258:	685b      	ldr	r3, [r3, #4]
 800825a:	687a      	ldr	r2, [r7, #4]
 800825c:	6912      	ldr	r2, [r2, #16]
 800825e:	4610      	mov	r0, r2
 8008260:	4798      	blx	r3
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	68db      	ldr	r3, [r3, #12]
 8008266:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800826a:	2b00      	cmp	r3, #0
 800826c:	d109      	bne.n	8008282 <cJSON_Delete+0x72>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6a1b      	ldr	r3, [r3, #32]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d005      	beq.n	8008282 <cJSON_Delete+0x72>
        {
            global_hooks.deallocate(item->string);
 8008276:	4b09      	ldr	r3, [pc, #36]	; (800829c <cJSON_Delete+0x8c>)
 8008278:	685b      	ldr	r3, [r3, #4]
 800827a:	687a      	ldr	r2, [r7, #4]
 800827c:	6a12      	ldr	r2, [r2, #32]
 800827e:	4610      	mov	r0, r2
 8008280:	4798      	blx	r3
        }
        global_hooks.deallocate(item);
 8008282:	4b06      	ldr	r3, [pc, #24]	; (800829c <cJSON_Delete+0x8c>)
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	4798      	blx	r3
        item = next;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d1c4      	bne.n	800821e <cJSON_Delete+0xe>
    }
}
 8008294:	bf00      	nop
 8008296:	3710      	adds	r7, #16
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}
 800829c:	20000078 	.word	0x20000078

080082a0 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 80082a0:	b480      	push	{r7}
 80082a2:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 80082a4:	232e      	movs	r3, #46	; 0x2e
#endif
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bc80      	pop	{r7}
 80082ac:	4770      	bx	lr

080082ae <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 80082ae:	b580      	push	{r7, lr}
 80082b0:	b084      	sub	sp, #16
 80082b2:	af00      	add	r7, sp, #0
 80082b4:	6078      	str	r0, [r7, #4]
 80082b6:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 80082b8:	2300      	movs	r3, #0
 80082ba:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 80082bc:	2300      	movs	r3, #0
 80082be:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d003      	beq.n	80082ce <ensure+0x20>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d101      	bne.n	80082d2 <ensure+0x24>
    {
        return NULL;
 80082ce:	2300      	movs	r3, #0
 80082d0:	e086      	b.n	80083e0 <ensure+0x132>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	685b      	ldr	r3, [r3, #4]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d007      	beq.n	80082ea <ensure+0x3c>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	689a      	ldr	r2, [r3, #8]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	429a      	cmp	r2, r3
 80082e4:	d301      	bcc.n	80082ea <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 80082e6:	2300      	movs	r3, #0
 80082e8:	e07a      	b.n	80083e0 <ensure+0x132>
    }

    if (needed > INT_MAX)
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	da01      	bge.n	80082f4 <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 80082f0:	2300      	movs	r3, #0
 80082f2:	e075      	b.n	80083e0 <ensure+0x132>
    }

    needed += p->offset + 1;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	689a      	ldr	r2, [r3, #8]
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	4413      	add	r3, r2
 80082fc:	3301      	adds	r3, #1
 80082fe:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	685a      	ldr	r2, [r3, #4]
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	429a      	cmp	r2, r3
 8008308:	d305      	bcc.n	8008316 <ensure+0x68>
    {
        return p->buffer + p->offset;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681a      	ldr	r2, [r3, #0]
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	4413      	add	r3, r2
 8008314:	e064      	b.n	80083e0 <ensure+0x132>
    }

    if (p->noalloc) {
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	691b      	ldr	r3, [r3, #16]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d001      	beq.n	8008322 <ensure+0x74>
        return NULL;
 800831e:	2300      	movs	r3, #0
 8008320:	e05e      	b.n	80083e0 <ensure+0x132>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008328:	d308      	bcc.n	800833c <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	2b00      	cmp	r3, #0
 800832e:	db03      	blt.n	8008338 <ensure+0x8a>
        {
            newsize = INT_MAX;
 8008330:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8008334:	60bb      	str	r3, [r7, #8]
 8008336:	e004      	b.n	8008342 <ensure+0x94>
        }
        else
        {
            return NULL;
 8008338:	2300      	movs	r3, #0
 800833a:	e051      	b.n	80083e0 <ensure+0x132>
        }
    }
    else
    {
        newsize = needed * 2;
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	005b      	lsls	r3, r3, #1
 8008340:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6a1b      	ldr	r3, [r3, #32]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d018      	beq.n	800837c <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6a1b      	ldr	r3, [r3, #32]
 800834e:	687a      	ldr	r2, [r7, #4]
 8008350:	6812      	ldr	r2, [r2, #0]
 8008352:	68b9      	ldr	r1, [r7, #8]
 8008354:	4610      	mov	r0, r2
 8008356:	4798      	blx	r3
 8008358:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d135      	bne.n	80083cc <ensure+0x11e>
        {
            p->hooks.deallocate(p->buffer);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	69db      	ldr	r3, [r3, #28]
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	6812      	ldr	r2, [r2, #0]
 8008368:	4610      	mov	r0, r2
 800836a:	4798      	blx	r3
            p->length = 0;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2200      	movs	r2, #0
 8008370:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2200      	movs	r2, #0
 8008376:	601a      	str	r2, [r3, #0]

            return NULL;
 8008378:	2300      	movs	r3, #0
 800837a:	e031      	b.n	80083e0 <ensure+0x132>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	699b      	ldr	r3, [r3, #24]
 8008380:	68b8      	ldr	r0, [r7, #8]
 8008382:	4798      	blx	r3
 8008384:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d10d      	bne.n	80083a8 <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	69db      	ldr	r3, [r3, #28]
 8008390:	687a      	ldr	r2, [r7, #4]
 8008392:	6812      	ldr	r2, [r2, #0]
 8008394:	4610      	mov	r0, r2
 8008396:	4798      	blx	r3
            p->length = 0;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2200      	movs	r2, #0
 80083a2:	601a      	str	r2, [r3, #0]

            return NULL;
 80083a4:	2300      	movs	r3, #0
 80083a6:	e01b      	b.n	80083e0 <ensure+0x132>
        }
        if (newbuffer)
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d008      	beq.n	80083c0 <ensure+0x112>
        {
            memcpy(newbuffer, p->buffer, p->offset + 1);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6819      	ldr	r1, [r3, #0]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	689b      	ldr	r3, [r3, #8]
 80083b6:	3301      	adds	r3, #1
 80083b8:	461a      	mov	r2, r3
 80083ba:	68f8      	ldr	r0, [r7, #12]
 80083bc:	f001 ff1c 	bl	800a1f8 <memcpy>
        }
        p->hooks.deallocate(p->buffer);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	69db      	ldr	r3, [r3, #28]
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	6812      	ldr	r2, [r2, #0]
 80083c8:	4610      	mov	r0, r2
 80083ca:	4798      	blx	r3
    }
    p->length = newsize;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	68ba      	ldr	r2, [r7, #8]
 80083d0:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	68fa      	ldr	r2, [r7, #12]
 80083d6:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	68fa      	ldr	r2, [r7, #12]
 80083de:	4413      	add	r3, r2
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3710      	adds	r7, #16
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 80083e8:	b590      	push	{r4, r7, lr}
 80083ea:	b085      	sub	sp, #20
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 80083f0:	2300      	movs	r3, #0
 80083f2:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d013      	beq.n	8008422 <update_offset+0x3a>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d00f      	beq.n	8008422 <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681a      	ldr	r2, [r3, #0]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	689b      	ldr	r3, [r3, #8]
 800840a:	4413      	add	r3, r2
 800840c:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	689c      	ldr	r4, [r3, #8]
 8008412:	68f8      	ldr	r0, [r7, #12]
 8008414:	f7f7 ff08 	bl	8000228 <strlen>
 8008418:	4603      	mov	r3, r0
 800841a:	18e2      	adds	r2, r4, r3
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	609a      	str	r2, [r3, #8]
 8008420:	e000      	b.n	8008424 <update_offset+0x3c>
        return;
 8008422:	bf00      	nop
}
 8008424:	3714      	adds	r7, #20
 8008426:	46bd      	mov	sp, r7
 8008428:	bd90      	pop	{r4, r7, pc}
	...

0800842c <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 800842c:	b590      	push	{r4, r7, lr}
 800842e:	b093      	sub	sp, #76	; 0x4c
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
 8008434:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8008436:	2300      	movs	r3, #0
 8008438:	63fb      	str	r3, [r7, #60]	; 0x3c
    double d = item->valuedouble;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f103 0418 	add.w	r4, r3, #24
 8008440:	e9d4 3400 	ldrd	r3, r4, [r4]
 8008444:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    int length = 0;
 8008448:	2300      	movs	r3, #0
 800844a:	647b      	str	r3, [r7, #68]	; 0x44
    size_t i = 0;
 800844c:	2300      	movs	r3, #0
 800844e:	643b      	str	r3, [r7, #64]	; 0x40
    unsigned char number_buffer[26]; /* temporary buffer to print the number into */
    unsigned char decimal_point = get_decimal_point();
 8008450:	f7ff ff26 	bl	80082a0 <get_decimal_point>
 8008454:	4603      	mov	r3, r0
 8008456:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double test;

    if (output_buffer == NULL)
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d101      	bne.n	8008464 <print_number+0x38>
    {
        return false;
 8008460:	2300      	movs	r3, #0
 8008462:	e085      	b.n	8008570 <print_number+0x144>
    }

    /* This checks for NaN and Infinity */
    if ((d * 0) != 0)
 8008464:	f04f 0200 	mov.w	r2, #0
 8008468:	f04f 0300 	mov.w	r3, #0
 800846c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8008470:	f7f8 f89a 	bl	80005a8 <__aeabi_dmul>
 8008474:	4603      	mov	r3, r0
 8008476:	460c      	mov	r4, r1
 8008478:	4618      	mov	r0, r3
 800847a:	4621      	mov	r1, r4
 800847c:	f04f 0200 	mov.w	r2, #0
 8008480:	f04f 0300 	mov.w	r3, #0
 8008484:	f7f8 faf8 	bl	8000a78 <__aeabi_dcmpeq>
 8008488:	4603      	mov	r3, r0
 800848a:	2b00      	cmp	r3, #0
 800848c:	d10a      	bne.n	80084a4 <print_number+0x78>
    {
        length = sprintf((char*)number_buffer, "null");
 800848e:	f107 0314 	add.w	r3, r7, #20
 8008492:	4a39      	ldr	r2, [pc, #228]	; (8008578 <print_number+0x14c>)
 8008494:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008498:	6018      	str	r0, [r3, #0]
 800849a:	3304      	adds	r3, #4
 800849c:	7019      	strb	r1, [r3, #0]
 800849e:	2304      	movs	r3, #4
 80084a0:	647b      	str	r3, [r7, #68]	; 0x44
 80084a2:	e023      	b.n	80084ec <print_number+0xc0>
    }
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 80084a4:	f107 0014 	add.w	r0, r7, #20
 80084a8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80084ac:	4933      	ldr	r1, [pc, #204]	; (800857c <print_number+0x150>)
 80084ae:	f002 fbdb 	bl	800ac68 <siprintf>
 80084b2:	6478      	str	r0, [r7, #68]	; 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || ((double)test != d))
 80084b4:	f107 0208 	add.w	r2, r7, #8
 80084b8:	f107 0314 	add.w	r3, r7, #20
 80084bc:	4930      	ldr	r1, [pc, #192]	; (8008580 <print_number+0x154>)
 80084be:	4618      	mov	r0, r3
 80084c0:	f002 fbf6 	bl	800acb0 <siscanf>
 80084c4:	4603      	mov	r3, r0
 80084c6:	2b01      	cmp	r3, #1
 80084c8:	d108      	bne.n	80084dc <print_number+0xb0>
 80084ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80084ce:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80084d2:	f7f8 fad1 	bl	8000a78 <__aeabi_dcmpeq>
 80084d6:	4603      	mov	r3, r0
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d107      	bne.n	80084ec <print_number+0xc0>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 80084dc:	f107 0014 	add.w	r0, r7, #20
 80084e0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80084e4:	4927      	ldr	r1, [pc, #156]	; (8008584 <print_number+0x158>)
 80084e6:	f002 fbbf 	bl	800ac68 <siprintf>
 80084ea:	6478      	str	r0, [r7, #68]	; 0x44
        }
    }

    /* sprintf failed or buffer overrun occured */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 80084ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	db02      	blt.n	80084f8 <print_number+0xcc>
 80084f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084f4:	2b19      	cmp	r3, #25
 80084f6:	dd01      	ble.n	80084fc <print_number+0xd0>
    {
        return false;
 80084f8:	2300      	movs	r3, #0
 80084fa:	e039      	b.n	8008570 <print_number+0x144>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 80084fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084fe:	3301      	adds	r3, #1
 8008500:	4619      	mov	r1, r3
 8008502:	6838      	ldr	r0, [r7, #0]
 8008504:	f7ff fed3 	bl	80082ae <ensure>
 8008508:	63f8      	str	r0, [r7, #60]	; 0x3c
    if (output_pointer == NULL)
 800850a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800850c:	2b00      	cmp	r3, #0
 800850e:	d101      	bne.n	8008514 <print_number+0xe8>
    {
        return false;
 8008510:	2300      	movs	r3, #0
 8008512:	e02d      	b.n	8008570 <print_number+0x144>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 8008514:	2300      	movs	r3, #0
 8008516:	643b      	str	r3, [r7, #64]	; 0x40
 8008518:	e01a      	b.n	8008550 <print_number+0x124>
    {
        if (number_buffer[i] == decimal_point)
 800851a:	f107 0214 	add.w	r2, r7, #20
 800851e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008520:	4413      	add	r3, r2
 8008522:	781b      	ldrb	r3, [r3, #0]
 8008524:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8008528:	429a      	cmp	r2, r3
 800852a:	d105      	bne.n	8008538 <print_number+0x10c>
        {
            output_pointer[i] = '.';
 800852c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800852e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008530:	4413      	add	r3, r2
 8008532:	222e      	movs	r2, #46	; 0x2e
 8008534:	701a      	strb	r2, [r3, #0]
            continue;
 8008536:	e008      	b.n	800854a <print_number+0x11e>
        }

        output_pointer[i] = number_buffer[i];
 8008538:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800853a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800853c:	4413      	add	r3, r2
 800853e:	f107 0114 	add.w	r1, r7, #20
 8008542:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008544:	440a      	add	r2, r1
 8008546:	7812      	ldrb	r2, [r2, #0]
 8008548:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 800854a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800854c:	3301      	adds	r3, #1
 800854e:	643b      	str	r3, [r7, #64]	; 0x40
 8008550:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008552:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008554:	429a      	cmp	r2, r3
 8008556:	d3e0      	bcc.n	800851a <print_number+0xee>
    }
    output_pointer[i] = '\0';
 8008558:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800855a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800855c:	4413      	add	r3, r2
 800855e:	2200      	movs	r2, #0
 8008560:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	689a      	ldr	r2, [r3, #8]
 8008566:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008568:	441a      	add	r2, r3
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	609a      	str	r2, [r3, #8]

    return true;
 800856e:	2301      	movs	r3, #1
}
 8008570:	4618      	mov	r0, r3
 8008572:	374c      	adds	r7, #76	; 0x4c
 8008574:	46bd      	mov	sp, r7
 8008576:	bd90      	pop	{r4, r7, pc}
 8008578:	0800d008 	.word	0x0800d008
 800857c:	0800d010 	.word	0x0800d010
 8008580:	0800d018 	.word	0x0800d018
 8008584:	0800d01c 	.word	0x0800d01c

08008588 <print_string_ptr>:
    return false;
}

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b088      	sub	sp, #32
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 8008592:	2300      	movs	r3, #0
 8008594:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 8008596:	2300      	movs	r3, #0
 8008598:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 800859a:	2300      	movs	r3, #0
 800859c:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 800859e:	2300      	movs	r3, #0
 80085a0:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 80085a2:	2300      	movs	r3, #0
 80085a4:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d101      	bne.n	80085b0 <print_string_ptr+0x28>
    {
        return false;
 80085ac:	2300      	movs	r3, #0
 80085ae:	e0d7      	b.n	8008760 <print_string_ptr+0x1d8>
    }

    /* empty string */
    if (input == NULL)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d111      	bne.n	80085da <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 80085b6:	2103      	movs	r1, #3
 80085b8:	6838      	ldr	r0, [r7, #0]
 80085ba:	f7ff fe78 	bl	80082ae <ensure>
 80085be:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d101      	bne.n	80085ca <print_string_ptr+0x42>
        {
            return false;
 80085c6:	2300      	movs	r3, #0
 80085c8:	e0ca      	b.n	8008760 <print_string_ptr+0x1d8>
        }
        strcpy((char*)output, "\"\"");
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	4a66      	ldr	r2, [pc, #408]	; (8008768 <print_string_ptr+0x1e0>)
 80085ce:	8811      	ldrh	r1, [r2, #0]
 80085d0:	7892      	ldrb	r2, [r2, #2]
 80085d2:	8019      	strh	r1, [r3, #0]
 80085d4:	709a      	strb	r2, [r3, #2]

        return true;
 80085d6:	2301      	movs	r3, #1
 80085d8:	e0c2      	b.n	8008760 <print_string_ptr+0x1d8>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	61fb      	str	r3, [r7, #28]
 80085de:	e01c      	b.n	800861a <print_string_ptr+0x92>
    {
        switch (*input_pointer)
 80085e0:	69fb      	ldr	r3, [r7, #28]
 80085e2:	781b      	ldrb	r3, [r3, #0]
 80085e4:	2b0d      	cmp	r3, #13
 80085e6:	dc05      	bgt.n	80085f4 <print_string_ptr+0x6c>
 80085e8:	2b0c      	cmp	r3, #12
 80085ea:	da07      	bge.n	80085fc <print_string_ptr+0x74>
 80085ec:	3b08      	subs	r3, #8
 80085ee:	2b02      	cmp	r3, #2
 80085f0:	d808      	bhi.n	8008604 <print_string_ptr+0x7c>
 80085f2:	e003      	b.n	80085fc <print_string_ptr+0x74>
 80085f4:	2b22      	cmp	r3, #34	; 0x22
 80085f6:	d001      	beq.n	80085fc <print_string_ptr+0x74>
 80085f8:	2b5c      	cmp	r3, #92	; 0x5c
 80085fa:	d103      	bne.n	8008604 <print_string_ptr+0x7c>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	3301      	adds	r3, #1
 8008600:	617b      	str	r3, [r7, #20]
                break;
 8008602:	e007      	b.n	8008614 <print_string_ptr+0x8c>
            default:
                if (*input_pointer < 32)
 8008604:	69fb      	ldr	r3, [r7, #28]
 8008606:	781b      	ldrb	r3, [r3, #0]
 8008608:	2b1f      	cmp	r3, #31
 800860a:	d802      	bhi.n	8008612 <print_string_ptr+0x8a>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	3305      	adds	r3, #5
 8008610:	617b      	str	r3, [r7, #20]
                }
                break;
 8008612:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 8008614:	69fb      	ldr	r3, [r7, #28]
 8008616:	3301      	adds	r3, #1
 8008618:	61fb      	str	r3, [r7, #28]
 800861a:	69fb      	ldr	r3, [r7, #28]
 800861c:	781b      	ldrb	r3, [r3, #0]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d1de      	bne.n	80085e0 <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 8008622:	69fa      	ldr	r2, [r7, #28]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	1ad3      	subs	r3, r2, r3
 8008628:	461a      	mov	r2, r3
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	4413      	add	r3, r2
 800862e:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	3303      	adds	r3, #3
 8008634:	4619      	mov	r1, r3
 8008636:	6838      	ldr	r0, [r7, #0]
 8008638:	f7ff fe39 	bl	80082ae <ensure>
 800863c:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 800863e:	693b      	ldr	r3, [r7, #16]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d101      	bne.n	8008648 <print_string_ptr+0xc0>
    {
        return false;
 8008644:	2300      	movs	r3, #0
 8008646:	e08b      	b.n	8008760 <print_string_ptr+0x1d8>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d117      	bne.n	800867e <print_string_ptr+0xf6>
    {
        output[0] = '\"';
 800864e:	693b      	ldr	r3, [r7, #16]
 8008650:	2222      	movs	r2, #34	; 0x22
 8008652:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	3301      	adds	r3, #1
 8008658:	68fa      	ldr	r2, [r7, #12]
 800865a:	6879      	ldr	r1, [r7, #4]
 800865c:	4618      	mov	r0, r3
 800865e:	f001 fdcb 	bl	800a1f8 <memcpy>
        output[output_length + 1] = '\"';
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	3301      	adds	r3, #1
 8008666:	693a      	ldr	r2, [r7, #16]
 8008668:	4413      	add	r3, r2
 800866a:	2222      	movs	r2, #34	; 0x22
 800866c:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	3302      	adds	r3, #2
 8008672:	693a      	ldr	r2, [r7, #16]
 8008674:	4413      	add	r3, r2
 8008676:	2200      	movs	r2, #0
 8008678:	701a      	strb	r2, [r3, #0]

        return true;
 800867a:	2301      	movs	r3, #1
 800867c:	e070      	b.n	8008760 <print_string_ptr+0x1d8>
    }

    output[0] = '\"';
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	2222      	movs	r2, #34	; 0x22
 8008682:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	3301      	adds	r3, #1
 8008688:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	61fb      	str	r3, [r7, #28]
 800868e:	e056      	b.n	800873e <print_string_ptr+0x1b6>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 8008690:	69fb      	ldr	r3, [r7, #28]
 8008692:	781b      	ldrb	r3, [r3, #0]
 8008694:	2b1f      	cmp	r3, #31
 8008696:	d90c      	bls.n	80086b2 <print_string_ptr+0x12a>
 8008698:	69fb      	ldr	r3, [r7, #28]
 800869a:	781b      	ldrb	r3, [r3, #0]
 800869c:	2b22      	cmp	r3, #34	; 0x22
 800869e:	d008      	beq.n	80086b2 <print_string_ptr+0x12a>
 80086a0:	69fb      	ldr	r3, [r7, #28]
 80086a2:	781b      	ldrb	r3, [r3, #0]
 80086a4:	2b5c      	cmp	r3, #92	; 0x5c
 80086a6:	d004      	beq.n	80086b2 <print_string_ptr+0x12a>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 80086a8:	69fb      	ldr	r3, [r7, #28]
 80086aa:	781a      	ldrb	r2, [r3, #0]
 80086ac:	69bb      	ldr	r3, [r7, #24]
 80086ae:	701a      	strb	r2, [r3, #0]
 80086b0:	e03f      	b.n	8008732 <print_string_ptr+0x1aa>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 80086b2:	69bb      	ldr	r3, [r7, #24]
 80086b4:	1c5a      	adds	r2, r3, #1
 80086b6:	61ba      	str	r2, [r7, #24]
 80086b8:	225c      	movs	r2, #92	; 0x5c
 80086ba:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 80086bc:	69fb      	ldr	r3, [r7, #28]
 80086be:	781b      	ldrb	r3, [r3, #0]
 80086c0:	2b0c      	cmp	r3, #12
 80086c2:	d01b      	beq.n	80086fc <print_string_ptr+0x174>
 80086c4:	2b0c      	cmp	r3, #12
 80086c6:	dc06      	bgt.n	80086d6 <print_string_ptr+0x14e>
 80086c8:	2b09      	cmp	r3, #9
 80086ca:	d023      	beq.n	8008714 <print_string_ptr+0x18c>
 80086cc:	2b0a      	cmp	r3, #10
 80086ce:	d019      	beq.n	8008704 <print_string_ptr+0x17c>
 80086d0:	2b08      	cmp	r3, #8
 80086d2:	d00f      	beq.n	80086f4 <print_string_ptr+0x16c>
 80086d4:	e022      	b.n	800871c <print_string_ptr+0x194>
 80086d6:	2b22      	cmp	r3, #34	; 0x22
 80086d8:	d008      	beq.n	80086ec <print_string_ptr+0x164>
 80086da:	2b5c      	cmp	r3, #92	; 0x5c
 80086dc:	d002      	beq.n	80086e4 <print_string_ptr+0x15c>
 80086de:	2b0d      	cmp	r3, #13
 80086e0:	d014      	beq.n	800870c <print_string_ptr+0x184>
 80086e2:	e01b      	b.n	800871c <print_string_ptr+0x194>
            {
                case '\\':
                    *output_pointer = '\\';
 80086e4:	69bb      	ldr	r3, [r7, #24]
 80086e6:	225c      	movs	r2, #92	; 0x5c
 80086e8:	701a      	strb	r2, [r3, #0]
                    break;
 80086ea:	e022      	b.n	8008732 <print_string_ptr+0x1aa>
                case '\"':
                    *output_pointer = '\"';
 80086ec:	69bb      	ldr	r3, [r7, #24]
 80086ee:	2222      	movs	r2, #34	; 0x22
 80086f0:	701a      	strb	r2, [r3, #0]
                    break;
 80086f2:	e01e      	b.n	8008732 <print_string_ptr+0x1aa>
                case '\b':
                    *output_pointer = 'b';
 80086f4:	69bb      	ldr	r3, [r7, #24]
 80086f6:	2262      	movs	r2, #98	; 0x62
 80086f8:	701a      	strb	r2, [r3, #0]
                    break;
 80086fa:	e01a      	b.n	8008732 <print_string_ptr+0x1aa>
                case '\f':
                    *output_pointer = 'f';
 80086fc:	69bb      	ldr	r3, [r7, #24]
 80086fe:	2266      	movs	r2, #102	; 0x66
 8008700:	701a      	strb	r2, [r3, #0]
                    break;
 8008702:	e016      	b.n	8008732 <print_string_ptr+0x1aa>
                case '\n':
                    *output_pointer = 'n';
 8008704:	69bb      	ldr	r3, [r7, #24]
 8008706:	226e      	movs	r2, #110	; 0x6e
 8008708:	701a      	strb	r2, [r3, #0]
                    break;
 800870a:	e012      	b.n	8008732 <print_string_ptr+0x1aa>
                case '\r':
                    *output_pointer = 'r';
 800870c:	69bb      	ldr	r3, [r7, #24]
 800870e:	2272      	movs	r2, #114	; 0x72
 8008710:	701a      	strb	r2, [r3, #0]
                    break;
 8008712:	e00e      	b.n	8008732 <print_string_ptr+0x1aa>
                case '\t':
                    *output_pointer = 't';
 8008714:	69bb      	ldr	r3, [r7, #24]
 8008716:	2274      	movs	r2, #116	; 0x74
 8008718:	701a      	strb	r2, [r3, #0]
                    break;
 800871a:	e00a      	b.n	8008732 <print_string_ptr+0x1aa>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 800871c:	69fb      	ldr	r3, [r7, #28]
 800871e:	781b      	ldrb	r3, [r3, #0]
 8008720:	461a      	mov	r2, r3
 8008722:	4912      	ldr	r1, [pc, #72]	; (800876c <print_string_ptr+0x1e4>)
 8008724:	69b8      	ldr	r0, [r7, #24]
 8008726:	f002 fa9f 	bl	800ac68 <siprintf>
                    output_pointer += 4;
 800872a:	69bb      	ldr	r3, [r7, #24]
 800872c:	3304      	adds	r3, #4
 800872e:	61bb      	str	r3, [r7, #24]
                    break;
 8008730:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8008732:	69fb      	ldr	r3, [r7, #28]
 8008734:	3301      	adds	r3, #1
 8008736:	61fb      	str	r3, [r7, #28]
 8008738:	69bb      	ldr	r3, [r7, #24]
 800873a:	3301      	adds	r3, #1
 800873c:	61bb      	str	r3, [r7, #24]
 800873e:	69fb      	ldr	r3, [r7, #28]
 8008740:	781b      	ldrb	r3, [r3, #0]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d1a4      	bne.n	8008690 <print_string_ptr+0x108>
            }
        }
    }
    output[output_length + 1] = '\"';
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	3301      	adds	r3, #1
 800874a:	693a      	ldr	r2, [r7, #16]
 800874c:	4413      	add	r3, r2
 800874e:	2222      	movs	r2, #34	; 0x22
 8008750:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	3302      	adds	r3, #2
 8008756:	693a      	ldr	r2, [r7, #16]
 8008758:	4413      	add	r3, r2
 800875a:	2200      	movs	r2, #0
 800875c:	701a      	strb	r2, [r3, #0]

    return true;
 800875e:	2301      	movs	r3, #1
}
 8008760:	4618      	mov	r0, r3
 8008762:	3720      	adds	r7, #32
 8008764:	46bd      	mov	sp, r7
 8008766:	bd80      	pop	{r7, pc}
 8008768:	0800d024 	.word	0x0800d024
 800876c:	0800d028 	.word	0x0800d028

08008770 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b082      	sub	sp, #8
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	691b      	ldr	r3, [r3, #16]
 800877e:	6839      	ldr	r1, [r7, #0]
 8008780:	4618      	mov	r0, r3
 8008782:	f7ff ff01 	bl	8008588 <print_string_ptr>
 8008786:	4603      	mov	r3, r0
}
 8008788:	4618      	mov	r0, r3
 800878a:	3708      	adds	r7, #8
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}

08008790 <cJSON_PrintPreallocated>:

    return (char*)p.buffer;
}

CJSON_PUBLIC(cJSON_bool) cJSON_PrintPreallocated(cJSON *item, char *buf, const int len, const cJSON_bool fmt)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b08e      	sub	sp, #56	; 0x38
 8008794:	af00      	add	r7, sp, #0
 8008796:	60f8      	str	r0, [r7, #12]
 8008798:	60b9      	str	r1, [r7, #8]
 800879a:	607a      	str	r2, [r7, #4]
 800879c:	603b      	str	r3, [r7, #0]
    printbuffer p = { 0, 0, 0, 0, 0, 0, { 0, 0, 0 } };
 800879e:	f107 0314 	add.w	r3, r7, #20
 80087a2:	2224      	movs	r2, #36	; 0x24
 80087a4:	2100      	movs	r1, #0
 80087a6:	4618      	mov	r0, r3
 80087a8:	f001 fd31 	bl	800a20e <memset>

    if ((len < 0) || (buf == NULL))
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	db02      	blt.n	80087b8 <cJSON_PrintPreallocated+0x28>
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d101      	bne.n	80087bc <cJSON_PrintPreallocated+0x2c>
    {
        return false;
 80087b8:	2300      	movs	r3, #0
 80087ba:	e016      	b.n	80087ea <cJSON_PrintPreallocated+0x5a>
    }

    p.buffer = (unsigned char*)buf;
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	617b      	str	r3, [r7, #20]
    p.length = (size_t)len;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	61bb      	str	r3, [r7, #24]
    p.offset = 0;
 80087c4:	2300      	movs	r3, #0
 80087c6:	61fb      	str	r3, [r7, #28]
    p.noalloc = true;
 80087c8:	2301      	movs	r3, #1
 80087ca:	627b      	str	r3, [r7, #36]	; 0x24
    p.format = fmt;
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	62bb      	str	r3, [r7, #40]	; 0x28
    p.hooks = global_hooks;
 80087d0:	4a08      	ldr	r2, [pc, #32]	; (80087f4 <cJSON_PrintPreallocated+0x64>)
 80087d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80087d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80087d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    return print_value(item, &p);
 80087dc:	f107 0314 	add.w	r3, r7, #20
 80087e0:	4619      	mov	r1, r3
 80087e2:	68f8      	ldr	r0, [r7, #12]
 80087e4:	f000 f808 	bl	80087f8 <print_value>
 80087e8:	4603      	mov	r3, r0
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	3738      	adds	r7, #56	; 0x38
 80087ee:	46bd      	mov	sp, r7
 80087f0:	bd80      	pop	{r7, pc}
 80087f2:	bf00      	nop
 80087f4:	20000078 	.word	0x20000078

080087f8 <print_value>:
    return false;
}

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b084      	sub	sp, #16
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
 8008800:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 8008802:	2300      	movs	r3, #0
 8008804:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d002      	beq.n	8008812 <print_value+0x1a>
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d101      	bne.n	8008816 <print_value+0x1e>
    {
        return false;
 8008812:	2300      	movs	r3, #0
 8008814:	e08b      	b.n	800892e <print_value+0x136>
    }

    switch ((item->type) & 0xFF)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	68db      	ldr	r3, [r3, #12]
 800881a:	b2db      	uxtb	r3, r3
 800881c:	2b08      	cmp	r3, #8
 800881e:	d04a      	beq.n	80088b6 <print_value+0xbe>
 8008820:	2b08      	cmp	r3, #8
 8008822:	dc06      	bgt.n	8008832 <print_value+0x3a>
 8008824:	2b02      	cmp	r3, #2
 8008826:	d034      	beq.n	8008892 <print_value+0x9a>
 8008828:	2b04      	cmp	r3, #4
 800882a:	d00e      	beq.n	800884a <print_value+0x52>
 800882c:	2b01      	cmp	r3, #1
 800882e:	d01e      	beq.n	800886e <print_value+0x76>
 8008830:	e07c      	b.n	800892c <print_value+0x134>
 8008832:	2b20      	cmp	r3, #32
 8008834:	d06e      	beq.n	8008914 <print_value+0x11c>
 8008836:	2b20      	cmp	r3, #32
 8008838:	dc02      	bgt.n	8008840 <print_value+0x48>
 800883a:	2b10      	cmp	r3, #16
 800883c:	d064      	beq.n	8008908 <print_value+0x110>
 800883e:	e075      	b.n	800892c <print_value+0x134>
 8008840:	2b40      	cmp	r3, #64	; 0x40
 8008842:	d06d      	beq.n	8008920 <print_value+0x128>
 8008844:	2b80      	cmp	r3, #128	; 0x80
 8008846:	d03c      	beq.n	80088c2 <print_value+0xca>
 8008848:	e070      	b.n	800892c <print_value+0x134>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 800884a:	2105      	movs	r1, #5
 800884c:	6838      	ldr	r0, [r7, #0]
 800884e:	f7ff fd2e 	bl	80082ae <ensure>
 8008852:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d101      	bne.n	800885e <print_value+0x66>
            {
                return false;
 800885a:	2300      	movs	r3, #0
 800885c:	e067      	b.n	800892e <print_value+0x136>
            }
            strcpy((char*)output, "null");
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	4a35      	ldr	r2, [pc, #212]	; (8008938 <print_value+0x140>)
 8008862:	6810      	ldr	r0, [r2, #0]
 8008864:	6018      	str	r0, [r3, #0]
 8008866:	7912      	ldrb	r2, [r2, #4]
 8008868:	711a      	strb	r2, [r3, #4]
            return true;
 800886a:	2301      	movs	r3, #1
 800886c:	e05f      	b.n	800892e <print_value+0x136>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 800886e:	2106      	movs	r1, #6
 8008870:	6838      	ldr	r0, [r7, #0]
 8008872:	f7ff fd1c 	bl	80082ae <ensure>
 8008876:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d101      	bne.n	8008882 <print_value+0x8a>
            {
                return false;
 800887e:	2300      	movs	r3, #0
 8008880:	e055      	b.n	800892e <print_value+0x136>
            }
            strcpy((char*)output, "false");
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	4a2d      	ldr	r2, [pc, #180]	; (800893c <print_value+0x144>)
 8008886:	6810      	ldr	r0, [r2, #0]
 8008888:	6018      	str	r0, [r3, #0]
 800888a:	8892      	ldrh	r2, [r2, #4]
 800888c:	809a      	strh	r2, [r3, #4]
            return true;
 800888e:	2301      	movs	r3, #1
 8008890:	e04d      	b.n	800892e <print_value+0x136>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 8008892:	2105      	movs	r1, #5
 8008894:	6838      	ldr	r0, [r7, #0]
 8008896:	f7ff fd0a 	bl	80082ae <ensure>
 800889a:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d101      	bne.n	80088a6 <print_value+0xae>
            {
                return false;
 80088a2:	2300      	movs	r3, #0
 80088a4:	e043      	b.n	800892e <print_value+0x136>
            }
            strcpy((char*)output, "true");
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	4a25      	ldr	r2, [pc, #148]	; (8008940 <print_value+0x148>)
 80088aa:	6810      	ldr	r0, [r2, #0]
 80088ac:	6018      	str	r0, [r3, #0]
 80088ae:	7912      	ldrb	r2, [r2, #4]
 80088b0:	711a      	strb	r2, [r3, #4]
            return true;
 80088b2:	2301      	movs	r3, #1
 80088b4:	e03b      	b.n	800892e <print_value+0x136>

        case cJSON_Number:
            return print_number(item, output_buffer);
 80088b6:	6839      	ldr	r1, [r7, #0]
 80088b8:	6878      	ldr	r0, [r7, #4]
 80088ba:	f7ff fdb7 	bl	800842c <print_number>
 80088be:	4603      	mov	r3, r0
 80088c0:	e035      	b.n	800892e <print_value+0x136>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 80088c2:	2300      	movs	r3, #0
 80088c4:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	691b      	ldr	r3, [r3, #16]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d101      	bne.n	80088d2 <print_value+0xda>
            {
                return false;
 80088ce:	2300      	movs	r3, #0
 80088d0:	e02d      	b.n	800892e <print_value+0x136>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	691b      	ldr	r3, [r3, #16]
 80088d6:	4618      	mov	r0, r3
 80088d8:	f7f7 fca6 	bl	8000228 <strlen>
 80088dc:	4603      	mov	r3, r0
 80088de:	3301      	adds	r3, #1
 80088e0:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 80088e2:	68b9      	ldr	r1, [r7, #8]
 80088e4:	6838      	ldr	r0, [r7, #0]
 80088e6:	f7ff fce2 	bl	80082ae <ensure>
 80088ea:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d101      	bne.n	80088f6 <print_value+0xfe>
            {
                return false;
 80088f2:	2300      	movs	r3, #0
 80088f4:	e01b      	b.n	800892e <print_value+0x136>
            }
            memcpy(output, item->valuestring, raw_length);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	691b      	ldr	r3, [r3, #16]
 80088fa:	68ba      	ldr	r2, [r7, #8]
 80088fc:	4619      	mov	r1, r3
 80088fe:	68f8      	ldr	r0, [r7, #12]
 8008900:	f001 fc7a 	bl	800a1f8 <memcpy>
            return true;
 8008904:	2301      	movs	r3, #1
 8008906:	e012      	b.n	800892e <print_value+0x136>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 8008908:	6839      	ldr	r1, [r7, #0]
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f7ff ff30 	bl	8008770 <print_string>
 8008910:	4603      	mov	r3, r0
 8008912:	e00c      	b.n	800892e <print_value+0x136>

        case cJSON_Array:
            return print_array(item, output_buffer);
 8008914:	6839      	ldr	r1, [r7, #0]
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f000 f814 	bl	8008944 <print_array>
 800891c:	4603      	mov	r3, r0
 800891e:	e006      	b.n	800892e <print_value+0x136>

        case cJSON_Object:
            return print_object(item, output_buffer);
 8008920:	6839      	ldr	r1, [r7, #0]
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 f894 	bl	8008a50 <print_object>
 8008928:	4603      	mov	r3, r0
 800892a:	e000      	b.n	800892e <print_value+0x136>

        default:
            return false;
 800892c:	2300      	movs	r3, #0
    }
}
 800892e:	4618      	mov	r0, r3
 8008930:	3710      	adds	r7, #16
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}
 8008936:	bf00      	nop
 8008938:	0800d008 	.word	0x0800d008
 800893c:	0800d034 	.word	0x0800d034
 8008940:	0800d03c 	.word	0x0800d03c

08008944 <print_array>:
    return false;
}

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b086      	sub	sp, #24
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 800894e:	2300      	movs	r3, #0
 8008950:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 8008952:	2300      	movs	r3, #0
 8008954:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	689b      	ldr	r3, [r3, #8]
 800895a:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d101      	bne.n	8008966 <print_array+0x22>
    {
        return false;
 8008962:	2300      	movs	r3, #0
 8008964:	e070      	b.n	8008a48 <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 8008966:	2101      	movs	r1, #1
 8008968:	6838      	ldr	r0, [r7, #0]
 800896a:	f7ff fca0 	bl	80082ae <ensure>
 800896e:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 8008970:	697b      	ldr	r3, [r7, #20]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d101      	bne.n	800897a <print_array+0x36>
    {
        return false;
 8008976:	2300      	movs	r3, #0
 8008978:	e066      	b.n	8008a48 <print_array+0x104>
    }

    *output_pointer = '[';
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	225b      	movs	r2, #91	; 0x5b
 800897e:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	689b      	ldr	r3, [r3, #8]
 8008984:	1c5a      	adds	r2, r3, #1
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	68db      	ldr	r3, [r3, #12]
 800898e:	1c5a      	adds	r2, r3, #1
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 8008994:	e03d      	b.n	8008a12 <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 8008996:	6839      	ldr	r1, [r7, #0]
 8008998:	6938      	ldr	r0, [r7, #16]
 800899a:	f7ff ff2d 	bl	80087f8 <print_value>
 800899e:	4603      	mov	r3, r0
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d101      	bne.n	80089a8 <print_array+0x64>
        {
            return false;
 80089a4:	2300      	movs	r3, #0
 80089a6:	e04f      	b.n	8008a48 <print_array+0x104>
        }
        update_offset(output_buffer);
 80089a8:	6838      	ldr	r0, [r7, #0]
 80089aa:	f7ff fd1d 	bl	80083e8 <update_offset>
        if (current_element->next)
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d02a      	beq.n	8008a0c <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	695b      	ldr	r3, [r3, #20]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d001      	beq.n	80089c2 <print_array+0x7e>
 80089be:	2302      	movs	r3, #2
 80089c0:	e000      	b.n	80089c4 <print_array+0x80>
 80089c2:	2301      	movs	r3, #1
 80089c4:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	3301      	adds	r3, #1
 80089ca:	4619      	mov	r1, r3
 80089cc:	6838      	ldr	r0, [r7, #0]
 80089ce:	f7ff fc6e 	bl	80082ae <ensure>
 80089d2:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d101      	bne.n	80089de <print_array+0x9a>
            {
                return false;
 80089da:	2300      	movs	r3, #0
 80089dc:	e034      	b.n	8008a48 <print_array+0x104>
            }
            *output_pointer++ = ',';
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	1c5a      	adds	r2, r3, #1
 80089e2:	617a      	str	r2, [r7, #20]
 80089e4:	222c      	movs	r2, #44	; 0x2c
 80089e6:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	695b      	ldr	r3, [r3, #20]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d004      	beq.n	80089fa <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	1c5a      	adds	r2, r3, #1
 80089f4:	617a      	str	r2, [r7, #20]
 80089f6:	2220      	movs	r2, #32
 80089f8:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	2200      	movs	r2, #0
 80089fe:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	689a      	ldr	r2, [r3, #8]
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	441a      	add	r2, r3
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 8008a0c:	693b      	ldr	r3, [r7, #16]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 8008a12:	693b      	ldr	r3, [r7, #16]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d1be      	bne.n	8008996 <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 8008a18:	2102      	movs	r1, #2
 8008a1a:	6838      	ldr	r0, [r7, #0]
 8008a1c:	f7ff fc47 	bl	80082ae <ensure>
 8008a20:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d101      	bne.n	8008a2c <print_array+0xe8>
    {
        return false;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	e00d      	b.n	8008a48 <print_array+0x104>
    }
    *output_pointer++ = ']';
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	1c5a      	adds	r2, r3, #1
 8008a30:	617a      	str	r2, [r7, #20]
 8008a32:	225d      	movs	r2, #93	; 0x5d
 8008a34:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	68db      	ldr	r3, [r3, #12]
 8008a40:	1e5a      	subs	r2, r3, #1
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	60da      	str	r2, [r3, #12]

    return true;
 8008a46:	2301      	movs	r3, #1
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3718      	adds	r7, #24
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}

08008a50 <print_object>:
    return false;
}

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b088      	sub	sp, #32
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
 8008a58:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d101      	bne.n	8008a72 <print_object+0x22>
    {
        return false;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	e109      	b.n	8008c86 <print_object+0x236>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	695b      	ldr	r3, [r3, #20]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d001      	beq.n	8008a7e <print_object+0x2e>
 8008a7a:	2302      	movs	r3, #2
 8008a7c:	e000      	b.n	8008a80 <print_object+0x30>
 8008a7e:	2301      	movs	r3, #1
 8008a80:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	3301      	adds	r3, #1
 8008a86:	4619      	mov	r1, r3
 8008a88:	6838      	ldr	r0, [r7, #0]
 8008a8a:	f7ff fc10 	bl	80082ae <ensure>
 8008a8e:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8008a90:	69fb      	ldr	r3, [r7, #28]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d101      	bne.n	8008a9a <print_object+0x4a>
    {
        return false;
 8008a96:	2300      	movs	r3, #0
 8008a98:	e0f5      	b.n	8008c86 <print_object+0x236>
    }

    *output_pointer++ = '{';
 8008a9a:	69fb      	ldr	r3, [r7, #28]
 8008a9c:	1c5a      	adds	r2, r3, #1
 8008a9e:	61fa      	str	r2, [r7, #28]
 8008aa0:	227b      	movs	r2, #123	; 0x7b
 8008aa2:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	68db      	ldr	r3, [r3, #12]
 8008aa8:	1c5a      	adds	r2, r3, #1
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	695b      	ldr	r3, [r3, #20]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d004      	beq.n	8008ac0 <print_object+0x70>
    {
        *output_pointer++ = '\n';
 8008ab6:	69fb      	ldr	r3, [r7, #28]
 8008ab8:	1c5a      	adds	r2, r3, #1
 8008aba:	61fa      	str	r2, [r7, #28]
 8008abc:	220a      	movs	r2, #10
 8008abe:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	689a      	ldr	r2, [r3, #8]
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	441a      	add	r2, r3
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	609a      	str	r2, [r3, #8]

    while (current_item)
 8008acc:	e0a1      	b.n	8008c12 <print_object+0x1c2>
    {
        if (output_buffer->format)
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	695b      	ldr	r3, [r3, #20]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d022      	beq.n	8008b1c <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	68db      	ldr	r3, [r3, #12]
 8008ada:	4619      	mov	r1, r3
 8008adc:	6838      	ldr	r0, [r7, #0]
 8008ade:	f7ff fbe6 	bl	80082ae <ensure>
 8008ae2:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 8008ae4:	69fb      	ldr	r3, [r7, #28]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d101      	bne.n	8008aee <print_object+0x9e>
            {
                return false;
 8008aea:	2300      	movs	r3, #0
 8008aec:	e0cb      	b.n	8008c86 <print_object+0x236>
            }
            for (i = 0; i < output_buffer->depth; i++)
 8008aee:	2300      	movs	r3, #0
 8008af0:	617b      	str	r3, [r7, #20]
 8008af2:	e007      	b.n	8008b04 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 8008af4:	69fb      	ldr	r3, [r7, #28]
 8008af6:	1c5a      	adds	r2, r3, #1
 8008af8:	61fa      	str	r2, [r7, #28]
 8008afa:	2209      	movs	r2, #9
 8008afc:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 8008afe:	697b      	ldr	r3, [r7, #20]
 8008b00:	3301      	adds	r3, #1
 8008b02:	617b      	str	r3, [r7, #20]
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	68da      	ldr	r2, [r3, #12]
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	429a      	cmp	r2, r3
 8008b0c:	d8f2      	bhi.n	8008af4 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	689a      	ldr	r2, [r3, #8]
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	68db      	ldr	r3, [r3, #12]
 8008b16:	441a      	add	r2, r3
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8008b1c:	69bb      	ldr	r3, [r7, #24]
 8008b1e:	6a1b      	ldr	r3, [r3, #32]
 8008b20:	6839      	ldr	r1, [r7, #0]
 8008b22:	4618      	mov	r0, r3
 8008b24:	f7ff fd30 	bl	8008588 <print_string_ptr>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d101      	bne.n	8008b32 <print_object+0xe2>
        {
            return false;
 8008b2e:	2300      	movs	r3, #0
 8008b30:	e0a9      	b.n	8008c86 <print_object+0x236>
        }
        update_offset(output_buffer);
 8008b32:	6838      	ldr	r0, [r7, #0]
 8008b34:	f7ff fc58 	bl	80083e8 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	695b      	ldr	r3, [r3, #20]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d001      	beq.n	8008b44 <print_object+0xf4>
 8008b40:	2302      	movs	r3, #2
 8008b42:	e000      	b.n	8008b46 <print_object+0xf6>
 8008b44:	2301      	movs	r3, #1
 8008b46:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 8008b48:	68f9      	ldr	r1, [r7, #12]
 8008b4a:	6838      	ldr	r0, [r7, #0]
 8008b4c:	f7ff fbaf 	bl	80082ae <ensure>
 8008b50:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8008b52:	69fb      	ldr	r3, [r7, #28]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d101      	bne.n	8008b5c <print_object+0x10c>
        {
            return false;
 8008b58:	2300      	movs	r3, #0
 8008b5a:	e094      	b.n	8008c86 <print_object+0x236>
        }
        *output_pointer++ = ':';
 8008b5c:	69fb      	ldr	r3, [r7, #28]
 8008b5e:	1c5a      	adds	r2, r3, #1
 8008b60:	61fa      	str	r2, [r7, #28]
 8008b62:	223a      	movs	r2, #58	; 0x3a
 8008b64:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	695b      	ldr	r3, [r3, #20]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d004      	beq.n	8008b78 <print_object+0x128>
        {
            *output_pointer++ = '\t';
 8008b6e:	69fb      	ldr	r3, [r7, #28]
 8008b70:	1c5a      	adds	r2, r3, #1
 8008b72:	61fa      	str	r2, [r7, #28]
 8008b74:	2209      	movs	r2, #9
 8008b76:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	689a      	ldr	r2, [r3, #8]
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	441a      	add	r2, r3
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8008b84:	6839      	ldr	r1, [r7, #0]
 8008b86:	69b8      	ldr	r0, [r7, #24]
 8008b88:	f7ff fe36 	bl	80087f8 <print_value>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d101      	bne.n	8008b96 <print_object+0x146>
        {
            return false;
 8008b92:	2300      	movs	r3, #0
 8008b94:	e077      	b.n	8008c86 <print_object+0x236>
        }
        update_offset(output_buffer);
 8008b96:	6838      	ldr	r0, [r7, #0]
 8008b98:	f7ff fc26 	bl	80083e8 <update_offset>

        /* print comma if not last */
        length = (size_t) ((output_buffer->format ? 1 : 0) + (current_item->next ? 1 : 0));
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	695b      	ldr	r3, [r3, #20]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	bf14      	ite	ne
 8008ba4:	2301      	movne	r3, #1
 8008ba6:	2300      	moveq	r3, #0
 8008ba8:	b2db      	uxtb	r3, r3
 8008baa:	461a      	mov	r2, r3
 8008bac:	69bb      	ldr	r3, [r7, #24]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	bf14      	ite	ne
 8008bb4:	2301      	movne	r3, #1
 8008bb6:	2300      	moveq	r3, #0
 8008bb8:	b2db      	uxtb	r3, r3
 8008bba:	4413      	add	r3, r2
 8008bbc:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	3301      	adds	r3, #1
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	6838      	ldr	r0, [r7, #0]
 8008bc6:	f7ff fb72 	bl	80082ae <ensure>
 8008bca:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8008bcc:	69fb      	ldr	r3, [r7, #28]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d101      	bne.n	8008bd6 <print_object+0x186>
        {
            return false;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	e057      	b.n	8008c86 <print_object+0x236>
        }
        if (current_item->next)
 8008bd6:	69bb      	ldr	r3, [r7, #24]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d004      	beq.n	8008be8 <print_object+0x198>
        {
            *output_pointer++ = ',';
 8008bde:	69fb      	ldr	r3, [r7, #28]
 8008be0:	1c5a      	adds	r2, r3, #1
 8008be2:	61fa      	str	r2, [r7, #28]
 8008be4:	222c      	movs	r2, #44	; 0x2c
 8008be6:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	695b      	ldr	r3, [r3, #20]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d004      	beq.n	8008bfa <print_object+0x1aa>
        {
            *output_pointer++ = '\n';
 8008bf0:	69fb      	ldr	r3, [r7, #28]
 8008bf2:	1c5a      	adds	r2, r3, #1
 8008bf4:	61fa      	str	r2, [r7, #28]
 8008bf6:	220a      	movs	r2, #10
 8008bf8:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 8008bfa:	69fb      	ldr	r3, [r7, #28]
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	689a      	ldr	r2, [r3, #8]
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	441a      	add	r2, r3
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 8008c0c:	69bb      	ldr	r3, [r7, #24]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	61bb      	str	r3, [r7, #24]
    while (current_item)
 8008c12:	69bb      	ldr	r3, [r7, #24]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	f47f af5a 	bne.w	8008ace <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	695b      	ldr	r3, [r3, #20]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d003      	beq.n	8008c2a <print_object+0x1da>
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	68db      	ldr	r3, [r3, #12]
 8008c26:	3301      	adds	r3, #1
 8008c28:	e000      	b.n	8008c2c <print_object+0x1dc>
 8008c2a:	2302      	movs	r3, #2
 8008c2c:	4619      	mov	r1, r3
 8008c2e:	6838      	ldr	r0, [r7, #0]
 8008c30:	f7ff fb3d 	bl	80082ae <ensure>
 8008c34:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8008c36:	69fb      	ldr	r3, [r7, #28]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d101      	bne.n	8008c40 <print_object+0x1f0>
    {
        return false;
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	e022      	b.n	8008c86 <print_object+0x236>
    }
    if (output_buffer->format)
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	695b      	ldr	r3, [r3, #20]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d010      	beq.n	8008c6a <print_object+0x21a>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8008c48:	2300      	movs	r3, #0
 8008c4a:	613b      	str	r3, [r7, #16]
 8008c4c:	e007      	b.n	8008c5e <print_object+0x20e>
        {
            *output_pointer++ = '\t';
 8008c4e:	69fb      	ldr	r3, [r7, #28]
 8008c50:	1c5a      	adds	r2, r3, #1
 8008c52:	61fa      	str	r2, [r7, #28]
 8008c54:	2209      	movs	r2, #9
 8008c56:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	613b      	str	r3, [r7, #16]
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	68db      	ldr	r3, [r3, #12]
 8008c62:	1e5a      	subs	r2, r3, #1
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	429a      	cmp	r2, r3
 8008c68:	d8f1      	bhi.n	8008c4e <print_object+0x1fe>
        }
    }
    *output_pointer++ = '}';
 8008c6a:	69fb      	ldr	r3, [r7, #28]
 8008c6c:	1c5a      	adds	r2, r3, #1
 8008c6e:	61fa      	str	r2, [r7, #28]
 8008c70:	227d      	movs	r2, #125	; 0x7d
 8008c72:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8008c74:	69fb      	ldr	r3, [r7, #28]
 8008c76:	2200      	movs	r2, #0
 8008c78:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	68db      	ldr	r3, [r3, #12]
 8008c7e:	1e5a      	subs	r2, r3, #1
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	60da      	str	r2, [r3, #12]

    return true;
 8008c84:	2301      	movs	r3, #1
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	3720      	adds	r7, #32
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	bd80      	pop	{r7, pc}

08008c8e <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8008c8e:	b480      	push	{r7}
 8008c90:	b083      	sub	sp, #12
 8008c92:	af00      	add	r7, sp, #0
 8008c94:	6078      	str	r0, [r7, #4]
 8008c96:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	683a      	ldr	r2, [r7, #0]
 8008c9c:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	687a      	ldr	r2, [r7, #4]
 8008ca2:	605a      	str	r2, [r3, #4]
}
 8008ca4:	bf00      	nop
 8008ca6:	370c      	adds	r7, #12
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bc80      	pop	{r7}
 8008cac:	4770      	bx	lr

08008cae <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 8008cae:	b580      	push	{r7, lr}
 8008cb0:	b084      	sub	sp, #16
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	6078      	str	r0, [r7, #4]
 8008cb6:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL))
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d002      	beq.n	8008cc8 <add_item_to_array+0x1a>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d101      	bne.n	8008ccc <add_item_to_array+0x1e>
    {
        return false;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	e015      	b.n	8008cf8 <add_item_to_array+0x4a>
    }

    child = array->child;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	689b      	ldr	r3, [r3, #8]
 8008cd0:	60fb      	str	r3, [r7, #12]

    if (child == NULL)
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d106      	bne.n	8008ce6 <add_item_to_array+0x38>
    {
        /* list is empty, start new one */
        array->child = item;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	683a      	ldr	r2, [r7, #0]
 8008cdc:	609a      	str	r2, [r3, #8]
 8008cde:	e00a      	b.n	8008cf6 <add_item_to_array+0x48>
    else
    {
        /* append to the end */
        while (child->next)
        {
            child = child->next;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	60fb      	str	r3, [r7, #12]
        while (child->next)
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d1f8      	bne.n	8008ce0 <add_item_to_array+0x32>
        }
        suffix_object(child, item);
 8008cee:	6839      	ldr	r1, [r7, #0]
 8008cf0:	68f8      	ldr	r0, [r7, #12]
 8008cf2:	f7ff ffcc 	bl	8008c8e <suffix_object>
    }

    return true;
 8008cf6:	2301      	movs	r3, #1
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	3710      	adds	r7, #16
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8008d00:	b480      	push	{r7}
 8008d02:	b083      	sub	sp, #12
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8008d08:	687b      	ldr	r3, [r7, #4]
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	370c      	adds	r7, #12
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bc80      	pop	{r7}
 8008d12:	4770      	bx	lr

08008d14 <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b086      	sub	sp, #24
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	60f8      	str	r0, [r7, #12]
 8008d1c:	60b9      	str	r1, [r7, #8]
 8008d1e:	607a      	str	r2, [r7, #4]
 8008d20:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 8008d22:	2300      	movs	r3, #0
 8008d24:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 8008d26:	2300      	movs	r3, #0
 8008d28:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL))
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d005      	beq.n	8008d3c <add_item_to_object+0x28>
 8008d30:	68bb      	ldr	r3, [r7, #8]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d002      	beq.n	8008d3c <add_item_to_object+0x28>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d101      	bne.n	8008d40 <add_item_to_object+0x2c>
    {
        return false;
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	e036      	b.n	8008dae <add_item_to_object+0x9a>
    }

    if (constant_key)
 8008d40:	6a3b      	ldr	r3, [r7, #32]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d009      	beq.n	8008d5a <add_item_to_object+0x46>
    {
        new_key = (char*)cast_away_const(string);
 8008d46:	68b8      	ldr	r0, [r7, #8]
 8008d48:	f7ff ffda 	bl	8008d00 <cast_away_const>
 8008d4c:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	68db      	ldr	r3, [r3, #12]
 8008d52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008d56:	613b      	str	r3, [r7, #16]
 8008d58:	e00e      	b.n	8008d78 <add_item_to_object+0x64>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8008d5a:	6839      	ldr	r1, [r7, #0]
 8008d5c:	68b8      	ldr	r0, [r7, #8]
 8008d5e:	f7ff fa19 	bl	8008194 <cJSON_strdup>
 8008d62:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8008d64:	697b      	ldr	r3, [r7, #20]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d101      	bne.n	8008d6e <add_item_to_object+0x5a>
        {
            return false;
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	e01f      	b.n	8008dae <add_item_to_object+0x9a>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	68db      	ldr	r3, [r3, #12]
 8008d72:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008d76:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	68db      	ldr	r3, [r3, #12]
 8008d7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d109      	bne.n	8008d98 <add_item_to_object+0x84>
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6a1b      	ldr	r3, [r3, #32]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d005      	beq.n	8008d98 <add_item_to_object+0x84>
    {
        hooks->deallocate(item->string);
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	687a      	ldr	r2, [r7, #4]
 8008d92:	6a12      	ldr	r2, [r2, #32]
 8008d94:	4610      	mov	r0, r2
 8008d96:	4798      	blx	r3
    }

    item->string = new_key;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	697a      	ldr	r2, [r7, #20]
 8008d9c:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	693a      	ldr	r2, [r7, #16]
 8008da2:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8008da4:	6879      	ldr	r1, [r7, #4]
 8008da6:	68f8      	ldr	r0, [r7, #12]
 8008da8:	f7ff ff81 	bl	8008cae <add_item_to_array>
 8008dac:	4603      	mov	r3, r0
}
 8008dae:	4618      	mov	r0, r3
 8008db0:	3718      	adds	r7, #24
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bd80      	pop	{r7, pc}
	...

08008db8 <cJSON_AddStringToObject>:
    cJSON_Delete(number_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddStringToObject(cJSON * const object, const char * const name, const char * const string)
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b088      	sub	sp, #32
 8008dbc:	af02      	add	r7, sp, #8
 8008dbe:	60f8      	str	r0, [r7, #12]
 8008dc0:	60b9      	str	r1, [r7, #8]
 8008dc2:	607a      	str	r2, [r7, #4]
    cJSON *string_item = cJSON_CreateString(string);
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f000 f819 	bl	8008dfc <cJSON_CreateString>
 8008dca:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, string_item, &global_hooks, false))
 8008dcc:	2300      	movs	r3, #0
 8008dce:	9300      	str	r3, [sp, #0]
 8008dd0:	4b09      	ldr	r3, [pc, #36]	; (8008df8 <cJSON_AddStringToObject+0x40>)
 8008dd2:	697a      	ldr	r2, [r7, #20]
 8008dd4:	68b9      	ldr	r1, [r7, #8]
 8008dd6:	68f8      	ldr	r0, [r7, #12]
 8008dd8:	f7ff ff9c 	bl	8008d14 <add_item_to_object>
 8008ddc:	4603      	mov	r3, r0
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d001      	beq.n	8008de6 <cJSON_AddStringToObject+0x2e>
    {
        return string_item;
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	e003      	b.n	8008dee <cJSON_AddStringToObject+0x36>
    }

    cJSON_Delete(string_item);
 8008de6:	6978      	ldr	r0, [r7, #20]
 8008de8:	f7ff fa12 	bl	8008210 <cJSON_Delete>
    return NULL;
 8008dec:	2300      	movs	r3, #0
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3718      	adds	r7, #24
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bd80      	pop	{r7, pc}
 8008df6:	bf00      	nop
 8008df8:	20000078 	.word	0x20000078

08008dfc <cJSON_CreateString>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateString(const char *string)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b084      	sub	sp, #16
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8008e04:	480f      	ldr	r0, [pc, #60]	; (8008e44 <cJSON_CreateString+0x48>)
 8008e06:	f7ff f9ed 	bl	80081e4 <cJSON_New_Item>
 8008e0a:	60f8      	str	r0, [r7, #12]
    if(item)
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d012      	beq.n	8008e38 <cJSON_CreateString+0x3c>
    {
        item->type = cJSON_String;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	2210      	movs	r2, #16
 8008e16:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)string, &global_hooks);
 8008e18:	490a      	ldr	r1, [pc, #40]	; (8008e44 <cJSON_CreateString+0x48>)
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f7ff f9ba 	bl	8008194 <cJSON_strdup>
 8008e20:	4602      	mov	r2, r0
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	691b      	ldr	r3, [r3, #16]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d104      	bne.n	8008e38 <cJSON_CreateString+0x3c>
        {
            cJSON_Delete(item);
 8008e2e:	68f8      	ldr	r0, [r7, #12]
 8008e30:	f7ff f9ee 	bl	8008210 <cJSON_Delete>
            return NULL;
 8008e34:	2300      	movs	r3, #0
 8008e36:	e000      	b.n	8008e3a <cJSON_CreateString+0x3e>
        }
    }

    return item;
 8008e38:	68fb      	ldr	r3, [r7, #12]
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3710      	adds	r7, #16
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}
 8008e42:	bf00      	nop
 8008e44:	20000078 	.word	0x20000078

08008e48 <cJSON_CreateObject>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b082      	sub	sp, #8
 8008e4c:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 8008e4e:	4807      	ldr	r0, [pc, #28]	; (8008e6c <cJSON_CreateObject+0x24>)
 8008e50:	f7ff f9c8 	bl	80081e4 <cJSON_New_Item>
 8008e54:	6078      	str	r0, [r7, #4]
    if (item)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d002      	beq.n	8008e62 <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2240      	movs	r2, #64	; 0x40
 8008e60:	60da      	str	r2, [r3, #12]
    }

    return item;
 8008e62:	687b      	ldr	r3, [r7, #4]
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	3708      	adds	r7, #8
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}
 8008e6c:	20000078 	.word	0x20000078

08008e70 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	af00      	add	r7, sp, #0

  hcan.Instance = CAN1;
 8008e74:	4b17      	ldr	r3, [pc, #92]	; (8008ed4 <MX_CAN_Init+0x64>)
 8008e76:	4a18      	ldr	r2, [pc, #96]	; (8008ed8 <MX_CAN_Init+0x68>)
 8008e78:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 90;
 8008e7a:	4b16      	ldr	r3, [pc, #88]	; (8008ed4 <MX_CAN_Init+0x64>)
 8008e7c:	225a      	movs	r2, #90	; 0x5a
 8008e7e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8008e80:	4b14      	ldr	r3, [pc, #80]	; (8008ed4 <MX_CAN_Init+0x64>)
 8008e82:	2200      	movs	r2, #0
 8008e84:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8008e86:	4b13      	ldr	r3, [pc, #76]	; (8008ed4 <MX_CAN_Init+0x64>)
 8008e88:	2200      	movs	r2, #0
 8008e8a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 8008e8c:	4b11      	ldr	r3, [pc, #68]	; (8008ed4 <MX_CAN_Init+0x64>)
 8008e8e:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8008e92:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8008e94:	4b0f      	ldr	r3, [pc, #60]	; (8008ed4 <MX_CAN_Init+0x64>)
 8008e96:	2200      	movs	r2, #0
 8008e98:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8008e9a:	4b0e      	ldr	r3, [pc, #56]	; (8008ed4 <MX_CAN_Init+0x64>)
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8008ea0:	4b0c      	ldr	r3, [pc, #48]	; (8008ed4 <MX_CAN_Init+0x64>)
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8008ea6:	4b0b      	ldr	r3, [pc, #44]	; (8008ed4 <MX_CAN_Init+0x64>)
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8008eac:	4b09      	ldr	r3, [pc, #36]	; (8008ed4 <MX_CAN_Init+0x64>)
 8008eae:	2200      	movs	r2, #0
 8008eb0:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8008eb2:	4b08      	ldr	r3, [pc, #32]	; (8008ed4 <MX_CAN_Init+0x64>)
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8008eb8:	4b06      	ldr	r3, [pc, #24]	; (8008ed4 <MX_CAN_Init+0x64>)
 8008eba:	2200      	movs	r2, #0
 8008ebc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8008ebe:	4805      	ldr	r0, [pc, #20]	; (8008ed4 <MX_CAN_Init+0x64>)
 8008ec0:	f7f8 fe80 	bl	8001bc4 <HAL_CAN_Init>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d001      	beq.n	8008ece <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 8008eca:	f000 faec 	bl	80094a6 <Error_Handler>
  }

}
 8008ece:	bf00      	nop
 8008ed0:	bd80      	pop	{r7, pc}
 8008ed2:	bf00      	nop
 8008ed4:	200004dc 	.word	0x200004dc
 8008ed8:	40006400 	.word	0x40006400

08008edc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b088      	sub	sp, #32
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008ee4:	f107 0310 	add.w	r3, r7, #16
 8008ee8:	2200      	movs	r2, #0
 8008eea:	601a      	str	r2, [r3, #0]
 8008eec:	605a      	str	r2, [r3, #4]
 8008eee:	609a      	str	r2, [r3, #8]
 8008ef0:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4a20      	ldr	r2, [pc, #128]	; (8008f78 <HAL_CAN_MspInit+0x9c>)
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d139      	bne.n	8008f70 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8008efc:	4a1f      	ldr	r2, [pc, #124]	; (8008f7c <HAL_CAN_MspInit+0xa0>)
 8008efe:	4b1f      	ldr	r3, [pc, #124]	; (8008f7c <HAL_CAN_MspInit+0xa0>)
 8008f00:	69db      	ldr	r3, [r3, #28]
 8008f02:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008f06:	61d3      	str	r3, [r2, #28]
 8008f08:	4b1c      	ldr	r3, [pc, #112]	; (8008f7c <HAL_CAN_MspInit+0xa0>)
 8008f0a:	69db      	ldr	r3, [r3, #28]
 8008f0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f10:	60fb      	str	r3, [r7, #12]
 8008f12:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008f14:	4a19      	ldr	r2, [pc, #100]	; (8008f7c <HAL_CAN_MspInit+0xa0>)
 8008f16:	4b19      	ldr	r3, [pc, #100]	; (8008f7c <HAL_CAN_MspInit+0xa0>)
 8008f18:	699b      	ldr	r3, [r3, #24]
 8008f1a:	f043 0304 	orr.w	r3, r3, #4
 8008f1e:	6193      	str	r3, [r2, #24]
 8008f20:	4b16      	ldr	r3, [pc, #88]	; (8008f7c <HAL_CAN_MspInit+0xa0>)
 8008f22:	699b      	ldr	r3, [r3, #24]
 8008f24:	f003 0304 	and.w	r3, r3, #4
 8008f28:	60bb      	str	r3, [r7, #8]
 8008f2a:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration    
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = CAN_RX_Pin;
 8008f2c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008f30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008f32:	2300      	movs	r3, #0
 8008f34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f36:	2300      	movs	r3, #0
 8008f38:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(CAN_RX_GPIO_Port, &GPIO_InitStruct);
 8008f3a:	f107 0310 	add.w	r3, r7, #16
 8008f3e:	4619      	mov	r1, r3
 8008f40:	480f      	ldr	r0, [pc, #60]	; (8008f80 <HAL_CAN_MspInit+0xa4>)
 8008f42:	f7fa f959 	bl	80031f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CAN_TX_Pin;
 8008f46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008f4a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f4c:	2302      	movs	r3, #2
 8008f4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008f50:	2303      	movs	r3, #3
 8008f52:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CAN_TX_GPIO_Port, &GPIO_InitStruct);
 8008f54:	f107 0310 	add.w	r3, r7, #16
 8008f58:	4619      	mov	r1, r3
 8008f5a:	4809      	ldr	r0, [pc, #36]	; (8008f80 <HAL_CAN_MspInit+0xa4>)
 8008f5c:	f7fa f94c 	bl	80031f8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8008f60:	2200      	movs	r2, #0
 8008f62:	2100      	movs	r1, #0
 8008f64:	2014      	movs	r0, #20
 8008f66:	f7f9 fc5a 	bl	800281e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8008f6a:	2014      	movs	r0, #20
 8008f6c:	f7f9 fc73 	bl	8002856 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8008f70:	bf00      	nop
 8008f72:	3720      	adds	r7, #32
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bd80      	pop	{r7, pc}
 8008f78:	40006400 	.word	0x40006400
 8008f7c:	40021000 	.word	0x40021000
 8008f80:	40010800 	.word	0x40010800

08008f84 <HAL_CAN_RxFifo0MsgPendingCallback>:

//--------------------------------------------------------------------------------------------
//	 @function:    can
//--------------------------------------------------------------------------------------------
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b08e      	sub	sp, #56	; 0x38
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef CAN_RxHeader;

	uint8_t Rx_Data[8];
	uint8_t Data_Len = 0;
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	uint32_t ID = 0;
 8008f92:	2300      	movs	r3, #0
 8008f94:	633b      	str	r3, [r7, #48]	; 0x30

	if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CAN_RxHeader, Rx_Data) == HAL_OK)
 8008f96:	f107 030c 	add.w	r3, r7, #12
 8008f9a:	f107 0214 	add.w	r2, r7, #20
 8008f9e:	2100      	movs	r1, #0
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f7f9 f816 	bl	8001fd2 <HAL_CAN_GetRxMessage>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d111      	bne.n	8008fd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
	{
		Data_Len = CAN_RxHeader.DLC;
 8008fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fae:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if(CAN_RxHeader.IDE)
 8008fb2:	69fb      	ldr	r3, [r7, #28]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d002      	beq.n	8008fbe <HAL_CAN_RxFifo0MsgPendingCallback+0x3a>
			ID = CAN_RxHeader.ExtId;
 8008fb8:	69bb      	ldr	r3, [r7, #24]
 8008fba:	633b      	str	r3, [r7, #48]	; 0x30
 8008fbc:	e001      	b.n	8008fc2 <HAL_CAN_RxFifo0MsgPendingCallback+0x3e>
		else
			ID = CAN_RxHeader.StdId;
 8008fbe:	697b      	ldr	r3, [r7, #20]
 8008fc0:	633b      	str	r3, [r7, #48]	; 0x30


		HAL_UART_Transmit_DMA(&huart2, (uint8_t *)Rx_Data, sizeof(Rx_Data));      //USART2PC
 8008fc2:	f107 030c 	add.w	r3, r7, #12
 8008fc6:	2208      	movs	r2, #8
 8008fc8:	4619      	mov	r1, r3
 8008fca:	4803      	ldr	r0, [pc, #12]	; (8008fd8 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8008fcc:	f7fc fc6e 	bl	80058ac <HAL_UART_Transmit_DMA>
	}
}
 8008fd0:	bf00      	nop
 8008fd2:	3738      	adds	r7, #56	; 0x38
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}
 8008fd8:	20000964 	.word	0x20000964

08008fdc <CAN_Config_Init>:

//--------------------------------------------------------------------------------------------
//	 @function:    CAN,(),
//--------------------------------------------------------------------------------------------
void CAN_Config_Init(void)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b08a      	sub	sp, #40	; 0x28
 8008fe0:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef CAN_FilterType;
	CAN_FilterType.FilterBank=0;							//0
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	617b      	str	r3, [r7, #20]
	CAN_FilterType.FilterIdHigh=0x0000;                     //ID16
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	603b      	str	r3, [r7, #0]
	CAN_FilterType.FilterIdLow=0x0000;                      //ID16
 8008fea:	2300      	movs	r3, #0
 8008fec:	607b      	str	r3, [r7, #4]
	CAN_FilterType.FilterMaskIdHigh=0x0000;            		//16
 8008fee:	2300      	movs	r3, #0
 8008ff0:	60bb      	str	r3, [r7, #8]
	CAN_FilterType.FilterMaskIdLow=0x0000;					//16
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	60fb      	str	r3, [r7, #12]
	CAN_FilterType.FilterFIFOAssignment=CAN_RX_FIFO0;		//FIFO0IDFIFO0
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	613b      	str	r3, [r7, #16]
	CAN_FilterType.FilterMode=CAN_FILTERMODE_IDMASK;		//CAN_FILTERMODE_IDLIST
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	61bb      	str	r3, [r7, #24]
	CAN_FilterType.FilterScale=CAN_FILTERSCALE_32BIT; 		//32
 8008ffe:	2301      	movs	r3, #1
 8009000:	61fb      	str	r3, [r7, #28]
	CAN_FilterType.FilterActivation=ENABLE;					//
 8009002:	2301      	movs	r3, #1
 8009004:	623b      	str	r3, [r7, #32]
	CAN_FilterType.SlaveStartFilterBank=14;					//CAN14
 8009006:	230e      	movs	r3, #14
 8009008:	627b      	str	r3, [r7, #36]	; 0x24

	if(HAL_CAN_ConfigFilter(&hcan,&CAN_FilterType)!=HAL_OK)                      //CAN
 800900a:	463b      	mov	r3, r7
 800900c:	4619      	mov	r1, r3
 800900e:	480e      	ldr	r0, [pc, #56]	; (8009048 <CAN_Config_Init+0x6c>)
 8009010:	f7f8 fed2 	bl	8001db8 <HAL_CAN_ConfigFilter>
 8009014:	4603      	mov	r3, r0
 8009016:	2b00      	cmp	r3, #0
 8009018:	d001      	beq.n	800901e <CAN_Config_Init+0x42>
	{
		Error_Handler();
 800901a:	f000 fa44 	bl	80094a6 <Error_Handler>
	}
	if(HAL_CAN_ActivateNotification(&hcan,CAN_IT_RX_FIFO0_MSG_PENDING)!=HAL_OK)  //
 800901e:	2102      	movs	r1, #2
 8009020:	4809      	ldr	r0, [pc, #36]	; (8009048 <CAN_Config_Init+0x6c>)
 8009022:	f7f9 f8e8 	bl	80021f6 <HAL_CAN_ActivateNotification>
 8009026:	4603      	mov	r3, r0
 8009028:	2b00      	cmp	r3, #0
 800902a:	d001      	beq.n	8009030 <CAN_Config_Init+0x54>
	{
		Error_Handler();
 800902c:	f000 fa3b 	bl	80094a6 <Error_Handler>
	}
	if(HAL_CAN_Start(&hcan)!=HAL_OK)                                             //CAN
 8009030:	4805      	ldr	r0, [pc, #20]	; (8009048 <CAN_Config_Init+0x6c>)
 8009032:	f7f8 ff8a 	bl	8001f4a <HAL_CAN_Start>
 8009036:	4603      	mov	r3, r0
 8009038:	2b00      	cmp	r3, #0
 800903a:	d001      	beq.n	8009040 <CAN_Config_Init+0x64>
	{
		Error_Handler();
 800903c:	f000 fa33 	bl	80094a6 <Error_Handler>
	}
}
 8009040:	bf00      	nop
 8009042:	3728      	adds	r7, #40	; 0x28
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}
 8009048:	200004dc 	.word	0x200004dc

0800904c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b082      	sub	sp, #8
 8009050:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8009052:	4a1a      	ldr	r2, [pc, #104]	; (80090bc <MX_DMA_Init+0x70>)
 8009054:	4b19      	ldr	r3, [pc, #100]	; (80090bc <MX_DMA_Init+0x70>)
 8009056:	695b      	ldr	r3, [r3, #20]
 8009058:	f043 0301 	orr.w	r3, r3, #1
 800905c:	6153      	str	r3, [r2, #20]
 800905e:	4b17      	ldr	r3, [pc, #92]	; (80090bc <MX_DMA_Init+0x70>)
 8009060:	695b      	ldr	r3, [r3, #20]
 8009062:	f003 0301 	and.w	r3, r3, #1
 8009066:	607b      	str	r3, [r7, #4]
 8009068:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800906a:	4a14      	ldr	r2, [pc, #80]	; (80090bc <MX_DMA_Init+0x70>)
 800906c:	4b13      	ldr	r3, [pc, #76]	; (80090bc <MX_DMA_Init+0x70>)
 800906e:	695b      	ldr	r3, [r3, #20]
 8009070:	f043 0302 	orr.w	r3, r3, #2
 8009074:	6153      	str	r3, [r2, #20]
 8009076:	4b11      	ldr	r3, [pc, #68]	; (80090bc <MX_DMA_Init+0x70>)
 8009078:	695b      	ldr	r3, [r3, #20]
 800907a:	f003 0302 	and.w	r3, r3, #2
 800907e:	603b      	str	r3, [r7, #0]
 8009080:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8009082:	2200      	movs	r2, #0
 8009084:	2100      	movs	r1, #0
 8009086:	200d      	movs	r0, #13
 8009088:	f7f9 fbc9 	bl	800281e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800908c:	200d      	movs	r0, #13
 800908e:	f7f9 fbe2 	bl	8002856 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 8009092:	2200      	movs	r2, #0
 8009094:	2100      	movs	r1, #0
 8009096:	203a      	movs	r0, #58	; 0x3a
 8009098:	f7f9 fbc1 	bl	800281e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 800909c:	203a      	movs	r0, #58	; 0x3a
 800909e:	f7f9 fbda 	bl	8002856 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 0, 0);
 80090a2:	2200      	movs	r2, #0
 80090a4:	2100      	movs	r1, #0
 80090a6:	203b      	movs	r0, #59	; 0x3b
 80090a8:	f7f9 fbb9 	bl	800281e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
 80090ac:	203b      	movs	r0, #59	; 0x3b
 80090ae:	f7f9 fbd2 	bl	8002856 <HAL_NVIC_EnableIRQ>

}
 80090b2:	bf00      	nop
 80090b4:	3708      	adds	r7, #8
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bd80      	pop	{r7, pc}
 80090ba:	bf00      	nop
 80090bc:	40021000 	.word	0x40021000

080090c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b088      	sub	sp, #32
 80090c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80090c6:	f107 0310 	add.w	r3, r7, #16
 80090ca:	2200      	movs	r2, #0
 80090cc:	601a      	str	r2, [r3, #0]
 80090ce:	605a      	str	r2, [r3, #4]
 80090d0:	609a      	str	r2, [r3, #8]
 80090d2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80090d4:	4a51      	ldr	r2, [pc, #324]	; (800921c <MX_GPIO_Init+0x15c>)
 80090d6:	4b51      	ldr	r3, [pc, #324]	; (800921c <MX_GPIO_Init+0x15c>)
 80090d8:	699b      	ldr	r3, [r3, #24]
 80090da:	f043 0310 	orr.w	r3, r3, #16
 80090de:	6193      	str	r3, [r2, #24]
 80090e0:	4b4e      	ldr	r3, [pc, #312]	; (800921c <MX_GPIO_Init+0x15c>)
 80090e2:	699b      	ldr	r3, [r3, #24]
 80090e4:	f003 0310 	and.w	r3, r3, #16
 80090e8:	60fb      	str	r3, [r7, #12]
 80090ea:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80090ec:	4a4b      	ldr	r2, [pc, #300]	; (800921c <MX_GPIO_Init+0x15c>)
 80090ee:	4b4b      	ldr	r3, [pc, #300]	; (800921c <MX_GPIO_Init+0x15c>)
 80090f0:	699b      	ldr	r3, [r3, #24]
 80090f2:	f043 0320 	orr.w	r3, r3, #32
 80090f6:	6193      	str	r3, [r2, #24]
 80090f8:	4b48      	ldr	r3, [pc, #288]	; (800921c <MX_GPIO_Init+0x15c>)
 80090fa:	699b      	ldr	r3, [r3, #24]
 80090fc:	f003 0320 	and.w	r3, r3, #32
 8009100:	60bb      	str	r3, [r7, #8]
 8009102:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009104:	4a45      	ldr	r2, [pc, #276]	; (800921c <MX_GPIO_Init+0x15c>)
 8009106:	4b45      	ldr	r3, [pc, #276]	; (800921c <MX_GPIO_Init+0x15c>)
 8009108:	699b      	ldr	r3, [r3, #24]
 800910a:	f043 0304 	orr.w	r3, r3, #4
 800910e:	6193      	str	r3, [r2, #24]
 8009110:	4b42      	ldr	r3, [pc, #264]	; (800921c <MX_GPIO_Init+0x15c>)
 8009112:	699b      	ldr	r3, [r3, #24]
 8009114:	f003 0304 	and.w	r3, r3, #4
 8009118:	607b      	str	r3, [r7, #4]
 800911a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800911c:	4a3f      	ldr	r2, [pc, #252]	; (800921c <MX_GPIO_Init+0x15c>)
 800911e:	4b3f      	ldr	r3, [pc, #252]	; (800921c <MX_GPIO_Init+0x15c>)
 8009120:	699b      	ldr	r3, [r3, #24]
 8009122:	f043 0308 	orr.w	r3, r3, #8
 8009126:	6193      	str	r3, [r2, #24]
 8009128:	4b3c      	ldr	r3, [pc, #240]	; (800921c <MX_GPIO_Init+0x15c>)
 800912a:	699b      	ldr	r3, [r3, #24]
 800912c:	f003 0308 	and.w	r3, r3, #8
 8009130:	603b      	str	r3, [r7, #0]
 8009132:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_MSGTX_Pin|LED1_RUNNING_Pin|LORANODE_NRST_Pin|LORANODE_BUSY_Pin 
 8009134:	2200      	movs	r2, #0
 8009136:	f247 31c0 	movw	r1, #29632	; 0x73c0
 800913a:	4839      	ldr	r0, [pc, #228]	; (8009220 <MX_GPIO_Init+0x160>)
 800913c:	f7fa f9e1 	bl	8003502 <HAL_GPIO_WritePin>
                          |LORANODE_MODE_Pin|LORANODE_STAT_Pin|RS485_SEL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NB_PWRKEY_Pin|LORANODE_WAKE_Pin, GPIO_PIN_RESET);
 8009140:	2200      	movs	r2, #0
 8009142:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009146:	4837      	ldr	r0, [pc, #220]	; (8009224 <MX_GPIO_Init+0x164>)
 8009148:	f7fa f9db 	bl	8003502 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NB_PEN_GPIO_Port, NB_PEN_Pin, GPIO_PIN_RESET);
 800914c:	2200      	movs	r2, #0
 800914e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009152:	4835      	ldr	r0, [pc, #212]	; (8009228 <MX_GPIO_Init+0x168>)
 8009154:	f7fa f9d5 	bl	8003502 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED2_MSGTX_Pin|LED1_RUNNING_Pin|LORANODE_NRST_Pin|LORANODE_BUSY_Pin 
 8009158:	f247 33c0 	movw	r3, #29632	; 0x73c0
 800915c:	613b      	str	r3, [r7, #16]
                          |LORANODE_MODE_Pin|LORANODE_STAT_Pin|RS485_SEL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800915e:	2301      	movs	r3, #1
 8009160:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009162:	2300      	movs	r3, #0
 8009164:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009166:	2302      	movs	r3, #2
 8009168:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800916a:	f107 0310 	add.w	r3, r7, #16
 800916e:	4619      	mov	r1, r3
 8009170:	482b      	ldr	r0, [pc, #172]	; (8009220 <MX_GPIO_Init+0x160>)
 8009172:	f7fa f841 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = NB_PWRKEY_Pin|LORANODE_WAKE_Pin;
 8009176:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800917a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800917c:	2301      	movs	r3, #1
 800917e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009180:	2300      	movs	r3, #0
 8009182:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009184:	2302      	movs	r3, #2
 8009186:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009188:	f107 0310 	add.w	r3, r7, #16
 800918c:	4619      	mov	r1, r3
 800918e:	4825      	ldr	r0, [pc, #148]	; (8009224 <MX_GPIO_Init+0x164>)
 8009190:	f7fa f832 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW4_Pin;
 8009194:	2380      	movs	r3, #128	; 0x80
 8009196:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009198:	2300      	movs	r3, #0
 800919a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800919c:	2302      	movs	r3, #2
 800919e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SW4_GPIO_Port, &GPIO_InitStruct);
 80091a0:	f107 0310 	add.w	r3, r7, #16
 80091a4:	4619      	mov	r1, r3
 80091a6:	481f      	ldr	r0, [pc, #124]	; (8009224 <MX_GPIO_Init+0x164>)
 80091a8:	f7fa f826 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = SW3_Pin|SW2_Pin;
 80091ac:	2330      	movs	r3, #48	; 0x30
 80091ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80091b0:	2300      	movs	r3, #0
 80091b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80091b4:	2302      	movs	r3, #2
 80091b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80091b8:	f107 0310 	add.w	r3, r7, #16
 80091bc:	4619      	mov	r1, r3
 80091be:	4818      	ldr	r0, [pc, #96]	; (8009220 <MX_GPIO_Init+0x160>)
 80091c0:	f7fa f81a 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SW1_Pin|SW6_Pin|SW7_Pin|SW8_Pin;
 80091c4:	2339      	movs	r3, #57	; 0x39
 80091c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80091c8:	2300      	movs	r3, #0
 80091ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80091cc:	2302      	movs	r3, #2
 80091ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80091d0:	f107 0310 	add.w	r3, r7, #16
 80091d4:	4619      	mov	r1, r3
 80091d6:	4814      	ldr	r0, [pc, #80]	; (8009228 <MX_GPIO_Init+0x168>)
 80091d8:	f7fa f80e 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW5_Pin;
 80091dc:	2304      	movs	r3, #4
 80091de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80091e0:	2300      	movs	r3, #0
 80091e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80091e4:	2302      	movs	r3, #2
 80091e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SW5_GPIO_Port, &GPIO_InitStruct);
 80091e8:	f107 0310 	add.w	r3, r7, #16
 80091ec:	4619      	mov	r1, r3
 80091ee:	480f      	ldr	r0, [pc, #60]	; (800922c <MX_GPIO_Init+0x16c>)
 80091f0:	f7fa f802 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NB_PEN_Pin;
 80091f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80091f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80091fa:	2301      	movs	r3, #1
 80091fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091fe:	2300      	movs	r3, #0
 8009200:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009202:	2302      	movs	r3, #2
 8009204:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NB_PEN_GPIO_Port, &GPIO_InitStruct);
 8009206:	f107 0310 	add.w	r3, r7, #16
 800920a:	4619      	mov	r1, r3
 800920c:	4806      	ldr	r0, [pc, #24]	; (8009228 <MX_GPIO_Init+0x168>)
 800920e:	f7f9 fff3 	bl	80031f8 <HAL_GPIO_Init>

}
 8009212:	bf00      	nop
 8009214:	3720      	adds	r7, #32
 8009216:	46bd      	mov	sp, r7
 8009218:	bd80      	pop	{r7, pc}
 800921a:	bf00      	nop
 800921c:	40021000 	.word	0x40021000
 8009220:	40011000 	.word	0x40011000
 8009224:	40010800 	.word	0x40010800
 8009228:	40010c00 	.word	0x40010c00
 800922c:	40011400 	.word	0x40011400

08009230 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8009234:	4b12      	ldr	r3, [pc, #72]	; (8009280 <MX_I2C1_Init+0x50>)
 8009236:	4a13      	ldr	r2, [pc, #76]	; (8009284 <MX_I2C1_Init+0x54>)
 8009238:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800923a:	4b11      	ldr	r3, [pc, #68]	; (8009280 <MX_I2C1_Init+0x50>)
 800923c:	4a12      	ldr	r2, [pc, #72]	; (8009288 <MX_I2C1_Init+0x58>)
 800923e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8009240:	4b0f      	ldr	r3, [pc, #60]	; (8009280 <MX_I2C1_Init+0x50>)
 8009242:	2200      	movs	r2, #0
 8009244:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8009246:	4b0e      	ldr	r3, [pc, #56]	; (8009280 <MX_I2C1_Init+0x50>)
 8009248:	2200      	movs	r2, #0
 800924a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800924c:	4b0c      	ldr	r3, [pc, #48]	; (8009280 <MX_I2C1_Init+0x50>)
 800924e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009252:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009254:	4b0a      	ldr	r3, [pc, #40]	; (8009280 <MX_I2C1_Init+0x50>)
 8009256:	2200      	movs	r2, #0
 8009258:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800925a:	4b09      	ldr	r3, [pc, #36]	; (8009280 <MX_I2C1_Init+0x50>)
 800925c:	2200      	movs	r2, #0
 800925e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009260:	4b07      	ldr	r3, [pc, #28]	; (8009280 <MX_I2C1_Init+0x50>)
 8009262:	2200      	movs	r2, #0
 8009264:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009266:	4b06      	ldr	r3, [pc, #24]	; (8009280 <MX_I2C1_Init+0x50>)
 8009268:	2200      	movs	r2, #0
 800926a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800926c:	4804      	ldr	r0, [pc, #16]	; (8009280 <MX_I2C1_Init+0x50>)
 800926e:	f7fa f971 	bl	8003554 <HAL_I2C_Init>
 8009272:	4603      	mov	r3, r0
 8009274:	2b00      	cmp	r3, #0
 8009276:	d001      	beq.n	800927c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8009278:	f000 f915 	bl	80094a6 <Error_Handler>
  }

}
 800927c:	bf00      	nop
 800927e:	bd80      	pop	{r7, pc}
 8009280:	20000504 	.word	0x20000504
 8009284:	40005400 	.word	0x40005400
 8009288:	000186a0 	.word	0x000186a0

0800928c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b088      	sub	sp, #32
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009294:	f107 0310 	add.w	r3, r7, #16
 8009298:	2200      	movs	r2, #0
 800929a:	601a      	str	r2, [r3, #0]
 800929c:	605a      	str	r2, [r3, #4]
 800929e:	609a      	str	r2, [r3, #8]
 80092a0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4a15      	ldr	r2, [pc, #84]	; (80092fc <HAL_I2C_MspInit+0x70>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d123      	bne.n	80092f4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80092ac:	4a14      	ldr	r2, [pc, #80]	; (8009300 <HAL_I2C_MspInit+0x74>)
 80092ae:	4b14      	ldr	r3, [pc, #80]	; (8009300 <HAL_I2C_MspInit+0x74>)
 80092b0:	699b      	ldr	r3, [r3, #24]
 80092b2:	f043 0308 	orr.w	r3, r3, #8
 80092b6:	6193      	str	r3, [r2, #24]
 80092b8:	4b11      	ldr	r3, [pc, #68]	; (8009300 <HAL_I2C_MspInit+0x74>)
 80092ba:	699b      	ldr	r3, [r3, #24]
 80092bc:	f003 0308 	and.w	r3, r3, #8
 80092c0:	60fb      	str	r3, [r7, #12]
 80092c2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80092c4:	23c0      	movs	r3, #192	; 0xc0
 80092c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80092c8:	2312      	movs	r3, #18
 80092ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80092cc:	2303      	movs	r3, #3
 80092ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80092d0:	f107 0310 	add.w	r3, r7, #16
 80092d4:	4619      	mov	r1, r3
 80092d6:	480b      	ldr	r0, [pc, #44]	; (8009304 <HAL_I2C_MspInit+0x78>)
 80092d8:	f7f9 ff8e 	bl	80031f8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80092dc:	4a08      	ldr	r2, [pc, #32]	; (8009300 <HAL_I2C_MspInit+0x74>)
 80092de:	4b08      	ldr	r3, [pc, #32]	; (8009300 <HAL_I2C_MspInit+0x74>)
 80092e0:	69db      	ldr	r3, [r3, #28]
 80092e2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80092e6:	61d3      	str	r3, [r2, #28]
 80092e8:	4b05      	ldr	r3, [pc, #20]	; (8009300 <HAL_I2C_MspInit+0x74>)
 80092ea:	69db      	ldr	r3, [r3, #28]
 80092ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80092f0:	60bb      	str	r3, [r7, #8]
 80092f2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80092f4:	bf00      	nop
 80092f6:	3720      	adds	r7, #32
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd80      	pop	{r7, pc}
 80092fc:	40005400 	.word	0x40005400
 8009300:	40021000 	.word	0x40021000
 8009304:	40010c00 	.word	0x40010c00

08009308 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800930c:	f7f7 ff88 	bl	8001220 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8009310:	f000 f836 	bl	8009380 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8009314:	f7ff fed4 	bl	80090c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8009318:	f7ff fe98 	bl	800904c <MX_DMA_Init>
  MX_ADC1_Init();
 800931c:	f7fe fccc 	bl	8007cb8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8009320:	f7ff ff86 	bl	8009230 <MX_I2C1_Init>
  MX_UART4_Init();
 8009324:	f000 fb90 	bl	8009a48 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8009328:	f000 fbb8 	bl	8009a9c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800932c:	f000 fc0a 	bl	8009b44 <MX_USART3_UART_Init>
  MX_TIM5_Init();
 8009330:	f000 faba 	bl	80098a8 <MX_TIM5_Init>
  MX_TIM2_Init();
 8009334:	f000 fa1e 	bl	8009774 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8009338:	f000 fbda 	bl	8009af0 <MX_USART2_UART_Init>
  MX_CAN_Init();
 800933c:	f7ff fd98 	bl	8008e70 <MX_CAN_Init>
//  MX_IWDG_Init();
  MX_ADC3_Init();
 8009340:	f7fe fcf8 	bl	8007d34 <MX_ADC3_Init>
  MX_TIM3_Init();
 8009344:	f000 fa62 	bl	800980c <MX_TIM3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8009348:	f000 f879 	bl	800943e <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */


//  HAL_IWDG_Init(&hiwdg);                //iwdg
  HAL_TIM_Base_Start_IT(&htim3);        //31s
 800934c:	480a      	ldr	r0, [pc, #40]	; (8009378 <main+0x70>)
 800934e:	f7fb fe2e 	bl	8004fae <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);        //55s
 8009352:	480a      	ldr	r0, [pc, #40]	; (800937c <main+0x74>)
 8009354:	f7fb fe2b 	bl	8004fae <HAL_TIM_Base_Start_IT>


  //
  UART_IT_IDLE_InitAll();
 8009358:	f000 fe2c 	bl	8009fb4 <UART_IT_IDLE_InitAll>

  //
  Hardware_Init();         
 800935c:	f7fd fa8d 	bl	800687a <Hardware_Init>

  NBiot_Init();
 8009360:	f7fd fc00 	bl	8006b64 <NBiot_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	SensorAnalysis();
 8009364:	f7fe faa0 	bl	80078a8 <SensorAnalysis>
//	LoraAnalysis();
//	CanAnalysis();

	NBiot_Task();
 8009368:	f7fd fc38 	bl	8006bdc <NBiot_Task>

	HAL_Delay(2000);
 800936c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8009370:	f7f7 ffb8 	bl	80012e4 <HAL_Delay>
	SensorAnalysis();
 8009374:	e7f6      	b.n	8009364 <main+0x5c>
 8009376:	bf00      	nop
 8009378:	20000598 	.word	0x20000598
 800937c:	20000558 	.word	0x20000558

08009380 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b096      	sub	sp, #88	; 0x58
 8009384:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009386:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800938a:	2228      	movs	r2, #40	; 0x28
 800938c:	2100      	movs	r1, #0
 800938e:	4618      	mov	r0, r3
 8009390:	f000 ff3d 	bl	800a20e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009394:	f107 031c 	add.w	r3, r7, #28
 8009398:	2200      	movs	r2, #0
 800939a:	601a      	str	r2, [r3, #0]
 800939c:	605a      	str	r2, [r3, #4]
 800939e:	609a      	str	r2, [r3, #8]
 80093a0:	60da      	str	r2, [r3, #12]
 80093a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80093a4:	1d3b      	adds	r3, r7, #4
 80093a6:	2200      	movs	r2, #0
 80093a8:	601a      	str	r2, [r3, #0]
 80093aa:	605a      	str	r2, [r3, #4]
 80093ac:	609a      	str	r2, [r3, #8]
 80093ae:	60da      	str	r2, [r3, #12]
 80093b0:	611a      	str	r2, [r3, #16]
 80093b2:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80093b4:	2309      	movs	r3, #9
 80093b6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80093b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80093bc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80093be:	2300      	movs	r3, #0
 80093c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80093c2:	2301      	movs	r3, #1
 80093c4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80093c6:	2301      	movs	r3, #1
 80093c8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80093ca:	2302      	movs	r3, #2
 80093cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80093ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80093d2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80093d4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80093d8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80093da:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80093de:	4618      	mov	r0, r3
 80093e0:	f7fa fff8 	bl	80043d4 <HAL_RCC_OscConfig>
 80093e4:	4603      	mov	r3, r0
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d001      	beq.n	80093ee <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80093ea:	f000 f85c 	bl	80094a6 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80093ee:	230f      	movs	r3, #15
 80093f0:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80093f2:	2302      	movs	r3, #2
 80093f4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80093f6:	2300      	movs	r3, #0
 80093f8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80093fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80093fe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8009400:	2300      	movs	r3, #0
 8009402:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8009404:	f107 031c 	add.w	r3, r7, #28
 8009408:	2102      	movs	r1, #2
 800940a:	4618      	mov	r0, r3
 800940c:	f7fb fa46 	bl	800489c <HAL_RCC_ClockConfig>
 8009410:	4603      	mov	r3, r0
 8009412:	2b00      	cmp	r3, #0
 8009414:	d001      	beq.n	800941a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8009416:	f000 f846 	bl	80094a6 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800941a:	2302      	movs	r3, #2
 800941c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800941e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009422:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009424:	1d3b      	adds	r3, r7, #4
 8009426:	4618      	mov	r0, r3
 8009428:	f7fb fbf6 	bl	8004c18 <HAL_RCCEx_PeriphCLKConfig>
 800942c:	4603      	mov	r3, r0
 800942e:	2b00      	cmp	r3, #0
 8009430:	d001      	beq.n	8009436 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8009432:	f000 f838 	bl	80094a6 <Error_Handler>
  }
}
 8009436:	bf00      	nop
 8009438:	3758      	adds	r7, #88	; 0x58
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}

0800943e <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800943e:	b580      	push	{r7, lr}
 8009440:	af00      	add	r7, sp, #0
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8009442:	2200      	movs	r2, #0
 8009444:	2100      	movs	r1, #0
 8009446:	200f      	movs	r0, #15
 8009448:	f7f9 f9e9 	bl	800281e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800944c:	200f      	movs	r0, #15
 800944e:	f7f9 fa02 	bl	8002856 <HAL_NVIC_EnableIRQ>
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8009452:	2200      	movs	r2, #0
 8009454:	2100      	movs	r1, #0
 8009456:	2025      	movs	r0, #37	; 0x25
 8009458:	f7f9 f9e1 	bl	800281e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 800945c:	2025      	movs	r0, #37	; 0x25
 800945e:	f7f9 f9fa 	bl	8002856 <HAL_NVIC_EnableIRQ>
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8009462:	2200      	movs	r2, #0
 8009464:	2100      	movs	r1, #0
 8009466:	2026      	movs	r0, #38	; 0x26
 8009468:	f7f9 f9d9 	bl	800281e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 800946c:	2026      	movs	r0, #38	; 0x26
 800946e:	f7f9 f9f2 	bl	8002856 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8009472:	2200      	movs	r2, #0
 8009474:	2100      	movs	r1, #0
 8009476:	2010      	movs	r0, #16
 8009478:	f7f9 f9d1 	bl	800281e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800947c:	2010      	movs	r0, #16
 800947e:	f7f9 f9ea 	bl	8002856 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8009482:	2200      	movs	r2, #0
 8009484:	2100      	movs	r1, #0
 8009486:	2011      	movs	r0, #17
 8009488:	f7f9 f9c9 	bl	800281e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800948c:	2011      	movs	r0, #17
 800948e:	f7f9 f9e2 	bl	8002856 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8009492:	2200      	movs	r2, #0
 8009494:	2100      	movs	r1, #0
 8009496:	200b      	movs	r0, #11
 8009498:	f7f9 f9c1 	bl	800281e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800949c:	200b      	movs	r0, #11
 800949e:	f7f9 f9da 	bl	8002856 <HAL_NVIC_EnableIRQ>
}
 80094a2:	bf00      	nop
 80094a4:	bd80      	pop	{r7, pc}

080094a6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80094a6:	b480      	push	{r7}
 80094a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80094aa:	bf00      	nop
 80094ac:	46bd      	mov	sp, r7
 80094ae:	bc80      	pop	{r7}
 80094b0:	4770      	bx	lr
	...

080094b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80094b4:	b480      	push	{r7}
 80094b6:	b085      	sub	sp, #20
 80094b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80094ba:	4a15      	ldr	r2, [pc, #84]	; (8009510 <HAL_MspInit+0x5c>)
 80094bc:	4b14      	ldr	r3, [pc, #80]	; (8009510 <HAL_MspInit+0x5c>)
 80094be:	699b      	ldr	r3, [r3, #24]
 80094c0:	f043 0301 	orr.w	r3, r3, #1
 80094c4:	6193      	str	r3, [r2, #24]
 80094c6:	4b12      	ldr	r3, [pc, #72]	; (8009510 <HAL_MspInit+0x5c>)
 80094c8:	699b      	ldr	r3, [r3, #24]
 80094ca:	f003 0301 	and.w	r3, r3, #1
 80094ce:	60bb      	str	r3, [r7, #8]
 80094d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80094d2:	4a0f      	ldr	r2, [pc, #60]	; (8009510 <HAL_MspInit+0x5c>)
 80094d4:	4b0e      	ldr	r3, [pc, #56]	; (8009510 <HAL_MspInit+0x5c>)
 80094d6:	69db      	ldr	r3, [r3, #28]
 80094d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80094dc:	61d3      	str	r3, [r2, #28]
 80094de:	4b0c      	ldr	r3, [pc, #48]	; (8009510 <HAL_MspInit+0x5c>)
 80094e0:	69db      	ldr	r3, [r3, #28]
 80094e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80094e6:	607b      	str	r3, [r7, #4]
 80094e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80094ea:	4b0a      	ldr	r3, [pc, #40]	; (8009514 <HAL_MspInit+0x60>)
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	60fb      	str	r3, [r7, #12]
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80094f6:	60fb      	str	r3, [r7, #12]
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80094fe:	60fb      	str	r3, [r7, #12]
 8009500:	4a04      	ldr	r2, [pc, #16]	; (8009514 <HAL_MspInit+0x60>)
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009506:	bf00      	nop
 8009508:	3714      	adds	r7, #20
 800950a:	46bd      	mov	sp, r7
 800950c:	bc80      	pop	{r7}
 800950e:	4770      	bx	lr
 8009510:	40021000 	.word	0x40021000
 8009514:	40010000 	.word	0x40010000

08009518 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009518:	b480      	push	{r7}
 800951a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800951c:	bf00      	nop
 800951e:	46bd      	mov	sp, r7
 8009520:	bc80      	pop	{r7}
 8009522:	4770      	bx	lr

08009524 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009524:	b480      	push	{r7}
 8009526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009528:	e7fe      	b.n	8009528 <HardFault_Handler+0x4>

0800952a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800952a:	b480      	push	{r7}
 800952c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800952e:	e7fe      	b.n	800952e <MemManage_Handler+0x4>

08009530 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009530:	b480      	push	{r7}
 8009532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009534:	e7fe      	b.n	8009534 <BusFault_Handler+0x4>

08009536 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009536:	b480      	push	{r7}
 8009538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800953a:	e7fe      	b.n	800953a <UsageFault_Handler+0x4>

0800953c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800953c:	b480      	push	{r7}
 800953e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009540:	bf00      	nop
 8009542:	46bd      	mov	sp, r7
 8009544:	bc80      	pop	{r7}
 8009546:	4770      	bx	lr

08009548 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009548:	b480      	push	{r7}
 800954a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800954c:	bf00      	nop
 800954e:	46bd      	mov	sp, r7
 8009550:	bc80      	pop	{r7}
 8009552:	4770      	bx	lr

08009554 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8009554:	b480      	push	{r7}
 8009556:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8009558:	bf00      	nop
 800955a:	46bd      	mov	sp, r7
 800955c:	bc80      	pop	{r7}
 800955e:	4770      	bx	lr

08009560 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8009564:	f7f7 fea2 	bl	80012ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8009568:	bf00      	nop
 800956a:	bd80      	pop	{r7, pc}

0800956c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8009570:	4802      	ldr	r0, [pc, #8]	; (800957c <DMA1_Channel1_IRQHandler+0x10>)
 8009572:	f7f9 fbab 	bl	8002ccc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8009576:	bf00      	nop
 8009578:	bd80      	pop	{r7, pc}
 800957a:	bf00      	nop
 800957c:	20000498 	.word	0x20000498

08009580 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8009584:	4802      	ldr	r0, [pc, #8]	; (8009590 <DMA1_Channel3_IRQHandler+0x10>)
 8009586:	f7f9 fba1 	bl	8002ccc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800958a:	bf00      	nop
 800958c:	bd80      	pop	{r7, pc}
 800958e:	bf00      	nop
 8009590:	200006a0 	.word	0x200006a0

08009594 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8009598:	4802      	ldr	r0, [pc, #8]	; (80095a4 <DMA1_Channel5_IRQHandler+0x10>)
 800959a:	f7f9 fb97 	bl	8002ccc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800959e:	bf00      	nop
 80095a0:	bd80      	pop	{r7, pc}
 80095a2:	bf00      	nop
 80095a4:	2000078c 	.word	0x2000078c

080095a8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80095ac:	4802      	ldr	r0, [pc, #8]	; (80095b8 <DMA1_Channel6_IRQHandler+0x10>)
 80095ae:	f7f9 fb8d 	bl	8002ccc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80095b2:	bf00      	nop
 80095b4:	bd80      	pop	{r7, pc}
 80095b6:	bf00      	nop
 80095b8:	2000065c 	.word	0x2000065c

080095bc <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80095c0:	4802      	ldr	r0, [pc, #8]	; (80095cc <DMA1_Channel7_IRQHandler+0x10>)
 80095c2:	f7f9 fb83 	bl	8002ccc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80095c6:	bf00      	nop
 80095c8:	bd80      	pop	{r7, pc}
 80095ca:	bf00      	nop
 80095cc:	200007d0 	.word	0x200007d0

080095d0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80095d4:	4802      	ldr	r0, [pc, #8]	; (80095e0 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80095d6:	f7f8 fe33 	bl	8002240 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80095da:	bf00      	nop
 80095dc:	bd80      	pop	{r7, pc}
 80095de:	bf00      	nop
 80095e0:	200004dc 	.word	0x200004dc

080095e4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80095e8:	4802      	ldr	r0, [pc, #8]	; (80095f4 <TIM3_IRQHandler+0x10>)
 80095ea:	f7fb fcfa 	bl	8004fe2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80095ee:	bf00      	nop
 80095f0:	bd80      	pop	{r7, pc}
 80095f2:	bf00      	nop
 80095f4:	20000598 	.word	0x20000598

080095f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  UARTReceive_IDLECallback(&huart1, &LoraUart_RX, RECEIVELEN);
 80095fc:	2264      	movs	r2, #100	; 0x64
 80095fe:	4904      	ldr	r1, [pc, #16]	; (8009610 <USART1_IRQHandler+0x18>)
 8009600:	4804      	ldr	r0, [pc, #16]	; (8009614 <USART1_IRQHandler+0x1c>)
 8009602:	f000 fd2b 	bl	800a05c <UARTReceive_IDLECallback>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8009606:	4803      	ldr	r0, [pc, #12]	; (8009614 <USART1_IRQHandler+0x1c>)
 8009608:	f7fc fa98 	bl	8005b3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800960c:	bf00      	nop
 800960e:	bd80      	pop	{r7, pc}
 8009610:	2000087c 	.word	0x2000087c
 8009614:	200008e4 	.word	0x200008e4

08009618 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  UARTReceive_IDLECallback(&huart2, &NBUart_RX, RECEIVELEN);
 800961c:	2264      	movs	r2, #100	; 0x64
 800961e:	4904      	ldr	r1, [pc, #16]	; (8009630 <USART2_IRQHandler+0x18>)
 8009620:	4804      	ldr	r0, [pc, #16]	; (8009634 <USART2_IRQHandler+0x1c>)
 8009622:	f000 fd1b 	bl	800a05c <UARTReceive_IDLECallback>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8009626:	4803      	ldr	r0, [pc, #12]	; (8009634 <USART2_IRQHandler+0x1c>)
 8009628:	f7fc fa88 	bl	8005b3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800962c:	bf00      	nop
 800962e:	bd80      	pop	{r7, pc}
 8009630:	20000814 	.word	0x20000814
 8009634:	20000964 	.word	0x20000964

08009638 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
  UARTReceive_IDLECallback(&huart3, &GasUart_RX, RECEIVELEN);
 800963c:	2264      	movs	r2, #100	; 0x64
 800963e:	4904      	ldr	r1, [pc, #16]	; (8009650 <USART3_IRQHandler+0x18>)
 8009640:	4804      	ldr	r0, [pc, #16]	; (8009654 <USART3_IRQHandler+0x1c>)
 8009642:	f000 fd0b 	bl	800a05c <UARTReceive_IDLECallback>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8009646:	4803      	ldr	r0, [pc, #12]	; (8009654 <USART3_IRQHandler+0x1c>)
 8009648:	f7fc fa78 	bl	8005b3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800964c:	bf00      	nop
 800964e:	bd80      	pop	{r7, pc}
 8009650:	200009a4 	.word	0x200009a4
 8009654:	200006e4 	.word	0x200006e4

08009658 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800965c:	4802      	ldr	r0, [pc, #8]	; (8009668 <TIM5_IRQHandler+0x10>)
 800965e:	f7fb fcc0 	bl	8004fe2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8009662:	bf00      	nop
 8009664:	bd80      	pop	{r7, pc}
 8009666:	bf00      	nop
 8009668:	20000558 	.word	0x20000558

0800966c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
  UARTReceive_IDLECallback(&huart4, &RS485Uart_RX, RECEIVELEN);
 8009670:	2264      	movs	r2, #100	; 0x64
 8009672:	4904      	ldr	r1, [pc, #16]	; (8009684 <UART4_IRQHandler+0x18>)
 8009674:	4804      	ldr	r0, [pc, #16]	; (8009688 <UART4_IRQHandler+0x1c>)
 8009676:	f000 fcf1 	bl	800a05c <UARTReceive_IDLECallback>
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800967a:	4803      	ldr	r0, [pc, #12]	; (8009688 <UART4_IRQHandler+0x1c>)
 800967c:	f7fc fa5e 	bl	8005b3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8009680:	bf00      	nop
 8009682:	bd80      	pop	{r7, pc}
 8009684:	20000724 	.word	0x20000724
 8009688:	20000924 	.word	0x20000924

0800968c <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8009690:	4802      	ldr	r0, [pc, #8]	; (800969c <DMA2_Channel3_IRQHandler+0x10>)
 8009692:	f7f9 fb1b 	bl	8002ccc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8009696:	bf00      	nop
 8009698:	bd80      	pop	{r7, pc}
 800969a:	bf00      	nop
 800969c:	20000618 	.word	0x20000618

080096a0 <DMA2_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 and channel5 global interrupts.
  */
void DMA2_Channel4_5_IRQHandler(void)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 0 */

  /* USER CODE END DMA2_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80096a4:	4802      	ldr	r0, [pc, #8]	; (80096b0 <DMA2_Channel4_5_IRQHandler+0x10>)
 80096a6:	f7f9 fb11 	bl	8002ccc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 1 */

  /* USER CODE END DMA2_Channel4_5_IRQn 1 */
}
 80096aa:	bf00      	nop
 80096ac:	bd80      	pop	{r7, pc}
 80096ae:	bf00      	nop
 80096b0:	20000a0c 	.word	0x20000a0c

080096b4 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b084      	sub	sp, #16
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80096bc:	4b11      	ldr	r3, [pc, #68]	; (8009704 <_sbrk+0x50>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d102      	bne.n	80096ca <_sbrk+0x16>
		heap_end = &end;
 80096c4:	4b0f      	ldr	r3, [pc, #60]	; (8009704 <_sbrk+0x50>)
 80096c6:	4a10      	ldr	r2, [pc, #64]	; (8009708 <_sbrk+0x54>)
 80096c8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80096ca:	4b0e      	ldr	r3, [pc, #56]	; (8009704 <_sbrk+0x50>)
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80096d0:	4b0c      	ldr	r3, [pc, #48]	; (8009704 <_sbrk+0x50>)
 80096d2:	681a      	ldr	r2, [r3, #0]
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	4413      	add	r3, r2
 80096d8:	466a      	mov	r2, sp
 80096da:	4293      	cmp	r3, r2
 80096dc:	d907      	bls.n	80096ee <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80096de:	f000 fd2d 	bl	800a13c <__errno>
 80096e2:	4602      	mov	r2, r0
 80096e4:	230c      	movs	r3, #12
 80096e6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80096e8:	f04f 33ff 	mov.w	r3, #4294967295
 80096ec:	e006      	b.n	80096fc <_sbrk+0x48>
	}

	heap_end += incr;
 80096ee:	4b05      	ldr	r3, [pc, #20]	; (8009704 <_sbrk+0x50>)
 80096f0:	681a      	ldr	r2, [r3, #0]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	4413      	add	r3, r2
 80096f6:	4a03      	ldr	r2, [pc, #12]	; (8009704 <_sbrk+0x50>)
 80096f8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80096fa:	68fb      	ldr	r3, [r7, #12]
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3710      	adds	r7, #16
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}
 8009704:	200003e0 	.word	0x200003e0
 8009708:	20000a54 	.word	0x20000a54

0800970c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800970c:	b480      	push	{r7}
 800970e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8009710:	4a15      	ldr	r2, [pc, #84]	; (8009768 <SystemInit+0x5c>)
 8009712:	4b15      	ldr	r3, [pc, #84]	; (8009768 <SystemInit+0x5c>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f043 0301 	orr.w	r3, r3, #1
 800971a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800971c:	4912      	ldr	r1, [pc, #72]	; (8009768 <SystemInit+0x5c>)
 800971e:	4b12      	ldr	r3, [pc, #72]	; (8009768 <SystemInit+0x5c>)
 8009720:	685a      	ldr	r2, [r3, #4]
 8009722:	4b12      	ldr	r3, [pc, #72]	; (800976c <SystemInit+0x60>)
 8009724:	4013      	ands	r3, r2
 8009726:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8009728:	4a0f      	ldr	r2, [pc, #60]	; (8009768 <SystemInit+0x5c>)
 800972a:	4b0f      	ldr	r3, [pc, #60]	; (8009768 <SystemInit+0x5c>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8009732:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009736:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8009738:	4a0b      	ldr	r2, [pc, #44]	; (8009768 <SystemInit+0x5c>)
 800973a:	4b0b      	ldr	r3, [pc, #44]	; (8009768 <SystemInit+0x5c>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009742:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8009744:	4a08      	ldr	r2, [pc, #32]	; (8009768 <SystemInit+0x5c>)
 8009746:	4b08      	ldr	r3, [pc, #32]	; (8009768 <SystemInit+0x5c>)
 8009748:	685b      	ldr	r3, [r3, #4]
 800974a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800974e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8009750:	4b05      	ldr	r3, [pc, #20]	; (8009768 <SystemInit+0x5c>)
 8009752:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8009756:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8009758:	4b05      	ldr	r3, [pc, #20]	; (8009770 <SystemInit+0x64>)
 800975a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800975e:	609a      	str	r2, [r3, #8]
#endif 
}
 8009760:	bf00      	nop
 8009762:	46bd      	mov	sp, r7
 8009764:	bc80      	pop	{r7}
 8009766:	4770      	bx	lr
 8009768:	40021000 	.word	0x40021000
 800976c:	f8ff0000 	.word	0xf8ff0000
 8009770:	e000ed00 	.word	0xe000ed00

08009774 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b086      	sub	sp, #24
 8009778:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800977a:	f107 0308 	add.w	r3, r7, #8
 800977e:	2200      	movs	r2, #0
 8009780:	601a      	str	r2, [r3, #0]
 8009782:	605a      	str	r2, [r3, #4]
 8009784:	609a      	str	r2, [r3, #8]
 8009786:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009788:	463b      	mov	r3, r7
 800978a:	2200      	movs	r2, #0
 800978c:	601a      	str	r2, [r3, #0]
 800978e:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8009790:	4b1d      	ldr	r3, [pc, #116]	; (8009808 <MX_TIM2_Init+0x94>)
 8009792:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8009796:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8009798:	4b1b      	ldr	r3, [pc, #108]	; (8009808 <MX_TIM2_Init+0x94>)
 800979a:	2247      	movs	r2, #71	; 0x47
 800979c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800979e:	4b1a      	ldr	r3, [pc, #104]	; (8009808 <MX_TIM2_Init+0x94>)
 80097a0:	2200      	movs	r2, #0
 80097a2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2-1;
 80097a4:	4b18      	ldr	r3, [pc, #96]	; (8009808 <MX_TIM2_Init+0x94>)
 80097a6:	2201      	movs	r2, #1
 80097a8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80097aa:	4b17      	ldr	r3, [pc, #92]	; (8009808 <MX_TIM2_Init+0x94>)
 80097ac:	2200      	movs	r2, #0
 80097ae:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80097b0:	4b15      	ldr	r3, [pc, #84]	; (8009808 <MX_TIM2_Init+0x94>)
 80097b2:	2200      	movs	r2, #0
 80097b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80097b6:	4814      	ldr	r0, [pc, #80]	; (8009808 <MX_TIM2_Init+0x94>)
 80097b8:	f7fb fbce 	bl	8004f58 <HAL_TIM_Base_Init>
 80097bc:	4603      	mov	r3, r0
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d001      	beq.n	80097c6 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80097c2:	f7ff fe70 	bl	80094a6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80097c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80097ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80097cc:	f107 0308 	add.w	r3, r7, #8
 80097d0:	4619      	mov	r1, r3
 80097d2:	480d      	ldr	r0, [pc, #52]	; (8009808 <MX_TIM2_Init+0x94>)
 80097d4:	f7fb fd0d 	bl	80051f2 <HAL_TIM_ConfigClockSource>
 80097d8:	4603      	mov	r3, r0
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d001      	beq.n	80097e2 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80097de:	f7ff fe62 	bl	80094a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80097e2:	2300      	movs	r3, #0
 80097e4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80097e6:	2300      	movs	r3, #0
 80097e8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80097ea:	463b      	mov	r3, r7
 80097ec:	4619      	mov	r1, r3
 80097ee:	4806      	ldr	r0, [pc, #24]	; (8009808 <MX_TIM2_Init+0x94>)
 80097f0:	f7fb ff21 	bl	8005636 <HAL_TIMEx_MasterConfigSynchronization>
 80097f4:	4603      	mov	r3, r0
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d001      	beq.n	80097fe <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80097fa:	f7ff fe54 	bl	80094a6 <Error_Handler>
  }

}
 80097fe:	bf00      	nop
 8009800:	3718      	adds	r7, #24
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}
 8009806:	bf00      	nop
 8009808:	200005d8 	.word	0x200005d8

0800980c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b086      	sub	sp, #24
 8009810:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009812:	f107 0308 	add.w	r3, r7, #8
 8009816:	2200      	movs	r2, #0
 8009818:	601a      	str	r2, [r3, #0]
 800981a:	605a      	str	r2, [r3, #4]
 800981c:	609a      	str	r2, [r3, #8]
 800981e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009820:	463b      	mov	r3, r7
 8009822:	2200      	movs	r2, #0
 8009824:	601a      	str	r2, [r3, #0]
 8009826:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8009828:	4b1d      	ldr	r3, [pc, #116]	; (80098a0 <MX_TIM3_Init+0x94>)
 800982a:	4a1e      	ldr	r2, [pc, #120]	; (80098a4 <MX_TIM3_Init+0x98>)
 800982c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7200-1;
 800982e:	4b1c      	ldr	r3, [pc, #112]	; (80098a0 <MX_TIM3_Init+0x94>)
 8009830:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8009834:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009836:	4b1a      	ldr	r3, [pc, #104]	; (80098a0 <MX_TIM3_Init+0x94>)
 8009838:	2200      	movs	r2, #0
 800983a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 800983c:	4b18      	ldr	r3, [pc, #96]	; (80098a0 <MX_TIM3_Init+0x94>)
 800983e:	f242 720f 	movw	r2, #9999	; 0x270f
 8009842:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009844:	4b16      	ldr	r3, [pc, #88]	; (80098a0 <MX_TIM3_Init+0x94>)
 8009846:	2200      	movs	r2, #0
 8009848:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800984a:	4b15      	ldr	r3, [pc, #84]	; (80098a0 <MX_TIM3_Init+0x94>)
 800984c:	2200      	movs	r2, #0
 800984e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8009850:	4813      	ldr	r0, [pc, #76]	; (80098a0 <MX_TIM3_Init+0x94>)
 8009852:	f7fb fb81 	bl	8004f58 <HAL_TIM_Base_Init>
 8009856:	4603      	mov	r3, r0
 8009858:	2b00      	cmp	r3, #0
 800985a:	d001      	beq.n	8009860 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800985c:	f7ff fe23 	bl	80094a6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009860:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009864:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8009866:	f107 0308 	add.w	r3, r7, #8
 800986a:	4619      	mov	r1, r3
 800986c:	480c      	ldr	r0, [pc, #48]	; (80098a0 <MX_TIM3_Init+0x94>)
 800986e:	f7fb fcc0 	bl	80051f2 <HAL_TIM_ConfigClockSource>
 8009872:	4603      	mov	r3, r0
 8009874:	2b00      	cmp	r3, #0
 8009876:	d001      	beq.n	800987c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8009878:	f7ff fe15 	bl	80094a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800987c:	2300      	movs	r3, #0
 800987e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009880:	2300      	movs	r3, #0
 8009882:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8009884:	463b      	mov	r3, r7
 8009886:	4619      	mov	r1, r3
 8009888:	4805      	ldr	r0, [pc, #20]	; (80098a0 <MX_TIM3_Init+0x94>)
 800988a:	f7fb fed4 	bl	8005636 <HAL_TIMEx_MasterConfigSynchronization>
 800988e:	4603      	mov	r3, r0
 8009890:	2b00      	cmp	r3, #0
 8009892:	d001      	beq.n	8009898 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8009894:	f7ff fe07 	bl	80094a6 <Error_Handler>
  }

}
 8009898:	bf00      	nop
 800989a:	3718      	adds	r7, #24
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}
 80098a0:	20000598 	.word	0x20000598
 80098a4:	40000400 	.word	0x40000400

080098a8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b086      	sub	sp, #24
 80098ac:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80098ae:	f107 0308 	add.w	r3, r7, #8
 80098b2:	2200      	movs	r2, #0
 80098b4:	601a      	str	r2, [r3, #0]
 80098b6:	605a      	str	r2, [r3, #4]
 80098b8:	609a      	str	r2, [r3, #8]
 80098ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80098bc:	463b      	mov	r3, r7
 80098be:	2200      	movs	r2, #0
 80098c0:	601a      	str	r2, [r3, #0]
 80098c2:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 80098c4:	4b1d      	ldr	r3, [pc, #116]	; (800993c <MX_TIM5_Init+0x94>)
 80098c6:	4a1e      	ldr	r2, [pc, #120]	; (8009940 <MX_TIM5_Init+0x98>)
 80098c8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 7200-1;
 80098ca:	4b1c      	ldr	r3, [pc, #112]	; (800993c <MX_TIM5_Init+0x94>)
 80098cc:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80098d0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80098d2:	4b1a      	ldr	r3, [pc, #104]	; (800993c <MX_TIM5_Init+0x94>)
 80098d4:	2200      	movs	r2, #0
 80098d6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 50000-1;
 80098d8:	4b18      	ldr	r3, [pc, #96]	; (800993c <MX_TIM5_Init+0x94>)
 80098da:	f24c 324f 	movw	r2, #49999	; 0xc34f
 80098de:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80098e0:	4b16      	ldr	r3, [pc, #88]	; (800993c <MX_TIM5_Init+0x94>)
 80098e2:	2200      	movs	r2, #0
 80098e4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80098e6:	4b15      	ldr	r3, [pc, #84]	; (800993c <MX_TIM5_Init+0x94>)
 80098e8:	2200      	movs	r2, #0
 80098ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80098ec:	4813      	ldr	r0, [pc, #76]	; (800993c <MX_TIM5_Init+0x94>)
 80098ee:	f7fb fb33 	bl	8004f58 <HAL_TIM_Base_Init>
 80098f2:	4603      	mov	r3, r0
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d001      	beq.n	80098fc <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80098f8:	f7ff fdd5 	bl	80094a6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80098fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009900:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8009902:	f107 0308 	add.w	r3, r7, #8
 8009906:	4619      	mov	r1, r3
 8009908:	480c      	ldr	r0, [pc, #48]	; (800993c <MX_TIM5_Init+0x94>)
 800990a:	f7fb fc72 	bl	80051f2 <HAL_TIM_ConfigClockSource>
 800990e:	4603      	mov	r3, r0
 8009910:	2b00      	cmp	r3, #0
 8009912:	d001      	beq.n	8009918 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8009914:	f7ff fdc7 	bl	80094a6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009918:	2300      	movs	r3, #0
 800991a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800991c:	2300      	movs	r3, #0
 800991e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8009920:	463b      	mov	r3, r7
 8009922:	4619      	mov	r1, r3
 8009924:	4805      	ldr	r0, [pc, #20]	; (800993c <MX_TIM5_Init+0x94>)
 8009926:	f7fb fe86 	bl	8005636 <HAL_TIMEx_MasterConfigSynchronization>
 800992a:	4603      	mov	r3, r0
 800992c:	2b00      	cmp	r3, #0
 800992e:	d001      	beq.n	8009934 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8009930:	f7ff fdb9 	bl	80094a6 <Error_Handler>
  }

}
 8009934:	bf00      	nop
 8009936:	3718      	adds	r7, #24
 8009938:	46bd      	mov	sp, r7
 800993a:	bd80      	pop	{r7, pc}
 800993c:	20000558 	.word	0x20000558
 8009940:	40000c00 	.word	0x40000c00

08009944 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b086      	sub	sp, #24
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009954:	d10c      	bne.n	8009970 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8009956:	4a22      	ldr	r2, [pc, #136]	; (80099e0 <HAL_TIM_Base_MspInit+0x9c>)
 8009958:	4b21      	ldr	r3, [pc, #132]	; (80099e0 <HAL_TIM_Base_MspInit+0x9c>)
 800995a:	69db      	ldr	r3, [r3, #28]
 800995c:	f043 0301 	orr.w	r3, r3, #1
 8009960:	61d3      	str	r3, [r2, #28]
 8009962:	4b1f      	ldr	r3, [pc, #124]	; (80099e0 <HAL_TIM_Base_MspInit+0x9c>)
 8009964:	69db      	ldr	r3, [r3, #28]
 8009966:	f003 0301 	and.w	r3, r3, #1
 800996a:	617b      	str	r3, [r7, #20]
 800996c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800996e:	e032      	b.n	80099d6 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM3)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	4a1b      	ldr	r2, [pc, #108]	; (80099e4 <HAL_TIM_Base_MspInit+0xa0>)
 8009976:	4293      	cmp	r3, r2
 8009978:	d114      	bne.n	80099a4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800997a:	4a19      	ldr	r2, [pc, #100]	; (80099e0 <HAL_TIM_Base_MspInit+0x9c>)
 800997c:	4b18      	ldr	r3, [pc, #96]	; (80099e0 <HAL_TIM_Base_MspInit+0x9c>)
 800997e:	69db      	ldr	r3, [r3, #28]
 8009980:	f043 0302 	orr.w	r3, r3, #2
 8009984:	61d3      	str	r3, [r2, #28]
 8009986:	4b16      	ldr	r3, [pc, #88]	; (80099e0 <HAL_TIM_Base_MspInit+0x9c>)
 8009988:	69db      	ldr	r3, [r3, #28]
 800998a:	f003 0302 	and.w	r3, r3, #2
 800998e:	613b      	str	r3, [r7, #16]
 8009990:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8009992:	2200      	movs	r2, #0
 8009994:	2100      	movs	r1, #0
 8009996:	201d      	movs	r0, #29
 8009998:	f7f8 ff41 	bl	800281e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800999c:	201d      	movs	r0, #29
 800999e:	f7f8 ff5a 	bl	8002856 <HAL_NVIC_EnableIRQ>
}
 80099a2:	e018      	b.n	80099d6 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM5)
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	4a0f      	ldr	r2, [pc, #60]	; (80099e8 <HAL_TIM_Base_MspInit+0xa4>)
 80099aa:	4293      	cmp	r3, r2
 80099ac:	d113      	bne.n	80099d6 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80099ae:	4a0c      	ldr	r2, [pc, #48]	; (80099e0 <HAL_TIM_Base_MspInit+0x9c>)
 80099b0:	4b0b      	ldr	r3, [pc, #44]	; (80099e0 <HAL_TIM_Base_MspInit+0x9c>)
 80099b2:	69db      	ldr	r3, [r3, #28]
 80099b4:	f043 0308 	orr.w	r3, r3, #8
 80099b8:	61d3      	str	r3, [r2, #28]
 80099ba:	4b09      	ldr	r3, [pc, #36]	; (80099e0 <HAL_TIM_Base_MspInit+0x9c>)
 80099bc:	69db      	ldr	r3, [r3, #28]
 80099be:	f003 0308 	and.w	r3, r3, #8
 80099c2:	60fb      	str	r3, [r7, #12]
 80099c4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80099c6:	2200      	movs	r2, #0
 80099c8:	2100      	movs	r1, #0
 80099ca:	2032      	movs	r0, #50	; 0x32
 80099cc:	f7f8 ff27 	bl	800281e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80099d0:	2032      	movs	r0, #50	; 0x32
 80099d2:	f7f8 ff40 	bl	8002856 <HAL_NVIC_EnableIRQ>
}
 80099d6:	bf00      	nop
 80099d8:	3718      	adds	r7, #24
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}
 80099de:	bf00      	nop
 80099e0:	40021000 	.word	0x40021000
 80099e4:	40000400 	.word	0x40000400
 80099e8:	40000c00 	.word	0x40000c00

080099ec <HAL_TIM_PeriodElapsedCallback>:

    HAL_TIM_Base_Stop(&htim2);
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)     //
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b082      	sub	sp, #8
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
	static uint8_t Time_cnt = 0;

	if(htim == &htim3) // TIM31s
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	4a0e      	ldr	r2, [pc, #56]	; (8009a30 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d107      	bne.n	8009a0c <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		HAL_GPIO_TogglePin(LED1_RUNNING_GPIO_Port, LED1_RUNNING_Pin); //
 80099fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009a00:	480c      	ldr	r0, [pc, #48]	; (8009a34 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8009a02:	f7f9 fd96 	bl	8003532 <HAL_GPIO_TogglePin>

		CanDataSendTimerFlag = TRUE;
 8009a06:	4b0c      	ldr	r3, [pc, #48]	; (8009a38 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8009a08:	2201      	movs	r2, #1
 8009a0a:	701a      	strb	r2, [r3, #0]
	}


	if(htim == &htim5) // TIM55s
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	4a0b      	ldr	r2, [pc, #44]	; (8009a3c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d108      	bne.n	8009a26 <HAL_TIM_PeriodElapsedCallback+0x3a>
    {
    	SensorReadTimerFlag = TRUE;
 8009a14:	4b0a      	ldr	r3, [pc, #40]	; (8009a40 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8009a16:	2201      	movs	r2, #1
 8009a18:	701a      	strb	r2, [r3, #0]
    	Time_cnt++;
 8009a1a:	4b0a      	ldr	r3, [pc, #40]	; (8009a44 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8009a1c:	781b      	ldrb	r3, [r3, #0]
 8009a1e:	3301      	adds	r3, #1
 8009a20:	b2da      	uxtb	r2, r3
 8009a22:	4b08      	ldr	r3, [pc, #32]	; (8009a44 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8009a24:	701a      	strb	r2, [r3, #0]
//		NVIC_SystemReset();
//		Time_cnt = 0;
//	}


}
 8009a26:	bf00      	nop
 8009a28:	3708      	adds	r7, #8
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}
 8009a2e:	bf00      	nop
 8009a30:	20000598 	.word	0x20000598
 8009a34:	40011000 	.word	0x40011000
 8009a38:	20000274 	.word	0x20000274
 8009a3c:	20000558 	.word	0x20000558
 8009a40:	200003d6 	.word	0x200003d6
 8009a44:	200003e4 	.word	0x200003e4

08009a48 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart2_tx;
DMA_HandleTypeDef hdma_usart3_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8009a4c:	4b11      	ldr	r3, [pc, #68]	; (8009a94 <MX_UART4_Init+0x4c>)
 8009a4e:	4a12      	ldr	r2, [pc, #72]	; (8009a98 <MX_UART4_Init+0x50>)
 8009a50:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8009a52:	4b10      	ldr	r3, [pc, #64]	; (8009a94 <MX_UART4_Init+0x4c>)
 8009a54:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8009a58:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8009a5a:	4b0e      	ldr	r3, [pc, #56]	; (8009a94 <MX_UART4_Init+0x4c>)
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8009a60:	4b0c      	ldr	r3, [pc, #48]	; (8009a94 <MX_UART4_Init+0x4c>)
 8009a62:	2200      	movs	r2, #0
 8009a64:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8009a66:	4b0b      	ldr	r3, [pc, #44]	; (8009a94 <MX_UART4_Init+0x4c>)
 8009a68:	2200      	movs	r2, #0
 8009a6a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8009a6c:	4b09      	ldr	r3, [pc, #36]	; (8009a94 <MX_UART4_Init+0x4c>)
 8009a6e:	220c      	movs	r2, #12
 8009a70:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009a72:	4b08      	ldr	r3, [pc, #32]	; (8009a94 <MX_UART4_Init+0x4c>)
 8009a74:	2200      	movs	r2, #0
 8009a76:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8009a78:	4b06      	ldr	r3, [pc, #24]	; (8009a94 <MX_UART4_Init+0x4c>)
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8009a7e:	4805      	ldr	r0, [pc, #20]	; (8009a94 <MX_UART4_Init+0x4c>)
 8009a80:	f7fb fe2f 	bl	80056e2 <HAL_UART_Init>
 8009a84:	4603      	mov	r3, r0
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d001      	beq.n	8009a8e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8009a8a:	f7ff fd0c 	bl	80094a6 <Error_Handler>
  }

}
 8009a8e:	bf00      	nop
 8009a90:	bd80      	pop	{r7, pc}
 8009a92:	bf00      	nop
 8009a94:	20000924 	.word	0x20000924
 8009a98:	40004c00 	.word	0x40004c00

08009a9c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8009aa0:	4b11      	ldr	r3, [pc, #68]	; (8009ae8 <MX_USART1_UART_Init+0x4c>)
 8009aa2:	4a12      	ldr	r2, [pc, #72]	; (8009aec <MX_USART1_UART_Init+0x50>)
 8009aa4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8009aa6:	4b10      	ldr	r3, [pc, #64]	; (8009ae8 <MX_USART1_UART_Init+0x4c>)
 8009aa8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8009aac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8009aae:	4b0e      	ldr	r3, [pc, #56]	; (8009ae8 <MX_USART1_UART_Init+0x4c>)
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8009ab4:	4b0c      	ldr	r3, [pc, #48]	; (8009ae8 <MX_USART1_UART_Init+0x4c>)
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8009aba:	4b0b      	ldr	r3, [pc, #44]	; (8009ae8 <MX_USART1_UART_Init+0x4c>)
 8009abc:	2200      	movs	r2, #0
 8009abe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8009ac0:	4b09      	ldr	r3, [pc, #36]	; (8009ae8 <MX_USART1_UART_Init+0x4c>)
 8009ac2:	220c      	movs	r2, #12
 8009ac4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009ac6:	4b08      	ldr	r3, [pc, #32]	; (8009ae8 <MX_USART1_UART_Init+0x4c>)
 8009ac8:	2200      	movs	r2, #0
 8009aca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8009acc:	4b06      	ldr	r3, [pc, #24]	; (8009ae8 <MX_USART1_UART_Init+0x4c>)
 8009ace:	2200      	movs	r2, #0
 8009ad0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8009ad2:	4805      	ldr	r0, [pc, #20]	; (8009ae8 <MX_USART1_UART_Init+0x4c>)
 8009ad4:	f7fb fe05 	bl	80056e2 <HAL_UART_Init>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d001      	beq.n	8009ae2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8009ade:	f7ff fce2 	bl	80094a6 <Error_Handler>
  }

}
 8009ae2:	bf00      	nop
 8009ae4:	bd80      	pop	{r7, pc}
 8009ae6:	bf00      	nop
 8009ae8:	200008e4 	.word	0x200008e4
 8009aec:	40013800 	.word	0x40013800

08009af0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8009af4:	4b11      	ldr	r3, [pc, #68]	; (8009b3c <MX_USART2_UART_Init+0x4c>)
 8009af6:	4a12      	ldr	r2, [pc, #72]	; (8009b40 <MX_USART2_UART_Init+0x50>)
 8009af8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8009afa:	4b10      	ldr	r3, [pc, #64]	; (8009b3c <MX_USART2_UART_Init+0x4c>)
 8009afc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009b00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8009b02:	4b0e      	ldr	r3, [pc, #56]	; (8009b3c <MX_USART2_UART_Init+0x4c>)
 8009b04:	2200      	movs	r2, #0
 8009b06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8009b08:	4b0c      	ldr	r3, [pc, #48]	; (8009b3c <MX_USART2_UART_Init+0x4c>)
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8009b0e:	4b0b      	ldr	r3, [pc, #44]	; (8009b3c <MX_USART2_UART_Init+0x4c>)
 8009b10:	2200      	movs	r2, #0
 8009b12:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8009b14:	4b09      	ldr	r3, [pc, #36]	; (8009b3c <MX_USART2_UART_Init+0x4c>)
 8009b16:	220c      	movs	r2, #12
 8009b18:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009b1a:	4b08      	ldr	r3, [pc, #32]	; (8009b3c <MX_USART2_UART_Init+0x4c>)
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8009b20:	4b06      	ldr	r3, [pc, #24]	; (8009b3c <MX_USART2_UART_Init+0x4c>)
 8009b22:	2200      	movs	r2, #0
 8009b24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8009b26:	4805      	ldr	r0, [pc, #20]	; (8009b3c <MX_USART2_UART_Init+0x4c>)
 8009b28:	f7fb fddb 	bl	80056e2 <HAL_UART_Init>
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d001      	beq.n	8009b36 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8009b32:	f7ff fcb8 	bl	80094a6 <Error_Handler>
  }

}
 8009b36:	bf00      	nop
 8009b38:	bd80      	pop	{r7, pc}
 8009b3a:	bf00      	nop
 8009b3c:	20000964 	.word	0x20000964
 8009b40:	40004400 	.word	0x40004400

08009b44 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8009b48:	4b11      	ldr	r3, [pc, #68]	; (8009b90 <MX_USART3_UART_Init+0x4c>)
 8009b4a:	4a12      	ldr	r2, [pc, #72]	; (8009b94 <MX_USART3_UART_Init+0x50>)
 8009b4c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8009b4e:	4b10      	ldr	r3, [pc, #64]	; (8009b90 <MX_USART3_UART_Init+0x4c>)
 8009b50:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8009b54:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8009b56:	4b0e      	ldr	r3, [pc, #56]	; (8009b90 <MX_USART3_UART_Init+0x4c>)
 8009b58:	2200      	movs	r2, #0
 8009b5a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8009b5c:	4b0c      	ldr	r3, [pc, #48]	; (8009b90 <MX_USART3_UART_Init+0x4c>)
 8009b5e:	2200      	movs	r2, #0
 8009b60:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8009b62:	4b0b      	ldr	r3, [pc, #44]	; (8009b90 <MX_USART3_UART_Init+0x4c>)
 8009b64:	2200      	movs	r2, #0
 8009b66:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8009b68:	4b09      	ldr	r3, [pc, #36]	; (8009b90 <MX_USART3_UART_Init+0x4c>)
 8009b6a:	220c      	movs	r2, #12
 8009b6c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009b6e:	4b08      	ldr	r3, [pc, #32]	; (8009b90 <MX_USART3_UART_Init+0x4c>)
 8009b70:	2200      	movs	r2, #0
 8009b72:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8009b74:	4b06      	ldr	r3, [pc, #24]	; (8009b90 <MX_USART3_UART_Init+0x4c>)
 8009b76:	2200      	movs	r2, #0
 8009b78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8009b7a:	4805      	ldr	r0, [pc, #20]	; (8009b90 <MX_USART3_UART_Init+0x4c>)
 8009b7c:	f7fb fdb1 	bl	80056e2 <HAL_UART_Init>
 8009b80:	4603      	mov	r3, r0
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d001      	beq.n	8009b8a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8009b86:	f7ff fc8e 	bl	80094a6 <Error_Handler>
  }

}
 8009b8a:	bf00      	nop
 8009b8c:	bd80      	pop	{r7, pc}
 8009b8e:	bf00      	nop
 8009b90:	200006e4 	.word	0x200006e4
 8009b94:	40004800 	.word	0x40004800

08009b98 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b08e      	sub	sp, #56	; 0x38
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009ba0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	601a      	str	r2, [r3, #0]
 8009ba8:	605a      	str	r2, [r3, #4]
 8009baa:	609a      	str	r2, [r3, #8]
 8009bac:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==UART4)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	4a74      	ldr	r2, [pc, #464]	; (8009d84 <HAL_UART_MspInit+0x1ec>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	f040 8087 	bne.w	8009cc8 <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8009bba:	4a73      	ldr	r2, [pc, #460]	; (8009d88 <HAL_UART_MspInit+0x1f0>)
 8009bbc:	4b72      	ldr	r3, [pc, #456]	; (8009d88 <HAL_UART_MspInit+0x1f0>)
 8009bbe:	69db      	ldr	r3, [r3, #28]
 8009bc0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009bc4:	61d3      	str	r3, [r2, #28]
 8009bc6:	4b70      	ldr	r3, [pc, #448]	; (8009d88 <HAL_UART_MspInit+0x1f0>)
 8009bc8:	69db      	ldr	r3, [r3, #28]
 8009bca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009bce:	627b      	str	r3, [r7, #36]	; 0x24
 8009bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009bd2:	4a6d      	ldr	r2, [pc, #436]	; (8009d88 <HAL_UART_MspInit+0x1f0>)
 8009bd4:	4b6c      	ldr	r3, [pc, #432]	; (8009d88 <HAL_UART_MspInit+0x1f0>)
 8009bd6:	699b      	ldr	r3, [r3, #24]
 8009bd8:	f043 0310 	orr.w	r3, r3, #16
 8009bdc:	6193      	str	r3, [r2, #24]
 8009bde:	4b6a      	ldr	r3, [pc, #424]	; (8009d88 <HAL_UART_MspInit+0x1f0>)
 8009be0:	699b      	ldr	r3, [r3, #24]
 8009be2:	f003 0310 	and.w	r3, r3, #16
 8009be6:	623b      	str	r3, [r7, #32]
 8009be8:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration    
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin;
 8009bea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009bf0:	2302      	movs	r3, #2
 8009bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009bf4:	2303      	movs	r3, #3
 8009bf6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RS485_TX_GPIO_Port, &GPIO_InitStruct);
 8009bf8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009bfc:	4619      	mov	r1, r3
 8009bfe:	4863      	ldr	r0, [pc, #396]	; (8009d8c <HAL_UART_MspInit+0x1f4>)
 8009c00:	f7f9 fafa 	bl	80031f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RS485_RX_Pin;
 8009c04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009c08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(RS485_RX_GPIO_Port, &GPIO_InitStruct);
 8009c12:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009c16:	4619      	mov	r1, r3
 8009c18:	485c      	ldr	r0, [pc, #368]	; (8009d8c <HAL_UART_MspInit+0x1f4>)
 8009c1a:	f7f9 faed 	bl	80031f8 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel3;
 8009c1e:	4b5c      	ldr	r3, [pc, #368]	; (8009d90 <HAL_UART_MspInit+0x1f8>)
 8009c20:	4a5c      	ldr	r2, [pc, #368]	; (8009d94 <HAL_UART_MspInit+0x1fc>)
 8009c22:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009c24:	4b5a      	ldr	r3, [pc, #360]	; (8009d90 <HAL_UART_MspInit+0x1f8>)
 8009c26:	2200      	movs	r2, #0
 8009c28:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009c2a:	4b59      	ldr	r3, [pc, #356]	; (8009d90 <HAL_UART_MspInit+0x1f8>)
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009c30:	4b57      	ldr	r3, [pc, #348]	; (8009d90 <HAL_UART_MspInit+0x1f8>)
 8009c32:	2280      	movs	r2, #128	; 0x80
 8009c34:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009c36:	4b56      	ldr	r3, [pc, #344]	; (8009d90 <HAL_UART_MspInit+0x1f8>)
 8009c38:	2200      	movs	r2, #0
 8009c3a:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009c3c:	4b54      	ldr	r3, [pc, #336]	; (8009d90 <HAL_UART_MspInit+0x1f8>)
 8009c3e:	2200      	movs	r2, #0
 8009c40:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8009c42:	4b53      	ldr	r3, [pc, #332]	; (8009d90 <HAL_UART_MspInit+0x1f8>)
 8009c44:	2220      	movs	r2, #32
 8009c46:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8009c48:	4b51      	ldr	r3, [pc, #324]	; (8009d90 <HAL_UART_MspInit+0x1f8>)
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8009c4e:	4850      	ldr	r0, [pc, #320]	; (8009d90 <HAL_UART_MspInit+0x1f8>)
 8009c50:	f7f8 fe1c 	bl	800288c <HAL_DMA_Init>
 8009c54:	4603      	mov	r3, r0
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d001      	beq.n	8009c5e <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8009c5a:	f7ff fc24 	bl	80094a6 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	4a4b      	ldr	r2, [pc, #300]	; (8009d90 <HAL_UART_MspInit+0x1f8>)
 8009c62:	635a      	str	r2, [r3, #52]	; 0x34
 8009c64:	4a4a      	ldr	r2, [pc, #296]	; (8009d90 <HAL_UART_MspInit+0x1f8>)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6253      	str	r3, [r2, #36]	; 0x24

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel5;
 8009c6a:	4b4b      	ldr	r3, [pc, #300]	; (8009d98 <HAL_UART_MspInit+0x200>)
 8009c6c:	4a4b      	ldr	r2, [pc, #300]	; (8009d9c <HAL_UART_MspInit+0x204>)
 8009c6e:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009c70:	4b49      	ldr	r3, [pc, #292]	; (8009d98 <HAL_UART_MspInit+0x200>)
 8009c72:	2210      	movs	r2, #16
 8009c74:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009c76:	4b48      	ldr	r3, [pc, #288]	; (8009d98 <HAL_UART_MspInit+0x200>)
 8009c78:	2200      	movs	r2, #0
 8009c7a:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8009c7c:	4b46      	ldr	r3, [pc, #280]	; (8009d98 <HAL_UART_MspInit+0x200>)
 8009c7e:	2280      	movs	r2, #128	; 0x80
 8009c80:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009c82:	4b45      	ldr	r3, [pc, #276]	; (8009d98 <HAL_UART_MspInit+0x200>)
 8009c84:	2200      	movs	r2, #0
 8009c86:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009c88:	4b43      	ldr	r3, [pc, #268]	; (8009d98 <HAL_UART_MspInit+0x200>)
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8009c8e:	4b42      	ldr	r3, [pc, #264]	; (8009d98 <HAL_UART_MspInit+0x200>)
 8009c90:	2200      	movs	r2, #0
 8009c92:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8009c94:	4b40      	ldr	r3, [pc, #256]	; (8009d98 <HAL_UART_MspInit+0x200>)
 8009c96:	2200      	movs	r2, #0
 8009c98:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8009c9a:	483f      	ldr	r0, [pc, #252]	; (8009d98 <HAL_UART_MspInit+0x200>)
 8009c9c:	f7f8 fdf6 	bl	800288c <HAL_DMA_Init>
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d001      	beq.n	8009caa <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8009ca6:	f7ff fbfe 	bl	80094a6 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	4a3a      	ldr	r2, [pc, #232]	; (8009d98 <HAL_UART_MspInit+0x200>)
 8009cae:	631a      	str	r2, [r3, #48]	; 0x30
 8009cb0:	4a39      	ldr	r2, [pc, #228]	; (8009d98 <HAL_UART_MspInit+0x200>)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6253      	str	r3, [r2, #36]	; 0x24

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	2100      	movs	r1, #0
 8009cba:	2034      	movs	r0, #52	; 0x34
 8009cbc:	f7f8 fdaf 	bl	800281e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8009cc0:	2034      	movs	r0, #52	; 0x34
 8009cc2:	f7f8 fdc8 	bl	8002856 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8009cc6:	e15a      	b.n	8009f7e <HAL_UART_MspInit+0x3e6>
  else if(uartHandle->Instance==USART1)
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	4a34      	ldr	r2, [pc, #208]	; (8009da0 <HAL_UART_MspInit+0x208>)
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	d16e      	bne.n	8009db0 <HAL_UART_MspInit+0x218>
    __HAL_RCC_USART1_CLK_ENABLE();
 8009cd2:	4a2d      	ldr	r2, [pc, #180]	; (8009d88 <HAL_UART_MspInit+0x1f0>)
 8009cd4:	4b2c      	ldr	r3, [pc, #176]	; (8009d88 <HAL_UART_MspInit+0x1f0>)
 8009cd6:	699b      	ldr	r3, [r3, #24]
 8009cd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009cdc:	6193      	str	r3, [r2, #24]
 8009cde:	4b2a      	ldr	r3, [pc, #168]	; (8009d88 <HAL_UART_MspInit+0x1f0>)
 8009ce0:	699b      	ldr	r3, [r3, #24]
 8009ce2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009ce6:	61fb      	str	r3, [r7, #28]
 8009ce8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009cea:	4a27      	ldr	r2, [pc, #156]	; (8009d88 <HAL_UART_MspInit+0x1f0>)
 8009cec:	4b26      	ldr	r3, [pc, #152]	; (8009d88 <HAL_UART_MspInit+0x1f0>)
 8009cee:	699b      	ldr	r3, [r3, #24]
 8009cf0:	f043 0304 	orr.w	r3, r3, #4
 8009cf4:	6193      	str	r3, [r2, #24]
 8009cf6:	4b24      	ldr	r3, [pc, #144]	; (8009d88 <HAL_UART_MspInit+0x1f0>)
 8009cf8:	699b      	ldr	r3, [r3, #24]
 8009cfa:	f003 0304 	and.w	r3, r3, #4
 8009cfe:	61bb      	str	r3, [r7, #24]
 8009d00:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = LORA_TX_Pin;
 8009d02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009d06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009d08:	2302      	movs	r3, #2
 8009d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009d0c:	2303      	movs	r3, #3
 8009d0e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LORA_TX_GPIO_Port, &GPIO_InitStruct);
 8009d10:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009d14:	4619      	mov	r1, r3
 8009d16:	4823      	ldr	r0, [pc, #140]	; (8009da4 <HAL_UART_MspInit+0x20c>)
 8009d18:	f7f9 fa6e 	bl	80031f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LORA_RX_Pin;
 8009d1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009d22:	2300      	movs	r3, #0
 8009d24:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009d26:	2300      	movs	r3, #0
 8009d28:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(LORA_RX_GPIO_Port, &GPIO_InitStruct);
 8009d2a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009d2e:	4619      	mov	r1, r3
 8009d30:	481c      	ldr	r0, [pc, #112]	; (8009da4 <HAL_UART_MspInit+0x20c>)
 8009d32:	f7f9 fa61 	bl	80031f8 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8009d36:	4b1c      	ldr	r3, [pc, #112]	; (8009da8 <HAL_UART_MspInit+0x210>)
 8009d38:	4a1c      	ldr	r2, [pc, #112]	; (8009dac <HAL_UART_MspInit+0x214>)
 8009d3a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009d3c:	4b1a      	ldr	r3, [pc, #104]	; (8009da8 <HAL_UART_MspInit+0x210>)
 8009d3e:	2200      	movs	r2, #0
 8009d40:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009d42:	4b19      	ldr	r3, [pc, #100]	; (8009da8 <HAL_UART_MspInit+0x210>)
 8009d44:	2200      	movs	r2, #0
 8009d46:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009d48:	4b17      	ldr	r3, [pc, #92]	; (8009da8 <HAL_UART_MspInit+0x210>)
 8009d4a:	2280      	movs	r2, #128	; 0x80
 8009d4c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009d4e:	4b16      	ldr	r3, [pc, #88]	; (8009da8 <HAL_UART_MspInit+0x210>)
 8009d50:	2200      	movs	r2, #0
 8009d52:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009d54:	4b14      	ldr	r3, [pc, #80]	; (8009da8 <HAL_UART_MspInit+0x210>)
 8009d56:	2200      	movs	r2, #0
 8009d58:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8009d5a:	4b13      	ldr	r3, [pc, #76]	; (8009da8 <HAL_UART_MspInit+0x210>)
 8009d5c:	2220      	movs	r2, #32
 8009d5e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8009d60:	4b11      	ldr	r3, [pc, #68]	; (8009da8 <HAL_UART_MspInit+0x210>)
 8009d62:	2200      	movs	r2, #0
 8009d64:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8009d66:	4810      	ldr	r0, [pc, #64]	; (8009da8 <HAL_UART_MspInit+0x210>)
 8009d68:	f7f8 fd90 	bl	800288c <HAL_DMA_Init>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d001      	beq.n	8009d76 <HAL_UART_MspInit+0x1de>
      Error_Handler();
 8009d72:	f7ff fb98 	bl	80094a6 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	4a0b      	ldr	r2, [pc, #44]	; (8009da8 <HAL_UART_MspInit+0x210>)
 8009d7a:	635a      	str	r2, [r3, #52]	; 0x34
 8009d7c:	4a0a      	ldr	r2, [pc, #40]	; (8009da8 <HAL_UART_MspInit+0x210>)
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6253      	str	r3, [r2, #36]	; 0x24
}
 8009d82:	e0fc      	b.n	8009f7e <HAL_UART_MspInit+0x3e6>
 8009d84:	40004c00 	.word	0x40004c00
 8009d88:	40021000 	.word	0x40021000
 8009d8c:	40011000 	.word	0x40011000
 8009d90:	20000618 	.word	0x20000618
 8009d94:	40020430 	.word	0x40020430
 8009d98:	20000a0c 	.word	0x20000a0c
 8009d9c:	40020458 	.word	0x40020458
 8009da0:	40013800 	.word	0x40013800
 8009da4:	40010800 	.word	0x40010800
 8009da8:	2000078c 	.word	0x2000078c
 8009dac:	40020058 	.word	0x40020058
  else if(uartHandle->Instance==USART2)
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	4a74      	ldr	r2, [pc, #464]	; (8009f88 <HAL_UART_MspInit+0x3f0>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d17c      	bne.n	8009eb4 <HAL_UART_MspInit+0x31c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8009dba:	4a74      	ldr	r2, [pc, #464]	; (8009f8c <HAL_UART_MspInit+0x3f4>)
 8009dbc:	4b73      	ldr	r3, [pc, #460]	; (8009f8c <HAL_UART_MspInit+0x3f4>)
 8009dbe:	69db      	ldr	r3, [r3, #28]
 8009dc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009dc4:	61d3      	str	r3, [r2, #28]
 8009dc6:	4b71      	ldr	r3, [pc, #452]	; (8009f8c <HAL_UART_MspInit+0x3f4>)
 8009dc8:	69db      	ldr	r3, [r3, #28]
 8009dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009dce:	617b      	str	r3, [r7, #20]
 8009dd0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009dd2:	4a6e      	ldr	r2, [pc, #440]	; (8009f8c <HAL_UART_MspInit+0x3f4>)
 8009dd4:	4b6d      	ldr	r3, [pc, #436]	; (8009f8c <HAL_UART_MspInit+0x3f4>)
 8009dd6:	699b      	ldr	r3, [r3, #24]
 8009dd8:	f043 0304 	orr.w	r3, r3, #4
 8009ddc:	6193      	str	r3, [r2, #24]
 8009dde:	4b6b      	ldr	r3, [pc, #428]	; (8009f8c <HAL_UART_MspInit+0x3f4>)
 8009de0:	699b      	ldr	r3, [r3, #24]
 8009de2:	f003 0304 	and.w	r3, r3, #4
 8009de6:	613b      	str	r3, [r7, #16]
 8009de8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PC_TX_Pin;
 8009dea:	2304      	movs	r3, #4
 8009dec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009dee:	2302      	movs	r3, #2
 8009df0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009df2:	2303      	movs	r3, #3
 8009df4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(PC_TX_GPIO_Port, &GPIO_InitStruct);
 8009df6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	4864      	ldr	r0, [pc, #400]	; (8009f90 <HAL_UART_MspInit+0x3f8>)
 8009dfe:	f7f9 f9fb 	bl	80031f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PC_RX_Pin;
 8009e02:	2308      	movs	r3, #8
 8009e04:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009e06:	2300      	movs	r3, #0
 8009e08:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(PC_RX_GPIO_Port, &GPIO_InitStruct);
 8009e0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009e12:	4619      	mov	r1, r3
 8009e14:	485e      	ldr	r0, [pc, #376]	; (8009f90 <HAL_UART_MspInit+0x3f8>)
 8009e16:	f7f9 f9ef 	bl	80031f8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8009e1a:	4b5e      	ldr	r3, [pc, #376]	; (8009f94 <HAL_UART_MspInit+0x3fc>)
 8009e1c:	4a5e      	ldr	r2, [pc, #376]	; (8009f98 <HAL_UART_MspInit+0x400>)
 8009e1e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009e20:	4b5c      	ldr	r3, [pc, #368]	; (8009f94 <HAL_UART_MspInit+0x3fc>)
 8009e22:	2200      	movs	r2, #0
 8009e24:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009e26:	4b5b      	ldr	r3, [pc, #364]	; (8009f94 <HAL_UART_MspInit+0x3fc>)
 8009e28:	2200      	movs	r2, #0
 8009e2a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009e2c:	4b59      	ldr	r3, [pc, #356]	; (8009f94 <HAL_UART_MspInit+0x3fc>)
 8009e2e:	2280      	movs	r2, #128	; 0x80
 8009e30:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009e32:	4b58      	ldr	r3, [pc, #352]	; (8009f94 <HAL_UART_MspInit+0x3fc>)
 8009e34:	2200      	movs	r2, #0
 8009e36:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009e38:	4b56      	ldr	r3, [pc, #344]	; (8009f94 <HAL_UART_MspInit+0x3fc>)
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8009e3e:	4b55      	ldr	r3, [pc, #340]	; (8009f94 <HAL_UART_MspInit+0x3fc>)
 8009e40:	2220      	movs	r2, #32
 8009e42:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8009e44:	4b53      	ldr	r3, [pc, #332]	; (8009f94 <HAL_UART_MspInit+0x3fc>)
 8009e46:	2200      	movs	r2, #0
 8009e48:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8009e4a:	4852      	ldr	r0, [pc, #328]	; (8009f94 <HAL_UART_MspInit+0x3fc>)
 8009e4c:	f7f8 fd1e 	bl	800288c <HAL_DMA_Init>
 8009e50:	4603      	mov	r3, r0
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d001      	beq.n	8009e5a <HAL_UART_MspInit+0x2c2>
      Error_Handler();
 8009e56:	f7ff fb26 	bl	80094a6 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	4a4d      	ldr	r2, [pc, #308]	; (8009f94 <HAL_UART_MspInit+0x3fc>)
 8009e5e:	635a      	str	r2, [r3, #52]	; 0x34
 8009e60:	4a4c      	ldr	r2, [pc, #304]	; (8009f94 <HAL_UART_MspInit+0x3fc>)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8009e66:	4b4d      	ldr	r3, [pc, #308]	; (8009f9c <HAL_UART_MspInit+0x404>)
 8009e68:	4a4d      	ldr	r2, [pc, #308]	; (8009fa0 <HAL_UART_MspInit+0x408>)
 8009e6a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009e6c:	4b4b      	ldr	r3, [pc, #300]	; (8009f9c <HAL_UART_MspInit+0x404>)
 8009e6e:	2210      	movs	r2, #16
 8009e70:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009e72:	4b4a      	ldr	r3, [pc, #296]	; (8009f9c <HAL_UART_MspInit+0x404>)
 8009e74:	2200      	movs	r2, #0
 8009e76:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8009e78:	4b48      	ldr	r3, [pc, #288]	; (8009f9c <HAL_UART_MspInit+0x404>)
 8009e7a:	2280      	movs	r2, #128	; 0x80
 8009e7c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009e7e:	4b47      	ldr	r3, [pc, #284]	; (8009f9c <HAL_UART_MspInit+0x404>)
 8009e80:	2200      	movs	r2, #0
 8009e82:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009e84:	4b45      	ldr	r3, [pc, #276]	; (8009f9c <HAL_UART_MspInit+0x404>)
 8009e86:	2200      	movs	r2, #0
 8009e88:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8009e8a:	4b44      	ldr	r3, [pc, #272]	; (8009f9c <HAL_UART_MspInit+0x404>)
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8009e90:	4b42      	ldr	r3, [pc, #264]	; (8009f9c <HAL_UART_MspInit+0x404>)
 8009e92:	2200      	movs	r2, #0
 8009e94:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8009e96:	4841      	ldr	r0, [pc, #260]	; (8009f9c <HAL_UART_MspInit+0x404>)
 8009e98:	f7f8 fcf8 	bl	800288c <HAL_DMA_Init>
 8009e9c:	4603      	mov	r3, r0
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d001      	beq.n	8009ea6 <HAL_UART_MspInit+0x30e>
      Error_Handler();
 8009ea2:	f7ff fb00 	bl	80094a6 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	4a3c      	ldr	r2, [pc, #240]	; (8009f9c <HAL_UART_MspInit+0x404>)
 8009eaa:	631a      	str	r2, [r3, #48]	; 0x30
 8009eac:	4a3b      	ldr	r2, [pc, #236]	; (8009f9c <HAL_UART_MspInit+0x404>)
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6253      	str	r3, [r2, #36]	; 0x24
}
 8009eb2:	e064      	b.n	8009f7e <HAL_UART_MspInit+0x3e6>
  else if(uartHandle->Instance==USART3)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	4a3a      	ldr	r2, [pc, #232]	; (8009fa4 <HAL_UART_MspInit+0x40c>)
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	d15f      	bne.n	8009f7e <HAL_UART_MspInit+0x3e6>
    __HAL_RCC_USART3_CLK_ENABLE();
 8009ebe:	4a33      	ldr	r2, [pc, #204]	; (8009f8c <HAL_UART_MspInit+0x3f4>)
 8009ec0:	4b32      	ldr	r3, [pc, #200]	; (8009f8c <HAL_UART_MspInit+0x3f4>)
 8009ec2:	69db      	ldr	r3, [r3, #28]
 8009ec4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009ec8:	61d3      	str	r3, [r2, #28]
 8009eca:	4b30      	ldr	r3, [pc, #192]	; (8009f8c <HAL_UART_MspInit+0x3f4>)
 8009ecc:	69db      	ldr	r3, [r3, #28]
 8009ece:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009ed2:	60fb      	str	r3, [r7, #12]
 8009ed4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009ed6:	4a2d      	ldr	r2, [pc, #180]	; (8009f8c <HAL_UART_MspInit+0x3f4>)
 8009ed8:	4b2c      	ldr	r3, [pc, #176]	; (8009f8c <HAL_UART_MspInit+0x3f4>)
 8009eda:	699b      	ldr	r3, [r3, #24]
 8009edc:	f043 0308 	orr.w	r3, r3, #8
 8009ee0:	6193      	str	r3, [r2, #24]
 8009ee2:	4b2a      	ldr	r3, [pc, #168]	; (8009f8c <HAL_UART_MspInit+0x3f4>)
 8009ee4:	699b      	ldr	r3, [r3, #24]
 8009ee6:	f003 0308 	and.w	r3, r3, #8
 8009eea:	60bb      	str	r3, [r7, #8]
 8009eec:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GAS_TX_Pin;
 8009eee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ef2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009ef4:	2302      	movs	r3, #2
 8009ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009ef8:	2303      	movs	r3, #3
 8009efa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GAS_TX_GPIO_Port, &GPIO_InitStruct);
 8009efc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009f00:	4619      	mov	r1, r3
 8009f02:	4829      	ldr	r0, [pc, #164]	; (8009fa8 <HAL_UART_MspInit+0x410>)
 8009f04:	f7f9 f978 	bl	80031f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GAS_RX_Pin;
 8009f08:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009f0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009f0e:	2300      	movs	r3, #0
 8009f10:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f12:	2300      	movs	r3, #0
 8009f14:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GAS_RX_GPIO_Port, &GPIO_InitStruct);
 8009f16:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009f1a:	4619      	mov	r1, r3
 8009f1c:	4822      	ldr	r0, [pc, #136]	; (8009fa8 <HAL_UART_MspInit+0x410>)
 8009f1e:	f7f9 f96b 	bl	80031f8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8009f22:	4b22      	ldr	r3, [pc, #136]	; (8009fac <HAL_UART_MspInit+0x414>)
 8009f24:	4a22      	ldr	r2, [pc, #136]	; (8009fb0 <HAL_UART_MspInit+0x418>)
 8009f26:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009f28:	4b20      	ldr	r3, [pc, #128]	; (8009fac <HAL_UART_MspInit+0x414>)
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009f2e:	4b1f      	ldr	r3, [pc, #124]	; (8009fac <HAL_UART_MspInit+0x414>)
 8009f30:	2200      	movs	r2, #0
 8009f32:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009f34:	4b1d      	ldr	r3, [pc, #116]	; (8009fac <HAL_UART_MspInit+0x414>)
 8009f36:	2280      	movs	r2, #128	; 0x80
 8009f38:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009f3a:	4b1c      	ldr	r3, [pc, #112]	; (8009fac <HAL_UART_MspInit+0x414>)
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009f40:	4b1a      	ldr	r3, [pc, #104]	; (8009fac <HAL_UART_MspInit+0x414>)
 8009f42:	2200      	movs	r2, #0
 8009f44:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8009f46:	4b19      	ldr	r3, [pc, #100]	; (8009fac <HAL_UART_MspInit+0x414>)
 8009f48:	2220      	movs	r2, #32
 8009f4a:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8009f4c:	4b17      	ldr	r3, [pc, #92]	; (8009fac <HAL_UART_MspInit+0x414>)
 8009f4e:	2200      	movs	r2, #0
 8009f50:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8009f52:	4816      	ldr	r0, [pc, #88]	; (8009fac <HAL_UART_MspInit+0x414>)
 8009f54:	f7f8 fc9a 	bl	800288c <HAL_DMA_Init>
 8009f58:	4603      	mov	r3, r0
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d001      	beq.n	8009f62 <HAL_UART_MspInit+0x3ca>
      Error_Handler();
 8009f5e:	f7ff faa2 	bl	80094a6 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	4a11      	ldr	r2, [pc, #68]	; (8009fac <HAL_UART_MspInit+0x414>)
 8009f66:	635a      	str	r2, [r3, #52]	; 0x34
 8009f68:	4a10      	ldr	r2, [pc, #64]	; (8009fac <HAL_UART_MspInit+0x414>)
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8009f6e:	2200      	movs	r2, #0
 8009f70:	2100      	movs	r1, #0
 8009f72:	2027      	movs	r0, #39	; 0x27
 8009f74:	f7f8 fc53 	bl	800281e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8009f78:	2027      	movs	r0, #39	; 0x27
 8009f7a:	f7f8 fc6c 	bl	8002856 <HAL_NVIC_EnableIRQ>
}
 8009f7e:	bf00      	nop
 8009f80:	3738      	adds	r7, #56	; 0x38
 8009f82:	46bd      	mov	sp, r7
 8009f84:	bd80      	pop	{r7, pc}
 8009f86:	bf00      	nop
 8009f88:	40004400 	.word	0x40004400
 8009f8c:	40021000 	.word	0x40021000
 8009f90:	40010800 	.word	0x40010800
 8009f94:	2000065c 	.word	0x2000065c
 8009f98:	4002006c 	.word	0x4002006c
 8009f9c:	200007d0 	.word	0x200007d0
 8009fa0:	40020080 	.word	0x40020080
 8009fa4:	40004800 	.word	0x40004800
 8009fa8:	40010c00 	.word	0x40010c00
 8009fac:	200006a0 	.word	0x200006a0
 8009fb0:	40020030 	.word	0x40020030

08009fb4 <UART_IT_IDLE_InitAll>:
} 

/* USER CODE BEGIN 1 */

void UART_IT_IDLE_InitAll(void)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	af00      	add	r7, sp, #0
		UART_IT_IDLE_Init(&huart1, LoraUart_RX.RX_Buf, RECEIVELEN);	   //UART1--Lora                                                   9600
 8009fb8:	2264      	movs	r2, #100	; 0x64
 8009fba:	490a      	ldr	r1, [pc, #40]	; (8009fe4 <UART_IT_IDLE_InitAll+0x30>)
 8009fbc:	480a      	ldr	r0, [pc, #40]	; (8009fe8 <UART_IT_IDLE_InitAll+0x34>)
 8009fbe:	f000 f821 	bl	800a004 <UART_IT_IDLE_Init>
		UART_IT_IDLE_Init(&huart2, NBUart_RX.RX_Buf, RECEIVELEN);      //UART2--NBiot(PC)    115200
 8009fc2:	2264      	movs	r2, #100	; 0x64
 8009fc4:	4909      	ldr	r1, [pc, #36]	; (8009fec <UART_IT_IDLE_InitAll+0x38>)
 8009fc6:	480a      	ldr	r0, [pc, #40]	; (8009ff0 <UART_IT_IDLE_InitAll+0x3c>)
 8009fc8:	f000 f81c 	bl	800a004 <UART_IT_IDLE_Init>
		UART_IT_IDLE_Init(&huart3, GasUart_RX.RX_Buf, RECEIVELEN);     //UART3--Gas                                          9600
 8009fcc:	2264      	movs	r2, #100	; 0x64
 8009fce:	4909      	ldr	r1, [pc, #36]	; (8009ff4 <UART_IT_IDLE_InitAll+0x40>)
 8009fd0:	4809      	ldr	r0, [pc, #36]	; (8009ff8 <UART_IT_IDLE_InitAll+0x44>)
 8009fd2:	f000 f817 	bl	800a004 <UART_IT_IDLE_Init>
		UART_IT_IDLE_Init(&huart4, RS485Uart_RX.RX_Buf, RECEIVELEN);   //UART4--RS485()                     9600
 8009fd6:	2264      	movs	r2, #100	; 0x64
 8009fd8:	4908      	ldr	r1, [pc, #32]	; (8009ffc <UART_IT_IDLE_InitAll+0x48>)
 8009fda:	4809      	ldr	r0, [pc, #36]	; (800a000 <UART_IT_IDLE_InitAll+0x4c>)
 8009fdc:	f000 f812 	bl	800a004 <UART_IT_IDLE_Init>
}
 8009fe0:	bf00      	nop
 8009fe2:	bd80      	pop	{r7, pc}
 8009fe4:	20000880 	.word	0x20000880
 8009fe8:	200008e4 	.word	0x200008e4
 8009fec:	20000818 	.word	0x20000818
 8009ff0:	20000964 	.word	0x20000964
 8009ff4:	200009a8 	.word	0x200009a8
 8009ff8:	200006e4 	.word	0x200006e4
 8009ffc:	20000728 	.word	0x20000728
 800a000:	20000924 	.word	0x20000924

0800a004 <UART_IT_IDLE_Init>:

//
void UART_IT_IDLE_Init(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b084      	sub	sp, #16
 800a008:	af00      	add	r7, sp, #0
 800a00a:	60f8      	str	r0, [r7, #12]
 800a00c:	60b9      	str	r1, [r7, #8]
 800a00e:	4613      	mov	r3, r2
 800a010:	80fb      	strh	r3, [r7, #6]
		__HAL_UART_CLEAR_FLAG(huart,UART_FLAG_IDLE);               	  //
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f06f 0210 	mvn.w	r2, #16
 800a01a:	601a      	str	r2, [r3, #0]
		HAL_Delay(2);
 800a01c:	2002      	movs	r0, #2
 800a01e:	f7f7 f961 	bl	80012e4 <HAL_Delay>
		__HAL_UART_CLEAR_FLAG(huart,UART_FLAG_TC);                 	  //
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a02a:	601a      	str	r2, [r3, #0]

		HAL_UART_Receive_DMA(huart, pData, Size);  					  //DMA
 800a02c:	88fb      	ldrh	r3, [r7, #6]
 800a02e:	461a      	mov	r2, r3
 800a030:	68b9      	ldr	r1, [r7, #8]
 800a032:	68f8      	ldr	r0, [r7, #12]
 800a034:	f7fb fca6 	bl	8005984 <HAL_UART_Receive_DMA>
		__HAL_UART_ENABLE_IT(huart, UART_IT_IDLE);                 	  //
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	68fa      	ldr	r2, [r7, #12]
 800a03e:	6812      	ldr	r2, [r2, #0]
 800a040:	68d2      	ldr	r2, [r2, #12]
 800a042:	f042 0210 	orr.w	r2, r2, #16
 800a046:	60da      	str	r2, [r3, #12]

		__HAL_UART_CLEAR_FLAG(huart,UART_FLAG_IDLE);             	  //
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f06f 0210 	mvn.w	r2, #16
 800a050:	601a      	str	r2, [r3, #0]


//DMApData
}
 800a052:	bf00      	nop
 800a054:	3710      	adds	r7, #16
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}
	...

0800a05c <UARTReceive_IDLECallback>:

//
void UARTReceive_IDLECallback(UART_HandleTypeDef *huart, UART_RECEIVETYPE *Uart_RX, uint16_t Size)
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b086      	sub	sp, #24
 800a060:	af00      	add	r7, sp, #0
 800a062:	60f8      	str	r0, [r7, #12]
 800a064:	60b9      	str	r1, [r7, #8]
 800a066:	4613      	mov	r3, r2
 800a068:	80fb      	strh	r3, [r7, #6]

		if((__HAL_UART_GET_FLAG(huart,UART_FLAG_IDLE) != RESET))       //
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f003 0310 	and.w	r3, r3, #16
 800a074:	2b10      	cmp	r3, #16
 800a076:	d130      	bne.n	800a0da <UARTReceive_IDLECallback+0x7e>
		{
			__HAL_UART_CLEAR_IDLEFLAG(huart);                          //
 800a078:	2300      	movs	r3, #0
 800a07a:	617b      	str	r3, [r7, #20]
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	617b      	str	r3, [r7, #20]
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	617b      	str	r3, [r7, #20]
 800a08c:	697b      	ldr	r3, [r7, #20]
			HAL_UART_DMAStop(huart);                                   //DMA
 800a08e:	68f8      	ldr	r0, [r7, #12]
 800a090:	f7fb fcf8 	bl	8005a84 <HAL_UART_DMAStop>

			//CNDTRDMADMADMA
			Uart_RX->rx_len = Size - huart->hdmarx->Instance->CNDTR;   //DMA
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	685b      	ldr	r3, [r3, #4]
 800a09c:	b29b      	uxth	r3, r3
 800a09e:	88fa      	ldrh	r2, [r7, #6]
 800a0a0:	1ad3      	subs	r3, r2, r3
 800a0a2:	b29a      	uxth	r2, r3
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	805a      	strh	r2, [r3, #2]

			Uart_RX->receive_flag = 1;                                 //
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	2201      	movs	r2, #1
 800a0ac:	701a      	strb	r2, [r3, #0]


			if(huart->Instance == USART1 || huart->Instance == USART2 || huart->Instance == USART3)  //4
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	4a0c      	ldr	r2, [pc, #48]	; (800a0e4 <UARTReceive_IDLECallback+0x88>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d009      	beq.n	800a0cc <UARTReceive_IDLECallback+0x70>
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	4a0a      	ldr	r2, [pc, #40]	; (800a0e8 <UARTReceive_IDLECallback+0x8c>)
 800a0be:	4293      	cmp	r3, r2
 800a0c0:	d004      	beq.n	800a0cc <UARTReceive_IDLECallback+0x70>
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4a09      	ldr	r2, [pc, #36]	; (800a0ec <UARTReceive_IDLECallback+0x90>)
 800a0c8:	4293      	cmp	r3, r2
 800a0ca:	d106      	bne.n	800a0da <UARTReceive_IDLECallback+0x7e>
			{
				HAL_UART_Receive_DMA(huart, Uart_RX->RX_Buf, Size);
 800a0cc:	68bb      	ldr	r3, [r7, #8]
 800a0ce:	3304      	adds	r3, #4
 800a0d0:	88fa      	ldrh	r2, [r7, #6]
 800a0d2:	4619      	mov	r1, r3
 800a0d4:	68f8      	ldr	r0, [r7, #12]
 800a0d6:	f7fb fc55 	bl	8005984 <HAL_UART_Receive_DMA>
			}
		}
}
 800a0da:	bf00      	nop
 800a0dc:	3718      	adds	r7, #24
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}
 800a0e2:	bf00      	nop
 800a0e4:	40013800 	.word	0x40013800
 800a0e8:	40004400 	.word	0x40004400
 800a0ec:	40004800 	.word	0x40004800

0800a0f0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800a0f0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800a0f2:	e003      	b.n	800a0fc <LoopCopyDataInit>

0800a0f4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800a0f4:	4b0b      	ldr	r3, [pc, #44]	; (800a124 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800a0f6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800a0f8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800a0fa:	3104      	adds	r1, #4

0800a0fc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800a0fc:	480a      	ldr	r0, [pc, #40]	; (800a128 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800a0fe:	4b0b      	ldr	r3, [pc, #44]	; (800a12c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800a100:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800a102:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800a104:	d3f6      	bcc.n	800a0f4 <CopyDataInit>
  ldr r2, =_sbss
 800a106:	4a0a      	ldr	r2, [pc, #40]	; (800a130 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800a108:	e002      	b.n	800a110 <LoopFillZerobss>

0800a10a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800a10a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800a10c:	f842 3b04 	str.w	r3, [r2], #4

0800a110 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800a110:	4b08      	ldr	r3, [pc, #32]	; (800a134 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800a112:	429a      	cmp	r2, r3
  bcc FillZerobss
 800a114:	d3f9      	bcc.n	800a10a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800a116:	f7ff faf9 	bl	800970c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a11a:	f000 f815 	bl	800a148 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800a11e:	f7ff f8f3 	bl	8009308 <main>
  bx lr
 800a122:	4770      	bx	lr
  ldr r3, =_sidata
 800a124:	0800dcd0 	.word	0x0800dcd0
  ldr r0, =_sdata
 800a128:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800a12c:	20000258 	.word	0x20000258
  ldr r2, =_sbss
 800a130:	20000258 	.word	0x20000258
  ldr r3, = _ebss
 800a134:	20000a54 	.word	0x20000a54

0800a138 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800a138:	e7fe      	b.n	800a138 <ADC1_2_IRQHandler>
	...

0800a13c <__errno>:
 800a13c:	4b01      	ldr	r3, [pc, #4]	; (800a144 <__errno+0x8>)
 800a13e:	6818      	ldr	r0, [r3, #0]
 800a140:	4770      	bx	lr
 800a142:	bf00      	nop
 800a144:	20000088 	.word	0x20000088

0800a148 <__libc_init_array>:
 800a148:	b570      	push	{r4, r5, r6, lr}
 800a14a:	2500      	movs	r5, #0
 800a14c:	4e0c      	ldr	r6, [pc, #48]	; (800a180 <__libc_init_array+0x38>)
 800a14e:	4c0d      	ldr	r4, [pc, #52]	; (800a184 <__libc_init_array+0x3c>)
 800a150:	1ba4      	subs	r4, r4, r6
 800a152:	10a4      	asrs	r4, r4, #2
 800a154:	42a5      	cmp	r5, r4
 800a156:	d109      	bne.n	800a16c <__libc_init_array+0x24>
 800a158:	f002 fd9e 	bl	800cc98 <_init>
 800a15c:	2500      	movs	r5, #0
 800a15e:	4e0a      	ldr	r6, [pc, #40]	; (800a188 <__libc_init_array+0x40>)
 800a160:	4c0a      	ldr	r4, [pc, #40]	; (800a18c <__libc_init_array+0x44>)
 800a162:	1ba4      	subs	r4, r4, r6
 800a164:	10a4      	asrs	r4, r4, #2
 800a166:	42a5      	cmp	r5, r4
 800a168:	d105      	bne.n	800a176 <__libc_init_array+0x2e>
 800a16a:	bd70      	pop	{r4, r5, r6, pc}
 800a16c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a170:	4798      	blx	r3
 800a172:	3501      	adds	r5, #1
 800a174:	e7ee      	b.n	800a154 <__libc_init_array+0xc>
 800a176:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a17a:	4798      	blx	r3
 800a17c:	3501      	adds	r5, #1
 800a17e:	e7f2      	b.n	800a166 <__libc_init_array+0x1e>
 800a180:	0800dcc8 	.word	0x0800dcc8
 800a184:	0800dcc8 	.word	0x0800dcc8
 800a188:	0800dcc8 	.word	0x0800dcc8
 800a18c:	0800dccc 	.word	0x0800dccc

0800a190 <__locale_ctype_ptr_l>:
 800a190:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a194:	4770      	bx	lr
	...

0800a198 <__locale_ctype_ptr>:
 800a198:	4b04      	ldr	r3, [pc, #16]	; (800a1ac <__locale_ctype_ptr+0x14>)
 800a19a:	4a05      	ldr	r2, [pc, #20]	; (800a1b0 <__locale_ctype_ptr+0x18>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	6a1b      	ldr	r3, [r3, #32]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	bf08      	it	eq
 800a1a4:	4613      	moveq	r3, r2
 800a1a6:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800a1aa:	4770      	bx	lr
 800a1ac:	20000088 	.word	0x20000088
 800a1b0:	200000ec 	.word	0x200000ec

0800a1b4 <malloc>:
 800a1b4:	4b02      	ldr	r3, [pc, #8]	; (800a1c0 <malloc+0xc>)
 800a1b6:	4601      	mov	r1, r0
 800a1b8:	6818      	ldr	r0, [r3, #0]
 800a1ba:	f000 b87d 	b.w	800a2b8 <_malloc_r>
 800a1be:	bf00      	nop
 800a1c0:	20000088 	.word	0x20000088

0800a1c4 <free>:
 800a1c4:	4b02      	ldr	r3, [pc, #8]	; (800a1d0 <free+0xc>)
 800a1c6:	4601      	mov	r1, r0
 800a1c8:	6818      	ldr	r0, [r3, #0]
 800a1ca:	f000 b829 	b.w	800a220 <_free_r>
 800a1ce:	bf00      	nop
 800a1d0:	20000088 	.word	0x20000088

0800a1d4 <__ascii_mbtowc>:
 800a1d4:	b082      	sub	sp, #8
 800a1d6:	b901      	cbnz	r1, 800a1da <__ascii_mbtowc+0x6>
 800a1d8:	a901      	add	r1, sp, #4
 800a1da:	b142      	cbz	r2, 800a1ee <__ascii_mbtowc+0x1a>
 800a1dc:	b14b      	cbz	r3, 800a1f2 <__ascii_mbtowc+0x1e>
 800a1de:	7813      	ldrb	r3, [r2, #0]
 800a1e0:	600b      	str	r3, [r1, #0]
 800a1e2:	7812      	ldrb	r2, [r2, #0]
 800a1e4:	1c10      	adds	r0, r2, #0
 800a1e6:	bf18      	it	ne
 800a1e8:	2001      	movne	r0, #1
 800a1ea:	b002      	add	sp, #8
 800a1ec:	4770      	bx	lr
 800a1ee:	4610      	mov	r0, r2
 800a1f0:	e7fb      	b.n	800a1ea <__ascii_mbtowc+0x16>
 800a1f2:	f06f 0001 	mvn.w	r0, #1
 800a1f6:	e7f8      	b.n	800a1ea <__ascii_mbtowc+0x16>

0800a1f8 <memcpy>:
 800a1f8:	b510      	push	{r4, lr}
 800a1fa:	1e43      	subs	r3, r0, #1
 800a1fc:	440a      	add	r2, r1
 800a1fe:	4291      	cmp	r1, r2
 800a200:	d100      	bne.n	800a204 <memcpy+0xc>
 800a202:	bd10      	pop	{r4, pc}
 800a204:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a208:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a20c:	e7f7      	b.n	800a1fe <memcpy+0x6>

0800a20e <memset>:
 800a20e:	4603      	mov	r3, r0
 800a210:	4402      	add	r2, r0
 800a212:	4293      	cmp	r3, r2
 800a214:	d100      	bne.n	800a218 <memset+0xa>
 800a216:	4770      	bx	lr
 800a218:	f803 1b01 	strb.w	r1, [r3], #1
 800a21c:	e7f9      	b.n	800a212 <memset+0x4>
	...

0800a220 <_free_r>:
 800a220:	b538      	push	{r3, r4, r5, lr}
 800a222:	4605      	mov	r5, r0
 800a224:	2900      	cmp	r1, #0
 800a226:	d043      	beq.n	800a2b0 <_free_r+0x90>
 800a228:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a22c:	1f0c      	subs	r4, r1, #4
 800a22e:	2b00      	cmp	r3, #0
 800a230:	bfb8      	it	lt
 800a232:	18e4      	addlt	r4, r4, r3
 800a234:	f001 fc24 	bl	800ba80 <__malloc_lock>
 800a238:	4a1e      	ldr	r2, [pc, #120]	; (800a2b4 <_free_r+0x94>)
 800a23a:	6813      	ldr	r3, [r2, #0]
 800a23c:	4610      	mov	r0, r2
 800a23e:	b933      	cbnz	r3, 800a24e <_free_r+0x2e>
 800a240:	6063      	str	r3, [r4, #4]
 800a242:	6014      	str	r4, [r2, #0]
 800a244:	4628      	mov	r0, r5
 800a246:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a24a:	f001 bc1a 	b.w	800ba82 <__malloc_unlock>
 800a24e:	42a3      	cmp	r3, r4
 800a250:	d90b      	bls.n	800a26a <_free_r+0x4a>
 800a252:	6821      	ldr	r1, [r4, #0]
 800a254:	1862      	adds	r2, r4, r1
 800a256:	4293      	cmp	r3, r2
 800a258:	bf01      	itttt	eq
 800a25a:	681a      	ldreq	r2, [r3, #0]
 800a25c:	685b      	ldreq	r3, [r3, #4]
 800a25e:	1852      	addeq	r2, r2, r1
 800a260:	6022      	streq	r2, [r4, #0]
 800a262:	6063      	str	r3, [r4, #4]
 800a264:	6004      	str	r4, [r0, #0]
 800a266:	e7ed      	b.n	800a244 <_free_r+0x24>
 800a268:	4613      	mov	r3, r2
 800a26a:	685a      	ldr	r2, [r3, #4]
 800a26c:	b10a      	cbz	r2, 800a272 <_free_r+0x52>
 800a26e:	42a2      	cmp	r2, r4
 800a270:	d9fa      	bls.n	800a268 <_free_r+0x48>
 800a272:	6819      	ldr	r1, [r3, #0]
 800a274:	1858      	adds	r0, r3, r1
 800a276:	42a0      	cmp	r0, r4
 800a278:	d10b      	bne.n	800a292 <_free_r+0x72>
 800a27a:	6820      	ldr	r0, [r4, #0]
 800a27c:	4401      	add	r1, r0
 800a27e:	1858      	adds	r0, r3, r1
 800a280:	4282      	cmp	r2, r0
 800a282:	6019      	str	r1, [r3, #0]
 800a284:	d1de      	bne.n	800a244 <_free_r+0x24>
 800a286:	6810      	ldr	r0, [r2, #0]
 800a288:	6852      	ldr	r2, [r2, #4]
 800a28a:	4401      	add	r1, r0
 800a28c:	6019      	str	r1, [r3, #0]
 800a28e:	605a      	str	r2, [r3, #4]
 800a290:	e7d8      	b.n	800a244 <_free_r+0x24>
 800a292:	d902      	bls.n	800a29a <_free_r+0x7a>
 800a294:	230c      	movs	r3, #12
 800a296:	602b      	str	r3, [r5, #0]
 800a298:	e7d4      	b.n	800a244 <_free_r+0x24>
 800a29a:	6820      	ldr	r0, [r4, #0]
 800a29c:	1821      	adds	r1, r4, r0
 800a29e:	428a      	cmp	r2, r1
 800a2a0:	bf01      	itttt	eq
 800a2a2:	6811      	ldreq	r1, [r2, #0]
 800a2a4:	6852      	ldreq	r2, [r2, #4]
 800a2a6:	1809      	addeq	r1, r1, r0
 800a2a8:	6021      	streq	r1, [r4, #0]
 800a2aa:	6062      	str	r2, [r4, #4]
 800a2ac:	605c      	str	r4, [r3, #4]
 800a2ae:	e7c9      	b.n	800a244 <_free_r+0x24>
 800a2b0:	bd38      	pop	{r3, r4, r5, pc}
 800a2b2:	bf00      	nop
 800a2b4:	200003e8 	.word	0x200003e8

0800a2b8 <_malloc_r>:
 800a2b8:	b570      	push	{r4, r5, r6, lr}
 800a2ba:	1ccd      	adds	r5, r1, #3
 800a2bc:	f025 0503 	bic.w	r5, r5, #3
 800a2c0:	3508      	adds	r5, #8
 800a2c2:	2d0c      	cmp	r5, #12
 800a2c4:	bf38      	it	cc
 800a2c6:	250c      	movcc	r5, #12
 800a2c8:	2d00      	cmp	r5, #0
 800a2ca:	4606      	mov	r6, r0
 800a2cc:	db01      	blt.n	800a2d2 <_malloc_r+0x1a>
 800a2ce:	42a9      	cmp	r1, r5
 800a2d0:	d903      	bls.n	800a2da <_malloc_r+0x22>
 800a2d2:	230c      	movs	r3, #12
 800a2d4:	6033      	str	r3, [r6, #0]
 800a2d6:	2000      	movs	r0, #0
 800a2d8:	bd70      	pop	{r4, r5, r6, pc}
 800a2da:	f001 fbd1 	bl	800ba80 <__malloc_lock>
 800a2de:	4a23      	ldr	r2, [pc, #140]	; (800a36c <_malloc_r+0xb4>)
 800a2e0:	6814      	ldr	r4, [r2, #0]
 800a2e2:	4621      	mov	r1, r4
 800a2e4:	b991      	cbnz	r1, 800a30c <_malloc_r+0x54>
 800a2e6:	4c22      	ldr	r4, [pc, #136]	; (800a370 <_malloc_r+0xb8>)
 800a2e8:	6823      	ldr	r3, [r4, #0]
 800a2ea:	b91b      	cbnz	r3, 800a2f4 <_malloc_r+0x3c>
 800a2ec:	4630      	mov	r0, r6
 800a2ee:	f000 fcab 	bl	800ac48 <_sbrk_r>
 800a2f2:	6020      	str	r0, [r4, #0]
 800a2f4:	4629      	mov	r1, r5
 800a2f6:	4630      	mov	r0, r6
 800a2f8:	f000 fca6 	bl	800ac48 <_sbrk_r>
 800a2fc:	1c43      	adds	r3, r0, #1
 800a2fe:	d126      	bne.n	800a34e <_malloc_r+0x96>
 800a300:	230c      	movs	r3, #12
 800a302:	4630      	mov	r0, r6
 800a304:	6033      	str	r3, [r6, #0]
 800a306:	f001 fbbc 	bl	800ba82 <__malloc_unlock>
 800a30a:	e7e4      	b.n	800a2d6 <_malloc_r+0x1e>
 800a30c:	680b      	ldr	r3, [r1, #0]
 800a30e:	1b5b      	subs	r3, r3, r5
 800a310:	d41a      	bmi.n	800a348 <_malloc_r+0x90>
 800a312:	2b0b      	cmp	r3, #11
 800a314:	d90f      	bls.n	800a336 <_malloc_r+0x7e>
 800a316:	600b      	str	r3, [r1, #0]
 800a318:	18cc      	adds	r4, r1, r3
 800a31a:	50cd      	str	r5, [r1, r3]
 800a31c:	4630      	mov	r0, r6
 800a31e:	f001 fbb0 	bl	800ba82 <__malloc_unlock>
 800a322:	f104 000b 	add.w	r0, r4, #11
 800a326:	1d23      	adds	r3, r4, #4
 800a328:	f020 0007 	bic.w	r0, r0, #7
 800a32c:	1ac3      	subs	r3, r0, r3
 800a32e:	d01b      	beq.n	800a368 <_malloc_r+0xb0>
 800a330:	425a      	negs	r2, r3
 800a332:	50e2      	str	r2, [r4, r3]
 800a334:	bd70      	pop	{r4, r5, r6, pc}
 800a336:	428c      	cmp	r4, r1
 800a338:	bf0b      	itete	eq
 800a33a:	6863      	ldreq	r3, [r4, #4]
 800a33c:	684b      	ldrne	r3, [r1, #4]
 800a33e:	6013      	streq	r3, [r2, #0]
 800a340:	6063      	strne	r3, [r4, #4]
 800a342:	bf18      	it	ne
 800a344:	460c      	movne	r4, r1
 800a346:	e7e9      	b.n	800a31c <_malloc_r+0x64>
 800a348:	460c      	mov	r4, r1
 800a34a:	6849      	ldr	r1, [r1, #4]
 800a34c:	e7ca      	b.n	800a2e4 <_malloc_r+0x2c>
 800a34e:	1cc4      	adds	r4, r0, #3
 800a350:	f024 0403 	bic.w	r4, r4, #3
 800a354:	42a0      	cmp	r0, r4
 800a356:	d005      	beq.n	800a364 <_malloc_r+0xac>
 800a358:	1a21      	subs	r1, r4, r0
 800a35a:	4630      	mov	r0, r6
 800a35c:	f000 fc74 	bl	800ac48 <_sbrk_r>
 800a360:	3001      	adds	r0, #1
 800a362:	d0cd      	beq.n	800a300 <_malloc_r+0x48>
 800a364:	6025      	str	r5, [r4, #0]
 800a366:	e7d9      	b.n	800a31c <_malloc_r+0x64>
 800a368:	bd70      	pop	{r4, r5, r6, pc}
 800a36a:	bf00      	nop
 800a36c:	200003e8 	.word	0x200003e8
 800a370:	200003ec 	.word	0x200003ec

0800a374 <__cvt>:
 800a374:	2b00      	cmp	r3, #0
 800a376:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a37a:	461e      	mov	r6, r3
 800a37c:	bfbb      	ittet	lt
 800a37e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800a382:	461e      	movlt	r6, r3
 800a384:	2300      	movge	r3, #0
 800a386:	232d      	movlt	r3, #45	; 0x2d
 800a388:	b088      	sub	sp, #32
 800a38a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800a38c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800a38e:	f027 0720 	bic.w	r7, r7, #32
 800a392:	2f46      	cmp	r7, #70	; 0x46
 800a394:	4614      	mov	r4, r2
 800a396:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800a398:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800a39c:	700b      	strb	r3, [r1, #0]
 800a39e:	d004      	beq.n	800a3aa <__cvt+0x36>
 800a3a0:	2f45      	cmp	r7, #69	; 0x45
 800a3a2:	d100      	bne.n	800a3a6 <__cvt+0x32>
 800a3a4:	3501      	adds	r5, #1
 800a3a6:	2302      	movs	r3, #2
 800a3a8:	e000      	b.n	800a3ac <__cvt+0x38>
 800a3aa:	2303      	movs	r3, #3
 800a3ac:	aa07      	add	r2, sp, #28
 800a3ae:	9204      	str	r2, [sp, #16]
 800a3b0:	aa06      	add	r2, sp, #24
 800a3b2:	9203      	str	r2, [sp, #12]
 800a3b4:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
 800a3b8:	4622      	mov	r2, r4
 800a3ba:	4633      	mov	r3, r6
 800a3bc:	f000 fd70 	bl	800aea0 <_dtoa_r>
 800a3c0:	2f47      	cmp	r7, #71	; 0x47
 800a3c2:	4680      	mov	r8, r0
 800a3c4:	d102      	bne.n	800a3cc <__cvt+0x58>
 800a3c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a3c8:	07db      	lsls	r3, r3, #31
 800a3ca:	d526      	bpl.n	800a41a <__cvt+0xa6>
 800a3cc:	2f46      	cmp	r7, #70	; 0x46
 800a3ce:	eb08 0905 	add.w	r9, r8, r5
 800a3d2:	d111      	bne.n	800a3f8 <__cvt+0x84>
 800a3d4:	f898 3000 	ldrb.w	r3, [r8]
 800a3d8:	2b30      	cmp	r3, #48	; 0x30
 800a3da:	d10a      	bne.n	800a3f2 <__cvt+0x7e>
 800a3dc:	2200      	movs	r2, #0
 800a3de:	2300      	movs	r3, #0
 800a3e0:	4620      	mov	r0, r4
 800a3e2:	4631      	mov	r1, r6
 800a3e4:	f7f6 fb48 	bl	8000a78 <__aeabi_dcmpeq>
 800a3e8:	b918      	cbnz	r0, 800a3f2 <__cvt+0x7e>
 800a3ea:	f1c5 0501 	rsb	r5, r5, #1
 800a3ee:	f8ca 5000 	str.w	r5, [sl]
 800a3f2:	f8da 3000 	ldr.w	r3, [sl]
 800a3f6:	4499      	add	r9, r3
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	4620      	mov	r0, r4
 800a3fe:	4631      	mov	r1, r6
 800a400:	f7f6 fb3a 	bl	8000a78 <__aeabi_dcmpeq>
 800a404:	b938      	cbnz	r0, 800a416 <__cvt+0xa2>
 800a406:	2230      	movs	r2, #48	; 0x30
 800a408:	9b07      	ldr	r3, [sp, #28]
 800a40a:	4599      	cmp	r9, r3
 800a40c:	d905      	bls.n	800a41a <__cvt+0xa6>
 800a40e:	1c59      	adds	r1, r3, #1
 800a410:	9107      	str	r1, [sp, #28]
 800a412:	701a      	strb	r2, [r3, #0]
 800a414:	e7f8      	b.n	800a408 <__cvt+0x94>
 800a416:	f8cd 901c 	str.w	r9, [sp, #28]
 800a41a:	4640      	mov	r0, r8
 800a41c:	9b07      	ldr	r3, [sp, #28]
 800a41e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a420:	eba3 0308 	sub.w	r3, r3, r8
 800a424:	6013      	str	r3, [r2, #0]
 800a426:	b008      	add	sp, #32
 800a428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a42c <__exponent>:
 800a42c:	4603      	mov	r3, r0
 800a42e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a430:	2900      	cmp	r1, #0
 800a432:	f803 2b02 	strb.w	r2, [r3], #2
 800a436:	bfb6      	itet	lt
 800a438:	222d      	movlt	r2, #45	; 0x2d
 800a43a:	222b      	movge	r2, #43	; 0x2b
 800a43c:	4249      	neglt	r1, r1
 800a43e:	2909      	cmp	r1, #9
 800a440:	7042      	strb	r2, [r0, #1]
 800a442:	dd21      	ble.n	800a488 <__exponent+0x5c>
 800a444:	f10d 0207 	add.w	r2, sp, #7
 800a448:	4617      	mov	r7, r2
 800a44a:	260a      	movs	r6, #10
 800a44c:	fb91 f5f6 	sdiv	r5, r1, r6
 800a450:	fb06 1115 	mls	r1, r6, r5, r1
 800a454:	2d09      	cmp	r5, #9
 800a456:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800a45a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a45e:	f102 34ff 	add.w	r4, r2, #4294967295
 800a462:	4629      	mov	r1, r5
 800a464:	dc09      	bgt.n	800a47a <__exponent+0x4e>
 800a466:	3130      	adds	r1, #48	; 0x30
 800a468:	3a02      	subs	r2, #2
 800a46a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a46e:	42ba      	cmp	r2, r7
 800a470:	461c      	mov	r4, r3
 800a472:	d304      	bcc.n	800a47e <__exponent+0x52>
 800a474:	1a20      	subs	r0, r4, r0
 800a476:	b003      	add	sp, #12
 800a478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a47a:	4622      	mov	r2, r4
 800a47c:	e7e6      	b.n	800a44c <__exponent+0x20>
 800a47e:	f812 1b01 	ldrb.w	r1, [r2], #1
 800a482:	f803 1b01 	strb.w	r1, [r3], #1
 800a486:	e7f2      	b.n	800a46e <__exponent+0x42>
 800a488:	2230      	movs	r2, #48	; 0x30
 800a48a:	461c      	mov	r4, r3
 800a48c:	4411      	add	r1, r2
 800a48e:	f804 2b02 	strb.w	r2, [r4], #2
 800a492:	7059      	strb	r1, [r3, #1]
 800a494:	e7ee      	b.n	800a474 <__exponent+0x48>
	...

0800a498 <_printf_float>:
 800a498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a49c:	b091      	sub	sp, #68	; 0x44
 800a49e:	460c      	mov	r4, r1
 800a4a0:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800a4a2:	4693      	mov	fp, r2
 800a4a4:	461e      	mov	r6, r3
 800a4a6:	4605      	mov	r5, r0
 800a4a8:	f001 face 	bl	800ba48 <_localeconv_r>
 800a4ac:	6803      	ldr	r3, [r0, #0]
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	9309      	str	r3, [sp, #36]	; 0x24
 800a4b2:	f7f5 feb9 	bl	8000228 <strlen>
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	930e      	str	r3, [sp, #56]	; 0x38
 800a4ba:	683b      	ldr	r3, [r7, #0]
 800a4bc:	900a      	str	r0, [sp, #40]	; 0x28
 800a4be:	3307      	adds	r3, #7
 800a4c0:	f023 0307 	bic.w	r3, r3, #7
 800a4c4:	f103 0208 	add.w	r2, r3, #8
 800a4c8:	f894 8018 	ldrb.w	r8, [r4, #24]
 800a4cc:	f8d4 a000 	ldr.w	sl, [r4]
 800a4d0:	603a      	str	r2, [r7, #0]
 800a4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a4da:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
 800a4de:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 800a4e0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a4e4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a4e6:	f04f 32ff 	mov.w	r2, #4294967295
 800a4ea:	4ba6      	ldr	r3, [pc, #664]	; (800a784 <_printf_float+0x2ec>)
 800a4ec:	4638      	mov	r0, r7
 800a4ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a4f0:	f7f6 faf4 	bl	8000adc <__aeabi_dcmpun>
 800a4f4:	2800      	cmp	r0, #0
 800a4f6:	f040 81f7 	bne.w	800a8e8 <_printf_float+0x450>
 800a4fa:	f04f 32ff 	mov.w	r2, #4294967295
 800a4fe:	4ba1      	ldr	r3, [pc, #644]	; (800a784 <_printf_float+0x2ec>)
 800a500:	4638      	mov	r0, r7
 800a502:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a504:	f7f6 facc 	bl	8000aa0 <__aeabi_dcmple>
 800a508:	2800      	cmp	r0, #0
 800a50a:	f040 81ed 	bne.w	800a8e8 <_printf_float+0x450>
 800a50e:	2200      	movs	r2, #0
 800a510:	2300      	movs	r3, #0
 800a512:	4638      	mov	r0, r7
 800a514:	4649      	mov	r1, r9
 800a516:	f7f6 fab9 	bl	8000a8c <__aeabi_dcmplt>
 800a51a:	b110      	cbz	r0, 800a522 <_printf_float+0x8a>
 800a51c:	232d      	movs	r3, #45	; 0x2d
 800a51e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a522:	4b99      	ldr	r3, [pc, #612]	; (800a788 <_printf_float+0x2f0>)
 800a524:	4f99      	ldr	r7, [pc, #612]	; (800a78c <_printf_float+0x2f4>)
 800a526:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a52a:	bf98      	it	ls
 800a52c:	461f      	movls	r7, r3
 800a52e:	2303      	movs	r3, #3
 800a530:	f04f 0900 	mov.w	r9, #0
 800a534:	6123      	str	r3, [r4, #16]
 800a536:	f02a 0304 	bic.w	r3, sl, #4
 800a53a:	6023      	str	r3, [r4, #0]
 800a53c:	9600      	str	r6, [sp, #0]
 800a53e:	465b      	mov	r3, fp
 800a540:	aa0f      	add	r2, sp, #60	; 0x3c
 800a542:	4621      	mov	r1, r4
 800a544:	4628      	mov	r0, r5
 800a546:	f000 f9df 	bl	800a908 <_printf_common>
 800a54a:	3001      	adds	r0, #1
 800a54c:	f040 809a 	bne.w	800a684 <_printf_float+0x1ec>
 800a550:	f04f 30ff 	mov.w	r0, #4294967295
 800a554:	b011      	add	sp, #68	; 0x44
 800a556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a55a:	6862      	ldr	r2, [r4, #4]
 800a55c:	a80e      	add	r0, sp, #56	; 0x38
 800a55e:	1c53      	adds	r3, r2, #1
 800a560:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
 800a564:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
 800a568:	d141      	bne.n	800a5ee <_printf_float+0x156>
 800a56a:	2206      	movs	r2, #6
 800a56c:	6062      	str	r2, [r4, #4]
 800a56e:	2100      	movs	r1, #0
 800a570:	6023      	str	r3, [r4, #0]
 800a572:	9301      	str	r3, [sp, #4]
 800a574:	6863      	ldr	r3, [r4, #4]
 800a576:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800a57a:	9005      	str	r0, [sp, #20]
 800a57c:	9202      	str	r2, [sp, #8]
 800a57e:	9300      	str	r3, [sp, #0]
 800a580:	463a      	mov	r2, r7
 800a582:	464b      	mov	r3, r9
 800a584:	9106      	str	r1, [sp, #24]
 800a586:	f8cd 8010 	str.w	r8, [sp, #16]
 800a58a:	f8cd e00c 	str.w	lr, [sp, #12]
 800a58e:	4628      	mov	r0, r5
 800a590:	f7ff fef0 	bl	800a374 <__cvt>
 800a594:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800a598:	2b47      	cmp	r3, #71	; 0x47
 800a59a:	4607      	mov	r7, r0
 800a59c:	d109      	bne.n	800a5b2 <_printf_float+0x11a>
 800a59e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a5a0:	1cd8      	adds	r0, r3, #3
 800a5a2:	db02      	blt.n	800a5aa <_printf_float+0x112>
 800a5a4:	6862      	ldr	r2, [r4, #4]
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	dd59      	ble.n	800a65e <_printf_float+0x1c6>
 800a5aa:	f1a8 0802 	sub.w	r8, r8, #2
 800a5ae:	fa5f f888 	uxtb.w	r8, r8
 800a5b2:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800a5b6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a5b8:	d836      	bhi.n	800a628 <_printf_float+0x190>
 800a5ba:	3901      	subs	r1, #1
 800a5bc:	4642      	mov	r2, r8
 800a5be:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a5c2:	910d      	str	r1, [sp, #52]	; 0x34
 800a5c4:	f7ff ff32 	bl	800a42c <__exponent>
 800a5c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a5ca:	4681      	mov	r9, r0
 800a5cc:	1883      	adds	r3, r0, r2
 800a5ce:	2a01      	cmp	r2, #1
 800a5d0:	6123      	str	r3, [r4, #16]
 800a5d2:	dc02      	bgt.n	800a5da <_printf_float+0x142>
 800a5d4:	6822      	ldr	r2, [r4, #0]
 800a5d6:	07d1      	lsls	r1, r2, #31
 800a5d8:	d501      	bpl.n	800a5de <_printf_float+0x146>
 800a5da:	3301      	adds	r3, #1
 800a5dc:	6123      	str	r3, [r4, #16]
 800a5de:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d0aa      	beq.n	800a53c <_printf_float+0xa4>
 800a5e6:	232d      	movs	r3, #45	; 0x2d
 800a5e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a5ec:	e7a6      	b.n	800a53c <_printf_float+0xa4>
 800a5ee:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800a5f2:	d002      	beq.n	800a5fa <_printf_float+0x162>
 800a5f4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a5f8:	d1b9      	bne.n	800a56e <_printf_float+0xd6>
 800a5fa:	b19a      	cbz	r2, 800a624 <_printf_float+0x18c>
 800a5fc:	2100      	movs	r1, #0
 800a5fe:	9106      	str	r1, [sp, #24]
 800a600:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800a604:	e88d 000c 	stmia.w	sp, {r2, r3}
 800a608:	6023      	str	r3, [r4, #0]
 800a60a:	9005      	str	r0, [sp, #20]
 800a60c:	463a      	mov	r2, r7
 800a60e:	f8cd 8010 	str.w	r8, [sp, #16]
 800a612:	f8cd e00c 	str.w	lr, [sp, #12]
 800a616:	9102      	str	r1, [sp, #8]
 800a618:	464b      	mov	r3, r9
 800a61a:	4628      	mov	r0, r5
 800a61c:	f7ff feaa 	bl	800a374 <__cvt>
 800a620:	4607      	mov	r7, r0
 800a622:	e7bc      	b.n	800a59e <_printf_float+0x106>
 800a624:	2201      	movs	r2, #1
 800a626:	e7a1      	b.n	800a56c <_printf_float+0xd4>
 800a628:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800a62c:	d119      	bne.n	800a662 <_printf_float+0x1ca>
 800a62e:	2900      	cmp	r1, #0
 800a630:	6863      	ldr	r3, [r4, #4]
 800a632:	dd0c      	ble.n	800a64e <_printf_float+0x1b6>
 800a634:	6121      	str	r1, [r4, #16]
 800a636:	b913      	cbnz	r3, 800a63e <_printf_float+0x1a6>
 800a638:	6822      	ldr	r2, [r4, #0]
 800a63a:	07d2      	lsls	r2, r2, #31
 800a63c:	d502      	bpl.n	800a644 <_printf_float+0x1ac>
 800a63e:	3301      	adds	r3, #1
 800a640:	440b      	add	r3, r1
 800a642:	6123      	str	r3, [r4, #16]
 800a644:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a646:	f04f 0900 	mov.w	r9, #0
 800a64a:	65a3      	str	r3, [r4, #88]	; 0x58
 800a64c:	e7c7      	b.n	800a5de <_printf_float+0x146>
 800a64e:	b913      	cbnz	r3, 800a656 <_printf_float+0x1be>
 800a650:	6822      	ldr	r2, [r4, #0]
 800a652:	07d0      	lsls	r0, r2, #31
 800a654:	d501      	bpl.n	800a65a <_printf_float+0x1c2>
 800a656:	3302      	adds	r3, #2
 800a658:	e7f3      	b.n	800a642 <_printf_float+0x1aa>
 800a65a:	2301      	movs	r3, #1
 800a65c:	e7f1      	b.n	800a642 <_printf_float+0x1aa>
 800a65e:	f04f 0867 	mov.w	r8, #103	; 0x67
 800a662:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a664:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a666:	4293      	cmp	r3, r2
 800a668:	db05      	blt.n	800a676 <_printf_float+0x1de>
 800a66a:	6822      	ldr	r2, [r4, #0]
 800a66c:	6123      	str	r3, [r4, #16]
 800a66e:	07d1      	lsls	r1, r2, #31
 800a670:	d5e8      	bpl.n	800a644 <_printf_float+0x1ac>
 800a672:	3301      	adds	r3, #1
 800a674:	e7e5      	b.n	800a642 <_printf_float+0x1aa>
 800a676:	2b00      	cmp	r3, #0
 800a678:	bfcc      	ite	gt
 800a67a:	2301      	movgt	r3, #1
 800a67c:	f1c3 0302 	rsble	r3, r3, #2
 800a680:	4413      	add	r3, r2
 800a682:	e7de      	b.n	800a642 <_printf_float+0x1aa>
 800a684:	6823      	ldr	r3, [r4, #0]
 800a686:	055a      	lsls	r2, r3, #21
 800a688:	d407      	bmi.n	800a69a <_printf_float+0x202>
 800a68a:	6923      	ldr	r3, [r4, #16]
 800a68c:	463a      	mov	r2, r7
 800a68e:	4659      	mov	r1, fp
 800a690:	4628      	mov	r0, r5
 800a692:	47b0      	blx	r6
 800a694:	3001      	adds	r0, #1
 800a696:	d12a      	bne.n	800a6ee <_printf_float+0x256>
 800a698:	e75a      	b.n	800a550 <_printf_float+0xb8>
 800a69a:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800a69e:	f240 80dc 	bls.w	800a85a <_printf_float+0x3c2>
 800a6a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	f7f6 f9e5 	bl	8000a78 <__aeabi_dcmpeq>
 800a6ae:	2800      	cmp	r0, #0
 800a6b0:	d039      	beq.n	800a726 <_printf_float+0x28e>
 800a6b2:	2301      	movs	r3, #1
 800a6b4:	4a36      	ldr	r2, [pc, #216]	; (800a790 <_printf_float+0x2f8>)
 800a6b6:	4659      	mov	r1, fp
 800a6b8:	4628      	mov	r0, r5
 800a6ba:	47b0      	blx	r6
 800a6bc:	3001      	adds	r0, #1
 800a6be:	f43f af47 	beq.w	800a550 <_printf_float+0xb8>
 800a6c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a6c6:	429a      	cmp	r2, r3
 800a6c8:	db02      	blt.n	800a6d0 <_printf_float+0x238>
 800a6ca:	6823      	ldr	r3, [r4, #0]
 800a6cc:	07d8      	lsls	r0, r3, #31
 800a6ce:	d50e      	bpl.n	800a6ee <_printf_float+0x256>
 800a6d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6d4:	4659      	mov	r1, fp
 800a6d6:	4628      	mov	r0, r5
 800a6d8:	47b0      	blx	r6
 800a6da:	3001      	adds	r0, #1
 800a6dc:	f43f af38 	beq.w	800a550 <_printf_float+0xb8>
 800a6e0:	2700      	movs	r7, #0
 800a6e2:	f104 081a 	add.w	r8, r4, #26
 800a6e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6e8:	3b01      	subs	r3, #1
 800a6ea:	429f      	cmp	r7, r3
 800a6ec:	db11      	blt.n	800a712 <_printf_float+0x27a>
 800a6ee:	6823      	ldr	r3, [r4, #0]
 800a6f0:	079f      	lsls	r7, r3, #30
 800a6f2:	d508      	bpl.n	800a706 <_printf_float+0x26e>
 800a6f4:	2700      	movs	r7, #0
 800a6f6:	f104 0819 	add.w	r8, r4, #25
 800a6fa:	68e3      	ldr	r3, [r4, #12]
 800a6fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a6fe:	1a9b      	subs	r3, r3, r2
 800a700:	429f      	cmp	r7, r3
 800a702:	f2c0 80e7 	blt.w	800a8d4 <_printf_float+0x43c>
 800a706:	68e0      	ldr	r0, [r4, #12]
 800a708:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a70a:	4298      	cmp	r0, r3
 800a70c:	bfb8      	it	lt
 800a70e:	4618      	movlt	r0, r3
 800a710:	e720      	b.n	800a554 <_printf_float+0xbc>
 800a712:	2301      	movs	r3, #1
 800a714:	4642      	mov	r2, r8
 800a716:	4659      	mov	r1, fp
 800a718:	4628      	mov	r0, r5
 800a71a:	47b0      	blx	r6
 800a71c:	3001      	adds	r0, #1
 800a71e:	f43f af17 	beq.w	800a550 <_printf_float+0xb8>
 800a722:	3701      	adds	r7, #1
 800a724:	e7df      	b.n	800a6e6 <_printf_float+0x24e>
 800a726:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a728:	2b00      	cmp	r3, #0
 800a72a:	dc33      	bgt.n	800a794 <_printf_float+0x2fc>
 800a72c:	2301      	movs	r3, #1
 800a72e:	4a18      	ldr	r2, [pc, #96]	; (800a790 <_printf_float+0x2f8>)
 800a730:	4659      	mov	r1, fp
 800a732:	4628      	mov	r0, r5
 800a734:	47b0      	blx	r6
 800a736:	3001      	adds	r0, #1
 800a738:	f43f af0a 	beq.w	800a550 <_printf_float+0xb8>
 800a73c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a73e:	b923      	cbnz	r3, 800a74a <_printf_float+0x2b2>
 800a740:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a742:	b913      	cbnz	r3, 800a74a <_printf_float+0x2b2>
 800a744:	6823      	ldr	r3, [r4, #0]
 800a746:	07d9      	lsls	r1, r3, #31
 800a748:	d5d1      	bpl.n	800a6ee <_printf_float+0x256>
 800a74a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a74c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a74e:	4659      	mov	r1, fp
 800a750:	4628      	mov	r0, r5
 800a752:	47b0      	blx	r6
 800a754:	3001      	adds	r0, #1
 800a756:	f43f aefb 	beq.w	800a550 <_printf_float+0xb8>
 800a75a:	f04f 0800 	mov.w	r8, #0
 800a75e:	f104 091a 	add.w	r9, r4, #26
 800a762:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a764:	425b      	negs	r3, r3
 800a766:	4598      	cmp	r8, r3
 800a768:	db01      	blt.n	800a76e <_printf_float+0x2d6>
 800a76a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a76c:	e78e      	b.n	800a68c <_printf_float+0x1f4>
 800a76e:	2301      	movs	r3, #1
 800a770:	464a      	mov	r2, r9
 800a772:	4659      	mov	r1, fp
 800a774:	4628      	mov	r0, r5
 800a776:	47b0      	blx	r6
 800a778:	3001      	adds	r0, #1
 800a77a:	f43f aee9 	beq.w	800a550 <_printf_float+0xb8>
 800a77e:	f108 0801 	add.w	r8, r8, #1
 800a782:	e7ee      	b.n	800a762 <_printf_float+0x2ca>
 800a784:	7fefffff 	.word	0x7fefffff
 800a788:	0800d9fa 	.word	0x0800d9fa
 800a78c:	0800d9fe 	.word	0x0800d9fe
 800a790:	0800dc63 	.word	0x0800dc63
 800a794:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a796:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a798:	429a      	cmp	r2, r3
 800a79a:	bfa8      	it	ge
 800a79c:	461a      	movge	r2, r3
 800a79e:	2a00      	cmp	r2, #0
 800a7a0:	4690      	mov	r8, r2
 800a7a2:	dc36      	bgt.n	800a812 <_printf_float+0x37a>
 800a7a4:	f04f 0a00 	mov.w	sl, #0
 800a7a8:	f104 031a 	add.w	r3, r4, #26
 800a7ac:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800a7b0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a7b2:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 800a7b6:	eba9 0308 	sub.w	r3, r9, r8
 800a7ba:	459a      	cmp	sl, r3
 800a7bc:	db31      	blt.n	800a822 <_printf_float+0x38a>
 800a7be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a7c2:	429a      	cmp	r2, r3
 800a7c4:	db38      	blt.n	800a838 <_printf_float+0x3a0>
 800a7c6:	6823      	ldr	r3, [r4, #0]
 800a7c8:	07da      	lsls	r2, r3, #31
 800a7ca:	d435      	bmi.n	800a838 <_printf_float+0x3a0>
 800a7cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7ce:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a7d0:	eba3 0209 	sub.w	r2, r3, r9
 800a7d4:	eba3 0801 	sub.w	r8, r3, r1
 800a7d8:	4590      	cmp	r8, r2
 800a7da:	bfa8      	it	ge
 800a7dc:	4690      	movge	r8, r2
 800a7de:	f1b8 0f00 	cmp.w	r8, #0
 800a7e2:	dc31      	bgt.n	800a848 <_printf_float+0x3b0>
 800a7e4:	2700      	movs	r7, #0
 800a7e6:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800a7ea:	f104 091a 	add.w	r9, r4, #26
 800a7ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a7f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7f2:	1a9b      	subs	r3, r3, r2
 800a7f4:	eba3 0308 	sub.w	r3, r3, r8
 800a7f8:	429f      	cmp	r7, r3
 800a7fa:	f6bf af78 	bge.w	800a6ee <_printf_float+0x256>
 800a7fe:	2301      	movs	r3, #1
 800a800:	464a      	mov	r2, r9
 800a802:	4659      	mov	r1, fp
 800a804:	4628      	mov	r0, r5
 800a806:	47b0      	blx	r6
 800a808:	3001      	adds	r0, #1
 800a80a:	f43f aea1 	beq.w	800a550 <_printf_float+0xb8>
 800a80e:	3701      	adds	r7, #1
 800a810:	e7ed      	b.n	800a7ee <_printf_float+0x356>
 800a812:	4613      	mov	r3, r2
 800a814:	4659      	mov	r1, fp
 800a816:	463a      	mov	r2, r7
 800a818:	4628      	mov	r0, r5
 800a81a:	47b0      	blx	r6
 800a81c:	3001      	adds	r0, #1
 800a81e:	d1c1      	bne.n	800a7a4 <_printf_float+0x30c>
 800a820:	e696      	b.n	800a550 <_printf_float+0xb8>
 800a822:	2301      	movs	r3, #1
 800a824:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a826:	4659      	mov	r1, fp
 800a828:	4628      	mov	r0, r5
 800a82a:	47b0      	blx	r6
 800a82c:	3001      	adds	r0, #1
 800a82e:	f43f ae8f 	beq.w	800a550 <_printf_float+0xb8>
 800a832:	f10a 0a01 	add.w	sl, sl, #1
 800a836:	e7bc      	b.n	800a7b2 <_printf_float+0x31a>
 800a838:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a83a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a83c:	4659      	mov	r1, fp
 800a83e:	4628      	mov	r0, r5
 800a840:	47b0      	blx	r6
 800a842:	3001      	adds	r0, #1
 800a844:	d1c2      	bne.n	800a7cc <_printf_float+0x334>
 800a846:	e683      	b.n	800a550 <_printf_float+0xb8>
 800a848:	4643      	mov	r3, r8
 800a84a:	eb07 0209 	add.w	r2, r7, r9
 800a84e:	4659      	mov	r1, fp
 800a850:	4628      	mov	r0, r5
 800a852:	47b0      	blx	r6
 800a854:	3001      	adds	r0, #1
 800a856:	d1c5      	bne.n	800a7e4 <_printf_float+0x34c>
 800a858:	e67a      	b.n	800a550 <_printf_float+0xb8>
 800a85a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a85c:	2a01      	cmp	r2, #1
 800a85e:	dc01      	bgt.n	800a864 <_printf_float+0x3cc>
 800a860:	07db      	lsls	r3, r3, #31
 800a862:	d534      	bpl.n	800a8ce <_printf_float+0x436>
 800a864:	2301      	movs	r3, #1
 800a866:	463a      	mov	r2, r7
 800a868:	4659      	mov	r1, fp
 800a86a:	4628      	mov	r0, r5
 800a86c:	47b0      	blx	r6
 800a86e:	3001      	adds	r0, #1
 800a870:	f43f ae6e 	beq.w	800a550 <_printf_float+0xb8>
 800a874:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a876:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a878:	4659      	mov	r1, fp
 800a87a:	4628      	mov	r0, r5
 800a87c:	47b0      	blx	r6
 800a87e:	3001      	adds	r0, #1
 800a880:	f43f ae66 	beq.w	800a550 <_printf_float+0xb8>
 800a884:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a888:	2200      	movs	r2, #0
 800a88a:	2300      	movs	r3, #0
 800a88c:	f7f6 f8f4 	bl	8000a78 <__aeabi_dcmpeq>
 800a890:	b150      	cbz	r0, 800a8a8 <_printf_float+0x410>
 800a892:	2700      	movs	r7, #0
 800a894:	f104 081a 	add.w	r8, r4, #26
 800a898:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a89a:	3b01      	subs	r3, #1
 800a89c:	429f      	cmp	r7, r3
 800a89e:	db0c      	blt.n	800a8ba <_printf_float+0x422>
 800a8a0:	464b      	mov	r3, r9
 800a8a2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a8a6:	e6f2      	b.n	800a68e <_printf_float+0x1f6>
 800a8a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a8aa:	1c7a      	adds	r2, r7, #1
 800a8ac:	3b01      	subs	r3, #1
 800a8ae:	4659      	mov	r1, fp
 800a8b0:	4628      	mov	r0, r5
 800a8b2:	47b0      	blx	r6
 800a8b4:	3001      	adds	r0, #1
 800a8b6:	d1f3      	bne.n	800a8a0 <_printf_float+0x408>
 800a8b8:	e64a      	b.n	800a550 <_printf_float+0xb8>
 800a8ba:	2301      	movs	r3, #1
 800a8bc:	4642      	mov	r2, r8
 800a8be:	4659      	mov	r1, fp
 800a8c0:	4628      	mov	r0, r5
 800a8c2:	47b0      	blx	r6
 800a8c4:	3001      	adds	r0, #1
 800a8c6:	f43f ae43 	beq.w	800a550 <_printf_float+0xb8>
 800a8ca:	3701      	adds	r7, #1
 800a8cc:	e7e4      	b.n	800a898 <_printf_float+0x400>
 800a8ce:	2301      	movs	r3, #1
 800a8d0:	463a      	mov	r2, r7
 800a8d2:	e7ec      	b.n	800a8ae <_printf_float+0x416>
 800a8d4:	2301      	movs	r3, #1
 800a8d6:	4642      	mov	r2, r8
 800a8d8:	4659      	mov	r1, fp
 800a8da:	4628      	mov	r0, r5
 800a8dc:	47b0      	blx	r6
 800a8de:	3001      	adds	r0, #1
 800a8e0:	f43f ae36 	beq.w	800a550 <_printf_float+0xb8>
 800a8e4:	3701      	adds	r7, #1
 800a8e6:	e708      	b.n	800a6fa <_printf_float+0x262>
 800a8e8:	463a      	mov	r2, r7
 800a8ea:	464b      	mov	r3, r9
 800a8ec:	4638      	mov	r0, r7
 800a8ee:	4649      	mov	r1, r9
 800a8f0:	f7f6 f8f4 	bl	8000adc <__aeabi_dcmpun>
 800a8f4:	2800      	cmp	r0, #0
 800a8f6:	f43f ae30 	beq.w	800a55a <_printf_float+0xc2>
 800a8fa:	4b01      	ldr	r3, [pc, #4]	; (800a900 <_printf_float+0x468>)
 800a8fc:	4f01      	ldr	r7, [pc, #4]	; (800a904 <_printf_float+0x46c>)
 800a8fe:	e612      	b.n	800a526 <_printf_float+0x8e>
 800a900:	0800da02 	.word	0x0800da02
 800a904:	0800da06 	.word	0x0800da06

0800a908 <_printf_common>:
 800a908:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a90c:	4691      	mov	r9, r2
 800a90e:	461f      	mov	r7, r3
 800a910:	688a      	ldr	r2, [r1, #8]
 800a912:	690b      	ldr	r3, [r1, #16]
 800a914:	4606      	mov	r6, r0
 800a916:	4293      	cmp	r3, r2
 800a918:	bfb8      	it	lt
 800a91a:	4613      	movlt	r3, r2
 800a91c:	f8c9 3000 	str.w	r3, [r9]
 800a920:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a924:	460c      	mov	r4, r1
 800a926:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a92a:	b112      	cbz	r2, 800a932 <_printf_common+0x2a>
 800a92c:	3301      	adds	r3, #1
 800a92e:	f8c9 3000 	str.w	r3, [r9]
 800a932:	6823      	ldr	r3, [r4, #0]
 800a934:	0699      	lsls	r1, r3, #26
 800a936:	bf42      	ittt	mi
 800a938:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a93c:	3302      	addmi	r3, #2
 800a93e:	f8c9 3000 	strmi.w	r3, [r9]
 800a942:	6825      	ldr	r5, [r4, #0]
 800a944:	f015 0506 	ands.w	r5, r5, #6
 800a948:	d107      	bne.n	800a95a <_printf_common+0x52>
 800a94a:	f104 0a19 	add.w	sl, r4, #25
 800a94e:	68e3      	ldr	r3, [r4, #12]
 800a950:	f8d9 2000 	ldr.w	r2, [r9]
 800a954:	1a9b      	subs	r3, r3, r2
 800a956:	429d      	cmp	r5, r3
 800a958:	db2a      	blt.n	800a9b0 <_printf_common+0xa8>
 800a95a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a95e:	6822      	ldr	r2, [r4, #0]
 800a960:	3300      	adds	r3, #0
 800a962:	bf18      	it	ne
 800a964:	2301      	movne	r3, #1
 800a966:	0692      	lsls	r2, r2, #26
 800a968:	d42f      	bmi.n	800a9ca <_printf_common+0xc2>
 800a96a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a96e:	4639      	mov	r1, r7
 800a970:	4630      	mov	r0, r6
 800a972:	47c0      	blx	r8
 800a974:	3001      	adds	r0, #1
 800a976:	d022      	beq.n	800a9be <_printf_common+0xb6>
 800a978:	6823      	ldr	r3, [r4, #0]
 800a97a:	68e5      	ldr	r5, [r4, #12]
 800a97c:	f003 0306 	and.w	r3, r3, #6
 800a980:	2b04      	cmp	r3, #4
 800a982:	bf18      	it	ne
 800a984:	2500      	movne	r5, #0
 800a986:	f8d9 2000 	ldr.w	r2, [r9]
 800a98a:	f04f 0900 	mov.w	r9, #0
 800a98e:	bf08      	it	eq
 800a990:	1aad      	subeq	r5, r5, r2
 800a992:	68a3      	ldr	r3, [r4, #8]
 800a994:	6922      	ldr	r2, [r4, #16]
 800a996:	bf08      	it	eq
 800a998:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a99c:	4293      	cmp	r3, r2
 800a99e:	bfc4      	itt	gt
 800a9a0:	1a9b      	subgt	r3, r3, r2
 800a9a2:	18ed      	addgt	r5, r5, r3
 800a9a4:	341a      	adds	r4, #26
 800a9a6:	454d      	cmp	r5, r9
 800a9a8:	d11b      	bne.n	800a9e2 <_printf_common+0xda>
 800a9aa:	2000      	movs	r0, #0
 800a9ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	4652      	mov	r2, sl
 800a9b4:	4639      	mov	r1, r7
 800a9b6:	4630      	mov	r0, r6
 800a9b8:	47c0      	blx	r8
 800a9ba:	3001      	adds	r0, #1
 800a9bc:	d103      	bne.n	800a9c6 <_printf_common+0xbe>
 800a9be:	f04f 30ff 	mov.w	r0, #4294967295
 800a9c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9c6:	3501      	adds	r5, #1
 800a9c8:	e7c1      	b.n	800a94e <_printf_common+0x46>
 800a9ca:	2030      	movs	r0, #48	; 0x30
 800a9cc:	18e1      	adds	r1, r4, r3
 800a9ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a9d2:	1c5a      	adds	r2, r3, #1
 800a9d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a9d8:	4422      	add	r2, r4
 800a9da:	3302      	adds	r3, #2
 800a9dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a9e0:	e7c3      	b.n	800a96a <_printf_common+0x62>
 800a9e2:	2301      	movs	r3, #1
 800a9e4:	4622      	mov	r2, r4
 800a9e6:	4639      	mov	r1, r7
 800a9e8:	4630      	mov	r0, r6
 800a9ea:	47c0      	blx	r8
 800a9ec:	3001      	adds	r0, #1
 800a9ee:	d0e6      	beq.n	800a9be <_printf_common+0xb6>
 800a9f0:	f109 0901 	add.w	r9, r9, #1
 800a9f4:	e7d7      	b.n	800a9a6 <_printf_common+0x9e>
	...

0800a9f8 <_printf_i>:
 800a9f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a9fc:	4617      	mov	r7, r2
 800a9fe:	7e0a      	ldrb	r2, [r1, #24]
 800aa00:	b085      	sub	sp, #20
 800aa02:	2a6e      	cmp	r2, #110	; 0x6e
 800aa04:	4698      	mov	r8, r3
 800aa06:	4606      	mov	r6, r0
 800aa08:	460c      	mov	r4, r1
 800aa0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa0c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800aa10:	f000 80bc 	beq.w	800ab8c <_printf_i+0x194>
 800aa14:	d81a      	bhi.n	800aa4c <_printf_i+0x54>
 800aa16:	2a63      	cmp	r2, #99	; 0x63
 800aa18:	d02e      	beq.n	800aa78 <_printf_i+0x80>
 800aa1a:	d80a      	bhi.n	800aa32 <_printf_i+0x3a>
 800aa1c:	2a00      	cmp	r2, #0
 800aa1e:	f000 80c8 	beq.w	800abb2 <_printf_i+0x1ba>
 800aa22:	2a58      	cmp	r2, #88	; 0x58
 800aa24:	f000 808a 	beq.w	800ab3c <_printf_i+0x144>
 800aa28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aa2c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800aa30:	e02a      	b.n	800aa88 <_printf_i+0x90>
 800aa32:	2a64      	cmp	r2, #100	; 0x64
 800aa34:	d001      	beq.n	800aa3a <_printf_i+0x42>
 800aa36:	2a69      	cmp	r2, #105	; 0x69
 800aa38:	d1f6      	bne.n	800aa28 <_printf_i+0x30>
 800aa3a:	6821      	ldr	r1, [r4, #0]
 800aa3c:	681a      	ldr	r2, [r3, #0]
 800aa3e:	f011 0f80 	tst.w	r1, #128	; 0x80
 800aa42:	d023      	beq.n	800aa8c <_printf_i+0x94>
 800aa44:	1d11      	adds	r1, r2, #4
 800aa46:	6019      	str	r1, [r3, #0]
 800aa48:	6813      	ldr	r3, [r2, #0]
 800aa4a:	e027      	b.n	800aa9c <_printf_i+0xa4>
 800aa4c:	2a73      	cmp	r2, #115	; 0x73
 800aa4e:	f000 80b4 	beq.w	800abba <_printf_i+0x1c2>
 800aa52:	d808      	bhi.n	800aa66 <_printf_i+0x6e>
 800aa54:	2a6f      	cmp	r2, #111	; 0x6f
 800aa56:	d02a      	beq.n	800aaae <_printf_i+0xb6>
 800aa58:	2a70      	cmp	r2, #112	; 0x70
 800aa5a:	d1e5      	bne.n	800aa28 <_printf_i+0x30>
 800aa5c:	680a      	ldr	r2, [r1, #0]
 800aa5e:	f042 0220 	orr.w	r2, r2, #32
 800aa62:	600a      	str	r2, [r1, #0]
 800aa64:	e003      	b.n	800aa6e <_printf_i+0x76>
 800aa66:	2a75      	cmp	r2, #117	; 0x75
 800aa68:	d021      	beq.n	800aaae <_printf_i+0xb6>
 800aa6a:	2a78      	cmp	r2, #120	; 0x78
 800aa6c:	d1dc      	bne.n	800aa28 <_printf_i+0x30>
 800aa6e:	2278      	movs	r2, #120	; 0x78
 800aa70:	496f      	ldr	r1, [pc, #444]	; (800ac30 <_printf_i+0x238>)
 800aa72:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800aa76:	e064      	b.n	800ab42 <_printf_i+0x14a>
 800aa78:	681a      	ldr	r2, [r3, #0]
 800aa7a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800aa7e:	1d11      	adds	r1, r2, #4
 800aa80:	6019      	str	r1, [r3, #0]
 800aa82:	6813      	ldr	r3, [r2, #0]
 800aa84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aa88:	2301      	movs	r3, #1
 800aa8a:	e0a3      	b.n	800abd4 <_printf_i+0x1dc>
 800aa8c:	f011 0f40 	tst.w	r1, #64	; 0x40
 800aa90:	f102 0104 	add.w	r1, r2, #4
 800aa94:	6019      	str	r1, [r3, #0]
 800aa96:	d0d7      	beq.n	800aa48 <_printf_i+0x50>
 800aa98:	f9b2 3000 	ldrsh.w	r3, [r2]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	da03      	bge.n	800aaa8 <_printf_i+0xb0>
 800aaa0:	222d      	movs	r2, #45	; 0x2d
 800aaa2:	425b      	negs	r3, r3
 800aaa4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800aaa8:	4962      	ldr	r1, [pc, #392]	; (800ac34 <_printf_i+0x23c>)
 800aaaa:	220a      	movs	r2, #10
 800aaac:	e017      	b.n	800aade <_printf_i+0xe6>
 800aaae:	6820      	ldr	r0, [r4, #0]
 800aab0:	6819      	ldr	r1, [r3, #0]
 800aab2:	f010 0f80 	tst.w	r0, #128	; 0x80
 800aab6:	d003      	beq.n	800aac0 <_printf_i+0xc8>
 800aab8:	1d08      	adds	r0, r1, #4
 800aaba:	6018      	str	r0, [r3, #0]
 800aabc:	680b      	ldr	r3, [r1, #0]
 800aabe:	e006      	b.n	800aace <_printf_i+0xd6>
 800aac0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800aac4:	f101 0004 	add.w	r0, r1, #4
 800aac8:	6018      	str	r0, [r3, #0]
 800aaca:	d0f7      	beq.n	800aabc <_printf_i+0xc4>
 800aacc:	880b      	ldrh	r3, [r1, #0]
 800aace:	2a6f      	cmp	r2, #111	; 0x6f
 800aad0:	bf14      	ite	ne
 800aad2:	220a      	movne	r2, #10
 800aad4:	2208      	moveq	r2, #8
 800aad6:	4957      	ldr	r1, [pc, #348]	; (800ac34 <_printf_i+0x23c>)
 800aad8:	2000      	movs	r0, #0
 800aada:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800aade:	6865      	ldr	r5, [r4, #4]
 800aae0:	2d00      	cmp	r5, #0
 800aae2:	60a5      	str	r5, [r4, #8]
 800aae4:	f2c0 809c 	blt.w	800ac20 <_printf_i+0x228>
 800aae8:	6820      	ldr	r0, [r4, #0]
 800aaea:	f020 0004 	bic.w	r0, r0, #4
 800aaee:	6020      	str	r0, [r4, #0]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d13f      	bne.n	800ab74 <_printf_i+0x17c>
 800aaf4:	2d00      	cmp	r5, #0
 800aaf6:	f040 8095 	bne.w	800ac24 <_printf_i+0x22c>
 800aafa:	4675      	mov	r5, lr
 800aafc:	2a08      	cmp	r2, #8
 800aafe:	d10b      	bne.n	800ab18 <_printf_i+0x120>
 800ab00:	6823      	ldr	r3, [r4, #0]
 800ab02:	07da      	lsls	r2, r3, #31
 800ab04:	d508      	bpl.n	800ab18 <_printf_i+0x120>
 800ab06:	6923      	ldr	r3, [r4, #16]
 800ab08:	6862      	ldr	r2, [r4, #4]
 800ab0a:	429a      	cmp	r2, r3
 800ab0c:	bfde      	ittt	le
 800ab0e:	2330      	movle	r3, #48	; 0x30
 800ab10:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ab14:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ab18:	ebae 0305 	sub.w	r3, lr, r5
 800ab1c:	6123      	str	r3, [r4, #16]
 800ab1e:	f8cd 8000 	str.w	r8, [sp]
 800ab22:	463b      	mov	r3, r7
 800ab24:	aa03      	add	r2, sp, #12
 800ab26:	4621      	mov	r1, r4
 800ab28:	4630      	mov	r0, r6
 800ab2a:	f7ff feed 	bl	800a908 <_printf_common>
 800ab2e:	3001      	adds	r0, #1
 800ab30:	d155      	bne.n	800abde <_printf_i+0x1e6>
 800ab32:	f04f 30ff 	mov.w	r0, #4294967295
 800ab36:	b005      	add	sp, #20
 800ab38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab3c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800ab40:	493c      	ldr	r1, [pc, #240]	; (800ac34 <_printf_i+0x23c>)
 800ab42:	6822      	ldr	r2, [r4, #0]
 800ab44:	6818      	ldr	r0, [r3, #0]
 800ab46:	f012 0f80 	tst.w	r2, #128	; 0x80
 800ab4a:	f100 0504 	add.w	r5, r0, #4
 800ab4e:	601d      	str	r5, [r3, #0]
 800ab50:	d001      	beq.n	800ab56 <_printf_i+0x15e>
 800ab52:	6803      	ldr	r3, [r0, #0]
 800ab54:	e002      	b.n	800ab5c <_printf_i+0x164>
 800ab56:	0655      	lsls	r5, r2, #25
 800ab58:	d5fb      	bpl.n	800ab52 <_printf_i+0x15a>
 800ab5a:	8803      	ldrh	r3, [r0, #0]
 800ab5c:	07d0      	lsls	r0, r2, #31
 800ab5e:	bf44      	itt	mi
 800ab60:	f042 0220 	orrmi.w	r2, r2, #32
 800ab64:	6022      	strmi	r2, [r4, #0]
 800ab66:	b91b      	cbnz	r3, 800ab70 <_printf_i+0x178>
 800ab68:	6822      	ldr	r2, [r4, #0]
 800ab6a:	f022 0220 	bic.w	r2, r2, #32
 800ab6e:	6022      	str	r2, [r4, #0]
 800ab70:	2210      	movs	r2, #16
 800ab72:	e7b1      	b.n	800aad8 <_printf_i+0xe0>
 800ab74:	4675      	mov	r5, lr
 800ab76:	fbb3 f0f2 	udiv	r0, r3, r2
 800ab7a:	fb02 3310 	mls	r3, r2, r0, r3
 800ab7e:	5ccb      	ldrb	r3, [r1, r3]
 800ab80:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ab84:	4603      	mov	r3, r0
 800ab86:	2800      	cmp	r0, #0
 800ab88:	d1f5      	bne.n	800ab76 <_printf_i+0x17e>
 800ab8a:	e7b7      	b.n	800aafc <_printf_i+0x104>
 800ab8c:	6808      	ldr	r0, [r1, #0]
 800ab8e:	681a      	ldr	r2, [r3, #0]
 800ab90:	f010 0f80 	tst.w	r0, #128	; 0x80
 800ab94:	6949      	ldr	r1, [r1, #20]
 800ab96:	d004      	beq.n	800aba2 <_printf_i+0x1aa>
 800ab98:	1d10      	adds	r0, r2, #4
 800ab9a:	6018      	str	r0, [r3, #0]
 800ab9c:	6813      	ldr	r3, [r2, #0]
 800ab9e:	6019      	str	r1, [r3, #0]
 800aba0:	e007      	b.n	800abb2 <_printf_i+0x1ba>
 800aba2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800aba6:	f102 0004 	add.w	r0, r2, #4
 800abaa:	6018      	str	r0, [r3, #0]
 800abac:	6813      	ldr	r3, [r2, #0]
 800abae:	d0f6      	beq.n	800ab9e <_printf_i+0x1a6>
 800abb0:	8019      	strh	r1, [r3, #0]
 800abb2:	2300      	movs	r3, #0
 800abb4:	4675      	mov	r5, lr
 800abb6:	6123      	str	r3, [r4, #16]
 800abb8:	e7b1      	b.n	800ab1e <_printf_i+0x126>
 800abba:	681a      	ldr	r2, [r3, #0]
 800abbc:	1d11      	adds	r1, r2, #4
 800abbe:	6019      	str	r1, [r3, #0]
 800abc0:	6815      	ldr	r5, [r2, #0]
 800abc2:	2100      	movs	r1, #0
 800abc4:	6862      	ldr	r2, [r4, #4]
 800abc6:	4628      	mov	r0, r5
 800abc8:	f000 ff4c 	bl	800ba64 <memchr>
 800abcc:	b108      	cbz	r0, 800abd2 <_printf_i+0x1da>
 800abce:	1b40      	subs	r0, r0, r5
 800abd0:	6060      	str	r0, [r4, #4]
 800abd2:	6863      	ldr	r3, [r4, #4]
 800abd4:	6123      	str	r3, [r4, #16]
 800abd6:	2300      	movs	r3, #0
 800abd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800abdc:	e79f      	b.n	800ab1e <_printf_i+0x126>
 800abde:	6923      	ldr	r3, [r4, #16]
 800abe0:	462a      	mov	r2, r5
 800abe2:	4639      	mov	r1, r7
 800abe4:	4630      	mov	r0, r6
 800abe6:	47c0      	blx	r8
 800abe8:	3001      	adds	r0, #1
 800abea:	d0a2      	beq.n	800ab32 <_printf_i+0x13a>
 800abec:	6823      	ldr	r3, [r4, #0]
 800abee:	079b      	lsls	r3, r3, #30
 800abf0:	d507      	bpl.n	800ac02 <_printf_i+0x20a>
 800abf2:	2500      	movs	r5, #0
 800abf4:	f104 0919 	add.w	r9, r4, #25
 800abf8:	68e3      	ldr	r3, [r4, #12]
 800abfa:	9a03      	ldr	r2, [sp, #12]
 800abfc:	1a9b      	subs	r3, r3, r2
 800abfe:	429d      	cmp	r5, r3
 800ac00:	db05      	blt.n	800ac0e <_printf_i+0x216>
 800ac02:	68e0      	ldr	r0, [r4, #12]
 800ac04:	9b03      	ldr	r3, [sp, #12]
 800ac06:	4298      	cmp	r0, r3
 800ac08:	bfb8      	it	lt
 800ac0a:	4618      	movlt	r0, r3
 800ac0c:	e793      	b.n	800ab36 <_printf_i+0x13e>
 800ac0e:	2301      	movs	r3, #1
 800ac10:	464a      	mov	r2, r9
 800ac12:	4639      	mov	r1, r7
 800ac14:	4630      	mov	r0, r6
 800ac16:	47c0      	blx	r8
 800ac18:	3001      	adds	r0, #1
 800ac1a:	d08a      	beq.n	800ab32 <_printf_i+0x13a>
 800ac1c:	3501      	adds	r5, #1
 800ac1e:	e7eb      	b.n	800abf8 <_printf_i+0x200>
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d1a7      	bne.n	800ab74 <_printf_i+0x17c>
 800ac24:	780b      	ldrb	r3, [r1, #0]
 800ac26:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac2a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ac2e:	e765      	b.n	800aafc <_printf_i+0x104>
 800ac30:	0800da1b 	.word	0x0800da1b
 800ac34:	0800da0a 	.word	0x0800da0a

0800ac38 <realloc>:
 800ac38:	4b02      	ldr	r3, [pc, #8]	; (800ac44 <realloc+0xc>)
 800ac3a:	460a      	mov	r2, r1
 800ac3c:	4601      	mov	r1, r0
 800ac3e:	6818      	ldr	r0, [r3, #0]
 800ac40:	f001 b9ff 	b.w	800c042 <_realloc_r>
 800ac44:	20000088 	.word	0x20000088

0800ac48 <_sbrk_r>:
 800ac48:	b538      	push	{r3, r4, r5, lr}
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	4c05      	ldr	r4, [pc, #20]	; (800ac64 <_sbrk_r+0x1c>)
 800ac4e:	4605      	mov	r5, r0
 800ac50:	4608      	mov	r0, r1
 800ac52:	6023      	str	r3, [r4, #0]
 800ac54:	f7fe fd2e 	bl	80096b4 <_sbrk>
 800ac58:	1c43      	adds	r3, r0, #1
 800ac5a:	d102      	bne.n	800ac62 <_sbrk_r+0x1a>
 800ac5c:	6823      	ldr	r3, [r4, #0]
 800ac5e:	b103      	cbz	r3, 800ac62 <_sbrk_r+0x1a>
 800ac60:	602b      	str	r3, [r5, #0]
 800ac62:	bd38      	pop	{r3, r4, r5, pc}
 800ac64:	20000a50 	.word	0x20000a50

0800ac68 <siprintf>:
 800ac68:	b40e      	push	{r1, r2, r3}
 800ac6a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800ac6e:	b500      	push	{lr}
 800ac70:	b09c      	sub	sp, #112	; 0x70
 800ac72:	f8ad 1014 	strh.w	r1, [sp, #20]
 800ac76:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ac7a:	9104      	str	r1, [sp, #16]
 800ac7c:	9107      	str	r1, [sp, #28]
 800ac7e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800ac82:	ab1d      	add	r3, sp, #116	; 0x74
 800ac84:	9002      	str	r0, [sp, #8]
 800ac86:	9006      	str	r0, [sp, #24]
 800ac88:	4808      	ldr	r0, [pc, #32]	; (800acac <siprintf+0x44>)
 800ac8a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac8e:	f8ad 1016 	strh.w	r1, [sp, #22]
 800ac92:	6800      	ldr	r0, [r0, #0]
 800ac94:	a902      	add	r1, sp, #8
 800ac96:	9301      	str	r3, [sp, #4]
 800ac98:	f001 fa54 	bl	800c144 <_svfiprintf_r>
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	9b02      	ldr	r3, [sp, #8]
 800aca0:	701a      	strb	r2, [r3, #0]
 800aca2:	b01c      	add	sp, #112	; 0x70
 800aca4:	f85d eb04 	ldr.w	lr, [sp], #4
 800aca8:	b003      	add	sp, #12
 800acaa:	4770      	bx	lr
 800acac:	20000088 	.word	0x20000088

0800acb0 <siscanf>:
 800acb0:	b40e      	push	{r1, r2, r3}
 800acb2:	f44f 7201 	mov.w	r2, #516	; 0x204
 800acb6:	b530      	push	{r4, r5, lr}
 800acb8:	b09c      	sub	sp, #112	; 0x70
 800acba:	ac1f      	add	r4, sp, #124	; 0x7c
 800acbc:	f854 5b04 	ldr.w	r5, [r4], #4
 800acc0:	f8ad 2014 	strh.w	r2, [sp, #20]
 800acc4:	9002      	str	r0, [sp, #8]
 800acc6:	9006      	str	r0, [sp, #24]
 800acc8:	f7f5 faae 	bl	8000228 <strlen>
 800accc:	4b0b      	ldr	r3, [pc, #44]	; (800acfc <siscanf+0x4c>)
 800acce:	9003      	str	r0, [sp, #12]
 800acd0:	930b      	str	r3, [sp, #44]	; 0x2c
 800acd2:	2300      	movs	r3, #0
 800acd4:	930f      	str	r3, [sp, #60]	; 0x3c
 800acd6:	9314      	str	r3, [sp, #80]	; 0x50
 800acd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800acdc:	9007      	str	r0, [sp, #28]
 800acde:	4808      	ldr	r0, [pc, #32]	; (800ad00 <siscanf+0x50>)
 800ace0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ace4:	462a      	mov	r2, r5
 800ace6:	4623      	mov	r3, r4
 800ace8:	a902      	add	r1, sp, #8
 800acea:	6800      	ldr	r0, [r0, #0]
 800acec:	9401      	str	r4, [sp, #4]
 800acee:	f001 fb77 	bl	800c3e0 <__ssvfiscanf_r>
 800acf2:	b01c      	add	sp, #112	; 0x70
 800acf4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800acf8:	b003      	add	sp, #12
 800acfa:	4770      	bx	lr
 800acfc:	0800ad05 	.word	0x0800ad05
 800ad00:	20000088 	.word	0x20000088

0800ad04 <__seofread>:
 800ad04:	2000      	movs	r0, #0
 800ad06:	4770      	bx	lr

0800ad08 <strcat>:
 800ad08:	4602      	mov	r2, r0
 800ad0a:	b510      	push	{r4, lr}
 800ad0c:	4613      	mov	r3, r2
 800ad0e:	781c      	ldrb	r4, [r3, #0]
 800ad10:	3201      	adds	r2, #1
 800ad12:	2c00      	cmp	r4, #0
 800ad14:	d1fa      	bne.n	800ad0c <strcat+0x4>
 800ad16:	3b01      	subs	r3, #1
 800ad18:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad1c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad20:	2a00      	cmp	r2, #0
 800ad22:	d1f9      	bne.n	800ad18 <strcat+0x10>
 800ad24:	bd10      	pop	{r4, pc}

0800ad26 <strcpy>:
 800ad26:	4603      	mov	r3, r0
 800ad28:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad2c:	f803 2b01 	strb.w	r2, [r3], #1
 800ad30:	2a00      	cmp	r2, #0
 800ad32:	d1f9      	bne.n	800ad28 <strcpy+0x2>
 800ad34:	4770      	bx	lr

0800ad36 <strstr>:
 800ad36:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad38:	7803      	ldrb	r3, [r0, #0]
 800ad3a:	b133      	cbz	r3, 800ad4a <strstr+0x14>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	4618      	mov	r0, r3
 800ad40:	1c5e      	adds	r6, r3, #1
 800ad42:	781b      	ldrb	r3, [r3, #0]
 800ad44:	b933      	cbnz	r3, 800ad54 <strstr+0x1e>
 800ad46:	4618      	mov	r0, r3
 800ad48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad4a:	780b      	ldrb	r3, [r1, #0]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	bf18      	it	ne
 800ad50:	2000      	movne	r0, #0
 800ad52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad54:	1e4d      	subs	r5, r1, #1
 800ad56:	1e44      	subs	r4, r0, #1
 800ad58:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800ad5c:	2a00      	cmp	r2, #0
 800ad5e:	d0f3      	beq.n	800ad48 <strstr+0x12>
 800ad60:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 800ad64:	4633      	mov	r3, r6
 800ad66:	4297      	cmp	r7, r2
 800ad68:	d0f6      	beq.n	800ad58 <strstr+0x22>
 800ad6a:	e7e8      	b.n	800ad3e <strstr+0x8>

0800ad6c <__ascii_wctomb>:
 800ad6c:	b149      	cbz	r1, 800ad82 <__ascii_wctomb+0x16>
 800ad6e:	2aff      	cmp	r2, #255	; 0xff
 800ad70:	bf8b      	itete	hi
 800ad72:	238a      	movhi	r3, #138	; 0x8a
 800ad74:	700a      	strbls	r2, [r1, #0]
 800ad76:	6003      	strhi	r3, [r0, #0]
 800ad78:	2001      	movls	r0, #1
 800ad7a:	bf88      	it	hi
 800ad7c:	f04f 30ff 	movhi.w	r0, #4294967295
 800ad80:	4770      	bx	lr
 800ad82:	4608      	mov	r0, r1
 800ad84:	4770      	bx	lr

0800ad86 <quorem>:
 800ad86:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad8a:	6903      	ldr	r3, [r0, #16]
 800ad8c:	690c      	ldr	r4, [r1, #16]
 800ad8e:	4680      	mov	r8, r0
 800ad90:	429c      	cmp	r4, r3
 800ad92:	f300 8082 	bgt.w	800ae9a <quorem+0x114>
 800ad96:	3c01      	subs	r4, #1
 800ad98:	f101 0714 	add.w	r7, r1, #20
 800ad9c:	f100 0614 	add.w	r6, r0, #20
 800ada0:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ada4:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800ada8:	3501      	adds	r5, #1
 800adaa:	fbb0 f5f5 	udiv	r5, r0, r5
 800adae:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800adb2:	eb06 030e 	add.w	r3, r6, lr
 800adb6:	eb07 090e 	add.w	r9, r7, lr
 800adba:	9301      	str	r3, [sp, #4]
 800adbc:	b38d      	cbz	r5, 800ae22 <quorem+0x9c>
 800adbe:	f04f 0a00 	mov.w	sl, #0
 800adc2:	4638      	mov	r0, r7
 800adc4:	46b4      	mov	ip, r6
 800adc6:	46d3      	mov	fp, sl
 800adc8:	f850 2b04 	ldr.w	r2, [r0], #4
 800adcc:	b293      	uxth	r3, r2
 800adce:	fb05 a303 	mla	r3, r5, r3, sl
 800add2:	0c12      	lsrs	r2, r2, #16
 800add4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800add8:	fb05 a202 	mla	r2, r5, r2, sl
 800addc:	b29b      	uxth	r3, r3
 800adde:	ebab 0303 	sub.w	r3, fp, r3
 800ade2:	f8bc b000 	ldrh.w	fp, [ip]
 800ade6:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800adea:	445b      	add	r3, fp
 800adec:	fa1f fb82 	uxth.w	fp, r2
 800adf0:	f8dc 2000 	ldr.w	r2, [ip]
 800adf4:	4581      	cmp	r9, r0
 800adf6:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800adfa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800adfe:	b29b      	uxth	r3, r3
 800ae00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae04:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800ae08:	f84c 3b04 	str.w	r3, [ip], #4
 800ae0c:	d2dc      	bcs.n	800adc8 <quorem+0x42>
 800ae0e:	f856 300e 	ldr.w	r3, [r6, lr]
 800ae12:	b933      	cbnz	r3, 800ae22 <quorem+0x9c>
 800ae14:	9b01      	ldr	r3, [sp, #4]
 800ae16:	3b04      	subs	r3, #4
 800ae18:	429e      	cmp	r6, r3
 800ae1a:	461a      	mov	r2, r3
 800ae1c:	d331      	bcc.n	800ae82 <quorem+0xfc>
 800ae1e:	f8c8 4010 	str.w	r4, [r8, #16]
 800ae22:	4640      	mov	r0, r8
 800ae24:	f001 f837 	bl	800be96 <__mcmp>
 800ae28:	2800      	cmp	r0, #0
 800ae2a:	db26      	blt.n	800ae7a <quorem+0xf4>
 800ae2c:	4630      	mov	r0, r6
 800ae2e:	f04f 0e00 	mov.w	lr, #0
 800ae32:	3501      	adds	r5, #1
 800ae34:	f857 1b04 	ldr.w	r1, [r7], #4
 800ae38:	f8d0 c000 	ldr.w	ip, [r0]
 800ae3c:	b28b      	uxth	r3, r1
 800ae3e:	ebae 0303 	sub.w	r3, lr, r3
 800ae42:	fa1f f28c 	uxth.w	r2, ip
 800ae46:	4413      	add	r3, r2
 800ae48:	0c0a      	lsrs	r2, r1, #16
 800ae4a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800ae4e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae52:	b29b      	uxth	r3, r3
 800ae54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae58:	45b9      	cmp	r9, r7
 800ae5a:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800ae5e:	f840 3b04 	str.w	r3, [r0], #4
 800ae62:	d2e7      	bcs.n	800ae34 <quorem+0xae>
 800ae64:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800ae68:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800ae6c:	b92a      	cbnz	r2, 800ae7a <quorem+0xf4>
 800ae6e:	3b04      	subs	r3, #4
 800ae70:	429e      	cmp	r6, r3
 800ae72:	461a      	mov	r2, r3
 800ae74:	d30b      	bcc.n	800ae8e <quorem+0x108>
 800ae76:	f8c8 4010 	str.w	r4, [r8, #16]
 800ae7a:	4628      	mov	r0, r5
 800ae7c:	b003      	add	sp, #12
 800ae7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae82:	6812      	ldr	r2, [r2, #0]
 800ae84:	3b04      	subs	r3, #4
 800ae86:	2a00      	cmp	r2, #0
 800ae88:	d1c9      	bne.n	800ae1e <quorem+0x98>
 800ae8a:	3c01      	subs	r4, #1
 800ae8c:	e7c4      	b.n	800ae18 <quorem+0x92>
 800ae8e:	6812      	ldr	r2, [r2, #0]
 800ae90:	3b04      	subs	r3, #4
 800ae92:	2a00      	cmp	r2, #0
 800ae94:	d1ef      	bne.n	800ae76 <quorem+0xf0>
 800ae96:	3c01      	subs	r4, #1
 800ae98:	e7ea      	b.n	800ae70 <quorem+0xea>
 800ae9a:	2000      	movs	r0, #0
 800ae9c:	e7ee      	b.n	800ae7c <quorem+0xf6>
	...

0800aea0 <_dtoa_r>:
 800aea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aea4:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aea6:	b095      	sub	sp, #84	; 0x54
 800aea8:	4604      	mov	r4, r0
 800aeaa:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800aeac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aeb0:	b93e      	cbnz	r6, 800aec2 <_dtoa_r+0x22>
 800aeb2:	2010      	movs	r0, #16
 800aeb4:	f7ff f97e 	bl	800a1b4 <malloc>
 800aeb8:	6260      	str	r0, [r4, #36]	; 0x24
 800aeba:	6046      	str	r6, [r0, #4]
 800aebc:	6086      	str	r6, [r0, #8]
 800aebe:	6006      	str	r6, [r0, #0]
 800aec0:	60c6      	str	r6, [r0, #12]
 800aec2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aec4:	6819      	ldr	r1, [r3, #0]
 800aec6:	b151      	cbz	r1, 800aede <_dtoa_r+0x3e>
 800aec8:	685a      	ldr	r2, [r3, #4]
 800aeca:	2301      	movs	r3, #1
 800aecc:	4093      	lsls	r3, r2
 800aece:	604a      	str	r2, [r1, #4]
 800aed0:	608b      	str	r3, [r1, #8]
 800aed2:	4620      	mov	r0, r4
 800aed4:	f000 fe0a 	bl	800baec <_Bfree>
 800aed8:	2200      	movs	r2, #0
 800aeda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aedc:	601a      	str	r2, [r3, #0]
 800aede:	9b03      	ldr	r3, [sp, #12]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	bfb7      	itett	lt
 800aee4:	2301      	movlt	r3, #1
 800aee6:	2300      	movge	r3, #0
 800aee8:	602b      	strlt	r3, [r5, #0]
 800aeea:	9b03      	ldrlt	r3, [sp, #12]
 800aeec:	bfae      	itee	ge
 800aeee:	602b      	strge	r3, [r5, #0]
 800aef0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800aef4:	9303      	strlt	r3, [sp, #12]
 800aef6:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800aefa:	4bab      	ldr	r3, [pc, #684]	; (800b1a8 <_dtoa_r+0x308>)
 800aefc:	ea33 0309 	bics.w	r3, r3, r9
 800af00:	d11b      	bne.n	800af3a <_dtoa_r+0x9a>
 800af02:	f242 730f 	movw	r3, #9999	; 0x270f
 800af06:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800af08:	6013      	str	r3, [r2, #0]
 800af0a:	9b02      	ldr	r3, [sp, #8]
 800af0c:	b923      	cbnz	r3, 800af18 <_dtoa_r+0x78>
 800af0e:	f3c9 0013 	ubfx	r0, r9, #0, #20
 800af12:	2800      	cmp	r0, #0
 800af14:	f000 8583 	beq.w	800ba1e <_dtoa_r+0xb7e>
 800af18:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800af1a:	b953      	cbnz	r3, 800af32 <_dtoa_r+0x92>
 800af1c:	4ba3      	ldr	r3, [pc, #652]	; (800b1ac <_dtoa_r+0x30c>)
 800af1e:	e021      	b.n	800af64 <_dtoa_r+0xc4>
 800af20:	4ba3      	ldr	r3, [pc, #652]	; (800b1b0 <_dtoa_r+0x310>)
 800af22:	9306      	str	r3, [sp, #24]
 800af24:	3308      	adds	r3, #8
 800af26:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800af28:	6013      	str	r3, [r2, #0]
 800af2a:	9806      	ldr	r0, [sp, #24]
 800af2c:	b015      	add	sp, #84	; 0x54
 800af2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af32:	4b9e      	ldr	r3, [pc, #632]	; (800b1ac <_dtoa_r+0x30c>)
 800af34:	9306      	str	r3, [sp, #24]
 800af36:	3303      	adds	r3, #3
 800af38:	e7f5      	b.n	800af26 <_dtoa_r+0x86>
 800af3a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800af3e:	2200      	movs	r2, #0
 800af40:	2300      	movs	r3, #0
 800af42:	4630      	mov	r0, r6
 800af44:	4639      	mov	r1, r7
 800af46:	f7f5 fd97 	bl	8000a78 <__aeabi_dcmpeq>
 800af4a:	4680      	mov	r8, r0
 800af4c:	b160      	cbz	r0, 800af68 <_dtoa_r+0xc8>
 800af4e:	2301      	movs	r3, #1
 800af50:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800af52:	6013      	str	r3, [r2, #0]
 800af54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800af56:	2b00      	cmp	r3, #0
 800af58:	f000 855e 	beq.w	800ba18 <_dtoa_r+0xb78>
 800af5c:	4b95      	ldr	r3, [pc, #596]	; (800b1b4 <_dtoa_r+0x314>)
 800af5e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800af60:	6013      	str	r3, [r2, #0]
 800af62:	3b01      	subs	r3, #1
 800af64:	9306      	str	r3, [sp, #24]
 800af66:	e7e0      	b.n	800af2a <_dtoa_r+0x8a>
 800af68:	ab12      	add	r3, sp, #72	; 0x48
 800af6a:	9301      	str	r3, [sp, #4]
 800af6c:	ab13      	add	r3, sp, #76	; 0x4c
 800af6e:	9300      	str	r3, [sp, #0]
 800af70:	4632      	mov	r2, r6
 800af72:	463b      	mov	r3, r7
 800af74:	4620      	mov	r0, r4
 800af76:	f001 f807 	bl	800bf88 <__d2b>
 800af7a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800af7e:	4682      	mov	sl, r0
 800af80:	2d00      	cmp	r5, #0
 800af82:	d07d      	beq.n	800b080 <_dtoa_r+0x1e0>
 800af84:	4630      	mov	r0, r6
 800af86:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800af8a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800af8e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800af92:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800af96:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800af9a:	2200      	movs	r2, #0
 800af9c:	4b86      	ldr	r3, [pc, #536]	; (800b1b8 <_dtoa_r+0x318>)
 800af9e:	f7f5 f94f 	bl	8000240 <__aeabi_dsub>
 800afa2:	a37b      	add	r3, pc, #492	; (adr r3, 800b190 <_dtoa_r+0x2f0>)
 800afa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afa8:	f7f5 fafe 	bl	80005a8 <__aeabi_dmul>
 800afac:	a37a      	add	r3, pc, #488	; (adr r3, 800b198 <_dtoa_r+0x2f8>)
 800afae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb2:	f7f5 f947 	bl	8000244 <__adddf3>
 800afb6:	4606      	mov	r6, r0
 800afb8:	4628      	mov	r0, r5
 800afba:	460f      	mov	r7, r1
 800afbc:	f7f5 fa8e 	bl	80004dc <__aeabi_i2d>
 800afc0:	a377      	add	r3, pc, #476	; (adr r3, 800b1a0 <_dtoa_r+0x300>)
 800afc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afc6:	f7f5 faef 	bl	80005a8 <__aeabi_dmul>
 800afca:	4602      	mov	r2, r0
 800afcc:	460b      	mov	r3, r1
 800afce:	4630      	mov	r0, r6
 800afd0:	4639      	mov	r1, r7
 800afd2:	f7f5 f937 	bl	8000244 <__adddf3>
 800afd6:	4606      	mov	r6, r0
 800afd8:	460f      	mov	r7, r1
 800afda:	f7f5 fd95 	bl	8000b08 <__aeabi_d2iz>
 800afde:	2200      	movs	r2, #0
 800afe0:	4683      	mov	fp, r0
 800afe2:	2300      	movs	r3, #0
 800afe4:	4630      	mov	r0, r6
 800afe6:	4639      	mov	r1, r7
 800afe8:	f7f5 fd50 	bl	8000a8c <__aeabi_dcmplt>
 800afec:	b158      	cbz	r0, 800b006 <_dtoa_r+0x166>
 800afee:	4658      	mov	r0, fp
 800aff0:	f7f5 fa74 	bl	80004dc <__aeabi_i2d>
 800aff4:	4602      	mov	r2, r0
 800aff6:	460b      	mov	r3, r1
 800aff8:	4630      	mov	r0, r6
 800affa:	4639      	mov	r1, r7
 800affc:	f7f5 fd3c 	bl	8000a78 <__aeabi_dcmpeq>
 800b000:	b908      	cbnz	r0, 800b006 <_dtoa_r+0x166>
 800b002:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b006:	f1bb 0f16 	cmp.w	fp, #22
 800b00a:	d858      	bhi.n	800b0be <_dtoa_r+0x21e>
 800b00c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b010:	496a      	ldr	r1, [pc, #424]	; (800b1bc <_dtoa_r+0x31c>)
 800b012:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800b016:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b01a:	f7f5 fd55 	bl	8000ac8 <__aeabi_dcmpgt>
 800b01e:	2800      	cmp	r0, #0
 800b020:	d04f      	beq.n	800b0c2 <_dtoa_r+0x222>
 800b022:	2300      	movs	r3, #0
 800b024:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b028:	930d      	str	r3, [sp, #52]	; 0x34
 800b02a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b02c:	1b5d      	subs	r5, r3, r5
 800b02e:	1e6b      	subs	r3, r5, #1
 800b030:	9307      	str	r3, [sp, #28]
 800b032:	bf43      	ittte	mi
 800b034:	2300      	movmi	r3, #0
 800b036:	f1c5 0801 	rsbmi	r8, r5, #1
 800b03a:	9307      	strmi	r3, [sp, #28]
 800b03c:	f04f 0800 	movpl.w	r8, #0
 800b040:	f1bb 0f00 	cmp.w	fp, #0
 800b044:	db3f      	blt.n	800b0c6 <_dtoa_r+0x226>
 800b046:	9b07      	ldr	r3, [sp, #28]
 800b048:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 800b04c:	445b      	add	r3, fp
 800b04e:	9307      	str	r3, [sp, #28]
 800b050:	2300      	movs	r3, #0
 800b052:	9308      	str	r3, [sp, #32]
 800b054:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b056:	2b09      	cmp	r3, #9
 800b058:	f200 80b4 	bhi.w	800b1c4 <_dtoa_r+0x324>
 800b05c:	2b05      	cmp	r3, #5
 800b05e:	bfc4      	itt	gt
 800b060:	3b04      	subgt	r3, #4
 800b062:	931e      	strgt	r3, [sp, #120]	; 0x78
 800b064:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b066:	bfc8      	it	gt
 800b068:	2600      	movgt	r6, #0
 800b06a:	f1a3 0302 	sub.w	r3, r3, #2
 800b06e:	bfd8      	it	le
 800b070:	2601      	movle	r6, #1
 800b072:	2b03      	cmp	r3, #3
 800b074:	f200 80b2 	bhi.w	800b1dc <_dtoa_r+0x33c>
 800b078:	e8df f003 	tbb	[pc, r3]
 800b07c:	782d8684 	.word	0x782d8684
 800b080:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b082:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800b084:	441d      	add	r5, r3
 800b086:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b08a:	2b20      	cmp	r3, #32
 800b08c:	dd11      	ble.n	800b0b2 <_dtoa_r+0x212>
 800b08e:	9a02      	ldr	r2, [sp, #8]
 800b090:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800b094:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800b098:	fa22 f000 	lsr.w	r0, r2, r0
 800b09c:	fa09 f303 	lsl.w	r3, r9, r3
 800b0a0:	4318      	orrs	r0, r3
 800b0a2:	f7f5 fa0b 	bl	80004bc <__aeabi_ui2d>
 800b0a6:	2301      	movs	r3, #1
 800b0a8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800b0ac:	3d01      	subs	r5, #1
 800b0ae:	9310      	str	r3, [sp, #64]	; 0x40
 800b0b0:	e773      	b.n	800af9a <_dtoa_r+0xfa>
 800b0b2:	f1c3 0020 	rsb	r0, r3, #32
 800b0b6:	9b02      	ldr	r3, [sp, #8]
 800b0b8:	fa03 f000 	lsl.w	r0, r3, r0
 800b0bc:	e7f1      	b.n	800b0a2 <_dtoa_r+0x202>
 800b0be:	2301      	movs	r3, #1
 800b0c0:	e7b2      	b.n	800b028 <_dtoa_r+0x188>
 800b0c2:	900d      	str	r0, [sp, #52]	; 0x34
 800b0c4:	e7b1      	b.n	800b02a <_dtoa_r+0x18a>
 800b0c6:	f1cb 0300 	rsb	r3, fp, #0
 800b0ca:	9308      	str	r3, [sp, #32]
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	eba8 080b 	sub.w	r8, r8, fp
 800b0d2:	930c      	str	r3, [sp, #48]	; 0x30
 800b0d4:	e7be      	b.n	800b054 <_dtoa_r+0x1b4>
 800b0d6:	2301      	movs	r3, #1
 800b0d8:	9309      	str	r3, [sp, #36]	; 0x24
 800b0da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	f340 8080 	ble.w	800b1e2 <_dtoa_r+0x342>
 800b0e2:	4699      	mov	r9, r3
 800b0e4:	9304      	str	r3, [sp, #16]
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	2104      	movs	r1, #4
 800b0ea:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b0ec:	606a      	str	r2, [r5, #4]
 800b0ee:	f101 0214 	add.w	r2, r1, #20
 800b0f2:	429a      	cmp	r2, r3
 800b0f4:	d97a      	bls.n	800b1ec <_dtoa_r+0x34c>
 800b0f6:	6869      	ldr	r1, [r5, #4]
 800b0f8:	4620      	mov	r0, r4
 800b0fa:	f000 fcc3 	bl	800ba84 <_Balloc>
 800b0fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b100:	6028      	str	r0, [r5, #0]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	f1b9 0f0e 	cmp.w	r9, #14
 800b108:	9306      	str	r3, [sp, #24]
 800b10a:	f200 80f0 	bhi.w	800b2ee <_dtoa_r+0x44e>
 800b10e:	2e00      	cmp	r6, #0
 800b110:	f000 80ed 	beq.w	800b2ee <_dtoa_r+0x44e>
 800b114:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b118:	f1bb 0f00 	cmp.w	fp, #0
 800b11c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b120:	dd79      	ble.n	800b216 <_dtoa_r+0x376>
 800b122:	4a26      	ldr	r2, [pc, #152]	; (800b1bc <_dtoa_r+0x31c>)
 800b124:	f00b 030f 	and.w	r3, fp, #15
 800b128:	ea4f 162b 	mov.w	r6, fp, asr #4
 800b12c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b130:	06f0      	lsls	r0, r6, #27
 800b132:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b136:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b13a:	d55c      	bpl.n	800b1f6 <_dtoa_r+0x356>
 800b13c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b140:	4b1f      	ldr	r3, [pc, #124]	; (800b1c0 <_dtoa_r+0x320>)
 800b142:	2503      	movs	r5, #3
 800b144:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b148:	f7f5 fb58 	bl	80007fc <__aeabi_ddiv>
 800b14c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b150:	f006 060f 	and.w	r6, r6, #15
 800b154:	4f1a      	ldr	r7, [pc, #104]	; (800b1c0 <_dtoa_r+0x320>)
 800b156:	2e00      	cmp	r6, #0
 800b158:	d14f      	bne.n	800b1fa <_dtoa_r+0x35a>
 800b15a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b15e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b162:	f7f5 fb4b 	bl	80007fc <__aeabi_ddiv>
 800b166:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b16a:	e06e      	b.n	800b24a <_dtoa_r+0x3aa>
 800b16c:	2301      	movs	r3, #1
 800b16e:	9309      	str	r3, [sp, #36]	; 0x24
 800b170:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b172:	445b      	add	r3, fp
 800b174:	f103 0901 	add.w	r9, r3, #1
 800b178:	9304      	str	r3, [sp, #16]
 800b17a:	464b      	mov	r3, r9
 800b17c:	2b01      	cmp	r3, #1
 800b17e:	bfb8      	it	lt
 800b180:	2301      	movlt	r3, #1
 800b182:	e7b0      	b.n	800b0e6 <_dtoa_r+0x246>
 800b184:	2300      	movs	r3, #0
 800b186:	e7a7      	b.n	800b0d8 <_dtoa_r+0x238>
 800b188:	2300      	movs	r3, #0
 800b18a:	e7f0      	b.n	800b16e <_dtoa_r+0x2ce>
 800b18c:	f3af 8000 	nop.w
 800b190:	636f4361 	.word	0x636f4361
 800b194:	3fd287a7 	.word	0x3fd287a7
 800b198:	8b60c8b3 	.word	0x8b60c8b3
 800b19c:	3fc68a28 	.word	0x3fc68a28
 800b1a0:	509f79fb 	.word	0x509f79fb
 800b1a4:	3fd34413 	.word	0x3fd34413
 800b1a8:	7ff00000 	.word	0x7ff00000
 800b1ac:	0800db36 	.word	0x0800db36
 800b1b0:	0800db2d 	.word	0x0800db2d
 800b1b4:	0800dc64 	.word	0x0800dc64
 800b1b8:	3ff80000 	.word	0x3ff80000
 800b1bc:	0800db68 	.word	0x0800db68
 800b1c0:	0800db40 	.word	0x0800db40
 800b1c4:	2601      	movs	r6, #1
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	9609      	str	r6, [sp, #36]	; 0x24
 800b1ca:	931e      	str	r3, [sp, #120]	; 0x78
 800b1cc:	f04f 33ff 	mov.w	r3, #4294967295
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	9304      	str	r3, [sp, #16]
 800b1d4:	4699      	mov	r9, r3
 800b1d6:	2312      	movs	r3, #18
 800b1d8:	921f      	str	r2, [sp, #124]	; 0x7c
 800b1da:	e784      	b.n	800b0e6 <_dtoa_r+0x246>
 800b1dc:	2301      	movs	r3, #1
 800b1de:	9309      	str	r3, [sp, #36]	; 0x24
 800b1e0:	e7f4      	b.n	800b1cc <_dtoa_r+0x32c>
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	9304      	str	r3, [sp, #16]
 800b1e6:	4699      	mov	r9, r3
 800b1e8:	461a      	mov	r2, r3
 800b1ea:	e7f5      	b.n	800b1d8 <_dtoa_r+0x338>
 800b1ec:	686a      	ldr	r2, [r5, #4]
 800b1ee:	0049      	lsls	r1, r1, #1
 800b1f0:	3201      	adds	r2, #1
 800b1f2:	606a      	str	r2, [r5, #4]
 800b1f4:	e77b      	b.n	800b0ee <_dtoa_r+0x24e>
 800b1f6:	2502      	movs	r5, #2
 800b1f8:	e7ac      	b.n	800b154 <_dtoa_r+0x2b4>
 800b1fa:	07f1      	lsls	r1, r6, #31
 800b1fc:	d508      	bpl.n	800b210 <_dtoa_r+0x370>
 800b1fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b202:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b206:	f7f5 f9cf 	bl	80005a8 <__aeabi_dmul>
 800b20a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b20e:	3501      	adds	r5, #1
 800b210:	1076      	asrs	r6, r6, #1
 800b212:	3708      	adds	r7, #8
 800b214:	e79f      	b.n	800b156 <_dtoa_r+0x2b6>
 800b216:	f000 80a5 	beq.w	800b364 <_dtoa_r+0x4c4>
 800b21a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b21e:	f1cb 0600 	rsb	r6, fp, #0
 800b222:	4ba2      	ldr	r3, [pc, #648]	; (800b4ac <_dtoa_r+0x60c>)
 800b224:	f006 020f 	and.w	r2, r6, #15
 800b228:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b230:	f7f5 f9ba 	bl	80005a8 <__aeabi_dmul>
 800b234:	2502      	movs	r5, #2
 800b236:	2300      	movs	r3, #0
 800b238:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b23c:	4f9c      	ldr	r7, [pc, #624]	; (800b4b0 <_dtoa_r+0x610>)
 800b23e:	1136      	asrs	r6, r6, #4
 800b240:	2e00      	cmp	r6, #0
 800b242:	f040 8084 	bne.w	800b34e <_dtoa_r+0x4ae>
 800b246:	2b00      	cmp	r3, #0
 800b248:	d18d      	bne.n	800b166 <_dtoa_r+0x2c6>
 800b24a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	f000 808b 	beq.w	800b368 <_dtoa_r+0x4c8>
 800b252:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b256:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b25a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b25e:	2200      	movs	r2, #0
 800b260:	4b94      	ldr	r3, [pc, #592]	; (800b4b4 <_dtoa_r+0x614>)
 800b262:	f7f5 fc13 	bl	8000a8c <__aeabi_dcmplt>
 800b266:	2800      	cmp	r0, #0
 800b268:	d07e      	beq.n	800b368 <_dtoa_r+0x4c8>
 800b26a:	f1b9 0f00 	cmp.w	r9, #0
 800b26e:	d07b      	beq.n	800b368 <_dtoa_r+0x4c8>
 800b270:	9b04      	ldr	r3, [sp, #16]
 800b272:	2b00      	cmp	r3, #0
 800b274:	dd37      	ble.n	800b2e6 <_dtoa_r+0x446>
 800b276:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b27a:	2200      	movs	r2, #0
 800b27c:	4b8e      	ldr	r3, [pc, #568]	; (800b4b8 <_dtoa_r+0x618>)
 800b27e:	f7f5 f993 	bl	80005a8 <__aeabi_dmul>
 800b282:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b286:	9e04      	ldr	r6, [sp, #16]
 800b288:	f10b 37ff 	add.w	r7, fp, #4294967295
 800b28c:	3501      	adds	r5, #1
 800b28e:	4628      	mov	r0, r5
 800b290:	f7f5 f924 	bl	80004dc <__aeabi_i2d>
 800b294:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b298:	f7f5 f986 	bl	80005a8 <__aeabi_dmul>
 800b29c:	4b87      	ldr	r3, [pc, #540]	; (800b4bc <_dtoa_r+0x61c>)
 800b29e:	2200      	movs	r2, #0
 800b2a0:	f7f4 ffd0 	bl	8000244 <__adddf3>
 800b2a4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b2a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2aa:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 800b2ae:	950b      	str	r5, [sp, #44]	; 0x2c
 800b2b0:	2e00      	cmp	r6, #0
 800b2b2:	d15c      	bne.n	800b36e <_dtoa_r+0x4ce>
 800b2b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	4b81      	ldr	r3, [pc, #516]	; (800b4c0 <_dtoa_r+0x620>)
 800b2bc:	f7f4 ffc0 	bl	8000240 <__aeabi_dsub>
 800b2c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b2c2:	462b      	mov	r3, r5
 800b2c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2c8:	f7f5 fbfe 	bl	8000ac8 <__aeabi_dcmpgt>
 800b2cc:	2800      	cmp	r0, #0
 800b2ce:	f040 82f7 	bne.w	800b8c0 <_dtoa_r+0xa20>
 800b2d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b2d8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800b2dc:	f7f5 fbd6 	bl	8000a8c <__aeabi_dcmplt>
 800b2e0:	2800      	cmp	r0, #0
 800b2e2:	f040 82eb 	bne.w	800b8bc <_dtoa_r+0xa1c>
 800b2e6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800b2ea:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b2ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	f2c0 8150 	blt.w	800b596 <_dtoa_r+0x6f6>
 800b2f6:	f1bb 0f0e 	cmp.w	fp, #14
 800b2fa:	f300 814c 	bgt.w	800b596 <_dtoa_r+0x6f6>
 800b2fe:	4b6b      	ldr	r3, [pc, #428]	; (800b4ac <_dtoa_r+0x60c>)
 800b300:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b308:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b30c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b30e:	2b00      	cmp	r3, #0
 800b310:	f280 80da 	bge.w	800b4c8 <_dtoa_r+0x628>
 800b314:	f1b9 0f00 	cmp.w	r9, #0
 800b318:	f300 80d6 	bgt.w	800b4c8 <_dtoa_r+0x628>
 800b31c:	f040 82cd 	bne.w	800b8ba <_dtoa_r+0xa1a>
 800b320:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b324:	2200      	movs	r2, #0
 800b326:	4b66      	ldr	r3, [pc, #408]	; (800b4c0 <_dtoa_r+0x620>)
 800b328:	f7f5 f93e 	bl	80005a8 <__aeabi_dmul>
 800b32c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b330:	f7f5 fbc0 	bl	8000ab4 <__aeabi_dcmpge>
 800b334:	464e      	mov	r6, r9
 800b336:	464f      	mov	r7, r9
 800b338:	2800      	cmp	r0, #0
 800b33a:	f040 82a4 	bne.w	800b886 <_dtoa_r+0x9e6>
 800b33e:	9b06      	ldr	r3, [sp, #24]
 800b340:	9a06      	ldr	r2, [sp, #24]
 800b342:	1c5d      	adds	r5, r3, #1
 800b344:	2331      	movs	r3, #49	; 0x31
 800b346:	f10b 0b01 	add.w	fp, fp, #1
 800b34a:	7013      	strb	r3, [r2, #0]
 800b34c:	e29f      	b.n	800b88e <_dtoa_r+0x9ee>
 800b34e:	07f2      	lsls	r2, r6, #31
 800b350:	d505      	bpl.n	800b35e <_dtoa_r+0x4be>
 800b352:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b356:	f7f5 f927 	bl	80005a8 <__aeabi_dmul>
 800b35a:	2301      	movs	r3, #1
 800b35c:	3501      	adds	r5, #1
 800b35e:	1076      	asrs	r6, r6, #1
 800b360:	3708      	adds	r7, #8
 800b362:	e76d      	b.n	800b240 <_dtoa_r+0x3a0>
 800b364:	2502      	movs	r5, #2
 800b366:	e770      	b.n	800b24a <_dtoa_r+0x3aa>
 800b368:	465f      	mov	r7, fp
 800b36a:	464e      	mov	r6, r9
 800b36c:	e78f      	b.n	800b28e <_dtoa_r+0x3ee>
 800b36e:	9a06      	ldr	r2, [sp, #24]
 800b370:	4b4e      	ldr	r3, [pc, #312]	; (800b4ac <_dtoa_r+0x60c>)
 800b372:	4432      	add	r2, r6
 800b374:	9211      	str	r2, [sp, #68]	; 0x44
 800b376:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b378:	1e71      	subs	r1, r6, #1
 800b37a:	2a00      	cmp	r2, #0
 800b37c:	d048      	beq.n	800b410 <_dtoa_r+0x570>
 800b37e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800b382:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b386:	2000      	movs	r0, #0
 800b388:	494e      	ldr	r1, [pc, #312]	; (800b4c4 <_dtoa_r+0x624>)
 800b38a:	f7f5 fa37 	bl	80007fc <__aeabi_ddiv>
 800b38e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b392:	f7f4 ff55 	bl	8000240 <__aeabi_dsub>
 800b396:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b39a:	9d06      	ldr	r5, [sp, #24]
 800b39c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3a0:	f7f5 fbb2 	bl	8000b08 <__aeabi_d2iz>
 800b3a4:	4606      	mov	r6, r0
 800b3a6:	f7f5 f899 	bl	80004dc <__aeabi_i2d>
 800b3aa:	4602      	mov	r2, r0
 800b3ac:	460b      	mov	r3, r1
 800b3ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b3b2:	f7f4 ff45 	bl	8000240 <__aeabi_dsub>
 800b3b6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b3ba:	3630      	adds	r6, #48	; 0x30
 800b3bc:	f805 6b01 	strb.w	r6, [r5], #1
 800b3c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b3c4:	f7f5 fb62 	bl	8000a8c <__aeabi_dcmplt>
 800b3c8:	2800      	cmp	r0, #0
 800b3ca:	d164      	bne.n	800b496 <_dtoa_r+0x5f6>
 800b3cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b3d0:	2000      	movs	r0, #0
 800b3d2:	4938      	ldr	r1, [pc, #224]	; (800b4b4 <_dtoa_r+0x614>)
 800b3d4:	f7f4 ff34 	bl	8000240 <__aeabi_dsub>
 800b3d8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b3dc:	f7f5 fb56 	bl	8000a8c <__aeabi_dcmplt>
 800b3e0:	2800      	cmp	r0, #0
 800b3e2:	f040 80b9 	bne.w	800b558 <_dtoa_r+0x6b8>
 800b3e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b3e8:	429d      	cmp	r5, r3
 800b3ea:	f43f af7c 	beq.w	800b2e6 <_dtoa_r+0x446>
 800b3ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	4b30      	ldr	r3, [pc, #192]	; (800b4b8 <_dtoa_r+0x618>)
 800b3f6:	f7f5 f8d7 	bl	80005a8 <__aeabi_dmul>
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b400:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b404:	4b2c      	ldr	r3, [pc, #176]	; (800b4b8 <_dtoa_r+0x618>)
 800b406:	f7f5 f8cf 	bl	80005a8 <__aeabi_dmul>
 800b40a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b40e:	e7c5      	b.n	800b39c <_dtoa_r+0x4fc>
 800b410:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800b414:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b418:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b41c:	f7f5 f8c4 	bl	80005a8 <__aeabi_dmul>
 800b420:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b424:	9d06      	ldr	r5, [sp, #24]
 800b426:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b42a:	f7f5 fb6d 	bl	8000b08 <__aeabi_d2iz>
 800b42e:	4606      	mov	r6, r0
 800b430:	f7f5 f854 	bl	80004dc <__aeabi_i2d>
 800b434:	4602      	mov	r2, r0
 800b436:	460b      	mov	r3, r1
 800b438:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b43c:	f7f4 ff00 	bl	8000240 <__aeabi_dsub>
 800b440:	3630      	adds	r6, #48	; 0x30
 800b442:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b444:	f805 6b01 	strb.w	r6, [r5], #1
 800b448:	42ab      	cmp	r3, r5
 800b44a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b44e:	f04f 0200 	mov.w	r2, #0
 800b452:	d124      	bne.n	800b49e <_dtoa_r+0x5fe>
 800b454:	4b1b      	ldr	r3, [pc, #108]	; (800b4c4 <_dtoa_r+0x624>)
 800b456:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b45a:	f7f4 fef3 	bl	8000244 <__adddf3>
 800b45e:	4602      	mov	r2, r0
 800b460:	460b      	mov	r3, r1
 800b462:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b466:	f7f5 fb2f 	bl	8000ac8 <__aeabi_dcmpgt>
 800b46a:	2800      	cmp	r0, #0
 800b46c:	d174      	bne.n	800b558 <_dtoa_r+0x6b8>
 800b46e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b472:	2000      	movs	r0, #0
 800b474:	4913      	ldr	r1, [pc, #76]	; (800b4c4 <_dtoa_r+0x624>)
 800b476:	f7f4 fee3 	bl	8000240 <__aeabi_dsub>
 800b47a:	4602      	mov	r2, r0
 800b47c:	460b      	mov	r3, r1
 800b47e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b482:	f7f5 fb03 	bl	8000a8c <__aeabi_dcmplt>
 800b486:	2800      	cmp	r0, #0
 800b488:	f43f af2d 	beq.w	800b2e6 <_dtoa_r+0x446>
 800b48c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b490:	1e6a      	subs	r2, r5, #1
 800b492:	2b30      	cmp	r3, #48	; 0x30
 800b494:	d001      	beq.n	800b49a <_dtoa_r+0x5fa>
 800b496:	46bb      	mov	fp, r7
 800b498:	e04d      	b.n	800b536 <_dtoa_r+0x696>
 800b49a:	4615      	mov	r5, r2
 800b49c:	e7f6      	b.n	800b48c <_dtoa_r+0x5ec>
 800b49e:	4b06      	ldr	r3, [pc, #24]	; (800b4b8 <_dtoa_r+0x618>)
 800b4a0:	f7f5 f882 	bl	80005a8 <__aeabi_dmul>
 800b4a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b4a8:	e7bd      	b.n	800b426 <_dtoa_r+0x586>
 800b4aa:	bf00      	nop
 800b4ac:	0800db68 	.word	0x0800db68
 800b4b0:	0800db40 	.word	0x0800db40
 800b4b4:	3ff00000 	.word	0x3ff00000
 800b4b8:	40240000 	.word	0x40240000
 800b4bc:	401c0000 	.word	0x401c0000
 800b4c0:	40140000 	.word	0x40140000
 800b4c4:	3fe00000 	.word	0x3fe00000
 800b4c8:	9d06      	ldr	r5, [sp, #24]
 800b4ca:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b4ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4d2:	4630      	mov	r0, r6
 800b4d4:	4639      	mov	r1, r7
 800b4d6:	f7f5 f991 	bl	80007fc <__aeabi_ddiv>
 800b4da:	f7f5 fb15 	bl	8000b08 <__aeabi_d2iz>
 800b4de:	4680      	mov	r8, r0
 800b4e0:	f7f4 fffc 	bl	80004dc <__aeabi_i2d>
 800b4e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4e8:	f7f5 f85e 	bl	80005a8 <__aeabi_dmul>
 800b4ec:	4602      	mov	r2, r0
 800b4ee:	460b      	mov	r3, r1
 800b4f0:	4630      	mov	r0, r6
 800b4f2:	4639      	mov	r1, r7
 800b4f4:	f7f4 fea4 	bl	8000240 <__aeabi_dsub>
 800b4f8:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800b4fc:	f805 6b01 	strb.w	r6, [r5], #1
 800b500:	9e06      	ldr	r6, [sp, #24]
 800b502:	4602      	mov	r2, r0
 800b504:	1bae      	subs	r6, r5, r6
 800b506:	45b1      	cmp	r9, r6
 800b508:	460b      	mov	r3, r1
 800b50a:	d137      	bne.n	800b57c <_dtoa_r+0x6dc>
 800b50c:	f7f4 fe9a 	bl	8000244 <__adddf3>
 800b510:	4606      	mov	r6, r0
 800b512:	460f      	mov	r7, r1
 800b514:	4602      	mov	r2, r0
 800b516:	460b      	mov	r3, r1
 800b518:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b51c:	f7f5 fab6 	bl	8000a8c <__aeabi_dcmplt>
 800b520:	b9c8      	cbnz	r0, 800b556 <_dtoa_r+0x6b6>
 800b522:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b526:	4632      	mov	r2, r6
 800b528:	463b      	mov	r3, r7
 800b52a:	f7f5 faa5 	bl	8000a78 <__aeabi_dcmpeq>
 800b52e:	b110      	cbz	r0, 800b536 <_dtoa_r+0x696>
 800b530:	f018 0f01 	tst.w	r8, #1
 800b534:	d10f      	bne.n	800b556 <_dtoa_r+0x6b6>
 800b536:	4651      	mov	r1, sl
 800b538:	4620      	mov	r0, r4
 800b53a:	f000 fad7 	bl	800baec <_Bfree>
 800b53e:	2300      	movs	r3, #0
 800b540:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b542:	702b      	strb	r3, [r5, #0]
 800b544:	f10b 0301 	add.w	r3, fp, #1
 800b548:	6013      	str	r3, [r2, #0]
 800b54a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	f43f acec 	beq.w	800af2a <_dtoa_r+0x8a>
 800b552:	601d      	str	r5, [r3, #0]
 800b554:	e4e9      	b.n	800af2a <_dtoa_r+0x8a>
 800b556:	465f      	mov	r7, fp
 800b558:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b55c:	1e6b      	subs	r3, r5, #1
 800b55e:	2a39      	cmp	r2, #57	; 0x39
 800b560:	d106      	bne.n	800b570 <_dtoa_r+0x6d0>
 800b562:	9a06      	ldr	r2, [sp, #24]
 800b564:	429a      	cmp	r2, r3
 800b566:	d107      	bne.n	800b578 <_dtoa_r+0x6d8>
 800b568:	2330      	movs	r3, #48	; 0x30
 800b56a:	7013      	strb	r3, [r2, #0]
 800b56c:	4613      	mov	r3, r2
 800b56e:	3701      	adds	r7, #1
 800b570:	781a      	ldrb	r2, [r3, #0]
 800b572:	3201      	adds	r2, #1
 800b574:	701a      	strb	r2, [r3, #0]
 800b576:	e78e      	b.n	800b496 <_dtoa_r+0x5f6>
 800b578:	461d      	mov	r5, r3
 800b57a:	e7ed      	b.n	800b558 <_dtoa_r+0x6b8>
 800b57c:	2200      	movs	r2, #0
 800b57e:	4bb5      	ldr	r3, [pc, #724]	; (800b854 <_dtoa_r+0x9b4>)
 800b580:	f7f5 f812 	bl	80005a8 <__aeabi_dmul>
 800b584:	2200      	movs	r2, #0
 800b586:	2300      	movs	r3, #0
 800b588:	4606      	mov	r6, r0
 800b58a:	460f      	mov	r7, r1
 800b58c:	f7f5 fa74 	bl	8000a78 <__aeabi_dcmpeq>
 800b590:	2800      	cmp	r0, #0
 800b592:	d09c      	beq.n	800b4ce <_dtoa_r+0x62e>
 800b594:	e7cf      	b.n	800b536 <_dtoa_r+0x696>
 800b596:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b598:	2a00      	cmp	r2, #0
 800b59a:	f000 8129 	beq.w	800b7f0 <_dtoa_r+0x950>
 800b59e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b5a0:	2a01      	cmp	r2, #1
 800b5a2:	f300 810e 	bgt.w	800b7c2 <_dtoa_r+0x922>
 800b5a6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b5a8:	2a00      	cmp	r2, #0
 800b5aa:	f000 8106 	beq.w	800b7ba <_dtoa_r+0x91a>
 800b5ae:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b5b2:	4645      	mov	r5, r8
 800b5b4:	9e08      	ldr	r6, [sp, #32]
 800b5b6:	9a07      	ldr	r2, [sp, #28]
 800b5b8:	2101      	movs	r1, #1
 800b5ba:	441a      	add	r2, r3
 800b5bc:	4620      	mov	r0, r4
 800b5be:	4498      	add	r8, r3
 800b5c0:	9207      	str	r2, [sp, #28]
 800b5c2:	f000 fb33 	bl	800bc2c <__i2b>
 800b5c6:	4607      	mov	r7, r0
 800b5c8:	2d00      	cmp	r5, #0
 800b5ca:	dd0b      	ble.n	800b5e4 <_dtoa_r+0x744>
 800b5cc:	9b07      	ldr	r3, [sp, #28]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	dd08      	ble.n	800b5e4 <_dtoa_r+0x744>
 800b5d2:	42ab      	cmp	r3, r5
 800b5d4:	bfa8      	it	ge
 800b5d6:	462b      	movge	r3, r5
 800b5d8:	9a07      	ldr	r2, [sp, #28]
 800b5da:	eba8 0803 	sub.w	r8, r8, r3
 800b5de:	1aed      	subs	r5, r5, r3
 800b5e0:	1ad3      	subs	r3, r2, r3
 800b5e2:	9307      	str	r3, [sp, #28]
 800b5e4:	9b08      	ldr	r3, [sp, #32]
 800b5e6:	b1fb      	cbz	r3, 800b628 <_dtoa_r+0x788>
 800b5e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	f000 8104 	beq.w	800b7f8 <_dtoa_r+0x958>
 800b5f0:	2e00      	cmp	r6, #0
 800b5f2:	dd11      	ble.n	800b618 <_dtoa_r+0x778>
 800b5f4:	4639      	mov	r1, r7
 800b5f6:	4632      	mov	r2, r6
 800b5f8:	4620      	mov	r0, r4
 800b5fa:	f000 fbad 	bl	800bd58 <__pow5mult>
 800b5fe:	4652      	mov	r2, sl
 800b600:	4601      	mov	r1, r0
 800b602:	4607      	mov	r7, r0
 800b604:	4620      	mov	r0, r4
 800b606:	f000 fb1a 	bl	800bc3e <__multiply>
 800b60a:	4651      	mov	r1, sl
 800b60c:	900a      	str	r0, [sp, #40]	; 0x28
 800b60e:	4620      	mov	r0, r4
 800b610:	f000 fa6c 	bl	800baec <_Bfree>
 800b614:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b616:	469a      	mov	sl, r3
 800b618:	9b08      	ldr	r3, [sp, #32]
 800b61a:	1b9a      	subs	r2, r3, r6
 800b61c:	d004      	beq.n	800b628 <_dtoa_r+0x788>
 800b61e:	4651      	mov	r1, sl
 800b620:	4620      	mov	r0, r4
 800b622:	f000 fb99 	bl	800bd58 <__pow5mult>
 800b626:	4682      	mov	sl, r0
 800b628:	2101      	movs	r1, #1
 800b62a:	4620      	mov	r0, r4
 800b62c:	f000 fafe 	bl	800bc2c <__i2b>
 800b630:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b632:	4606      	mov	r6, r0
 800b634:	2b00      	cmp	r3, #0
 800b636:	f340 80e1 	ble.w	800b7fc <_dtoa_r+0x95c>
 800b63a:	461a      	mov	r2, r3
 800b63c:	4601      	mov	r1, r0
 800b63e:	4620      	mov	r0, r4
 800b640:	f000 fb8a 	bl	800bd58 <__pow5mult>
 800b644:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b646:	4606      	mov	r6, r0
 800b648:	2b01      	cmp	r3, #1
 800b64a:	f340 80da 	ble.w	800b802 <_dtoa_r+0x962>
 800b64e:	2300      	movs	r3, #0
 800b650:	9308      	str	r3, [sp, #32]
 800b652:	6933      	ldr	r3, [r6, #16]
 800b654:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b658:	6918      	ldr	r0, [r3, #16]
 800b65a:	f000 fa99 	bl	800bb90 <__hi0bits>
 800b65e:	f1c0 0020 	rsb	r0, r0, #32
 800b662:	9b07      	ldr	r3, [sp, #28]
 800b664:	4418      	add	r0, r3
 800b666:	f010 001f 	ands.w	r0, r0, #31
 800b66a:	f000 80f0 	beq.w	800b84e <_dtoa_r+0x9ae>
 800b66e:	f1c0 0320 	rsb	r3, r0, #32
 800b672:	2b04      	cmp	r3, #4
 800b674:	f340 80e2 	ble.w	800b83c <_dtoa_r+0x99c>
 800b678:	9b07      	ldr	r3, [sp, #28]
 800b67a:	f1c0 001c 	rsb	r0, r0, #28
 800b67e:	4480      	add	r8, r0
 800b680:	4405      	add	r5, r0
 800b682:	4403      	add	r3, r0
 800b684:	9307      	str	r3, [sp, #28]
 800b686:	f1b8 0f00 	cmp.w	r8, #0
 800b68a:	dd05      	ble.n	800b698 <_dtoa_r+0x7f8>
 800b68c:	4651      	mov	r1, sl
 800b68e:	4642      	mov	r2, r8
 800b690:	4620      	mov	r0, r4
 800b692:	f000 fbaf 	bl	800bdf4 <__lshift>
 800b696:	4682      	mov	sl, r0
 800b698:	9b07      	ldr	r3, [sp, #28]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	dd05      	ble.n	800b6aa <_dtoa_r+0x80a>
 800b69e:	4631      	mov	r1, r6
 800b6a0:	461a      	mov	r2, r3
 800b6a2:	4620      	mov	r0, r4
 800b6a4:	f000 fba6 	bl	800bdf4 <__lshift>
 800b6a8:	4606      	mov	r6, r0
 800b6aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	f000 80d3 	beq.w	800b858 <_dtoa_r+0x9b8>
 800b6b2:	4631      	mov	r1, r6
 800b6b4:	4650      	mov	r0, sl
 800b6b6:	f000 fbee 	bl	800be96 <__mcmp>
 800b6ba:	2800      	cmp	r0, #0
 800b6bc:	f280 80cc 	bge.w	800b858 <_dtoa_r+0x9b8>
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	4651      	mov	r1, sl
 800b6c4:	220a      	movs	r2, #10
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	f000 fa27 	bl	800bb1a <__multadd>
 800b6cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6ce:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b6d2:	4682      	mov	sl, r0
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	f000 81a9 	beq.w	800ba2c <_dtoa_r+0xb8c>
 800b6da:	2300      	movs	r3, #0
 800b6dc:	4639      	mov	r1, r7
 800b6de:	220a      	movs	r2, #10
 800b6e0:	4620      	mov	r0, r4
 800b6e2:	f000 fa1a 	bl	800bb1a <__multadd>
 800b6e6:	9b04      	ldr	r3, [sp, #16]
 800b6e8:	4607      	mov	r7, r0
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	dc03      	bgt.n	800b6f6 <_dtoa_r+0x856>
 800b6ee:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b6f0:	2b02      	cmp	r3, #2
 800b6f2:	f300 80b9 	bgt.w	800b868 <_dtoa_r+0x9c8>
 800b6f6:	2d00      	cmp	r5, #0
 800b6f8:	dd05      	ble.n	800b706 <_dtoa_r+0x866>
 800b6fa:	4639      	mov	r1, r7
 800b6fc:	462a      	mov	r2, r5
 800b6fe:	4620      	mov	r0, r4
 800b700:	f000 fb78 	bl	800bdf4 <__lshift>
 800b704:	4607      	mov	r7, r0
 800b706:	9b08      	ldr	r3, [sp, #32]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	f000 8110 	beq.w	800b92e <_dtoa_r+0xa8e>
 800b70e:	6879      	ldr	r1, [r7, #4]
 800b710:	4620      	mov	r0, r4
 800b712:	f000 f9b7 	bl	800ba84 <_Balloc>
 800b716:	4605      	mov	r5, r0
 800b718:	693a      	ldr	r2, [r7, #16]
 800b71a:	f107 010c 	add.w	r1, r7, #12
 800b71e:	3202      	adds	r2, #2
 800b720:	0092      	lsls	r2, r2, #2
 800b722:	300c      	adds	r0, #12
 800b724:	f7fe fd68 	bl	800a1f8 <memcpy>
 800b728:	2201      	movs	r2, #1
 800b72a:	4629      	mov	r1, r5
 800b72c:	4620      	mov	r0, r4
 800b72e:	f000 fb61 	bl	800bdf4 <__lshift>
 800b732:	9707      	str	r7, [sp, #28]
 800b734:	4607      	mov	r7, r0
 800b736:	9b02      	ldr	r3, [sp, #8]
 800b738:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800b73c:	f003 0301 	and.w	r3, r3, #1
 800b740:	9308      	str	r3, [sp, #32]
 800b742:	4631      	mov	r1, r6
 800b744:	4650      	mov	r0, sl
 800b746:	f7ff fb1e 	bl	800ad86 <quorem>
 800b74a:	9907      	ldr	r1, [sp, #28]
 800b74c:	4605      	mov	r5, r0
 800b74e:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b752:	4650      	mov	r0, sl
 800b754:	f000 fb9f 	bl	800be96 <__mcmp>
 800b758:	463a      	mov	r2, r7
 800b75a:	9002      	str	r0, [sp, #8]
 800b75c:	4631      	mov	r1, r6
 800b75e:	4620      	mov	r0, r4
 800b760:	f000 fbb3 	bl	800beca <__mdiff>
 800b764:	68c3      	ldr	r3, [r0, #12]
 800b766:	4602      	mov	r2, r0
 800b768:	2b00      	cmp	r3, #0
 800b76a:	f040 80e2 	bne.w	800b932 <_dtoa_r+0xa92>
 800b76e:	4601      	mov	r1, r0
 800b770:	9009      	str	r0, [sp, #36]	; 0x24
 800b772:	4650      	mov	r0, sl
 800b774:	f000 fb8f 	bl	800be96 <__mcmp>
 800b778:	4603      	mov	r3, r0
 800b77a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b77c:	4611      	mov	r1, r2
 800b77e:	4620      	mov	r0, r4
 800b780:	9309      	str	r3, [sp, #36]	; 0x24
 800b782:	f000 f9b3 	bl	800baec <_Bfree>
 800b786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b788:	2b00      	cmp	r3, #0
 800b78a:	f040 80d4 	bne.w	800b936 <_dtoa_r+0xa96>
 800b78e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b790:	2a00      	cmp	r2, #0
 800b792:	f040 80d0 	bne.w	800b936 <_dtoa_r+0xa96>
 800b796:	9a08      	ldr	r2, [sp, #32]
 800b798:	2a00      	cmp	r2, #0
 800b79a:	f040 80cc 	bne.w	800b936 <_dtoa_r+0xa96>
 800b79e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b7a2:	f000 80e8 	beq.w	800b976 <_dtoa_r+0xad6>
 800b7a6:	9b02      	ldr	r3, [sp, #8]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	dd01      	ble.n	800b7b0 <_dtoa_r+0x910>
 800b7ac:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800b7b0:	f108 0501 	add.w	r5, r8, #1
 800b7b4:	f888 9000 	strb.w	r9, [r8]
 800b7b8:	e06b      	b.n	800b892 <_dtoa_r+0x9f2>
 800b7ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b7bc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b7c0:	e6f7      	b.n	800b5b2 <_dtoa_r+0x712>
 800b7c2:	9b08      	ldr	r3, [sp, #32]
 800b7c4:	f109 36ff 	add.w	r6, r9, #4294967295
 800b7c8:	42b3      	cmp	r3, r6
 800b7ca:	bfb7      	itett	lt
 800b7cc:	9b08      	ldrlt	r3, [sp, #32]
 800b7ce:	1b9e      	subge	r6, r3, r6
 800b7d0:	1af2      	sublt	r2, r6, r3
 800b7d2:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800b7d4:	bfbf      	itttt	lt
 800b7d6:	9608      	strlt	r6, [sp, #32]
 800b7d8:	189b      	addlt	r3, r3, r2
 800b7da:	930c      	strlt	r3, [sp, #48]	; 0x30
 800b7dc:	2600      	movlt	r6, #0
 800b7de:	f1b9 0f00 	cmp.w	r9, #0
 800b7e2:	bfb9      	ittee	lt
 800b7e4:	eba8 0509 	sublt.w	r5, r8, r9
 800b7e8:	2300      	movlt	r3, #0
 800b7ea:	4645      	movge	r5, r8
 800b7ec:	464b      	movge	r3, r9
 800b7ee:	e6e2      	b.n	800b5b6 <_dtoa_r+0x716>
 800b7f0:	9e08      	ldr	r6, [sp, #32]
 800b7f2:	4645      	mov	r5, r8
 800b7f4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b7f6:	e6e7      	b.n	800b5c8 <_dtoa_r+0x728>
 800b7f8:	9a08      	ldr	r2, [sp, #32]
 800b7fa:	e710      	b.n	800b61e <_dtoa_r+0x77e>
 800b7fc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b7fe:	2b01      	cmp	r3, #1
 800b800:	dc18      	bgt.n	800b834 <_dtoa_r+0x994>
 800b802:	9b02      	ldr	r3, [sp, #8]
 800b804:	b9b3      	cbnz	r3, 800b834 <_dtoa_r+0x994>
 800b806:	9b03      	ldr	r3, [sp, #12]
 800b808:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b80c:	b9a3      	cbnz	r3, 800b838 <_dtoa_r+0x998>
 800b80e:	9b03      	ldr	r3, [sp, #12]
 800b810:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b814:	0d1b      	lsrs	r3, r3, #20
 800b816:	051b      	lsls	r3, r3, #20
 800b818:	b12b      	cbz	r3, 800b826 <_dtoa_r+0x986>
 800b81a:	9b07      	ldr	r3, [sp, #28]
 800b81c:	f108 0801 	add.w	r8, r8, #1
 800b820:	3301      	adds	r3, #1
 800b822:	9307      	str	r3, [sp, #28]
 800b824:	2301      	movs	r3, #1
 800b826:	9308      	str	r3, [sp, #32]
 800b828:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	f47f af11 	bne.w	800b652 <_dtoa_r+0x7b2>
 800b830:	2001      	movs	r0, #1
 800b832:	e716      	b.n	800b662 <_dtoa_r+0x7c2>
 800b834:	2300      	movs	r3, #0
 800b836:	e7f6      	b.n	800b826 <_dtoa_r+0x986>
 800b838:	9b02      	ldr	r3, [sp, #8]
 800b83a:	e7f4      	b.n	800b826 <_dtoa_r+0x986>
 800b83c:	f43f af23 	beq.w	800b686 <_dtoa_r+0x7e6>
 800b840:	9a07      	ldr	r2, [sp, #28]
 800b842:	331c      	adds	r3, #28
 800b844:	441a      	add	r2, r3
 800b846:	4498      	add	r8, r3
 800b848:	441d      	add	r5, r3
 800b84a:	4613      	mov	r3, r2
 800b84c:	e71a      	b.n	800b684 <_dtoa_r+0x7e4>
 800b84e:	4603      	mov	r3, r0
 800b850:	e7f6      	b.n	800b840 <_dtoa_r+0x9a0>
 800b852:	bf00      	nop
 800b854:	40240000 	.word	0x40240000
 800b858:	f1b9 0f00 	cmp.w	r9, #0
 800b85c:	dc33      	bgt.n	800b8c6 <_dtoa_r+0xa26>
 800b85e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b860:	2b02      	cmp	r3, #2
 800b862:	dd30      	ble.n	800b8c6 <_dtoa_r+0xa26>
 800b864:	f8cd 9010 	str.w	r9, [sp, #16]
 800b868:	9b04      	ldr	r3, [sp, #16]
 800b86a:	b963      	cbnz	r3, 800b886 <_dtoa_r+0x9e6>
 800b86c:	4631      	mov	r1, r6
 800b86e:	2205      	movs	r2, #5
 800b870:	4620      	mov	r0, r4
 800b872:	f000 f952 	bl	800bb1a <__multadd>
 800b876:	4601      	mov	r1, r0
 800b878:	4606      	mov	r6, r0
 800b87a:	4650      	mov	r0, sl
 800b87c:	f000 fb0b 	bl	800be96 <__mcmp>
 800b880:	2800      	cmp	r0, #0
 800b882:	f73f ad5c 	bgt.w	800b33e <_dtoa_r+0x49e>
 800b886:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b888:	9d06      	ldr	r5, [sp, #24]
 800b88a:	ea6f 0b03 	mvn.w	fp, r3
 800b88e:	2300      	movs	r3, #0
 800b890:	9307      	str	r3, [sp, #28]
 800b892:	4631      	mov	r1, r6
 800b894:	4620      	mov	r0, r4
 800b896:	f000 f929 	bl	800baec <_Bfree>
 800b89a:	2f00      	cmp	r7, #0
 800b89c:	f43f ae4b 	beq.w	800b536 <_dtoa_r+0x696>
 800b8a0:	9b07      	ldr	r3, [sp, #28]
 800b8a2:	b12b      	cbz	r3, 800b8b0 <_dtoa_r+0xa10>
 800b8a4:	42bb      	cmp	r3, r7
 800b8a6:	d003      	beq.n	800b8b0 <_dtoa_r+0xa10>
 800b8a8:	4619      	mov	r1, r3
 800b8aa:	4620      	mov	r0, r4
 800b8ac:	f000 f91e 	bl	800baec <_Bfree>
 800b8b0:	4639      	mov	r1, r7
 800b8b2:	4620      	mov	r0, r4
 800b8b4:	f000 f91a 	bl	800baec <_Bfree>
 800b8b8:	e63d      	b.n	800b536 <_dtoa_r+0x696>
 800b8ba:	2600      	movs	r6, #0
 800b8bc:	4637      	mov	r7, r6
 800b8be:	e7e2      	b.n	800b886 <_dtoa_r+0x9e6>
 800b8c0:	46bb      	mov	fp, r7
 800b8c2:	4637      	mov	r7, r6
 800b8c4:	e53b      	b.n	800b33e <_dtoa_r+0x49e>
 800b8c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8c8:	f8cd 9010 	str.w	r9, [sp, #16]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	f47f af12 	bne.w	800b6f6 <_dtoa_r+0x856>
 800b8d2:	9d06      	ldr	r5, [sp, #24]
 800b8d4:	4631      	mov	r1, r6
 800b8d6:	4650      	mov	r0, sl
 800b8d8:	f7ff fa55 	bl	800ad86 <quorem>
 800b8dc:	9b06      	ldr	r3, [sp, #24]
 800b8de:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b8e2:	f805 9b01 	strb.w	r9, [r5], #1
 800b8e6:	9a04      	ldr	r2, [sp, #16]
 800b8e8:	1aeb      	subs	r3, r5, r3
 800b8ea:	429a      	cmp	r2, r3
 800b8ec:	f300 8081 	bgt.w	800b9f2 <_dtoa_r+0xb52>
 800b8f0:	9b06      	ldr	r3, [sp, #24]
 800b8f2:	2a01      	cmp	r2, #1
 800b8f4:	bfac      	ite	ge
 800b8f6:	189b      	addge	r3, r3, r2
 800b8f8:	3301      	addlt	r3, #1
 800b8fa:	4698      	mov	r8, r3
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	9307      	str	r3, [sp, #28]
 800b900:	4651      	mov	r1, sl
 800b902:	2201      	movs	r2, #1
 800b904:	4620      	mov	r0, r4
 800b906:	f000 fa75 	bl	800bdf4 <__lshift>
 800b90a:	4631      	mov	r1, r6
 800b90c:	4682      	mov	sl, r0
 800b90e:	f000 fac2 	bl	800be96 <__mcmp>
 800b912:	2800      	cmp	r0, #0
 800b914:	dc34      	bgt.n	800b980 <_dtoa_r+0xae0>
 800b916:	d102      	bne.n	800b91e <_dtoa_r+0xa7e>
 800b918:	f019 0f01 	tst.w	r9, #1
 800b91c:	d130      	bne.n	800b980 <_dtoa_r+0xae0>
 800b91e:	4645      	mov	r5, r8
 800b920:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b924:	1e6a      	subs	r2, r5, #1
 800b926:	2b30      	cmp	r3, #48	; 0x30
 800b928:	d1b3      	bne.n	800b892 <_dtoa_r+0x9f2>
 800b92a:	4615      	mov	r5, r2
 800b92c:	e7f8      	b.n	800b920 <_dtoa_r+0xa80>
 800b92e:	4638      	mov	r0, r7
 800b930:	e6ff      	b.n	800b732 <_dtoa_r+0x892>
 800b932:	2301      	movs	r3, #1
 800b934:	e722      	b.n	800b77c <_dtoa_r+0x8dc>
 800b936:	9a02      	ldr	r2, [sp, #8]
 800b938:	2a00      	cmp	r2, #0
 800b93a:	db04      	blt.n	800b946 <_dtoa_r+0xaa6>
 800b93c:	d128      	bne.n	800b990 <_dtoa_r+0xaf0>
 800b93e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b940:	bb32      	cbnz	r2, 800b990 <_dtoa_r+0xaf0>
 800b942:	9a08      	ldr	r2, [sp, #32]
 800b944:	bb22      	cbnz	r2, 800b990 <_dtoa_r+0xaf0>
 800b946:	2b00      	cmp	r3, #0
 800b948:	f77f af32 	ble.w	800b7b0 <_dtoa_r+0x910>
 800b94c:	4651      	mov	r1, sl
 800b94e:	2201      	movs	r2, #1
 800b950:	4620      	mov	r0, r4
 800b952:	f000 fa4f 	bl	800bdf4 <__lshift>
 800b956:	4631      	mov	r1, r6
 800b958:	4682      	mov	sl, r0
 800b95a:	f000 fa9c 	bl	800be96 <__mcmp>
 800b95e:	2800      	cmp	r0, #0
 800b960:	dc05      	bgt.n	800b96e <_dtoa_r+0xace>
 800b962:	f47f af25 	bne.w	800b7b0 <_dtoa_r+0x910>
 800b966:	f019 0f01 	tst.w	r9, #1
 800b96a:	f43f af21 	beq.w	800b7b0 <_dtoa_r+0x910>
 800b96e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b972:	f47f af1b 	bne.w	800b7ac <_dtoa_r+0x90c>
 800b976:	2339      	movs	r3, #57	; 0x39
 800b978:	f108 0801 	add.w	r8, r8, #1
 800b97c:	f808 3c01 	strb.w	r3, [r8, #-1]
 800b980:	4645      	mov	r5, r8
 800b982:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b986:	1e6a      	subs	r2, r5, #1
 800b988:	2b39      	cmp	r3, #57	; 0x39
 800b98a:	d03a      	beq.n	800ba02 <_dtoa_r+0xb62>
 800b98c:	3301      	adds	r3, #1
 800b98e:	e03f      	b.n	800ba10 <_dtoa_r+0xb70>
 800b990:	2b00      	cmp	r3, #0
 800b992:	f108 0501 	add.w	r5, r8, #1
 800b996:	dd05      	ble.n	800b9a4 <_dtoa_r+0xb04>
 800b998:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b99c:	d0eb      	beq.n	800b976 <_dtoa_r+0xad6>
 800b99e:	f109 0901 	add.w	r9, r9, #1
 800b9a2:	e707      	b.n	800b7b4 <_dtoa_r+0x914>
 800b9a4:	9b06      	ldr	r3, [sp, #24]
 800b9a6:	9a04      	ldr	r2, [sp, #16]
 800b9a8:	1aeb      	subs	r3, r5, r3
 800b9aa:	4293      	cmp	r3, r2
 800b9ac:	46a8      	mov	r8, r5
 800b9ae:	f805 9c01 	strb.w	r9, [r5, #-1]
 800b9b2:	d0a5      	beq.n	800b900 <_dtoa_r+0xa60>
 800b9b4:	4651      	mov	r1, sl
 800b9b6:	2300      	movs	r3, #0
 800b9b8:	220a      	movs	r2, #10
 800b9ba:	4620      	mov	r0, r4
 800b9bc:	f000 f8ad 	bl	800bb1a <__multadd>
 800b9c0:	9b07      	ldr	r3, [sp, #28]
 800b9c2:	4682      	mov	sl, r0
 800b9c4:	42bb      	cmp	r3, r7
 800b9c6:	f04f 020a 	mov.w	r2, #10
 800b9ca:	f04f 0300 	mov.w	r3, #0
 800b9ce:	9907      	ldr	r1, [sp, #28]
 800b9d0:	4620      	mov	r0, r4
 800b9d2:	d104      	bne.n	800b9de <_dtoa_r+0xb3e>
 800b9d4:	f000 f8a1 	bl	800bb1a <__multadd>
 800b9d8:	9007      	str	r0, [sp, #28]
 800b9da:	4607      	mov	r7, r0
 800b9dc:	e6b1      	b.n	800b742 <_dtoa_r+0x8a2>
 800b9de:	f000 f89c 	bl	800bb1a <__multadd>
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	9007      	str	r0, [sp, #28]
 800b9e6:	220a      	movs	r2, #10
 800b9e8:	4639      	mov	r1, r7
 800b9ea:	4620      	mov	r0, r4
 800b9ec:	f000 f895 	bl	800bb1a <__multadd>
 800b9f0:	e7f3      	b.n	800b9da <_dtoa_r+0xb3a>
 800b9f2:	4651      	mov	r1, sl
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	220a      	movs	r2, #10
 800b9f8:	4620      	mov	r0, r4
 800b9fa:	f000 f88e 	bl	800bb1a <__multadd>
 800b9fe:	4682      	mov	sl, r0
 800ba00:	e768      	b.n	800b8d4 <_dtoa_r+0xa34>
 800ba02:	9b06      	ldr	r3, [sp, #24]
 800ba04:	4293      	cmp	r3, r2
 800ba06:	d105      	bne.n	800ba14 <_dtoa_r+0xb74>
 800ba08:	2331      	movs	r3, #49	; 0x31
 800ba0a:	9a06      	ldr	r2, [sp, #24]
 800ba0c:	f10b 0b01 	add.w	fp, fp, #1
 800ba10:	7013      	strb	r3, [r2, #0]
 800ba12:	e73e      	b.n	800b892 <_dtoa_r+0x9f2>
 800ba14:	4615      	mov	r5, r2
 800ba16:	e7b4      	b.n	800b982 <_dtoa_r+0xae2>
 800ba18:	4b09      	ldr	r3, [pc, #36]	; (800ba40 <_dtoa_r+0xba0>)
 800ba1a:	f7ff baa3 	b.w	800af64 <_dtoa_r+0xc4>
 800ba1e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	f47f aa7d 	bne.w	800af20 <_dtoa_r+0x80>
 800ba26:	4b07      	ldr	r3, [pc, #28]	; (800ba44 <_dtoa_r+0xba4>)
 800ba28:	f7ff ba9c 	b.w	800af64 <_dtoa_r+0xc4>
 800ba2c:	9b04      	ldr	r3, [sp, #16]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	f73f af4f 	bgt.w	800b8d2 <_dtoa_r+0xa32>
 800ba34:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ba36:	2b02      	cmp	r3, #2
 800ba38:	f77f af4b 	ble.w	800b8d2 <_dtoa_r+0xa32>
 800ba3c:	e714      	b.n	800b868 <_dtoa_r+0x9c8>
 800ba3e:	bf00      	nop
 800ba40:	0800dc63 	.word	0x0800dc63
 800ba44:	0800db2d 	.word	0x0800db2d

0800ba48 <_localeconv_r>:
 800ba48:	4b04      	ldr	r3, [pc, #16]	; (800ba5c <_localeconv_r+0x14>)
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	6a18      	ldr	r0, [r3, #32]
 800ba4e:	4b04      	ldr	r3, [pc, #16]	; (800ba60 <_localeconv_r+0x18>)
 800ba50:	2800      	cmp	r0, #0
 800ba52:	bf08      	it	eq
 800ba54:	4618      	moveq	r0, r3
 800ba56:	30f0      	adds	r0, #240	; 0xf0
 800ba58:	4770      	bx	lr
 800ba5a:	bf00      	nop
 800ba5c:	20000088 	.word	0x20000088
 800ba60:	200000ec 	.word	0x200000ec

0800ba64 <memchr>:
 800ba64:	b510      	push	{r4, lr}
 800ba66:	b2c9      	uxtb	r1, r1
 800ba68:	4402      	add	r2, r0
 800ba6a:	4290      	cmp	r0, r2
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	d101      	bne.n	800ba74 <memchr+0x10>
 800ba70:	2000      	movs	r0, #0
 800ba72:	bd10      	pop	{r4, pc}
 800ba74:	781c      	ldrb	r4, [r3, #0]
 800ba76:	3001      	adds	r0, #1
 800ba78:	428c      	cmp	r4, r1
 800ba7a:	d1f6      	bne.n	800ba6a <memchr+0x6>
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	bd10      	pop	{r4, pc}

0800ba80 <__malloc_lock>:
 800ba80:	4770      	bx	lr

0800ba82 <__malloc_unlock>:
 800ba82:	4770      	bx	lr

0800ba84 <_Balloc>:
 800ba84:	b570      	push	{r4, r5, r6, lr}
 800ba86:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ba88:	4604      	mov	r4, r0
 800ba8a:	460e      	mov	r6, r1
 800ba8c:	b93d      	cbnz	r5, 800ba9e <_Balloc+0x1a>
 800ba8e:	2010      	movs	r0, #16
 800ba90:	f7fe fb90 	bl	800a1b4 <malloc>
 800ba94:	6260      	str	r0, [r4, #36]	; 0x24
 800ba96:	6045      	str	r5, [r0, #4]
 800ba98:	6085      	str	r5, [r0, #8]
 800ba9a:	6005      	str	r5, [r0, #0]
 800ba9c:	60c5      	str	r5, [r0, #12]
 800ba9e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800baa0:	68eb      	ldr	r3, [r5, #12]
 800baa2:	b183      	cbz	r3, 800bac6 <_Balloc+0x42>
 800baa4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800baa6:	68db      	ldr	r3, [r3, #12]
 800baa8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800baac:	b9b8      	cbnz	r0, 800bade <_Balloc+0x5a>
 800baae:	2101      	movs	r1, #1
 800bab0:	fa01 f506 	lsl.w	r5, r1, r6
 800bab4:	1d6a      	adds	r2, r5, #5
 800bab6:	0092      	lsls	r2, r2, #2
 800bab8:	4620      	mov	r0, r4
 800baba:	f000 fab4 	bl	800c026 <_calloc_r>
 800babe:	b160      	cbz	r0, 800bada <_Balloc+0x56>
 800bac0:	6046      	str	r6, [r0, #4]
 800bac2:	6085      	str	r5, [r0, #8]
 800bac4:	e00e      	b.n	800bae4 <_Balloc+0x60>
 800bac6:	2221      	movs	r2, #33	; 0x21
 800bac8:	2104      	movs	r1, #4
 800baca:	4620      	mov	r0, r4
 800bacc:	f000 faab 	bl	800c026 <_calloc_r>
 800bad0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bad2:	60e8      	str	r0, [r5, #12]
 800bad4:	68db      	ldr	r3, [r3, #12]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d1e4      	bne.n	800baa4 <_Balloc+0x20>
 800bada:	2000      	movs	r0, #0
 800badc:	bd70      	pop	{r4, r5, r6, pc}
 800bade:	6802      	ldr	r2, [r0, #0]
 800bae0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800bae4:	2300      	movs	r3, #0
 800bae6:	6103      	str	r3, [r0, #16]
 800bae8:	60c3      	str	r3, [r0, #12]
 800baea:	bd70      	pop	{r4, r5, r6, pc}

0800baec <_Bfree>:
 800baec:	b570      	push	{r4, r5, r6, lr}
 800baee:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800baf0:	4606      	mov	r6, r0
 800baf2:	460d      	mov	r5, r1
 800baf4:	b93c      	cbnz	r4, 800bb06 <_Bfree+0x1a>
 800baf6:	2010      	movs	r0, #16
 800baf8:	f7fe fb5c 	bl	800a1b4 <malloc>
 800bafc:	6270      	str	r0, [r6, #36]	; 0x24
 800bafe:	6044      	str	r4, [r0, #4]
 800bb00:	6084      	str	r4, [r0, #8]
 800bb02:	6004      	str	r4, [r0, #0]
 800bb04:	60c4      	str	r4, [r0, #12]
 800bb06:	b13d      	cbz	r5, 800bb18 <_Bfree+0x2c>
 800bb08:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800bb0a:	686a      	ldr	r2, [r5, #4]
 800bb0c:	68db      	ldr	r3, [r3, #12]
 800bb0e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bb12:	6029      	str	r1, [r5, #0]
 800bb14:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800bb18:	bd70      	pop	{r4, r5, r6, pc}

0800bb1a <__multadd>:
 800bb1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb1e:	461f      	mov	r7, r3
 800bb20:	4606      	mov	r6, r0
 800bb22:	460c      	mov	r4, r1
 800bb24:	2300      	movs	r3, #0
 800bb26:	690d      	ldr	r5, [r1, #16]
 800bb28:	f101 0e14 	add.w	lr, r1, #20
 800bb2c:	f8de 0000 	ldr.w	r0, [lr]
 800bb30:	3301      	adds	r3, #1
 800bb32:	b281      	uxth	r1, r0
 800bb34:	fb02 7101 	mla	r1, r2, r1, r7
 800bb38:	0c00      	lsrs	r0, r0, #16
 800bb3a:	0c0f      	lsrs	r7, r1, #16
 800bb3c:	fb02 7000 	mla	r0, r2, r0, r7
 800bb40:	b289      	uxth	r1, r1
 800bb42:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800bb46:	429d      	cmp	r5, r3
 800bb48:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800bb4c:	f84e 1b04 	str.w	r1, [lr], #4
 800bb50:	dcec      	bgt.n	800bb2c <__multadd+0x12>
 800bb52:	b1d7      	cbz	r7, 800bb8a <__multadd+0x70>
 800bb54:	68a3      	ldr	r3, [r4, #8]
 800bb56:	429d      	cmp	r5, r3
 800bb58:	db12      	blt.n	800bb80 <__multadd+0x66>
 800bb5a:	6861      	ldr	r1, [r4, #4]
 800bb5c:	4630      	mov	r0, r6
 800bb5e:	3101      	adds	r1, #1
 800bb60:	f7ff ff90 	bl	800ba84 <_Balloc>
 800bb64:	4680      	mov	r8, r0
 800bb66:	6922      	ldr	r2, [r4, #16]
 800bb68:	f104 010c 	add.w	r1, r4, #12
 800bb6c:	3202      	adds	r2, #2
 800bb6e:	0092      	lsls	r2, r2, #2
 800bb70:	300c      	adds	r0, #12
 800bb72:	f7fe fb41 	bl	800a1f8 <memcpy>
 800bb76:	4621      	mov	r1, r4
 800bb78:	4630      	mov	r0, r6
 800bb7a:	f7ff ffb7 	bl	800baec <_Bfree>
 800bb7e:	4644      	mov	r4, r8
 800bb80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bb84:	3501      	adds	r5, #1
 800bb86:	615f      	str	r7, [r3, #20]
 800bb88:	6125      	str	r5, [r4, #16]
 800bb8a:	4620      	mov	r0, r4
 800bb8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800bb90 <__hi0bits>:
 800bb90:	0c02      	lsrs	r2, r0, #16
 800bb92:	0412      	lsls	r2, r2, #16
 800bb94:	4603      	mov	r3, r0
 800bb96:	b9b2      	cbnz	r2, 800bbc6 <__hi0bits+0x36>
 800bb98:	0403      	lsls	r3, r0, #16
 800bb9a:	2010      	movs	r0, #16
 800bb9c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800bba0:	bf04      	itt	eq
 800bba2:	021b      	lsleq	r3, r3, #8
 800bba4:	3008      	addeq	r0, #8
 800bba6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800bbaa:	bf04      	itt	eq
 800bbac:	011b      	lsleq	r3, r3, #4
 800bbae:	3004      	addeq	r0, #4
 800bbb0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800bbb4:	bf04      	itt	eq
 800bbb6:	009b      	lsleq	r3, r3, #2
 800bbb8:	3002      	addeq	r0, #2
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	db06      	blt.n	800bbcc <__hi0bits+0x3c>
 800bbbe:	005b      	lsls	r3, r3, #1
 800bbc0:	d503      	bpl.n	800bbca <__hi0bits+0x3a>
 800bbc2:	3001      	adds	r0, #1
 800bbc4:	4770      	bx	lr
 800bbc6:	2000      	movs	r0, #0
 800bbc8:	e7e8      	b.n	800bb9c <__hi0bits+0xc>
 800bbca:	2020      	movs	r0, #32
 800bbcc:	4770      	bx	lr

0800bbce <__lo0bits>:
 800bbce:	6803      	ldr	r3, [r0, #0]
 800bbd0:	4601      	mov	r1, r0
 800bbd2:	f013 0207 	ands.w	r2, r3, #7
 800bbd6:	d00b      	beq.n	800bbf0 <__lo0bits+0x22>
 800bbd8:	07da      	lsls	r2, r3, #31
 800bbda:	d423      	bmi.n	800bc24 <__lo0bits+0x56>
 800bbdc:	0798      	lsls	r0, r3, #30
 800bbde:	bf49      	itett	mi
 800bbe0:	085b      	lsrmi	r3, r3, #1
 800bbe2:	089b      	lsrpl	r3, r3, #2
 800bbe4:	2001      	movmi	r0, #1
 800bbe6:	600b      	strmi	r3, [r1, #0]
 800bbe8:	bf5c      	itt	pl
 800bbea:	600b      	strpl	r3, [r1, #0]
 800bbec:	2002      	movpl	r0, #2
 800bbee:	4770      	bx	lr
 800bbf0:	b298      	uxth	r0, r3
 800bbf2:	b9a8      	cbnz	r0, 800bc20 <__lo0bits+0x52>
 800bbf4:	2010      	movs	r0, #16
 800bbf6:	0c1b      	lsrs	r3, r3, #16
 800bbf8:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bbfc:	bf04      	itt	eq
 800bbfe:	0a1b      	lsreq	r3, r3, #8
 800bc00:	3008      	addeq	r0, #8
 800bc02:	071a      	lsls	r2, r3, #28
 800bc04:	bf04      	itt	eq
 800bc06:	091b      	lsreq	r3, r3, #4
 800bc08:	3004      	addeq	r0, #4
 800bc0a:	079a      	lsls	r2, r3, #30
 800bc0c:	bf04      	itt	eq
 800bc0e:	089b      	lsreq	r3, r3, #2
 800bc10:	3002      	addeq	r0, #2
 800bc12:	07da      	lsls	r2, r3, #31
 800bc14:	d402      	bmi.n	800bc1c <__lo0bits+0x4e>
 800bc16:	085b      	lsrs	r3, r3, #1
 800bc18:	d006      	beq.n	800bc28 <__lo0bits+0x5a>
 800bc1a:	3001      	adds	r0, #1
 800bc1c:	600b      	str	r3, [r1, #0]
 800bc1e:	4770      	bx	lr
 800bc20:	4610      	mov	r0, r2
 800bc22:	e7e9      	b.n	800bbf8 <__lo0bits+0x2a>
 800bc24:	2000      	movs	r0, #0
 800bc26:	4770      	bx	lr
 800bc28:	2020      	movs	r0, #32
 800bc2a:	4770      	bx	lr

0800bc2c <__i2b>:
 800bc2c:	b510      	push	{r4, lr}
 800bc2e:	460c      	mov	r4, r1
 800bc30:	2101      	movs	r1, #1
 800bc32:	f7ff ff27 	bl	800ba84 <_Balloc>
 800bc36:	2201      	movs	r2, #1
 800bc38:	6144      	str	r4, [r0, #20]
 800bc3a:	6102      	str	r2, [r0, #16]
 800bc3c:	bd10      	pop	{r4, pc}

0800bc3e <__multiply>:
 800bc3e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc42:	4614      	mov	r4, r2
 800bc44:	690a      	ldr	r2, [r1, #16]
 800bc46:	6923      	ldr	r3, [r4, #16]
 800bc48:	4689      	mov	r9, r1
 800bc4a:	429a      	cmp	r2, r3
 800bc4c:	bfbe      	ittt	lt
 800bc4e:	460b      	movlt	r3, r1
 800bc50:	46a1      	movlt	r9, r4
 800bc52:	461c      	movlt	r4, r3
 800bc54:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bc58:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800bc5c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800bc60:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bc64:	eb07 060a 	add.w	r6, r7, sl
 800bc68:	429e      	cmp	r6, r3
 800bc6a:	bfc8      	it	gt
 800bc6c:	3101      	addgt	r1, #1
 800bc6e:	f7ff ff09 	bl	800ba84 <_Balloc>
 800bc72:	f100 0514 	add.w	r5, r0, #20
 800bc76:	462b      	mov	r3, r5
 800bc78:	2200      	movs	r2, #0
 800bc7a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bc7e:	4543      	cmp	r3, r8
 800bc80:	d316      	bcc.n	800bcb0 <__multiply+0x72>
 800bc82:	f104 0214 	add.w	r2, r4, #20
 800bc86:	f109 0114 	add.w	r1, r9, #20
 800bc8a:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800bc8e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800bc92:	9301      	str	r3, [sp, #4]
 800bc94:	9c01      	ldr	r4, [sp, #4]
 800bc96:	4613      	mov	r3, r2
 800bc98:	4294      	cmp	r4, r2
 800bc9a:	d80c      	bhi.n	800bcb6 <__multiply+0x78>
 800bc9c:	2e00      	cmp	r6, #0
 800bc9e:	dd03      	ble.n	800bca8 <__multiply+0x6a>
 800bca0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d054      	beq.n	800bd52 <__multiply+0x114>
 800bca8:	6106      	str	r6, [r0, #16]
 800bcaa:	b003      	add	sp, #12
 800bcac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcb0:	f843 2b04 	str.w	r2, [r3], #4
 800bcb4:	e7e3      	b.n	800bc7e <__multiply+0x40>
 800bcb6:	f8b3 a000 	ldrh.w	sl, [r3]
 800bcba:	3204      	adds	r2, #4
 800bcbc:	f1ba 0f00 	cmp.w	sl, #0
 800bcc0:	d020      	beq.n	800bd04 <__multiply+0xc6>
 800bcc2:	46ae      	mov	lr, r5
 800bcc4:	4689      	mov	r9, r1
 800bcc6:	f04f 0c00 	mov.w	ip, #0
 800bcca:	f859 4b04 	ldr.w	r4, [r9], #4
 800bcce:	f8be b000 	ldrh.w	fp, [lr]
 800bcd2:	b2a3      	uxth	r3, r4
 800bcd4:	fb0a b303 	mla	r3, sl, r3, fp
 800bcd8:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800bcdc:	f8de 4000 	ldr.w	r4, [lr]
 800bce0:	4463      	add	r3, ip
 800bce2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800bce6:	fb0a c40b 	mla	r4, sl, fp, ip
 800bcea:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800bcee:	b29b      	uxth	r3, r3
 800bcf0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800bcf4:	454f      	cmp	r7, r9
 800bcf6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800bcfa:	f84e 3b04 	str.w	r3, [lr], #4
 800bcfe:	d8e4      	bhi.n	800bcca <__multiply+0x8c>
 800bd00:	f8ce c000 	str.w	ip, [lr]
 800bd04:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800bd08:	f1b9 0f00 	cmp.w	r9, #0
 800bd0c:	d01f      	beq.n	800bd4e <__multiply+0x110>
 800bd0e:	46ae      	mov	lr, r5
 800bd10:	468c      	mov	ip, r1
 800bd12:	f04f 0a00 	mov.w	sl, #0
 800bd16:	682b      	ldr	r3, [r5, #0]
 800bd18:	f8bc 4000 	ldrh.w	r4, [ip]
 800bd1c:	f8be b002 	ldrh.w	fp, [lr, #2]
 800bd20:	b29b      	uxth	r3, r3
 800bd22:	fb09 b404 	mla	r4, r9, r4, fp
 800bd26:	44a2      	add	sl, r4
 800bd28:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800bd2c:	f84e 3b04 	str.w	r3, [lr], #4
 800bd30:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bd34:	f8be 4000 	ldrh.w	r4, [lr]
 800bd38:	0c1b      	lsrs	r3, r3, #16
 800bd3a:	fb09 4303 	mla	r3, r9, r3, r4
 800bd3e:	4567      	cmp	r7, ip
 800bd40:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800bd44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bd48:	d8e6      	bhi.n	800bd18 <__multiply+0xda>
 800bd4a:	f8ce 3000 	str.w	r3, [lr]
 800bd4e:	3504      	adds	r5, #4
 800bd50:	e7a0      	b.n	800bc94 <__multiply+0x56>
 800bd52:	3e01      	subs	r6, #1
 800bd54:	e7a2      	b.n	800bc9c <__multiply+0x5e>
	...

0800bd58 <__pow5mult>:
 800bd58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd5c:	4615      	mov	r5, r2
 800bd5e:	f012 0203 	ands.w	r2, r2, #3
 800bd62:	4606      	mov	r6, r0
 800bd64:	460f      	mov	r7, r1
 800bd66:	d007      	beq.n	800bd78 <__pow5mult+0x20>
 800bd68:	4c21      	ldr	r4, [pc, #132]	; (800bdf0 <__pow5mult+0x98>)
 800bd6a:	3a01      	subs	r2, #1
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bd72:	f7ff fed2 	bl	800bb1a <__multadd>
 800bd76:	4607      	mov	r7, r0
 800bd78:	10ad      	asrs	r5, r5, #2
 800bd7a:	d035      	beq.n	800bde8 <__pow5mult+0x90>
 800bd7c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bd7e:	b93c      	cbnz	r4, 800bd90 <__pow5mult+0x38>
 800bd80:	2010      	movs	r0, #16
 800bd82:	f7fe fa17 	bl	800a1b4 <malloc>
 800bd86:	6270      	str	r0, [r6, #36]	; 0x24
 800bd88:	6044      	str	r4, [r0, #4]
 800bd8a:	6084      	str	r4, [r0, #8]
 800bd8c:	6004      	str	r4, [r0, #0]
 800bd8e:	60c4      	str	r4, [r0, #12]
 800bd90:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bd94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bd98:	b94c      	cbnz	r4, 800bdae <__pow5mult+0x56>
 800bd9a:	f240 2171 	movw	r1, #625	; 0x271
 800bd9e:	4630      	mov	r0, r6
 800bda0:	f7ff ff44 	bl	800bc2c <__i2b>
 800bda4:	2300      	movs	r3, #0
 800bda6:	4604      	mov	r4, r0
 800bda8:	f8c8 0008 	str.w	r0, [r8, #8]
 800bdac:	6003      	str	r3, [r0, #0]
 800bdae:	f04f 0800 	mov.w	r8, #0
 800bdb2:	07eb      	lsls	r3, r5, #31
 800bdb4:	d50a      	bpl.n	800bdcc <__pow5mult+0x74>
 800bdb6:	4639      	mov	r1, r7
 800bdb8:	4622      	mov	r2, r4
 800bdba:	4630      	mov	r0, r6
 800bdbc:	f7ff ff3f 	bl	800bc3e <__multiply>
 800bdc0:	4681      	mov	r9, r0
 800bdc2:	4639      	mov	r1, r7
 800bdc4:	4630      	mov	r0, r6
 800bdc6:	f7ff fe91 	bl	800baec <_Bfree>
 800bdca:	464f      	mov	r7, r9
 800bdcc:	106d      	asrs	r5, r5, #1
 800bdce:	d00b      	beq.n	800bde8 <__pow5mult+0x90>
 800bdd0:	6820      	ldr	r0, [r4, #0]
 800bdd2:	b938      	cbnz	r0, 800bde4 <__pow5mult+0x8c>
 800bdd4:	4622      	mov	r2, r4
 800bdd6:	4621      	mov	r1, r4
 800bdd8:	4630      	mov	r0, r6
 800bdda:	f7ff ff30 	bl	800bc3e <__multiply>
 800bdde:	6020      	str	r0, [r4, #0]
 800bde0:	f8c0 8000 	str.w	r8, [r0]
 800bde4:	4604      	mov	r4, r0
 800bde6:	e7e4      	b.n	800bdb2 <__pow5mult+0x5a>
 800bde8:	4638      	mov	r0, r7
 800bdea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdee:	bf00      	nop
 800bdf0:	0800dc30 	.word	0x0800dc30

0800bdf4 <__lshift>:
 800bdf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bdf8:	460c      	mov	r4, r1
 800bdfa:	4607      	mov	r7, r0
 800bdfc:	4616      	mov	r6, r2
 800bdfe:	6923      	ldr	r3, [r4, #16]
 800be00:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800be04:	eb0a 0903 	add.w	r9, sl, r3
 800be08:	6849      	ldr	r1, [r1, #4]
 800be0a:	68a3      	ldr	r3, [r4, #8]
 800be0c:	f109 0501 	add.w	r5, r9, #1
 800be10:	42ab      	cmp	r3, r5
 800be12:	db31      	blt.n	800be78 <__lshift+0x84>
 800be14:	4638      	mov	r0, r7
 800be16:	f7ff fe35 	bl	800ba84 <_Balloc>
 800be1a:	2200      	movs	r2, #0
 800be1c:	4680      	mov	r8, r0
 800be1e:	4611      	mov	r1, r2
 800be20:	f100 0314 	add.w	r3, r0, #20
 800be24:	4552      	cmp	r2, sl
 800be26:	db2a      	blt.n	800be7e <__lshift+0x8a>
 800be28:	6920      	ldr	r0, [r4, #16]
 800be2a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800be2e:	f104 0114 	add.w	r1, r4, #20
 800be32:	f016 021f 	ands.w	r2, r6, #31
 800be36:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800be3a:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800be3e:	d022      	beq.n	800be86 <__lshift+0x92>
 800be40:	2000      	movs	r0, #0
 800be42:	f1c2 0c20 	rsb	ip, r2, #32
 800be46:	680e      	ldr	r6, [r1, #0]
 800be48:	4096      	lsls	r6, r2
 800be4a:	4330      	orrs	r0, r6
 800be4c:	f843 0b04 	str.w	r0, [r3], #4
 800be50:	f851 0b04 	ldr.w	r0, [r1], #4
 800be54:	458e      	cmp	lr, r1
 800be56:	fa20 f00c 	lsr.w	r0, r0, ip
 800be5a:	d8f4      	bhi.n	800be46 <__lshift+0x52>
 800be5c:	6018      	str	r0, [r3, #0]
 800be5e:	b108      	cbz	r0, 800be64 <__lshift+0x70>
 800be60:	f109 0502 	add.w	r5, r9, #2
 800be64:	3d01      	subs	r5, #1
 800be66:	4638      	mov	r0, r7
 800be68:	f8c8 5010 	str.w	r5, [r8, #16]
 800be6c:	4621      	mov	r1, r4
 800be6e:	f7ff fe3d 	bl	800baec <_Bfree>
 800be72:	4640      	mov	r0, r8
 800be74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be78:	3101      	adds	r1, #1
 800be7a:	005b      	lsls	r3, r3, #1
 800be7c:	e7c8      	b.n	800be10 <__lshift+0x1c>
 800be7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800be82:	3201      	adds	r2, #1
 800be84:	e7ce      	b.n	800be24 <__lshift+0x30>
 800be86:	3b04      	subs	r3, #4
 800be88:	f851 2b04 	ldr.w	r2, [r1], #4
 800be8c:	458e      	cmp	lr, r1
 800be8e:	f843 2f04 	str.w	r2, [r3, #4]!
 800be92:	d8f9      	bhi.n	800be88 <__lshift+0x94>
 800be94:	e7e6      	b.n	800be64 <__lshift+0x70>

0800be96 <__mcmp>:
 800be96:	6903      	ldr	r3, [r0, #16]
 800be98:	690a      	ldr	r2, [r1, #16]
 800be9a:	b530      	push	{r4, r5, lr}
 800be9c:	1a9b      	subs	r3, r3, r2
 800be9e:	d10c      	bne.n	800beba <__mcmp+0x24>
 800bea0:	0092      	lsls	r2, r2, #2
 800bea2:	3014      	adds	r0, #20
 800bea4:	3114      	adds	r1, #20
 800bea6:	1884      	adds	r4, r0, r2
 800bea8:	4411      	add	r1, r2
 800beaa:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800beae:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800beb2:	4295      	cmp	r5, r2
 800beb4:	d003      	beq.n	800bebe <__mcmp+0x28>
 800beb6:	d305      	bcc.n	800bec4 <__mcmp+0x2e>
 800beb8:	2301      	movs	r3, #1
 800beba:	4618      	mov	r0, r3
 800bebc:	bd30      	pop	{r4, r5, pc}
 800bebe:	42a0      	cmp	r0, r4
 800bec0:	d3f3      	bcc.n	800beaa <__mcmp+0x14>
 800bec2:	e7fa      	b.n	800beba <__mcmp+0x24>
 800bec4:	f04f 33ff 	mov.w	r3, #4294967295
 800bec8:	e7f7      	b.n	800beba <__mcmp+0x24>

0800beca <__mdiff>:
 800beca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bece:	460d      	mov	r5, r1
 800bed0:	4607      	mov	r7, r0
 800bed2:	4611      	mov	r1, r2
 800bed4:	4628      	mov	r0, r5
 800bed6:	4614      	mov	r4, r2
 800bed8:	f7ff ffdd 	bl	800be96 <__mcmp>
 800bedc:	1e06      	subs	r6, r0, #0
 800bede:	d108      	bne.n	800bef2 <__mdiff+0x28>
 800bee0:	4631      	mov	r1, r6
 800bee2:	4638      	mov	r0, r7
 800bee4:	f7ff fdce 	bl	800ba84 <_Balloc>
 800bee8:	2301      	movs	r3, #1
 800beea:	6146      	str	r6, [r0, #20]
 800beec:	6103      	str	r3, [r0, #16]
 800beee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bef2:	bfa4      	itt	ge
 800bef4:	4623      	movge	r3, r4
 800bef6:	462c      	movge	r4, r5
 800bef8:	4638      	mov	r0, r7
 800befa:	6861      	ldr	r1, [r4, #4]
 800befc:	bfa6      	itte	ge
 800befe:	461d      	movge	r5, r3
 800bf00:	2600      	movge	r6, #0
 800bf02:	2601      	movlt	r6, #1
 800bf04:	f7ff fdbe 	bl	800ba84 <_Balloc>
 800bf08:	f04f 0c00 	mov.w	ip, #0
 800bf0c:	60c6      	str	r6, [r0, #12]
 800bf0e:	692b      	ldr	r3, [r5, #16]
 800bf10:	6926      	ldr	r6, [r4, #16]
 800bf12:	f104 0214 	add.w	r2, r4, #20
 800bf16:	f105 0914 	add.w	r9, r5, #20
 800bf1a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800bf1e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800bf22:	f100 0114 	add.w	r1, r0, #20
 800bf26:	f852 ab04 	ldr.w	sl, [r2], #4
 800bf2a:	f859 5b04 	ldr.w	r5, [r9], #4
 800bf2e:	fa1f f38a 	uxth.w	r3, sl
 800bf32:	4463      	add	r3, ip
 800bf34:	b2ac      	uxth	r4, r5
 800bf36:	1b1b      	subs	r3, r3, r4
 800bf38:	0c2c      	lsrs	r4, r5, #16
 800bf3a:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800bf3e:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800bf42:	b29b      	uxth	r3, r3
 800bf44:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800bf48:	45c8      	cmp	r8, r9
 800bf4a:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800bf4e:	4696      	mov	lr, r2
 800bf50:	f841 4b04 	str.w	r4, [r1], #4
 800bf54:	d8e7      	bhi.n	800bf26 <__mdiff+0x5c>
 800bf56:	45be      	cmp	lr, r7
 800bf58:	d305      	bcc.n	800bf66 <__mdiff+0x9c>
 800bf5a:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800bf5e:	b18b      	cbz	r3, 800bf84 <__mdiff+0xba>
 800bf60:	6106      	str	r6, [r0, #16]
 800bf62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf66:	f85e 4b04 	ldr.w	r4, [lr], #4
 800bf6a:	b2a2      	uxth	r2, r4
 800bf6c:	4462      	add	r2, ip
 800bf6e:	1413      	asrs	r3, r2, #16
 800bf70:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800bf74:	b292      	uxth	r2, r2
 800bf76:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bf7a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800bf7e:	f841 2b04 	str.w	r2, [r1], #4
 800bf82:	e7e8      	b.n	800bf56 <__mdiff+0x8c>
 800bf84:	3e01      	subs	r6, #1
 800bf86:	e7e8      	b.n	800bf5a <__mdiff+0x90>

0800bf88 <__d2b>:
 800bf88:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800bf8c:	461c      	mov	r4, r3
 800bf8e:	2101      	movs	r1, #1
 800bf90:	4690      	mov	r8, r2
 800bf92:	9e08      	ldr	r6, [sp, #32]
 800bf94:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800bf96:	f7ff fd75 	bl	800ba84 <_Balloc>
 800bf9a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800bf9e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800bfa2:	4607      	mov	r7, r0
 800bfa4:	bb34      	cbnz	r4, 800bff4 <__d2b+0x6c>
 800bfa6:	9201      	str	r2, [sp, #4]
 800bfa8:	f1b8 0f00 	cmp.w	r8, #0
 800bfac:	d027      	beq.n	800bffe <__d2b+0x76>
 800bfae:	a802      	add	r0, sp, #8
 800bfb0:	f840 8d08 	str.w	r8, [r0, #-8]!
 800bfb4:	f7ff fe0b 	bl	800bbce <__lo0bits>
 800bfb8:	9900      	ldr	r1, [sp, #0]
 800bfba:	b1f0      	cbz	r0, 800bffa <__d2b+0x72>
 800bfbc:	9a01      	ldr	r2, [sp, #4]
 800bfbe:	f1c0 0320 	rsb	r3, r0, #32
 800bfc2:	fa02 f303 	lsl.w	r3, r2, r3
 800bfc6:	430b      	orrs	r3, r1
 800bfc8:	40c2      	lsrs	r2, r0
 800bfca:	617b      	str	r3, [r7, #20]
 800bfcc:	9201      	str	r2, [sp, #4]
 800bfce:	9b01      	ldr	r3, [sp, #4]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	bf14      	ite	ne
 800bfd4:	2102      	movne	r1, #2
 800bfd6:	2101      	moveq	r1, #1
 800bfd8:	61bb      	str	r3, [r7, #24]
 800bfda:	6139      	str	r1, [r7, #16]
 800bfdc:	b1c4      	cbz	r4, 800c010 <__d2b+0x88>
 800bfde:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800bfe2:	4404      	add	r4, r0
 800bfe4:	6034      	str	r4, [r6, #0]
 800bfe6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bfea:	6028      	str	r0, [r5, #0]
 800bfec:	4638      	mov	r0, r7
 800bfee:	b002      	add	sp, #8
 800bff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bff4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800bff8:	e7d5      	b.n	800bfa6 <__d2b+0x1e>
 800bffa:	6179      	str	r1, [r7, #20]
 800bffc:	e7e7      	b.n	800bfce <__d2b+0x46>
 800bffe:	a801      	add	r0, sp, #4
 800c000:	f7ff fde5 	bl	800bbce <__lo0bits>
 800c004:	2101      	movs	r1, #1
 800c006:	9b01      	ldr	r3, [sp, #4]
 800c008:	6139      	str	r1, [r7, #16]
 800c00a:	617b      	str	r3, [r7, #20]
 800c00c:	3020      	adds	r0, #32
 800c00e:	e7e5      	b.n	800bfdc <__d2b+0x54>
 800c010:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c014:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800c018:	6030      	str	r0, [r6, #0]
 800c01a:	6918      	ldr	r0, [r3, #16]
 800c01c:	f7ff fdb8 	bl	800bb90 <__hi0bits>
 800c020:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c024:	e7e1      	b.n	800bfea <__d2b+0x62>

0800c026 <_calloc_r>:
 800c026:	b538      	push	{r3, r4, r5, lr}
 800c028:	fb02 f401 	mul.w	r4, r2, r1
 800c02c:	4621      	mov	r1, r4
 800c02e:	f7fe f943 	bl	800a2b8 <_malloc_r>
 800c032:	4605      	mov	r5, r0
 800c034:	b118      	cbz	r0, 800c03e <_calloc_r+0x18>
 800c036:	4622      	mov	r2, r4
 800c038:	2100      	movs	r1, #0
 800c03a:	f7fe f8e8 	bl	800a20e <memset>
 800c03e:	4628      	mov	r0, r5
 800c040:	bd38      	pop	{r3, r4, r5, pc}

0800c042 <_realloc_r>:
 800c042:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c044:	4607      	mov	r7, r0
 800c046:	4614      	mov	r4, r2
 800c048:	460e      	mov	r6, r1
 800c04a:	b921      	cbnz	r1, 800c056 <_realloc_r+0x14>
 800c04c:	4611      	mov	r1, r2
 800c04e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c052:	f7fe b931 	b.w	800a2b8 <_malloc_r>
 800c056:	b922      	cbnz	r2, 800c062 <_realloc_r+0x20>
 800c058:	f7fe f8e2 	bl	800a220 <_free_r>
 800c05c:	4625      	mov	r5, r4
 800c05e:	4628      	mov	r0, r5
 800c060:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c062:	f000 fe10 	bl	800cc86 <_malloc_usable_size_r>
 800c066:	4284      	cmp	r4, r0
 800c068:	d90f      	bls.n	800c08a <_realloc_r+0x48>
 800c06a:	4621      	mov	r1, r4
 800c06c:	4638      	mov	r0, r7
 800c06e:	f7fe f923 	bl	800a2b8 <_malloc_r>
 800c072:	4605      	mov	r5, r0
 800c074:	2800      	cmp	r0, #0
 800c076:	d0f2      	beq.n	800c05e <_realloc_r+0x1c>
 800c078:	4631      	mov	r1, r6
 800c07a:	4622      	mov	r2, r4
 800c07c:	f7fe f8bc 	bl	800a1f8 <memcpy>
 800c080:	4631      	mov	r1, r6
 800c082:	4638      	mov	r0, r7
 800c084:	f7fe f8cc 	bl	800a220 <_free_r>
 800c088:	e7e9      	b.n	800c05e <_realloc_r+0x1c>
 800c08a:	4635      	mov	r5, r6
 800c08c:	e7e7      	b.n	800c05e <_realloc_r+0x1c>

0800c08e <__ssputs_r>:
 800c08e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c092:	688e      	ldr	r6, [r1, #8]
 800c094:	4682      	mov	sl, r0
 800c096:	429e      	cmp	r6, r3
 800c098:	460c      	mov	r4, r1
 800c09a:	4691      	mov	r9, r2
 800c09c:	4698      	mov	r8, r3
 800c09e:	d835      	bhi.n	800c10c <__ssputs_r+0x7e>
 800c0a0:	898a      	ldrh	r2, [r1, #12]
 800c0a2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c0a6:	d031      	beq.n	800c10c <__ssputs_r+0x7e>
 800c0a8:	2302      	movs	r3, #2
 800c0aa:	6825      	ldr	r5, [r4, #0]
 800c0ac:	6909      	ldr	r1, [r1, #16]
 800c0ae:	1a6f      	subs	r7, r5, r1
 800c0b0:	6965      	ldr	r5, [r4, #20]
 800c0b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c0b6:	fb95 f5f3 	sdiv	r5, r5, r3
 800c0ba:	f108 0301 	add.w	r3, r8, #1
 800c0be:	443b      	add	r3, r7
 800c0c0:	429d      	cmp	r5, r3
 800c0c2:	bf38      	it	cc
 800c0c4:	461d      	movcc	r5, r3
 800c0c6:	0553      	lsls	r3, r2, #21
 800c0c8:	d531      	bpl.n	800c12e <__ssputs_r+0xa0>
 800c0ca:	4629      	mov	r1, r5
 800c0cc:	f7fe f8f4 	bl	800a2b8 <_malloc_r>
 800c0d0:	4606      	mov	r6, r0
 800c0d2:	b950      	cbnz	r0, 800c0ea <__ssputs_r+0x5c>
 800c0d4:	230c      	movs	r3, #12
 800c0d6:	f8ca 3000 	str.w	r3, [sl]
 800c0da:	89a3      	ldrh	r3, [r4, #12]
 800c0dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c0e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c0e4:	81a3      	strh	r3, [r4, #12]
 800c0e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0ea:	463a      	mov	r2, r7
 800c0ec:	6921      	ldr	r1, [r4, #16]
 800c0ee:	f7fe f883 	bl	800a1f8 <memcpy>
 800c0f2:	89a3      	ldrh	r3, [r4, #12]
 800c0f4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c0f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0fc:	81a3      	strh	r3, [r4, #12]
 800c0fe:	6126      	str	r6, [r4, #16]
 800c100:	443e      	add	r6, r7
 800c102:	6026      	str	r6, [r4, #0]
 800c104:	4646      	mov	r6, r8
 800c106:	6165      	str	r5, [r4, #20]
 800c108:	1bed      	subs	r5, r5, r7
 800c10a:	60a5      	str	r5, [r4, #8]
 800c10c:	4546      	cmp	r6, r8
 800c10e:	bf28      	it	cs
 800c110:	4646      	movcs	r6, r8
 800c112:	4649      	mov	r1, r9
 800c114:	4632      	mov	r2, r6
 800c116:	6820      	ldr	r0, [r4, #0]
 800c118:	f000 fd9b 	bl	800cc52 <memmove>
 800c11c:	68a3      	ldr	r3, [r4, #8]
 800c11e:	2000      	movs	r0, #0
 800c120:	1b9b      	subs	r3, r3, r6
 800c122:	60a3      	str	r3, [r4, #8]
 800c124:	6823      	ldr	r3, [r4, #0]
 800c126:	441e      	add	r6, r3
 800c128:	6026      	str	r6, [r4, #0]
 800c12a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c12e:	462a      	mov	r2, r5
 800c130:	f7ff ff87 	bl	800c042 <_realloc_r>
 800c134:	4606      	mov	r6, r0
 800c136:	2800      	cmp	r0, #0
 800c138:	d1e1      	bne.n	800c0fe <__ssputs_r+0x70>
 800c13a:	6921      	ldr	r1, [r4, #16]
 800c13c:	4650      	mov	r0, sl
 800c13e:	f7fe f86f 	bl	800a220 <_free_r>
 800c142:	e7c7      	b.n	800c0d4 <__ssputs_r+0x46>

0800c144 <_svfiprintf_r>:
 800c144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c148:	b09d      	sub	sp, #116	; 0x74
 800c14a:	9303      	str	r3, [sp, #12]
 800c14c:	898b      	ldrh	r3, [r1, #12]
 800c14e:	4680      	mov	r8, r0
 800c150:	061c      	lsls	r4, r3, #24
 800c152:	460d      	mov	r5, r1
 800c154:	4616      	mov	r6, r2
 800c156:	d50f      	bpl.n	800c178 <_svfiprintf_r+0x34>
 800c158:	690b      	ldr	r3, [r1, #16]
 800c15a:	b96b      	cbnz	r3, 800c178 <_svfiprintf_r+0x34>
 800c15c:	2140      	movs	r1, #64	; 0x40
 800c15e:	f7fe f8ab 	bl	800a2b8 <_malloc_r>
 800c162:	6028      	str	r0, [r5, #0]
 800c164:	6128      	str	r0, [r5, #16]
 800c166:	b928      	cbnz	r0, 800c174 <_svfiprintf_r+0x30>
 800c168:	230c      	movs	r3, #12
 800c16a:	f8c8 3000 	str.w	r3, [r8]
 800c16e:	f04f 30ff 	mov.w	r0, #4294967295
 800c172:	e0c4      	b.n	800c2fe <_svfiprintf_r+0x1ba>
 800c174:	2340      	movs	r3, #64	; 0x40
 800c176:	616b      	str	r3, [r5, #20]
 800c178:	2300      	movs	r3, #0
 800c17a:	9309      	str	r3, [sp, #36]	; 0x24
 800c17c:	2320      	movs	r3, #32
 800c17e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c182:	2330      	movs	r3, #48	; 0x30
 800c184:	f04f 0b01 	mov.w	fp, #1
 800c188:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c18c:	4637      	mov	r7, r6
 800c18e:	463c      	mov	r4, r7
 800c190:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c194:	2b00      	cmp	r3, #0
 800c196:	d13c      	bne.n	800c212 <_svfiprintf_r+0xce>
 800c198:	ebb7 0a06 	subs.w	sl, r7, r6
 800c19c:	d00b      	beq.n	800c1b6 <_svfiprintf_r+0x72>
 800c19e:	4653      	mov	r3, sl
 800c1a0:	4632      	mov	r2, r6
 800c1a2:	4629      	mov	r1, r5
 800c1a4:	4640      	mov	r0, r8
 800c1a6:	f7ff ff72 	bl	800c08e <__ssputs_r>
 800c1aa:	3001      	adds	r0, #1
 800c1ac:	f000 80a2 	beq.w	800c2f4 <_svfiprintf_r+0x1b0>
 800c1b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1b2:	4453      	add	r3, sl
 800c1b4:	9309      	str	r3, [sp, #36]	; 0x24
 800c1b6:	783b      	ldrb	r3, [r7, #0]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	f000 809b 	beq.w	800c2f4 <_svfiprintf_r+0x1b0>
 800c1be:	2300      	movs	r3, #0
 800c1c0:	f04f 32ff 	mov.w	r2, #4294967295
 800c1c4:	9304      	str	r3, [sp, #16]
 800c1c6:	9307      	str	r3, [sp, #28]
 800c1c8:	9205      	str	r2, [sp, #20]
 800c1ca:	9306      	str	r3, [sp, #24]
 800c1cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c1d0:	931a      	str	r3, [sp, #104]	; 0x68
 800c1d2:	2205      	movs	r2, #5
 800c1d4:	7821      	ldrb	r1, [r4, #0]
 800c1d6:	4850      	ldr	r0, [pc, #320]	; (800c318 <_svfiprintf_r+0x1d4>)
 800c1d8:	f7ff fc44 	bl	800ba64 <memchr>
 800c1dc:	1c67      	adds	r7, r4, #1
 800c1de:	9b04      	ldr	r3, [sp, #16]
 800c1e0:	b9d8      	cbnz	r0, 800c21a <_svfiprintf_r+0xd6>
 800c1e2:	06d9      	lsls	r1, r3, #27
 800c1e4:	bf44      	itt	mi
 800c1e6:	2220      	movmi	r2, #32
 800c1e8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c1ec:	071a      	lsls	r2, r3, #28
 800c1ee:	bf44      	itt	mi
 800c1f0:	222b      	movmi	r2, #43	; 0x2b
 800c1f2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c1f6:	7822      	ldrb	r2, [r4, #0]
 800c1f8:	2a2a      	cmp	r2, #42	; 0x2a
 800c1fa:	d016      	beq.n	800c22a <_svfiprintf_r+0xe6>
 800c1fc:	2100      	movs	r1, #0
 800c1fe:	200a      	movs	r0, #10
 800c200:	9a07      	ldr	r2, [sp, #28]
 800c202:	4627      	mov	r7, r4
 800c204:	783b      	ldrb	r3, [r7, #0]
 800c206:	3401      	adds	r4, #1
 800c208:	3b30      	subs	r3, #48	; 0x30
 800c20a:	2b09      	cmp	r3, #9
 800c20c:	d950      	bls.n	800c2b0 <_svfiprintf_r+0x16c>
 800c20e:	b1c9      	cbz	r1, 800c244 <_svfiprintf_r+0x100>
 800c210:	e011      	b.n	800c236 <_svfiprintf_r+0xf2>
 800c212:	2b25      	cmp	r3, #37	; 0x25
 800c214:	d0c0      	beq.n	800c198 <_svfiprintf_r+0x54>
 800c216:	4627      	mov	r7, r4
 800c218:	e7b9      	b.n	800c18e <_svfiprintf_r+0x4a>
 800c21a:	4a3f      	ldr	r2, [pc, #252]	; (800c318 <_svfiprintf_r+0x1d4>)
 800c21c:	463c      	mov	r4, r7
 800c21e:	1a80      	subs	r0, r0, r2
 800c220:	fa0b f000 	lsl.w	r0, fp, r0
 800c224:	4318      	orrs	r0, r3
 800c226:	9004      	str	r0, [sp, #16]
 800c228:	e7d3      	b.n	800c1d2 <_svfiprintf_r+0x8e>
 800c22a:	9a03      	ldr	r2, [sp, #12]
 800c22c:	1d11      	adds	r1, r2, #4
 800c22e:	6812      	ldr	r2, [r2, #0]
 800c230:	9103      	str	r1, [sp, #12]
 800c232:	2a00      	cmp	r2, #0
 800c234:	db01      	blt.n	800c23a <_svfiprintf_r+0xf6>
 800c236:	9207      	str	r2, [sp, #28]
 800c238:	e004      	b.n	800c244 <_svfiprintf_r+0x100>
 800c23a:	4252      	negs	r2, r2
 800c23c:	f043 0302 	orr.w	r3, r3, #2
 800c240:	9207      	str	r2, [sp, #28]
 800c242:	9304      	str	r3, [sp, #16]
 800c244:	783b      	ldrb	r3, [r7, #0]
 800c246:	2b2e      	cmp	r3, #46	; 0x2e
 800c248:	d10d      	bne.n	800c266 <_svfiprintf_r+0x122>
 800c24a:	787b      	ldrb	r3, [r7, #1]
 800c24c:	1c79      	adds	r1, r7, #1
 800c24e:	2b2a      	cmp	r3, #42	; 0x2a
 800c250:	d132      	bne.n	800c2b8 <_svfiprintf_r+0x174>
 800c252:	9b03      	ldr	r3, [sp, #12]
 800c254:	3702      	adds	r7, #2
 800c256:	1d1a      	adds	r2, r3, #4
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	9203      	str	r2, [sp, #12]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	bfb8      	it	lt
 800c260:	f04f 33ff 	movlt.w	r3, #4294967295
 800c264:	9305      	str	r3, [sp, #20]
 800c266:	4c2d      	ldr	r4, [pc, #180]	; (800c31c <_svfiprintf_r+0x1d8>)
 800c268:	2203      	movs	r2, #3
 800c26a:	7839      	ldrb	r1, [r7, #0]
 800c26c:	4620      	mov	r0, r4
 800c26e:	f7ff fbf9 	bl	800ba64 <memchr>
 800c272:	b138      	cbz	r0, 800c284 <_svfiprintf_r+0x140>
 800c274:	2340      	movs	r3, #64	; 0x40
 800c276:	1b00      	subs	r0, r0, r4
 800c278:	fa03 f000 	lsl.w	r0, r3, r0
 800c27c:	9b04      	ldr	r3, [sp, #16]
 800c27e:	3701      	adds	r7, #1
 800c280:	4303      	orrs	r3, r0
 800c282:	9304      	str	r3, [sp, #16]
 800c284:	7839      	ldrb	r1, [r7, #0]
 800c286:	2206      	movs	r2, #6
 800c288:	4825      	ldr	r0, [pc, #148]	; (800c320 <_svfiprintf_r+0x1dc>)
 800c28a:	1c7e      	adds	r6, r7, #1
 800c28c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c290:	f7ff fbe8 	bl	800ba64 <memchr>
 800c294:	2800      	cmp	r0, #0
 800c296:	d035      	beq.n	800c304 <_svfiprintf_r+0x1c0>
 800c298:	4b22      	ldr	r3, [pc, #136]	; (800c324 <_svfiprintf_r+0x1e0>)
 800c29a:	b9fb      	cbnz	r3, 800c2dc <_svfiprintf_r+0x198>
 800c29c:	9b03      	ldr	r3, [sp, #12]
 800c29e:	3307      	adds	r3, #7
 800c2a0:	f023 0307 	bic.w	r3, r3, #7
 800c2a4:	3308      	adds	r3, #8
 800c2a6:	9303      	str	r3, [sp, #12]
 800c2a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2aa:	444b      	add	r3, r9
 800c2ac:	9309      	str	r3, [sp, #36]	; 0x24
 800c2ae:	e76d      	b.n	800c18c <_svfiprintf_r+0x48>
 800c2b0:	fb00 3202 	mla	r2, r0, r2, r3
 800c2b4:	2101      	movs	r1, #1
 800c2b6:	e7a4      	b.n	800c202 <_svfiprintf_r+0xbe>
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	240a      	movs	r4, #10
 800c2bc:	4618      	mov	r0, r3
 800c2be:	9305      	str	r3, [sp, #20]
 800c2c0:	460f      	mov	r7, r1
 800c2c2:	783a      	ldrb	r2, [r7, #0]
 800c2c4:	3101      	adds	r1, #1
 800c2c6:	3a30      	subs	r2, #48	; 0x30
 800c2c8:	2a09      	cmp	r2, #9
 800c2ca:	d903      	bls.n	800c2d4 <_svfiprintf_r+0x190>
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d0ca      	beq.n	800c266 <_svfiprintf_r+0x122>
 800c2d0:	9005      	str	r0, [sp, #20]
 800c2d2:	e7c8      	b.n	800c266 <_svfiprintf_r+0x122>
 800c2d4:	fb04 2000 	mla	r0, r4, r0, r2
 800c2d8:	2301      	movs	r3, #1
 800c2da:	e7f1      	b.n	800c2c0 <_svfiprintf_r+0x17c>
 800c2dc:	ab03      	add	r3, sp, #12
 800c2de:	9300      	str	r3, [sp, #0]
 800c2e0:	462a      	mov	r2, r5
 800c2e2:	4b11      	ldr	r3, [pc, #68]	; (800c328 <_svfiprintf_r+0x1e4>)
 800c2e4:	a904      	add	r1, sp, #16
 800c2e6:	4640      	mov	r0, r8
 800c2e8:	f7fe f8d6 	bl	800a498 <_printf_float>
 800c2ec:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c2f0:	4681      	mov	r9, r0
 800c2f2:	d1d9      	bne.n	800c2a8 <_svfiprintf_r+0x164>
 800c2f4:	89ab      	ldrh	r3, [r5, #12]
 800c2f6:	065b      	lsls	r3, r3, #25
 800c2f8:	f53f af39 	bmi.w	800c16e <_svfiprintf_r+0x2a>
 800c2fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c2fe:	b01d      	add	sp, #116	; 0x74
 800c300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c304:	ab03      	add	r3, sp, #12
 800c306:	9300      	str	r3, [sp, #0]
 800c308:	462a      	mov	r2, r5
 800c30a:	4b07      	ldr	r3, [pc, #28]	; (800c328 <_svfiprintf_r+0x1e4>)
 800c30c:	a904      	add	r1, sp, #16
 800c30e:	4640      	mov	r0, r8
 800c310:	f7fe fb72 	bl	800a9f8 <_printf_i>
 800c314:	e7ea      	b.n	800c2ec <_svfiprintf_r+0x1a8>
 800c316:	bf00      	nop
 800c318:	0800dc3c 	.word	0x0800dc3c
 800c31c:	0800dc42 	.word	0x0800dc42
 800c320:	0800dc46 	.word	0x0800dc46
 800c324:	0800a499 	.word	0x0800a499
 800c328:	0800c08f 	.word	0x0800c08f

0800c32c <_sungetc_r>:
 800c32c:	b538      	push	{r3, r4, r5, lr}
 800c32e:	1c4b      	adds	r3, r1, #1
 800c330:	4614      	mov	r4, r2
 800c332:	d103      	bne.n	800c33c <_sungetc_r+0x10>
 800c334:	f04f 35ff 	mov.w	r5, #4294967295
 800c338:	4628      	mov	r0, r5
 800c33a:	bd38      	pop	{r3, r4, r5, pc}
 800c33c:	8993      	ldrh	r3, [r2, #12]
 800c33e:	b2cd      	uxtb	r5, r1
 800c340:	f023 0320 	bic.w	r3, r3, #32
 800c344:	8193      	strh	r3, [r2, #12]
 800c346:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800c348:	6852      	ldr	r2, [r2, #4]
 800c34a:	b18b      	cbz	r3, 800c370 <_sungetc_r+0x44>
 800c34c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c34e:	429a      	cmp	r2, r3
 800c350:	da08      	bge.n	800c364 <_sungetc_r+0x38>
 800c352:	6823      	ldr	r3, [r4, #0]
 800c354:	1e5a      	subs	r2, r3, #1
 800c356:	6022      	str	r2, [r4, #0]
 800c358:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c35c:	6863      	ldr	r3, [r4, #4]
 800c35e:	3301      	adds	r3, #1
 800c360:	6063      	str	r3, [r4, #4]
 800c362:	e7e9      	b.n	800c338 <_sungetc_r+0xc>
 800c364:	4621      	mov	r1, r4
 800c366:	f000 fc3b 	bl	800cbe0 <__submore>
 800c36a:	2800      	cmp	r0, #0
 800c36c:	d0f1      	beq.n	800c352 <_sungetc_r+0x26>
 800c36e:	e7e1      	b.n	800c334 <_sungetc_r+0x8>
 800c370:	6921      	ldr	r1, [r4, #16]
 800c372:	6823      	ldr	r3, [r4, #0]
 800c374:	b151      	cbz	r1, 800c38c <_sungetc_r+0x60>
 800c376:	4299      	cmp	r1, r3
 800c378:	d208      	bcs.n	800c38c <_sungetc_r+0x60>
 800c37a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c37e:	428d      	cmp	r5, r1
 800c380:	d104      	bne.n	800c38c <_sungetc_r+0x60>
 800c382:	3b01      	subs	r3, #1
 800c384:	3201      	adds	r2, #1
 800c386:	6023      	str	r3, [r4, #0]
 800c388:	6062      	str	r2, [r4, #4]
 800c38a:	e7d5      	b.n	800c338 <_sungetc_r+0xc>
 800c38c:	63e3      	str	r3, [r4, #60]	; 0x3c
 800c38e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c392:	6363      	str	r3, [r4, #52]	; 0x34
 800c394:	2303      	movs	r3, #3
 800c396:	63a3      	str	r3, [r4, #56]	; 0x38
 800c398:	4623      	mov	r3, r4
 800c39a:	6422      	str	r2, [r4, #64]	; 0x40
 800c39c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c3a0:	6023      	str	r3, [r4, #0]
 800c3a2:	2301      	movs	r3, #1
 800c3a4:	e7dc      	b.n	800c360 <_sungetc_r+0x34>

0800c3a6 <__ssrefill_r>:
 800c3a6:	b510      	push	{r4, lr}
 800c3a8:	460c      	mov	r4, r1
 800c3aa:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c3ac:	b169      	cbz	r1, 800c3ca <__ssrefill_r+0x24>
 800c3ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c3b2:	4299      	cmp	r1, r3
 800c3b4:	d001      	beq.n	800c3ba <__ssrefill_r+0x14>
 800c3b6:	f7fd ff33 	bl	800a220 <_free_r>
 800c3ba:	2000      	movs	r0, #0
 800c3bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c3be:	6360      	str	r0, [r4, #52]	; 0x34
 800c3c0:	6063      	str	r3, [r4, #4]
 800c3c2:	b113      	cbz	r3, 800c3ca <__ssrefill_r+0x24>
 800c3c4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c3c6:	6023      	str	r3, [r4, #0]
 800c3c8:	bd10      	pop	{r4, pc}
 800c3ca:	6923      	ldr	r3, [r4, #16]
 800c3cc:	f04f 30ff 	mov.w	r0, #4294967295
 800c3d0:	6023      	str	r3, [r4, #0]
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	6063      	str	r3, [r4, #4]
 800c3d6:	89a3      	ldrh	r3, [r4, #12]
 800c3d8:	f043 0320 	orr.w	r3, r3, #32
 800c3dc:	81a3      	strh	r3, [r4, #12]
 800c3de:	bd10      	pop	{r4, pc}

0800c3e0 <__ssvfiscanf_r>:
 800c3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3e4:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 800c3e8:	9301      	str	r3, [sp, #4]
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	4606      	mov	r6, r0
 800c3ee:	460c      	mov	r4, r1
 800c3f0:	4692      	mov	sl, r2
 800c3f2:	270a      	movs	r7, #10
 800c3f4:	9346      	str	r3, [sp, #280]	; 0x118
 800c3f6:	9347      	str	r3, [sp, #284]	; 0x11c
 800c3f8:	4b9f      	ldr	r3, [pc, #636]	; (800c678 <__ssvfiscanf_r+0x298>)
 800c3fa:	f10d 080c 	add.w	r8, sp, #12
 800c3fe:	93a2      	str	r3, [sp, #648]	; 0x288
 800c400:	4b9e      	ldr	r3, [pc, #632]	; (800c67c <__ssvfiscanf_r+0x29c>)
 800c402:	f8df 927c 	ldr.w	r9, [pc, #636]	; 800c680 <__ssvfiscanf_r+0x2a0>
 800c406:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 800c40a:	93a3      	str	r3, [sp, #652]	; 0x28c
 800c40c:	f89a 3000 	ldrb.w	r3, [sl]
 800c410:	2b00      	cmp	r3, #0
 800c412:	f000 812f 	beq.w	800c674 <__ssvfiscanf_r+0x294>
 800c416:	f7fd febf 	bl	800a198 <__locale_ctype_ptr>
 800c41a:	f89a b000 	ldrb.w	fp, [sl]
 800c41e:	4458      	add	r0, fp
 800c420:	7843      	ldrb	r3, [r0, #1]
 800c422:	f013 0308 	ands.w	r3, r3, #8
 800c426:	d143      	bne.n	800c4b0 <__ssvfiscanf_r+0xd0>
 800c428:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800c42c:	f10a 0501 	add.w	r5, sl, #1
 800c430:	f040 8099 	bne.w	800c566 <__ssvfiscanf_r+0x186>
 800c434:	9345      	str	r3, [sp, #276]	; 0x114
 800c436:	9343      	str	r3, [sp, #268]	; 0x10c
 800c438:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800c43c:	2b2a      	cmp	r3, #42	; 0x2a
 800c43e:	d103      	bne.n	800c448 <__ssvfiscanf_r+0x68>
 800c440:	2310      	movs	r3, #16
 800c442:	f10a 0502 	add.w	r5, sl, #2
 800c446:	9343      	str	r3, [sp, #268]	; 0x10c
 800c448:	7829      	ldrb	r1, [r5, #0]
 800c44a:	46aa      	mov	sl, r5
 800c44c:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800c450:	2a09      	cmp	r2, #9
 800c452:	f105 0501 	add.w	r5, r5, #1
 800c456:	d941      	bls.n	800c4dc <__ssvfiscanf_r+0xfc>
 800c458:	2203      	movs	r2, #3
 800c45a:	4889      	ldr	r0, [pc, #548]	; (800c680 <__ssvfiscanf_r+0x2a0>)
 800c45c:	f7ff fb02 	bl	800ba64 <memchr>
 800c460:	b138      	cbz	r0, 800c472 <__ssvfiscanf_r+0x92>
 800c462:	eba0 0309 	sub.w	r3, r0, r9
 800c466:	2001      	movs	r0, #1
 800c468:	46aa      	mov	sl, r5
 800c46a:	4098      	lsls	r0, r3
 800c46c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c46e:	4318      	orrs	r0, r3
 800c470:	9043      	str	r0, [sp, #268]	; 0x10c
 800c472:	f89a 3000 	ldrb.w	r3, [sl]
 800c476:	f10a 0501 	add.w	r5, sl, #1
 800c47a:	2b67      	cmp	r3, #103	; 0x67
 800c47c:	d84a      	bhi.n	800c514 <__ssvfiscanf_r+0x134>
 800c47e:	2b65      	cmp	r3, #101	; 0x65
 800c480:	f080 80b7 	bcs.w	800c5f2 <__ssvfiscanf_r+0x212>
 800c484:	2b47      	cmp	r3, #71	; 0x47
 800c486:	d82f      	bhi.n	800c4e8 <__ssvfiscanf_r+0x108>
 800c488:	2b45      	cmp	r3, #69	; 0x45
 800c48a:	f080 80b2 	bcs.w	800c5f2 <__ssvfiscanf_r+0x212>
 800c48e:	2b00      	cmp	r3, #0
 800c490:	f000 8082 	beq.w	800c598 <__ssvfiscanf_r+0x1b8>
 800c494:	2b25      	cmp	r3, #37	; 0x25
 800c496:	d066      	beq.n	800c566 <__ssvfiscanf_r+0x186>
 800c498:	2303      	movs	r3, #3
 800c49a:	9744      	str	r7, [sp, #272]	; 0x110
 800c49c:	9349      	str	r3, [sp, #292]	; 0x124
 800c49e:	e045      	b.n	800c52c <__ssvfiscanf_r+0x14c>
 800c4a0:	9947      	ldr	r1, [sp, #284]	; 0x11c
 800c4a2:	3301      	adds	r3, #1
 800c4a4:	3101      	adds	r1, #1
 800c4a6:	9147      	str	r1, [sp, #284]	; 0x11c
 800c4a8:	6861      	ldr	r1, [r4, #4]
 800c4aa:	6023      	str	r3, [r4, #0]
 800c4ac:	3901      	subs	r1, #1
 800c4ae:	6061      	str	r1, [r4, #4]
 800c4b0:	6863      	ldr	r3, [r4, #4]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	dd0b      	ble.n	800c4ce <__ssvfiscanf_r+0xee>
 800c4b6:	f7fd fe6f 	bl	800a198 <__locale_ctype_ptr>
 800c4ba:	6823      	ldr	r3, [r4, #0]
 800c4bc:	7819      	ldrb	r1, [r3, #0]
 800c4be:	4408      	add	r0, r1
 800c4c0:	7841      	ldrb	r1, [r0, #1]
 800c4c2:	070d      	lsls	r5, r1, #28
 800c4c4:	d4ec      	bmi.n	800c4a0 <__ssvfiscanf_r+0xc0>
 800c4c6:	f10a 0501 	add.w	r5, sl, #1
 800c4ca:	46aa      	mov	sl, r5
 800c4cc:	e79e      	b.n	800c40c <__ssvfiscanf_r+0x2c>
 800c4ce:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800c4d0:	4621      	mov	r1, r4
 800c4d2:	4630      	mov	r0, r6
 800c4d4:	4798      	blx	r3
 800c4d6:	2800      	cmp	r0, #0
 800c4d8:	d0ed      	beq.n	800c4b6 <__ssvfiscanf_r+0xd6>
 800c4da:	e7f4      	b.n	800c4c6 <__ssvfiscanf_r+0xe6>
 800c4dc:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c4de:	fb07 1303 	mla	r3, r7, r3, r1
 800c4e2:	3b30      	subs	r3, #48	; 0x30
 800c4e4:	9345      	str	r3, [sp, #276]	; 0x114
 800c4e6:	e7af      	b.n	800c448 <__ssvfiscanf_r+0x68>
 800c4e8:	2b5b      	cmp	r3, #91	; 0x5b
 800c4ea:	d061      	beq.n	800c5b0 <__ssvfiscanf_r+0x1d0>
 800c4ec:	d80c      	bhi.n	800c508 <__ssvfiscanf_r+0x128>
 800c4ee:	2b58      	cmp	r3, #88	; 0x58
 800c4f0:	d1d2      	bne.n	800c498 <__ssvfiscanf_r+0xb8>
 800c4f2:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800c4f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c4f8:	9243      	str	r2, [sp, #268]	; 0x10c
 800c4fa:	2210      	movs	r2, #16
 800c4fc:	9244      	str	r2, [sp, #272]	; 0x110
 800c4fe:	2b6f      	cmp	r3, #111	; 0x6f
 800c500:	bfb4      	ite	lt
 800c502:	2303      	movlt	r3, #3
 800c504:	2304      	movge	r3, #4
 800c506:	e010      	b.n	800c52a <__ssvfiscanf_r+0x14a>
 800c508:	2b63      	cmp	r3, #99	; 0x63
 800c50a:	d05c      	beq.n	800c5c6 <__ssvfiscanf_r+0x1e6>
 800c50c:	2b64      	cmp	r3, #100	; 0x64
 800c50e:	d1c3      	bne.n	800c498 <__ssvfiscanf_r+0xb8>
 800c510:	9744      	str	r7, [sp, #272]	; 0x110
 800c512:	e7f4      	b.n	800c4fe <__ssvfiscanf_r+0x11e>
 800c514:	2b70      	cmp	r3, #112	; 0x70
 800c516:	d042      	beq.n	800c59e <__ssvfiscanf_r+0x1be>
 800c518:	d81d      	bhi.n	800c556 <__ssvfiscanf_r+0x176>
 800c51a:	2b6e      	cmp	r3, #110	; 0x6e
 800c51c:	d059      	beq.n	800c5d2 <__ssvfiscanf_r+0x1f2>
 800c51e:	d843      	bhi.n	800c5a8 <__ssvfiscanf_r+0x1c8>
 800c520:	2b69      	cmp	r3, #105	; 0x69
 800c522:	d1b9      	bne.n	800c498 <__ssvfiscanf_r+0xb8>
 800c524:	2300      	movs	r3, #0
 800c526:	9344      	str	r3, [sp, #272]	; 0x110
 800c528:	2303      	movs	r3, #3
 800c52a:	9349      	str	r3, [sp, #292]	; 0x124
 800c52c:	6863      	ldr	r3, [r4, #4]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	dd61      	ble.n	800c5f6 <__ssvfiscanf_r+0x216>
 800c532:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c534:	0659      	lsls	r1, r3, #25
 800c536:	d56f      	bpl.n	800c618 <__ssvfiscanf_r+0x238>
 800c538:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800c53a:	2b02      	cmp	r3, #2
 800c53c:	dc7c      	bgt.n	800c638 <__ssvfiscanf_r+0x258>
 800c53e:	ab01      	add	r3, sp, #4
 800c540:	4622      	mov	r2, r4
 800c542:	a943      	add	r1, sp, #268	; 0x10c
 800c544:	4630      	mov	r0, r6
 800c546:	f000 f89f 	bl	800c688 <_scanf_chars>
 800c54a:	2801      	cmp	r0, #1
 800c54c:	f000 8092 	beq.w	800c674 <__ssvfiscanf_r+0x294>
 800c550:	2802      	cmp	r0, #2
 800c552:	d1ba      	bne.n	800c4ca <__ssvfiscanf_r+0xea>
 800c554:	e01d      	b.n	800c592 <__ssvfiscanf_r+0x1b2>
 800c556:	2b75      	cmp	r3, #117	; 0x75
 800c558:	d0da      	beq.n	800c510 <__ssvfiscanf_r+0x130>
 800c55a:	2b78      	cmp	r3, #120	; 0x78
 800c55c:	d0c9      	beq.n	800c4f2 <__ssvfiscanf_r+0x112>
 800c55e:	2b73      	cmp	r3, #115	; 0x73
 800c560:	d19a      	bne.n	800c498 <__ssvfiscanf_r+0xb8>
 800c562:	2302      	movs	r3, #2
 800c564:	e7e1      	b.n	800c52a <__ssvfiscanf_r+0x14a>
 800c566:	6863      	ldr	r3, [r4, #4]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	dd0c      	ble.n	800c586 <__ssvfiscanf_r+0x1a6>
 800c56c:	6823      	ldr	r3, [r4, #0]
 800c56e:	781a      	ldrb	r2, [r3, #0]
 800c570:	4593      	cmp	fp, r2
 800c572:	d17f      	bne.n	800c674 <__ssvfiscanf_r+0x294>
 800c574:	3301      	adds	r3, #1
 800c576:	6862      	ldr	r2, [r4, #4]
 800c578:	6023      	str	r3, [r4, #0]
 800c57a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800c57c:	3a01      	subs	r2, #1
 800c57e:	3301      	adds	r3, #1
 800c580:	6062      	str	r2, [r4, #4]
 800c582:	9347      	str	r3, [sp, #284]	; 0x11c
 800c584:	e7a1      	b.n	800c4ca <__ssvfiscanf_r+0xea>
 800c586:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800c588:	4621      	mov	r1, r4
 800c58a:	4630      	mov	r0, r6
 800c58c:	4798      	blx	r3
 800c58e:	2800      	cmp	r0, #0
 800c590:	d0ec      	beq.n	800c56c <__ssvfiscanf_r+0x18c>
 800c592:	9846      	ldr	r0, [sp, #280]	; 0x118
 800c594:	2800      	cmp	r0, #0
 800c596:	d163      	bne.n	800c660 <__ssvfiscanf_r+0x280>
 800c598:	f04f 30ff 	mov.w	r0, #4294967295
 800c59c:	e066      	b.n	800c66c <__ssvfiscanf_r+0x28c>
 800c59e:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800c5a0:	f042 0220 	orr.w	r2, r2, #32
 800c5a4:	9243      	str	r2, [sp, #268]	; 0x10c
 800c5a6:	e7a4      	b.n	800c4f2 <__ssvfiscanf_r+0x112>
 800c5a8:	2308      	movs	r3, #8
 800c5aa:	9344      	str	r3, [sp, #272]	; 0x110
 800c5ac:	2304      	movs	r3, #4
 800c5ae:	e7bc      	b.n	800c52a <__ssvfiscanf_r+0x14a>
 800c5b0:	4629      	mov	r1, r5
 800c5b2:	4640      	mov	r0, r8
 800c5b4:	f000 f9c2 	bl	800c93c <__sccl>
 800c5b8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c5ba:	4605      	mov	r5, r0
 800c5bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5c0:	9343      	str	r3, [sp, #268]	; 0x10c
 800c5c2:	2301      	movs	r3, #1
 800c5c4:	e7b1      	b.n	800c52a <__ssvfiscanf_r+0x14a>
 800c5c6:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c5c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5cc:	9343      	str	r3, [sp, #268]	; 0x10c
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	e7ab      	b.n	800c52a <__ssvfiscanf_r+0x14a>
 800c5d2:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800c5d4:	06d0      	lsls	r0, r2, #27
 800c5d6:	f53f af78 	bmi.w	800c4ca <__ssvfiscanf_r+0xea>
 800c5da:	f012 0f01 	tst.w	r2, #1
 800c5de:	9a01      	ldr	r2, [sp, #4]
 800c5e0:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800c5e2:	f102 0104 	add.w	r1, r2, #4
 800c5e6:	9101      	str	r1, [sp, #4]
 800c5e8:	6812      	ldr	r2, [r2, #0]
 800c5ea:	bf14      	ite	ne
 800c5ec:	8013      	strhne	r3, [r2, #0]
 800c5ee:	6013      	streq	r3, [r2, #0]
 800c5f0:	e76b      	b.n	800c4ca <__ssvfiscanf_r+0xea>
 800c5f2:	2305      	movs	r3, #5
 800c5f4:	e799      	b.n	800c52a <__ssvfiscanf_r+0x14a>
 800c5f6:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800c5f8:	4621      	mov	r1, r4
 800c5fa:	4630      	mov	r0, r6
 800c5fc:	4798      	blx	r3
 800c5fe:	2800      	cmp	r0, #0
 800c600:	d097      	beq.n	800c532 <__ssvfiscanf_r+0x152>
 800c602:	e7c6      	b.n	800c592 <__ssvfiscanf_r+0x1b2>
 800c604:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800c606:	3201      	adds	r2, #1
 800c608:	9247      	str	r2, [sp, #284]	; 0x11c
 800c60a:	6862      	ldr	r2, [r4, #4]
 800c60c:	3a01      	subs	r2, #1
 800c60e:	2a00      	cmp	r2, #0
 800c610:	6062      	str	r2, [r4, #4]
 800c612:	dd0a      	ble.n	800c62a <__ssvfiscanf_r+0x24a>
 800c614:	3301      	adds	r3, #1
 800c616:	6023      	str	r3, [r4, #0]
 800c618:	f7fd fdbe 	bl	800a198 <__locale_ctype_ptr>
 800c61c:	6823      	ldr	r3, [r4, #0]
 800c61e:	781a      	ldrb	r2, [r3, #0]
 800c620:	4410      	add	r0, r2
 800c622:	7842      	ldrb	r2, [r0, #1]
 800c624:	0712      	lsls	r2, r2, #28
 800c626:	d4ed      	bmi.n	800c604 <__ssvfiscanf_r+0x224>
 800c628:	e786      	b.n	800c538 <__ssvfiscanf_r+0x158>
 800c62a:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800c62c:	4621      	mov	r1, r4
 800c62e:	4630      	mov	r0, r6
 800c630:	4798      	blx	r3
 800c632:	2800      	cmp	r0, #0
 800c634:	d0f0      	beq.n	800c618 <__ssvfiscanf_r+0x238>
 800c636:	e7ac      	b.n	800c592 <__ssvfiscanf_r+0x1b2>
 800c638:	2b04      	cmp	r3, #4
 800c63a:	dc06      	bgt.n	800c64a <__ssvfiscanf_r+0x26a>
 800c63c:	ab01      	add	r3, sp, #4
 800c63e:	4622      	mov	r2, r4
 800c640:	a943      	add	r1, sp, #268	; 0x10c
 800c642:	4630      	mov	r0, r6
 800c644:	f000 f884 	bl	800c750 <_scanf_i>
 800c648:	e77f      	b.n	800c54a <__ssvfiscanf_r+0x16a>
 800c64a:	4b0e      	ldr	r3, [pc, #56]	; (800c684 <__ssvfiscanf_r+0x2a4>)
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	f43f af3c 	beq.w	800c4ca <__ssvfiscanf_r+0xea>
 800c652:	ab01      	add	r3, sp, #4
 800c654:	4622      	mov	r2, r4
 800c656:	a943      	add	r1, sp, #268	; 0x10c
 800c658:	4630      	mov	r0, r6
 800c65a:	f3af 8000 	nop.w
 800c65e:	e774      	b.n	800c54a <__ssvfiscanf_r+0x16a>
 800c660:	89a3      	ldrh	r3, [r4, #12]
 800c662:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c666:	bf18      	it	ne
 800c668:	f04f 30ff 	movne.w	r0, #4294967295
 800c66c:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 800c670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c674:	9846      	ldr	r0, [sp, #280]	; 0x118
 800c676:	e7f9      	b.n	800c66c <__ssvfiscanf_r+0x28c>
 800c678:	0800c32d 	.word	0x0800c32d
 800c67c:	0800c3a7 	.word	0x0800c3a7
 800c680:	0800dc42 	.word	0x0800dc42
 800c684:	00000000 	.word	0x00000000

0800c688 <_scanf_chars>:
 800c688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c68c:	4615      	mov	r5, r2
 800c68e:	688a      	ldr	r2, [r1, #8]
 800c690:	4680      	mov	r8, r0
 800c692:	460c      	mov	r4, r1
 800c694:	b932      	cbnz	r2, 800c6a4 <_scanf_chars+0x1c>
 800c696:	698a      	ldr	r2, [r1, #24]
 800c698:	2a00      	cmp	r2, #0
 800c69a:	bf0c      	ite	eq
 800c69c:	2201      	moveq	r2, #1
 800c69e:	f04f 32ff 	movne.w	r2, #4294967295
 800c6a2:	608a      	str	r2, [r1, #8]
 800c6a4:	2600      	movs	r6, #0
 800c6a6:	6822      	ldr	r2, [r4, #0]
 800c6a8:	06d1      	lsls	r1, r2, #27
 800c6aa:	bf5f      	itttt	pl
 800c6ac:	681a      	ldrpl	r2, [r3, #0]
 800c6ae:	1d11      	addpl	r1, r2, #4
 800c6b0:	6019      	strpl	r1, [r3, #0]
 800c6b2:	6817      	ldrpl	r7, [r2, #0]
 800c6b4:	69a3      	ldr	r3, [r4, #24]
 800c6b6:	b1db      	cbz	r3, 800c6f0 <_scanf_chars+0x68>
 800c6b8:	2b01      	cmp	r3, #1
 800c6ba:	d107      	bne.n	800c6cc <_scanf_chars+0x44>
 800c6bc:	682b      	ldr	r3, [r5, #0]
 800c6be:	6962      	ldr	r2, [r4, #20]
 800c6c0:	781b      	ldrb	r3, [r3, #0]
 800c6c2:	5cd3      	ldrb	r3, [r2, r3]
 800c6c4:	b9a3      	cbnz	r3, 800c6f0 <_scanf_chars+0x68>
 800c6c6:	2e00      	cmp	r6, #0
 800c6c8:	d131      	bne.n	800c72e <_scanf_chars+0xa6>
 800c6ca:	e006      	b.n	800c6da <_scanf_chars+0x52>
 800c6cc:	2b02      	cmp	r3, #2
 800c6ce:	d007      	beq.n	800c6e0 <_scanf_chars+0x58>
 800c6d0:	2e00      	cmp	r6, #0
 800c6d2:	d12c      	bne.n	800c72e <_scanf_chars+0xa6>
 800c6d4:	69a3      	ldr	r3, [r4, #24]
 800c6d6:	2b01      	cmp	r3, #1
 800c6d8:	d129      	bne.n	800c72e <_scanf_chars+0xa6>
 800c6da:	2001      	movs	r0, #1
 800c6dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6e0:	f7fd fd5a 	bl	800a198 <__locale_ctype_ptr>
 800c6e4:	682b      	ldr	r3, [r5, #0]
 800c6e6:	781b      	ldrb	r3, [r3, #0]
 800c6e8:	4418      	add	r0, r3
 800c6ea:	7843      	ldrb	r3, [r0, #1]
 800c6ec:	071b      	lsls	r3, r3, #28
 800c6ee:	d4ef      	bmi.n	800c6d0 <_scanf_chars+0x48>
 800c6f0:	6823      	ldr	r3, [r4, #0]
 800c6f2:	3601      	adds	r6, #1
 800c6f4:	06da      	lsls	r2, r3, #27
 800c6f6:	bf5e      	ittt	pl
 800c6f8:	682b      	ldrpl	r3, [r5, #0]
 800c6fa:	781b      	ldrbpl	r3, [r3, #0]
 800c6fc:	703b      	strbpl	r3, [r7, #0]
 800c6fe:	682a      	ldr	r2, [r5, #0]
 800c700:	686b      	ldr	r3, [r5, #4]
 800c702:	f102 0201 	add.w	r2, r2, #1
 800c706:	602a      	str	r2, [r5, #0]
 800c708:	68a2      	ldr	r2, [r4, #8]
 800c70a:	f103 33ff 	add.w	r3, r3, #4294967295
 800c70e:	f102 32ff 	add.w	r2, r2, #4294967295
 800c712:	606b      	str	r3, [r5, #4]
 800c714:	bf58      	it	pl
 800c716:	3701      	addpl	r7, #1
 800c718:	60a2      	str	r2, [r4, #8]
 800c71a:	b142      	cbz	r2, 800c72e <_scanf_chars+0xa6>
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	dcc9      	bgt.n	800c6b4 <_scanf_chars+0x2c>
 800c720:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c724:	4629      	mov	r1, r5
 800c726:	4640      	mov	r0, r8
 800c728:	4798      	blx	r3
 800c72a:	2800      	cmp	r0, #0
 800c72c:	d0c2      	beq.n	800c6b4 <_scanf_chars+0x2c>
 800c72e:	6823      	ldr	r3, [r4, #0]
 800c730:	f013 0310 	ands.w	r3, r3, #16
 800c734:	d105      	bne.n	800c742 <_scanf_chars+0xba>
 800c736:	68e2      	ldr	r2, [r4, #12]
 800c738:	3201      	adds	r2, #1
 800c73a:	60e2      	str	r2, [r4, #12]
 800c73c:	69a2      	ldr	r2, [r4, #24]
 800c73e:	b102      	cbz	r2, 800c742 <_scanf_chars+0xba>
 800c740:	703b      	strb	r3, [r7, #0]
 800c742:	6923      	ldr	r3, [r4, #16]
 800c744:	2000      	movs	r0, #0
 800c746:	441e      	add	r6, r3
 800c748:	6126      	str	r6, [r4, #16]
 800c74a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800c750 <_scanf_i>:
 800c750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c754:	460c      	mov	r4, r1
 800c756:	469a      	mov	sl, r3
 800c758:	4b74      	ldr	r3, [pc, #464]	; (800c92c <_scanf_i+0x1dc>)
 800c75a:	b087      	sub	sp, #28
 800c75c:	4683      	mov	fp, r0
 800c75e:	4616      	mov	r6, r2
 800c760:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c764:	ab03      	add	r3, sp, #12
 800c766:	68a7      	ldr	r7, [r4, #8]
 800c768:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c76c:	4b70      	ldr	r3, [pc, #448]	; (800c930 <_scanf_i+0x1e0>)
 800c76e:	69a1      	ldr	r1, [r4, #24]
 800c770:	4a70      	ldr	r2, [pc, #448]	; (800c934 <_scanf_i+0x1e4>)
 800c772:	f104 091c 	add.w	r9, r4, #28
 800c776:	2903      	cmp	r1, #3
 800c778:	bf18      	it	ne
 800c77a:	461a      	movne	r2, r3
 800c77c:	1e7b      	subs	r3, r7, #1
 800c77e:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800c782:	bf84      	itt	hi
 800c784:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c788:	60a3      	strhi	r3, [r4, #8]
 800c78a:	6823      	ldr	r3, [r4, #0]
 800c78c:	bf88      	it	hi
 800c78e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c792:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800c796:	6023      	str	r3, [r4, #0]
 800c798:	bf98      	it	ls
 800c79a:	2700      	movls	r7, #0
 800c79c:	464b      	mov	r3, r9
 800c79e:	f04f 0800 	mov.w	r8, #0
 800c7a2:	9200      	str	r2, [sp, #0]
 800c7a4:	bf88      	it	hi
 800c7a6:	197f      	addhi	r7, r7, r5
 800c7a8:	6831      	ldr	r1, [r6, #0]
 800c7aa:	9301      	str	r3, [sp, #4]
 800c7ac:	ab03      	add	r3, sp, #12
 800c7ae:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800c7b2:	2202      	movs	r2, #2
 800c7b4:	7809      	ldrb	r1, [r1, #0]
 800c7b6:	f7ff f955 	bl	800ba64 <memchr>
 800c7ba:	9b01      	ldr	r3, [sp, #4]
 800c7bc:	b328      	cbz	r0, 800c80a <_scanf_i+0xba>
 800c7be:	f1b8 0f01 	cmp.w	r8, #1
 800c7c2:	d156      	bne.n	800c872 <_scanf_i+0x122>
 800c7c4:	6862      	ldr	r2, [r4, #4]
 800c7c6:	b92a      	cbnz	r2, 800c7d4 <_scanf_i+0x84>
 800c7c8:	2208      	movs	r2, #8
 800c7ca:	6062      	str	r2, [r4, #4]
 800c7cc:	6822      	ldr	r2, [r4, #0]
 800c7ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c7d2:	6022      	str	r2, [r4, #0]
 800c7d4:	6822      	ldr	r2, [r4, #0]
 800c7d6:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800c7da:	6022      	str	r2, [r4, #0]
 800c7dc:	68a2      	ldr	r2, [r4, #8]
 800c7de:	1e51      	subs	r1, r2, #1
 800c7e0:	60a1      	str	r1, [r4, #8]
 800c7e2:	b192      	cbz	r2, 800c80a <_scanf_i+0xba>
 800c7e4:	6832      	ldr	r2, [r6, #0]
 800c7e6:	1c5d      	adds	r5, r3, #1
 800c7e8:	1c51      	adds	r1, r2, #1
 800c7ea:	6031      	str	r1, [r6, #0]
 800c7ec:	7812      	ldrb	r2, [r2, #0]
 800c7ee:	701a      	strb	r2, [r3, #0]
 800c7f0:	6873      	ldr	r3, [r6, #4]
 800c7f2:	3b01      	subs	r3, #1
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	6073      	str	r3, [r6, #4]
 800c7f8:	dc06      	bgt.n	800c808 <_scanf_i+0xb8>
 800c7fa:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c7fe:	4631      	mov	r1, r6
 800c800:	4658      	mov	r0, fp
 800c802:	4798      	blx	r3
 800c804:	2800      	cmp	r0, #0
 800c806:	d177      	bne.n	800c8f8 <_scanf_i+0x1a8>
 800c808:	462b      	mov	r3, r5
 800c80a:	f108 0801 	add.w	r8, r8, #1
 800c80e:	f1b8 0f03 	cmp.w	r8, #3
 800c812:	d1c9      	bne.n	800c7a8 <_scanf_i+0x58>
 800c814:	6862      	ldr	r2, [r4, #4]
 800c816:	b90a      	cbnz	r2, 800c81c <_scanf_i+0xcc>
 800c818:	220a      	movs	r2, #10
 800c81a:	6062      	str	r2, [r4, #4]
 800c81c:	6862      	ldr	r2, [r4, #4]
 800c81e:	4946      	ldr	r1, [pc, #280]	; (800c938 <_scanf_i+0x1e8>)
 800c820:	6960      	ldr	r0, [r4, #20]
 800c822:	1a89      	subs	r1, r1, r2
 800c824:	9301      	str	r3, [sp, #4]
 800c826:	f000 f889 	bl	800c93c <__sccl>
 800c82a:	9b01      	ldr	r3, [sp, #4]
 800c82c:	f04f 0800 	mov.w	r8, #0
 800c830:	461d      	mov	r5, r3
 800c832:	68a3      	ldr	r3, [r4, #8]
 800c834:	2b00      	cmp	r3, #0
 800c836:	d039      	beq.n	800c8ac <_scanf_i+0x15c>
 800c838:	6831      	ldr	r1, [r6, #0]
 800c83a:	6960      	ldr	r0, [r4, #20]
 800c83c:	780a      	ldrb	r2, [r1, #0]
 800c83e:	5c80      	ldrb	r0, [r0, r2]
 800c840:	2800      	cmp	r0, #0
 800c842:	d033      	beq.n	800c8ac <_scanf_i+0x15c>
 800c844:	2a30      	cmp	r2, #48	; 0x30
 800c846:	6822      	ldr	r2, [r4, #0]
 800c848:	d121      	bne.n	800c88e <_scanf_i+0x13e>
 800c84a:	0510      	lsls	r0, r2, #20
 800c84c:	d51f      	bpl.n	800c88e <_scanf_i+0x13e>
 800c84e:	f108 0801 	add.w	r8, r8, #1
 800c852:	b117      	cbz	r7, 800c85a <_scanf_i+0x10a>
 800c854:	3301      	adds	r3, #1
 800c856:	3f01      	subs	r7, #1
 800c858:	60a3      	str	r3, [r4, #8]
 800c85a:	6873      	ldr	r3, [r6, #4]
 800c85c:	3b01      	subs	r3, #1
 800c85e:	2b00      	cmp	r3, #0
 800c860:	6073      	str	r3, [r6, #4]
 800c862:	dd1c      	ble.n	800c89e <_scanf_i+0x14e>
 800c864:	6833      	ldr	r3, [r6, #0]
 800c866:	3301      	adds	r3, #1
 800c868:	6033      	str	r3, [r6, #0]
 800c86a:	68a3      	ldr	r3, [r4, #8]
 800c86c:	3b01      	subs	r3, #1
 800c86e:	60a3      	str	r3, [r4, #8]
 800c870:	e7df      	b.n	800c832 <_scanf_i+0xe2>
 800c872:	f1b8 0f02 	cmp.w	r8, #2
 800c876:	d1b1      	bne.n	800c7dc <_scanf_i+0x8c>
 800c878:	6822      	ldr	r2, [r4, #0]
 800c87a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800c87e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c882:	d1c2      	bne.n	800c80a <_scanf_i+0xba>
 800c884:	2110      	movs	r1, #16
 800c886:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c88a:	6061      	str	r1, [r4, #4]
 800c88c:	e7a5      	b.n	800c7da <_scanf_i+0x8a>
 800c88e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800c892:	6022      	str	r2, [r4, #0]
 800c894:	780b      	ldrb	r3, [r1, #0]
 800c896:	3501      	adds	r5, #1
 800c898:	f805 3c01 	strb.w	r3, [r5, #-1]
 800c89c:	e7dd      	b.n	800c85a <_scanf_i+0x10a>
 800c89e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c8a2:	4631      	mov	r1, r6
 800c8a4:	4658      	mov	r0, fp
 800c8a6:	4798      	blx	r3
 800c8a8:	2800      	cmp	r0, #0
 800c8aa:	d0de      	beq.n	800c86a <_scanf_i+0x11a>
 800c8ac:	6823      	ldr	r3, [r4, #0]
 800c8ae:	05d9      	lsls	r1, r3, #23
 800c8b0:	d50c      	bpl.n	800c8cc <_scanf_i+0x17c>
 800c8b2:	454d      	cmp	r5, r9
 800c8b4:	d908      	bls.n	800c8c8 <_scanf_i+0x178>
 800c8b6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c8ba:	1e6f      	subs	r7, r5, #1
 800c8bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c8c0:	4632      	mov	r2, r6
 800c8c2:	4658      	mov	r0, fp
 800c8c4:	4798      	blx	r3
 800c8c6:	463d      	mov	r5, r7
 800c8c8:	454d      	cmp	r5, r9
 800c8ca:	d02c      	beq.n	800c926 <_scanf_i+0x1d6>
 800c8cc:	6822      	ldr	r2, [r4, #0]
 800c8ce:	f012 0210 	ands.w	r2, r2, #16
 800c8d2:	d11e      	bne.n	800c912 <_scanf_i+0x1c2>
 800c8d4:	702a      	strb	r2, [r5, #0]
 800c8d6:	6863      	ldr	r3, [r4, #4]
 800c8d8:	4649      	mov	r1, r9
 800c8da:	4658      	mov	r0, fp
 800c8dc:	9e00      	ldr	r6, [sp, #0]
 800c8de:	47b0      	blx	r6
 800c8e0:	6822      	ldr	r2, [r4, #0]
 800c8e2:	f8da 3000 	ldr.w	r3, [sl]
 800c8e6:	f012 0f20 	tst.w	r2, #32
 800c8ea:	d008      	beq.n	800c8fe <_scanf_i+0x1ae>
 800c8ec:	1d1a      	adds	r2, r3, #4
 800c8ee:	f8ca 2000 	str.w	r2, [sl]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	6018      	str	r0, [r3, #0]
 800c8f6:	e009      	b.n	800c90c <_scanf_i+0x1bc>
 800c8f8:	f04f 0800 	mov.w	r8, #0
 800c8fc:	e7d6      	b.n	800c8ac <_scanf_i+0x15c>
 800c8fe:	07d2      	lsls	r2, r2, #31
 800c900:	d5f4      	bpl.n	800c8ec <_scanf_i+0x19c>
 800c902:	1d1a      	adds	r2, r3, #4
 800c904:	f8ca 2000 	str.w	r2, [sl]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	8018      	strh	r0, [r3, #0]
 800c90c:	68e3      	ldr	r3, [r4, #12]
 800c90e:	3301      	adds	r3, #1
 800c910:	60e3      	str	r3, [r4, #12]
 800c912:	2000      	movs	r0, #0
 800c914:	eba5 0509 	sub.w	r5, r5, r9
 800c918:	44a8      	add	r8, r5
 800c91a:	6925      	ldr	r5, [r4, #16]
 800c91c:	4445      	add	r5, r8
 800c91e:	6125      	str	r5, [r4, #16]
 800c920:	b007      	add	sp, #28
 800c922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c926:	2001      	movs	r0, #1
 800c928:	e7fa      	b.n	800c920 <_scanf_i+0x1d0>
 800c92a:	bf00      	nop
 800c92c:	0800d044 	.word	0x0800d044
 800c930:	0800cbbd 	.word	0x0800cbbd
 800c934:	0800ca9d 	.word	0x0800ca9d
 800c938:	0800dc5d 	.word	0x0800dc5d

0800c93c <__sccl>:
 800c93c:	b570      	push	{r4, r5, r6, lr}
 800c93e:	780b      	ldrb	r3, [r1, #0]
 800c940:	1e44      	subs	r4, r0, #1
 800c942:	2b5e      	cmp	r3, #94	; 0x5e
 800c944:	bf13      	iteet	ne
 800c946:	1c4a      	addne	r2, r1, #1
 800c948:	1c8a      	addeq	r2, r1, #2
 800c94a:	784b      	ldrbeq	r3, [r1, #1]
 800c94c:	2100      	movne	r1, #0
 800c94e:	bf08      	it	eq
 800c950:	2101      	moveq	r1, #1
 800c952:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800c956:	f804 1f01 	strb.w	r1, [r4, #1]!
 800c95a:	42a5      	cmp	r5, r4
 800c95c:	d1fb      	bne.n	800c956 <__sccl+0x1a>
 800c95e:	b913      	cbnz	r3, 800c966 <__sccl+0x2a>
 800c960:	3a01      	subs	r2, #1
 800c962:	4610      	mov	r0, r2
 800c964:	bd70      	pop	{r4, r5, r6, pc}
 800c966:	f081 0401 	eor.w	r4, r1, #1
 800c96a:	4611      	mov	r1, r2
 800c96c:	54c4      	strb	r4, [r0, r3]
 800c96e:	780d      	ldrb	r5, [r1, #0]
 800c970:	1c4a      	adds	r2, r1, #1
 800c972:	2d2d      	cmp	r5, #45	; 0x2d
 800c974:	d006      	beq.n	800c984 <__sccl+0x48>
 800c976:	2d5d      	cmp	r5, #93	; 0x5d
 800c978:	d0f3      	beq.n	800c962 <__sccl+0x26>
 800c97a:	b90d      	cbnz	r5, 800c980 <__sccl+0x44>
 800c97c:	460a      	mov	r2, r1
 800c97e:	e7f0      	b.n	800c962 <__sccl+0x26>
 800c980:	462b      	mov	r3, r5
 800c982:	e7f2      	b.n	800c96a <__sccl+0x2e>
 800c984:	784e      	ldrb	r6, [r1, #1]
 800c986:	2e5d      	cmp	r6, #93	; 0x5d
 800c988:	d0fa      	beq.n	800c980 <__sccl+0x44>
 800c98a:	42b3      	cmp	r3, r6
 800c98c:	dcf8      	bgt.n	800c980 <__sccl+0x44>
 800c98e:	3102      	adds	r1, #2
 800c990:	3301      	adds	r3, #1
 800c992:	429e      	cmp	r6, r3
 800c994:	54c4      	strb	r4, [r0, r3]
 800c996:	dcfb      	bgt.n	800c990 <__sccl+0x54>
 800c998:	e7e9      	b.n	800c96e <__sccl+0x32>

0800c99a <_strtol_l.isra.0>:
 800c99a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c99e:	4680      	mov	r8, r0
 800c9a0:	4689      	mov	r9, r1
 800c9a2:	4692      	mov	sl, r2
 800c9a4:	461f      	mov	r7, r3
 800c9a6:	468b      	mov	fp, r1
 800c9a8:	465d      	mov	r5, fp
 800c9aa:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c9ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c9b0:	f7fd fbee 	bl	800a190 <__locale_ctype_ptr_l>
 800c9b4:	4420      	add	r0, r4
 800c9b6:	7846      	ldrb	r6, [r0, #1]
 800c9b8:	f016 0608 	ands.w	r6, r6, #8
 800c9bc:	d10b      	bne.n	800c9d6 <_strtol_l.isra.0+0x3c>
 800c9be:	2c2d      	cmp	r4, #45	; 0x2d
 800c9c0:	d10b      	bne.n	800c9da <_strtol_l.isra.0+0x40>
 800c9c2:	2601      	movs	r6, #1
 800c9c4:	782c      	ldrb	r4, [r5, #0]
 800c9c6:	f10b 0502 	add.w	r5, fp, #2
 800c9ca:	b167      	cbz	r7, 800c9e6 <_strtol_l.isra.0+0x4c>
 800c9cc:	2f10      	cmp	r7, #16
 800c9ce:	d114      	bne.n	800c9fa <_strtol_l.isra.0+0x60>
 800c9d0:	2c30      	cmp	r4, #48	; 0x30
 800c9d2:	d00a      	beq.n	800c9ea <_strtol_l.isra.0+0x50>
 800c9d4:	e011      	b.n	800c9fa <_strtol_l.isra.0+0x60>
 800c9d6:	46ab      	mov	fp, r5
 800c9d8:	e7e6      	b.n	800c9a8 <_strtol_l.isra.0+0xe>
 800c9da:	2c2b      	cmp	r4, #43	; 0x2b
 800c9dc:	bf04      	itt	eq
 800c9de:	782c      	ldrbeq	r4, [r5, #0]
 800c9e0:	f10b 0502 	addeq.w	r5, fp, #2
 800c9e4:	e7f1      	b.n	800c9ca <_strtol_l.isra.0+0x30>
 800c9e6:	2c30      	cmp	r4, #48	; 0x30
 800c9e8:	d127      	bne.n	800ca3a <_strtol_l.isra.0+0xa0>
 800c9ea:	782b      	ldrb	r3, [r5, #0]
 800c9ec:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c9f0:	2b58      	cmp	r3, #88	; 0x58
 800c9f2:	d14b      	bne.n	800ca8c <_strtol_l.isra.0+0xf2>
 800c9f4:	2710      	movs	r7, #16
 800c9f6:	786c      	ldrb	r4, [r5, #1]
 800c9f8:	3502      	adds	r5, #2
 800c9fa:	2e00      	cmp	r6, #0
 800c9fc:	bf0c      	ite	eq
 800c9fe:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800ca02:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800ca06:	2200      	movs	r2, #0
 800ca08:	fbb1 fef7 	udiv	lr, r1, r7
 800ca0c:	4610      	mov	r0, r2
 800ca0e:	fb07 1c1e 	mls	ip, r7, lr, r1
 800ca12:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800ca16:	2b09      	cmp	r3, #9
 800ca18:	d811      	bhi.n	800ca3e <_strtol_l.isra.0+0xa4>
 800ca1a:	461c      	mov	r4, r3
 800ca1c:	42a7      	cmp	r7, r4
 800ca1e:	dd1d      	ble.n	800ca5c <_strtol_l.isra.0+0xc2>
 800ca20:	1c53      	adds	r3, r2, #1
 800ca22:	d007      	beq.n	800ca34 <_strtol_l.isra.0+0x9a>
 800ca24:	4586      	cmp	lr, r0
 800ca26:	d316      	bcc.n	800ca56 <_strtol_l.isra.0+0xbc>
 800ca28:	d101      	bne.n	800ca2e <_strtol_l.isra.0+0x94>
 800ca2a:	45a4      	cmp	ip, r4
 800ca2c:	db13      	blt.n	800ca56 <_strtol_l.isra.0+0xbc>
 800ca2e:	2201      	movs	r2, #1
 800ca30:	fb00 4007 	mla	r0, r0, r7, r4
 800ca34:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ca38:	e7eb      	b.n	800ca12 <_strtol_l.isra.0+0x78>
 800ca3a:	270a      	movs	r7, #10
 800ca3c:	e7dd      	b.n	800c9fa <_strtol_l.isra.0+0x60>
 800ca3e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800ca42:	2b19      	cmp	r3, #25
 800ca44:	d801      	bhi.n	800ca4a <_strtol_l.isra.0+0xb0>
 800ca46:	3c37      	subs	r4, #55	; 0x37
 800ca48:	e7e8      	b.n	800ca1c <_strtol_l.isra.0+0x82>
 800ca4a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800ca4e:	2b19      	cmp	r3, #25
 800ca50:	d804      	bhi.n	800ca5c <_strtol_l.isra.0+0xc2>
 800ca52:	3c57      	subs	r4, #87	; 0x57
 800ca54:	e7e2      	b.n	800ca1c <_strtol_l.isra.0+0x82>
 800ca56:	f04f 32ff 	mov.w	r2, #4294967295
 800ca5a:	e7eb      	b.n	800ca34 <_strtol_l.isra.0+0x9a>
 800ca5c:	1c53      	adds	r3, r2, #1
 800ca5e:	d108      	bne.n	800ca72 <_strtol_l.isra.0+0xd8>
 800ca60:	2322      	movs	r3, #34	; 0x22
 800ca62:	4608      	mov	r0, r1
 800ca64:	f8c8 3000 	str.w	r3, [r8]
 800ca68:	f1ba 0f00 	cmp.w	sl, #0
 800ca6c:	d107      	bne.n	800ca7e <_strtol_l.isra.0+0xe4>
 800ca6e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca72:	b106      	cbz	r6, 800ca76 <_strtol_l.isra.0+0xdc>
 800ca74:	4240      	negs	r0, r0
 800ca76:	f1ba 0f00 	cmp.w	sl, #0
 800ca7a:	d00c      	beq.n	800ca96 <_strtol_l.isra.0+0xfc>
 800ca7c:	b122      	cbz	r2, 800ca88 <_strtol_l.isra.0+0xee>
 800ca7e:	3d01      	subs	r5, #1
 800ca80:	f8ca 5000 	str.w	r5, [sl]
 800ca84:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca88:	464d      	mov	r5, r9
 800ca8a:	e7f9      	b.n	800ca80 <_strtol_l.isra.0+0xe6>
 800ca8c:	2430      	movs	r4, #48	; 0x30
 800ca8e:	2f00      	cmp	r7, #0
 800ca90:	d1b3      	bne.n	800c9fa <_strtol_l.isra.0+0x60>
 800ca92:	2708      	movs	r7, #8
 800ca94:	e7b1      	b.n	800c9fa <_strtol_l.isra.0+0x60>
 800ca96:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800ca9c <_strtol_r>:
 800ca9c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ca9e:	4c06      	ldr	r4, [pc, #24]	; (800cab8 <_strtol_r+0x1c>)
 800caa0:	4d06      	ldr	r5, [pc, #24]	; (800cabc <_strtol_r+0x20>)
 800caa2:	6824      	ldr	r4, [r4, #0]
 800caa4:	6a24      	ldr	r4, [r4, #32]
 800caa6:	2c00      	cmp	r4, #0
 800caa8:	bf08      	it	eq
 800caaa:	462c      	moveq	r4, r5
 800caac:	9400      	str	r4, [sp, #0]
 800caae:	f7ff ff74 	bl	800c99a <_strtol_l.isra.0>
 800cab2:	b003      	add	sp, #12
 800cab4:	bd30      	pop	{r4, r5, pc}
 800cab6:	bf00      	nop
 800cab8:	20000088 	.word	0x20000088
 800cabc:	200000ec 	.word	0x200000ec

0800cac0 <_strtoul_l.isra.0>:
 800cac0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cac4:	4680      	mov	r8, r0
 800cac6:	4689      	mov	r9, r1
 800cac8:	4692      	mov	sl, r2
 800caca:	461e      	mov	r6, r3
 800cacc:	460f      	mov	r7, r1
 800cace:	463d      	mov	r5, r7
 800cad0:	9808      	ldr	r0, [sp, #32]
 800cad2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cad6:	f7fd fb5b 	bl	800a190 <__locale_ctype_ptr_l>
 800cada:	4420      	add	r0, r4
 800cadc:	7843      	ldrb	r3, [r0, #1]
 800cade:	f013 0308 	ands.w	r3, r3, #8
 800cae2:	d10a      	bne.n	800cafa <_strtoul_l.isra.0+0x3a>
 800cae4:	2c2d      	cmp	r4, #45	; 0x2d
 800cae6:	d10a      	bne.n	800cafe <_strtoul_l.isra.0+0x3e>
 800cae8:	2301      	movs	r3, #1
 800caea:	782c      	ldrb	r4, [r5, #0]
 800caec:	1cbd      	adds	r5, r7, #2
 800caee:	b15e      	cbz	r6, 800cb08 <_strtoul_l.isra.0+0x48>
 800caf0:	2e10      	cmp	r6, #16
 800caf2:	d113      	bne.n	800cb1c <_strtoul_l.isra.0+0x5c>
 800caf4:	2c30      	cmp	r4, #48	; 0x30
 800caf6:	d009      	beq.n	800cb0c <_strtoul_l.isra.0+0x4c>
 800caf8:	e010      	b.n	800cb1c <_strtoul_l.isra.0+0x5c>
 800cafa:	462f      	mov	r7, r5
 800cafc:	e7e7      	b.n	800cace <_strtoul_l.isra.0+0xe>
 800cafe:	2c2b      	cmp	r4, #43	; 0x2b
 800cb00:	bf04      	itt	eq
 800cb02:	782c      	ldrbeq	r4, [r5, #0]
 800cb04:	1cbd      	addeq	r5, r7, #2
 800cb06:	e7f2      	b.n	800caee <_strtoul_l.isra.0+0x2e>
 800cb08:	2c30      	cmp	r4, #48	; 0x30
 800cb0a:	d125      	bne.n	800cb58 <_strtoul_l.isra.0+0x98>
 800cb0c:	782a      	ldrb	r2, [r5, #0]
 800cb0e:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800cb12:	2a58      	cmp	r2, #88	; 0x58
 800cb14:	d14a      	bne.n	800cbac <_strtoul_l.isra.0+0xec>
 800cb16:	2610      	movs	r6, #16
 800cb18:	786c      	ldrb	r4, [r5, #1]
 800cb1a:	3502      	adds	r5, #2
 800cb1c:	f04f 31ff 	mov.w	r1, #4294967295
 800cb20:	fbb1 f1f6 	udiv	r1, r1, r6
 800cb24:	2700      	movs	r7, #0
 800cb26:	fb06 fe01 	mul.w	lr, r6, r1
 800cb2a:	4638      	mov	r0, r7
 800cb2c:	ea6f 0e0e 	mvn.w	lr, lr
 800cb30:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 800cb34:	2a09      	cmp	r2, #9
 800cb36:	d811      	bhi.n	800cb5c <_strtoul_l.isra.0+0x9c>
 800cb38:	4614      	mov	r4, r2
 800cb3a:	42a6      	cmp	r6, r4
 800cb3c:	dd1d      	ble.n	800cb7a <_strtoul_l.isra.0+0xba>
 800cb3e:	2f00      	cmp	r7, #0
 800cb40:	db18      	blt.n	800cb74 <_strtoul_l.isra.0+0xb4>
 800cb42:	4281      	cmp	r1, r0
 800cb44:	d316      	bcc.n	800cb74 <_strtoul_l.isra.0+0xb4>
 800cb46:	d101      	bne.n	800cb4c <_strtoul_l.isra.0+0x8c>
 800cb48:	45a6      	cmp	lr, r4
 800cb4a:	db13      	blt.n	800cb74 <_strtoul_l.isra.0+0xb4>
 800cb4c:	2701      	movs	r7, #1
 800cb4e:	fb00 4006 	mla	r0, r0, r6, r4
 800cb52:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cb56:	e7eb      	b.n	800cb30 <_strtoul_l.isra.0+0x70>
 800cb58:	260a      	movs	r6, #10
 800cb5a:	e7df      	b.n	800cb1c <_strtoul_l.isra.0+0x5c>
 800cb5c:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 800cb60:	2a19      	cmp	r2, #25
 800cb62:	d801      	bhi.n	800cb68 <_strtoul_l.isra.0+0xa8>
 800cb64:	3c37      	subs	r4, #55	; 0x37
 800cb66:	e7e8      	b.n	800cb3a <_strtoul_l.isra.0+0x7a>
 800cb68:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 800cb6c:	2a19      	cmp	r2, #25
 800cb6e:	d804      	bhi.n	800cb7a <_strtoul_l.isra.0+0xba>
 800cb70:	3c57      	subs	r4, #87	; 0x57
 800cb72:	e7e2      	b.n	800cb3a <_strtoul_l.isra.0+0x7a>
 800cb74:	f04f 37ff 	mov.w	r7, #4294967295
 800cb78:	e7eb      	b.n	800cb52 <_strtoul_l.isra.0+0x92>
 800cb7a:	2f00      	cmp	r7, #0
 800cb7c:	da09      	bge.n	800cb92 <_strtoul_l.isra.0+0xd2>
 800cb7e:	2322      	movs	r3, #34	; 0x22
 800cb80:	f04f 30ff 	mov.w	r0, #4294967295
 800cb84:	f8c8 3000 	str.w	r3, [r8]
 800cb88:	f1ba 0f00 	cmp.w	sl, #0
 800cb8c:	d107      	bne.n	800cb9e <_strtoul_l.isra.0+0xde>
 800cb8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb92:	b103      	cbz	r3, 800cb96 <_strtoul_l.isra.0+0xd6>
 800cb94:	4240      	negs	r0, r0
 800cb96:	f1ba 0f00 	cmp.w	sl, #0
 800cb9a:	d00c      	beq.n	800cbb6 <_strtoul_l.isra.0+0xf6>
 800cb9c:	b127      	cbz	r7, 800cba8 <_strtoul_l.isra.0+0xe8>
 800cb9e:	3d01      	subs	r5, #1
 800cba0:	f8ca 5000 	str.w	r5, [sl]
 800cba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cba8:	464d      	mov	r5, r9
 800cbaa:	e7f9      	b.n	800cba0 <_strtoul_l.isra.0+0xe0>
 800cbac:	2430      	movs	r4, #48	; 0x30
 800cbae:	2e00      	cmp	r6, #0
 800cbb0:	d1b4      	bne.n	800cb1c <_strtoul_l.isra.0+0x5c>
 800cbb2:	2608      	movs	r6, #8
 800cbb4:	e7b2      	b.n	800cb1c <_strtoul_l.isra.0+0x5c>
 800cbb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0800cbbc <_strtoul_r>:
 800cbbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cbbe:	4c06      	ldr	r4, [pc, #24]	; (800cbd8 <_strtoul_r+0x1c>)
 800cbc0:	4d06      	ldr	r5, [pc, #24]	; (800cbdc <_strtoul_r+0x20>)
 800cbc2:	6824      	ldr	r4, [r4, #0]
 800cbc4:	6a24      	ldr	r4, [r4, #32]
 800cbc6:	2c00      	cmp	r4, #0
 800cbc8:	bf08      	it	eq
 800cbca:	462c      	moveq	r4, r5
 800cbcc:	9400      	str	r4, [sp, #0]
 800cbce:	f7ff ff77 	bl	800cac0 <_strtoul_l.isra.0>
 800cbd2:	b003      	add	sp, #12
 800cbd4:	bd30      	pop	{r4, r5, pc}
 800cbd6:	bf00      	nop
 800cbd8:	20000088 	.word	0x20000088
 800cbdc:	200000ec 	.word	0x200000ec

0800cbe0 <__submore>:
 800cbe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbe4:	460c      	mov	r4, r1
 800cbe6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800cbe8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cbec:	4299      	cmp	r1, r3
 800cbee:	d11c      	bne.n	800cc2a <__submore+0x4a>
 800cbf0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800cbf4:	f7fd fb60 	bl	800a2b8 <_malloc_r>
 800cbf8:	b918      	cbnz	r0, 800cc02 <__submore+0x22>
 800cbfa:	f04f 30ff 	mov.w	r0, #4294967295
 800cbfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cc06:	63a3      	str	r3, [r4, #56]	; 0x38
 800cc08:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800cc0c:	6360      	str	r0, [r4, #52]	; 0x34
 800cc0e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800cc12:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800cc16:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800cc1a:	7043      	strb	r3, [r0, #1]
 800cc1c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800cc20:	7003      	strb	r3, [r0, #0]
 800cc22:	6020      	str	r0, [r4, #0]
 800cc24:	2000      	movs	r0, #0
 800cc26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc2a:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800cc2c:	0077      	lsls	r7, r6, #1
 800cc2e:	463a      	mov	r2, r7
 800cc30:	f7ff fa07 	bl	800c042 <_realloc_r>
 800cc34:	4605      	mov	r5, r0
 800cc36:	2800      	cmp	r0, #0
 800cc38:	d0df      	beq.n	800cbfa <__submore+0x1a>
 800cc3a:	eb00 0806 	add.w	r8, r0, r6
 800cc3e:	4601      	mov	r1, r0
 800cc40:	4632      	mov	r2, r6
 800cc42:	4640      	mov	r0, r8
 800cc44:	f7fd fad8 	bl	800a1f8 <memcpy>
 800cc48:	f8c4 8000 	str.w	r8, [r4]
 800cc4c:	6365      	str	r5, [r4, #52]	; 0x34
 800cc4e:	63a7      	str	r7, [r4, #56]	; 0x38
 800cc50:	e7e8      	b.n	800cc24 <__submore+0x44>

0800cc52 <memmove>:
 800cc52:	4288      	cmp	r0, r1
 800cc54:	b510      	push	{r4, lr}
 800cc56:	eb01 0302 	add.w	r3, r1, r2
 800cc5a:	d803      	bhi.n	800cc64 <memmove+0x12>
 800cc5c:	1e42      	subs	r2, r0, #1
 800cc5e:	4299      	cmp	r1, r3
 800cc60:	d10c      	bne.n	800cc7c <memmove+0x2a>
 800cc62:	bd10      	pop	{r4, pc}
 800cc64:	4298      	cmp	r0, r3
 800cc66:	d2f9      	bcs.n	800cc5c <memmove+0xa>
 800cc68:	1881      	adds	r1, r0, r2
 800cc6a:	1ad2      	subs	r2, r2, r3
 800cc6c:	42d3      	cmn	r3, r2
 800cc6e:	d100      	bne.n	800cc72 <memmove+0x20>
 800cc70:	bd10      	pop	{r4, pc}
 800cc72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cc76:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800cc7a:	e7f7      	b.n	800cc6c <memmove+0x1a>
 800cc7c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cc80:	f802 4f01 	strb.w	r4, [r2, #1]!
 800cc84:	e7eb      	b.n	800cc5e <memmove+0xc>

0800cc86 <_malloc_usable_size_r>:
 800cc86:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800cc8a:	2800      	cmp	r0, #0
 800cc8c:	f1a0 0004 	sub.w	r0, r0, #4
 800cc90:	bfbc      	itt	lt
 800cc92:	580b      	ldrlt	r3, [r1, r0]
 800cc94:	18c0      	addlt	r0, r0, r3
 800cc96:	4770      	bx	lr

0800cc98 <_init>:
 800cc98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc9a:	bf00      	nop
 800cc9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc9e:	bc08      	pop	{r3}
 800cca0:	469e      	mov	lr, r3
 800cca2:	4770      	bx	lr

0800cca4 <_fini>:
 800cca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cca6:	bf00      	nop
 800cca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ccaa:	bc08      	pop	{r3}
 800ccac:	469e      	mov	lr, r3
 800ccae:	4770      	bx	lr
