/*
*------------------------------------------------------------------------------
*                                                                              
*  INTEL CONFIDENTIAL                                                          
*                                                                              
*  Copyright 2018 Intel Corporation All Rights Reserved.                 
*                                                                              
*  The source code contained or described herein and all documents related     
*  to the source code ("Material") are owned by Intel Corporation or its    
*  suppliers or licensors. Title to the Material remains with Intel            
*  Corporation or its suppliers and licensors. The Material contains trade     
*  secrets and proprietary and confidential information of Intel or its        
*  suppliers and licensors. The Material is protected by worldwide copyright   
*  and trade secret laws and treaty provisions. No part of the Material may    
*  be used, copied, reproduced, modified, published, uploaded, posted,         
*  transmitted, distributed, or disclosed in any way without Intel's prior     
*  express written permission.                                                 
*                                                                              
*  No license under any patent, copyright, trade secret or other intellectual  
*  property right is granted to or conferred upon you by disclosure or         
*  delivery of the Materials, either expressly, by implication, inducement,    
*  estoppel or otherwise. Any license under such intellectual property rights  
*  must be express and approved by Intel in writing.                           
*                                                                              
*------------------------------------------------------------------------------
*  Auto-generated by /p/hdk/rtl/proj_tools/sl2_tools/sl2_tools-srvr10nm-18ww26b/scripts/i_csrs/i_csrs.pl
*  i_csrs.pl Version 1.5 last modified on Thursday 6/28/18 12:45:58
*  /p/hdk/rtl/proj_tools/sl2_tools/sl2_tools-srvr10nm-18ww26b/scripts/i_csrs/i_csrs.pl -C -RVREGS -ST fxr_tx_ci -unit=fxr_tx_ci_cid_csrs -o /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/fxr /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/300_Memory_Map.xml /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/320_Memory_Map_TX_CI.xml
*------------------------------------------------------------------------------
*/

#ifndef DEF_FXR_TX_CI_CID_CSRS_SW_DEF
#define DEF_FXR_TX_CI_CID_CSRS_SW_DEF

#ifndef FXR_TX_CI_CID_CSRS
#define FXR_TX_CI_CID_CSRS									0x000000000000
#endif
#ifndef FXR_TX_CI_CIC_CSRS
#define FXR_TX_CI_CIC_CSRS									0x000000000000
#endif
#define FXR_NUM_CONTEXTS									256
#define FXR_NUM_PIDS										4096
#define FXR_MAX_CONTEXT										255
#define FXR_TX_CONTEXT_ENTRIES									128
#define FXR_TX_CONTEXT_MAX									127
#define FXR_RX_CONTEXT_ENTRIES									32
#define FXR_RX_CONTEXT_MAX									31
#define FXR_NUM_SL										32
#define FXR_MAX_SL										31
#define TXCID_RT_ENTRIES									65536
#define TXCID_RT_MAX										65535
#define TXCID_AUTH_ENTRIES									8
#define TXCID_CSR_OFFSET									0
#define TXCID_CQ_AUTH_OFFSET									0
#define TXCID_CQ_CONFIG_OFFSET									16384
#define TXCID_CQ_CONFIG_EXT_OFFSET								18432
#define TXCID_SL0_TO_TC_OFFSET									20480
#define TXCID_SL1_TO_TC_OFFSET									20488
#define TXCID_MAD_TO_TC_OFFSET									20496
#define TXCID_DLID_GRAN_OFFSET									20752
#define TXCID_ERROR_BASE									24576
#define TXCID_ERROR_GENERAL_OFFSET								20788
#define TXCID_ERR_CQ_GENERAL_OFFSET								20802
#define TXCID_ERR_MBE_OFFSET									20816
#define TXCID_ERR_CQ_MBE_OFFSET									20824
#define TXCID_ERR_ST_MBE_OFFSET									20838
#define TXCID_CQ_ERR_DLID_MBE_OFFSET								20852
#define TXCID_CQ_OFFSET										1048576
#define TXCID_RT_OFFSET										3145728
#define TXCIC_CSR_OFFSET									0
#define TXCIC_DRAIN_RESET_OFFSET								0
#define TXCIC_UPDATE_CNTRL_OFFSET								8
#define TXCIC_CQ_TAIL_OFFSET									2048
#define TXCIC_ARBITRATION_DISABLE_OFFSET							4096
#define TXCIC_CFG_TO_LIMIT_OFFSET								4104
#define TXCIC_ERROR_BASE									24576
#define TXCIC_ERR_PER_CQ_GENERAL_OFFSET								24832
#define TXCIC_DBG_ERR_INJECT_OFFSET								28672
/*
* Table #4 of fxr_tx_ci_cid_csrs - TXCID_CFG_AUTHENTICATION_CSR
* This structure contains 8 entries per CQ, addressed by the command 
* authorization index together with the CQ number. Each entry contains an SRANK 
* and USER_ID.
*/
#define FXR_TXCID_CFG_AUTHENTICATION_CSR							(FXR_TX_CI_CID_CSRS + 0x000000000000)
#define FXR_TXCID_CFG_AUTHENTICATION_CSR_RESETCSR						0x0000000000000000ull
#define FXR_TXCID_CFG_AUTHENTICATION_CSR_SRANK_SHIFT						32
#define FXR_TXCID_CFG_AUTHENTICATION_CSR_SRANK_MASK						0xFFFFFFFFull
#define FXR_TXCID_CFG_AUTHENTICATION_CSR_SRANK_SMASK						0xFFFFFFFF00000000ull
#define FXR_TXCID_CFG_AUTHENTICATION_CSR_USER_ID_SHIFT						0
#define FXR_TXCID_CFG_AUTHENTICATION_CSR_USER_ID_MASK						0xFFFFFFFFull
#define FXR_TXCID_CFG_AUTHENTICATION_CSR_USER_ID_SMASK						0xFFFFFFFFull
/*
* Table #5 of fxr_tx_ci_cid_csrs - TXCID_CFG_CSR
* This is a per command queue CSR that controls how the CQ operates. Note that 
* some of the values applied to this CSR must match the corresponding values 
* used in the RxCI (see RxCID's chapter 'Receive CQ configuration CSRs'). The 
* symmetric pairing of enables, privilege levels, and PIDs for a given CQ's 
* Rx/Tx pair is an architecture requirement and violating this by setting them 
* to different values will result in unexpected behavior and errors.
*/
#define FXR_TXCID_CFG_CSR									(FXR_TX_CI_CID_CSRS + 0x000000004000)
#define FXR_TXCID_CFG_CSR_RESETCSR								0x0000000000000000ull
#define FXR_TXCID_CFG_CSR_SL_ENABLE_SHIFT							32
#define FXR_TXCID_CFG_CSR_SL_ENABLE_MASK							0xFFFFFFFFull
#define FXR_TXCID_CFG_CSR_SL_ENABLE_SMASK							0xFFFFFFFF00000000ull
#define FXR_TXCID_CFG_CSR_DLID_BASE_SHIFT							16
#define FXR_TXCID_CFG_CSR_DLID_BASE_MASK							0xFFFFull
#define FXR_TXCID_CFG_CSR_DLID_BASE_SMASK							0xFFFF0000ull
#define FXR_TXCID_CFG_CSR_PHYS_DLID_SHIFT							15
#define FXR_TXCID_CFG_CSR_PHYS_DLID_MASK							0x1ull
#define FXR_TXCID_CFG_CSR_PHYS_DLID_SMASK							0x8000ull
#define FXR_TXCID_CFG_CSR_RESERVED_14_SHIFT							14
#define FXR_TXCID_CFG_CSR_RESERVED_14_MASK							0x1ull
#define FXR_TXCID_CFG_CSR_RESERVED_14_SMASK							0x4000ull
#define FXR_TXCID_CFG_CSR_ENABLE_SHIFT								13
#define FXR_TXCID_CFG_CSR_ENABLE_MASK								0x1ull
#define FXR_TXCID_CFG_CSR_ENABLE_SMASK								0x2000ull
#define FXR_TXCID_CFG_CSR_PRIV_LEVEL_SHIFT							12
#define FXR_TXCID_CFG_CSR_PRIV_LEVEL_MASK							0x1ull
#define FXR_TXCID_CFG_CSR_PRIV_LEVEL_SMASK							0x1000ull
#define FXR_TXCID_CFG_CSR_PID_SHIFT								0
#define FXR_TXCID_CFG_CSR_PID_MASK								0xFFFull
#define FXR_TXCID_CFG_CSR_PID_SMASK								0xFFFull
/*
* Table #6 of fxr_tx_ci_cid_csrs - TXCID_CFG_EXT_CSR
* This is a per command queue CSR that extends how the CQ operates. 
* 
*/
#define FXR_TXCID_CFG_EXT_CSR									(FXR_TX_CI_CID_CSRS + 0x000000004800)
#define FXR_TXCID_CFG_EXT_CSR_RESETCSR								0x0000000000000000ull
#define FXR_TXCID_CFG_EXT_CSR_RESERVED_63_32_SHIFT						32
#define FXR_TXCID_CFG_EXT_CSR_RESERVED_63_32_MASK						0xFFFFFFFFull
#define FXR_TXCID_CFG_EXT_CSR_RESERVED_63_32_SMASK						0xFFFFFFFF00000000ull
#define FXR_TXCID_CFG_EXT_CSR_PKEY_SHIFT							16
#define FXR_TXCID_CFG_EXT_CSR_PKEY_MASK								0xFFFFull
#define FXR_TXCID_CFG_EXT_CSR_PKEY_SMASK							0xFFFF0000ull
#define FXR_TXCID_CFG_EXT_CSR_RESERVED_15_12_SHIFT						12
#define FXR_TXCID_CFG_EXT_CSR_RESERVED_15_12_MASK						0xFull
#define FXR_TXCID_CFG_EXT_CSR_RESERVED_15_12_SMASK						0xF000ull
#define FXR_TXCID_CFG_EXT_CSR_PID_MASK_SHIFT							0
#define FXR_TXCID_CFG_EXT_CSR_PID_MASK_MASK							0xFFFull
#define FXR_TXCID_CFG_EXT_CSR_PID_MASK_SMASK							0xFFFull
/*
* Table #7 of fxr_tx_ci_cid_csrs - TXCID_CFG_SL0_TO_TC
* For port 0, this CSR maps service levels 0-15 to a message and traffic 
* class.
*/
#define FXR_TXCID_CFG_SL0_TO_TC									(FXR_TX_CI_CID_CSRS + 0x000000005000)
#define FXR_TXCID_CFG_SL0_TO_TC_RESETCSR							0x0000000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_63_SHIFT						63
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_63_MASK						0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_63_SMASK						0x8000000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL15_P0_MC_SHIFT						62
#define FXR_TXCID_CFG_SL0_TO_TC_SL15_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL15_P0_MC_SMASK						0x4000000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL15_P0_TC_SHIFT						60
#define FXR_TXCID_CFG_SL0_TO_TC_SL15_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL15_P0_TC_SMASK						0x3000000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_59_SHIFT						59
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_59_MASK						0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_59_SMASK						0x800000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL14_P0_MC_SHIFT						58
#define FXR_TXCID_CFG_SL0_TO_TC_SL14_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL14_P0_MC_SMASK						0x400000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL14_P0_TC_SHIFT						56
#define FXR_TXCID_CFG_SL0_TO_TC_SL14_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL14_P0_TC_SMASK						0x300000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_55_SHIFT						55
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_55_MASK						0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_55_SMASK						0x80000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL13_P0_MC_SHIFT						54
#define FXR_TXCID_CFG_SL0_TO_TC_SL13_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL13_P0_MC_SMASK						0x40000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL13_P0_TC_SHIFT						52
#define FXR_TXCID_CFG_SL0_TO_TC_SL13_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL13_P0_TC_SMASK						0x30000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_51_SHIFT						51
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_51_MASK						0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_51_SMASK						0x8000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL12_P0_MC_SHIFT						50
#define FXR_TXCID_CFG_SL0_TO_TC_SL12_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL12_P0_MC_SMASK						0x4000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL12_P0_TC_SHIFT						48
#define FXR_TXCID_CFG_SL0_TO_TC_SL12_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL12_P0_TC_SMASK						0x3000000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_47_SHIFT						47
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_47_MASK						0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_47_SMASK						0x800000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL11_P0_MC_SHIFT						46
#define FXR_TXCID_CFG_SL0_TO_TC_SL11_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL11_P0_MC_SMASK						0x400000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL11_P0_TC_SHIFT						44
#define FXR_TXCID_CFG_SL0_TO_TC_SL11_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL11_P0_TC_SMASK						0x300000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_43_SHIFT						43
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_43_MASK						0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_43_SMASK						0x80000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL10_P0_MC_SHIFT						42
#define FXR_TXCID_CFG_SL0_TO_TC_SL10_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL10_P0_MC_SMASK						0x40000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL10_P0_TC_SHIFT						40
#define FXR_TXCID_CFG_SL0_TO_TC_SL10_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL10_P0_TC_SMASK						0x30000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_39_SHIFT						39
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_39_MASK						0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_39_SMASK						0x8000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL9_P0_MC_SHIFT							38
#define FXR_TXCID_CFG_SL0_TO_TC_SL9_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL9_P0_MC_SMASK							0x4000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL9_P0_TC_SHIFT							36
#define FXR_TXCID_CFG_SL0_TO_TC_SL9_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL9_P0_TC_SMASK							0x3000000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_35_SHIFT						35
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_35_MASK						0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_35_SMASK						0x800000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL8_P0_MC_SHIFT							34
#define FXR_TXCID_CFG_SL0_TO_TC_SL8_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL8_P0_MC_SMASK							0x400000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL8_P0_TC_SHIFT							32
#define FXR_TXCID_CFG_SL0_TO_TC_SL8_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL8_P0_TC_SMASK							0x300000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_31_SHIFT						31
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_31_MASK						0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_31_SMASK						0x80000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL7_P0_MC_SHIFT							30
#define FXR_TXCID_CFG_SL0_TO_TC_SL7_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL7_P0_MC_SMASK							0x40000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL7_P0_TC_SHIFT							28
#define FXR_TXCID_CFG_SL0_TO_TC_SL7_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL7_P0_TC_SMASK							0x30000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_27_SHIFT						27
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_27_MASK						0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_27_SMASK						0x8000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL6_P0_MC_SHIFT							26
#define FXR_TXCID_CFG_SL0_TO_TC_SL6_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL6_P0_MC_SMASK							0x4000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL6_P0_TC_SHIFT							24
#define FXR_TXCID_CFG_SL0_TO_TC_SL6_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL6_P0_TC_SMASK							0x3000000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_23_SHIFT						23
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_23_MASK						0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_23_SMASK						0x800000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL5_P0_MC_SHIFT							22
#define FXR_TXCID_CFG_SL0_TO_TC_SL5_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL5_P0_MC_SMASK							0x400000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL5_P0_TC_SHIFT							20
#define FXR_TXCID_CFG_SL0_TO_TC_SL5_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL5_P0_TC_SMASK							0x300000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_19_SHIFT						19
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_19_MASK						0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_19_SMASK						0x80000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL4_P0_MC_SHIFT							18
#define FXR_TXCID_CFG_SL0_TO_TC_SL4_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL4_P0_MC_SMASK							0x40000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL4_P0_TC_SHIFT							16
#define FXR_TXCID_CFG_SL0_TO_TC_SL4_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL4_P0_TC_SMASK							0x30000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_15_SHIFT						15
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_15_MASK						0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_15_SMASK						0x8000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL3_P0_MC_SHIFT							14
#define FXR_TXCID_CFG_SL0_TO_TC_SL3_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL3_P0_MC_SMASK							0x4000ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL3_P0_TC_SHIFT							12
#define FXR_TXCID_CFG_SL0_TO_TC_SL3_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL3_P0_TC_SMASK							0x3000ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_11_SHIFT						11
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_11_MASK						0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_11_SMASK						0x800ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL2_P0_MC_SHIFT							10
#define FXR_TXCID_CFG_SL0_TO_TC_SL2_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL2_P0_MC_SMASK							0x400ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL2_P0_TC_SHIFT							8
#define FXR_TXCID_CFG_SL0_TO_TC_SL2_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL2_P0_TC_SMASK							0x300ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_7_SHIFT						7
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_7_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_7_SMASK						0x80ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL1_P0_MC_SHIFT							6
#define FXR_TXCID_CFG_SL0_TO_TC_SL1_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL1_P0_MC_SMASK							0x40ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL1_P0_TC_SHIFT							4
#define FXR_TXCID_CFG_SL0_TO_TC_SL1_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL1_P0_TC_SMASK							0x30ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_3_SHIFT						3
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_3_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_RESERVED_3_SMASK						0x8ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL0_P0_MC_SHIFT							2
#define FXR_TXCID_CFG_SL0_TO_TC_SL0_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL0_P0_MC_SMASK							0x4ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL0_P0_TC_SHIFT							0
#define FXR_TXCID_CFG_SL0_TO_TC_SL0_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL0_TO_TC_SL0_P0_TC_SMASK							0x3ull
/*
* Table #8 of fxr_tx_ci_cid_csrs - TXCID_CFG_SL1_TO_TC
* For port 0, this CSR maps service levels 16-31 to a message and traffic 
* class.
*/
#define FXR_TXCID_CFG_SL1_TO_TC									(FXR_TX_CI_CID_CSRS + 0x000000005008)
#define FXR_TXCID_CFG_SL1_TO_TC_RESETCSR							0x0000000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_63_SHIFT						63
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_63_MASK						0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_63_SMASK						0x8000000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL31_P0_MC_SHIFT						62
#define FXR_TXCID_CFG_SL1_TO_TC_SL31_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL31_P0_MC_SMASK						0x4000000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL31_P0_TC_SHIFT						60
#define FXR_TXCID_CFG_SL1_TO_TC_SL31_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL31_P0_TC_SMASK						0x3000000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_59_SHIFT						59
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_59_MASK						0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_59_SMASK						0x800000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL30_P0_MC_SHIFT						58
#define FXR_TXCID_CFG_SL1_TO_TC_SL30_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL30_P0_MC_SMASK						0x400000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL30_P0_TC_SHIFT						56
#define FXR_TXCID_CFG_SL1_TO_TC_SL30_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL30_P0_TC_SMASK						0x300000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_55_SHIFT						55
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_55_MASK						0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_55_SMASK						0x80000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL29_P0_MC_SHIFT						54
#define FXR_TXCID_CFG_SL1_TO_TC_SL29_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL29_P0_MC_SMASK						0x40000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL29_P0_TC_SHIFT						52
#define FXR_TXCID_CFG_SL1_TO_TC_SL29_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL29_P0_TC_SMASK						0x30000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_51_SHIFT						51
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_51_MASK						0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_51_SMASK						0x8000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL28_P0_MC_SHIFT						50
#define FXR_TXCID_CFG_SL1_TO_TC_SL28_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL28_P0_MC_SMASK						0x4000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL28_P0_TC_SHIFT						48
#define FXR_TXCID_CFG_SL1_TO_TC_SL28_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL28_P0_TC_SMASK						0x3000000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_47_SHIFT						47
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_47_MASK						0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_47_SMASK						0x800000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL27_P0_MC_SHIFT						46
#define FXR_TXCID_CFG_SL1_TO_TC_SL27_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL27_P0_MC_SMASK						0x400000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL27_P0_TC_SHIFT						44
#define FXR_TXCID_CFG_SL1_TO_TC_SL27_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL27_P0_TC_SMASK						0x300000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_43_SHIFT						43
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_43_MASK						0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_43_SMASK						0x80000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL26_P0_MC_SHIFT						42
#define FXR_TXCID_CFG_SL1_TO_TC_SL26_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL26_P0_MC_SMASK						0x40000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL26_P0_TC_SHIFT						40
#define FXR_TXCID_CFG_SL1_TO_TC_SL26_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL26_P0_TC_SMASK						0x30000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_39_SHIFT						39
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_39_MASK						0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_39_SMASK						0x8000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL25_P0_MC_SHIFT						38
#define FXR_TXCID_CFG_SL1_TO_TC_SL25_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL25_P0_MC_SMASK						0x4000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL25_P0_TC_SHIFT						36
#define FXR_TXCID_CFG_SL1_TO_TC_SL25_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL25_P0_TC_SMASK						0x3000000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_35_SHIFT						35
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_35_MASK						0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_35_SMASK						0x800000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL24_P0_MC_SHIFT						34
#define FXR_TXCID_CFG_SL1_TO_TC_SL24_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL24_P0_MC_SMASK						0x400000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL24_P0_TC_SHIFT						32
#define FXR_TXCID_CFG_SL1_TO_TC_SL24_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL24_P0_TC_SMASK						0x300000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_31_SHIFT						31
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_31_MASK						0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_31_SMASK						0x80000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL23_P0_MC_SHIFT						30
#define FXR_TXCID_CFG_SL1_TO_TC_SL23_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL23_P0_MC_SMASK						0x40000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL23_P0_TC_SHIFT						28
#define FXR_TXCID_CFG_SL1_TO_TC_SL23_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL23_P0_TC_SMASK						0x30000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_27_SHIFT						27
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_27_MASK						0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_27_SMASK						0x8000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL22_P0_MC_SHIFT						26
#define FXR_TXCID_CFG_SL1_TO_TC_SL22_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL22_P0_MC_SMASK						0x4000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL22_P0_TC_SHIFT						24
#define FXR_TXCID_CFG_SL1_TO_TC_SL22_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL22_P0_TC_SMASK						0x3000000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_23_SHIFT						23
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_23_MASK						0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_23_SMASK						0x800000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL21_P0_MC_SHIFT						22
#define FXR_TXCID_CFG_SL1_TO_TC_SL21_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL21_P0_MC_SMASK						0x400000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL21_P0_TC_SHIFT						20
#define FXR_TXCID_CFG_SL1_TO_TC_SL21_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL21_P0_TC_SMASK						0x300000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_19_SHIFT						19
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_19_MASK						0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_19_SMASK						0x80000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL20_P0_MC_SHIFT						18
#define FXR_TXCID_CFG_SL1_TO_TC_SL20_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL20_P0_MC_SMASK						0x40000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL20_P0_TC_SHIFT						16
#define FXR_TXCID_CFG_SL1_TO_TC_SL20_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL20_P0_TC_SMASK						0x30000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_15_SHIFT						15
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_15_MASK						0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_15_SMASK						0x8000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL19_P0_MC_SHIFT						14
#define FXR_TXCID_CFG_SL1_TO_TC_SL19_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL19_P0_MC_SMASK						0x4000ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL19_P0_TC_SHIFT						12
#define FXR_TXCID_CFG_SL1_TO_TC_SL19_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL19_P0_TC_SMASK						0x3000ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_11_SHIFT						11
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_11_MASK						0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_11_SMASK						0x800ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL18_P0_MC_SHIFT						10
#define FXR_TXCID_CFG_SL1_TO_TC_SL18_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL18_P0_MC_SMASK						0x400ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL18_P0_TC_SHIFT						8
#define FXR_TXCID_CFG_SL1_TO_TC_SL18_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL18_P0_TC_SMASK						0x300ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_7_SHIFT						7
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_7_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_7_SMASK						0x80ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL17_P0_MC_SHIFT						6
#define FXR_TXCID_CFG_SL1_TO_TC_SL17_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL17_P0_MC_SMASK						0x40ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL17_P0_TC_SHIFT						4
#define FXR_TXCID_CFG_SL1_TO_TC_SL17_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL17_P0_TC_SMASK						0x30ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_3_SHIFT						3
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_3_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_RESERVED_3_SMASK						0x8ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL16_P0_MC_SHIFT						2
#define FXR_TXCID_CFG_SL1_TO_TC_SL16_P0_MC_MASK							0x1ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL16_P0_MC_SMASK						0x4ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL16_P0_TC_SHIFT						0
#define FXR_TXCID_CFG_SL1_TO_TC_SL16_P0_TC_MASK							0x3ull
#define FXR_TXCID_CFG_SL1_TO_TC_SL16_P0_TC_SMASK						0x3ull
/*
* Table #9 of fxr_tx_ci_cid_csrs - TXCID_CFG_MAD_TO_TC
* For commands that generate management packets, this CSR specifies a message 
* and traffic class.
*/
#define FXR_TXCID_CFG_MAD_TO_TC									(FXR_TX_CI_CID_CSRS + 0x000000005010)
#define FXR_TXCID_CFG_MAD_TO_TC_RESETCSR							0x0000000000000000ull
#define FXR_TXCID_CFG_MAD_TO_TC_RESERVED_63_3_SHIFT						3
#define FXR_TXCID_CFG_MAD_TO_TC_RESERVED_63_3_MASK						0x1FFFFFFFFFFFFFFFull
#define FXR_TXCID_CFG_MAD_TO_TC_RESERVED_63_3_SMASK						0xFFFFFFFFFFFFFFF8ull
#define FXR_TXCID_CFG_MAD_TO_TC_MC_SHIFT							2
#define FXR_TXCID_CFG_MAD_TO_TC_MC_MASK								0x1ull
#define FXR_TXCID_CFG_MAD_TO_TC_MC_SMASK							0x4ull
#define FXR_TXCID_CFG_MAD_TO_TC_TC_SHIFT							0
#define FXR_TXCID_CFG_MAD_TO_TC_TC_MASK								0x3ull
#define FXR_TXCID_CFG_MAD_TO_TC_TC_SMASK							0x3ull
/*
* Table #10 of fxr_tx_ci_cid_csrs - TXCID_CFG_RX_MC0_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits refunded to RX for MC0 after reset.
*/
#define FXR_TXCID_CFG_RX_MC0_CRDTS								(FXR_TX_CI_CID_CSRS + 0x000000005028)
#define FXR_TXCID_CFG_RX_MC0_CRDTS_RESETCSR							0x0000000010101010ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_RESERVED_63_29_SHIFT						29
#define FXR_TXCID_CFG_RX_MC0_CRDTS_RESERVED_63_29_MASK						0x7FFFFFFFFull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_RESERVED_63_29_SMASK						0xFFFFFFFFE0000000ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC3_SHIFT							24
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC3_MASK							0x1Full
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC3_SMASK							0x1F000000ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_RESERVED_23_21_SHIFT						21
#define FXR_TXCID_CFG_RX_MC0_CRDTS_RESERVED_23_21_MASK						0x7ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_RESERVED_23_21_SMASK						0xE00000ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC2_SHIFT							16
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC2_MASK							0x1Full
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC2_SMASK							0x1F0000ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_RESERVED_15_13_SHIFT						13
#define FXR_TXCID_CFG_RX_MC0_CRDTS_RESERVED_15_13_MASK						0x7ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_RESERVED_15_13_SMASK						0xE000ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC1_SHIFT							8
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC1_MASK							0x1Full
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC1_SMASK							0x1F00ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_RESERVED_7_5_SHIFT						5
#define FXR_TXCID_CFG_RX_MC0_CRDTS_RESERVED_7_5_MASK						0x7ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_RESERVED_7_5_SMASK						0xE0ull
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC0_SHIFT							0
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC0_MASK							0x1Full
#define FXR_TXCID_CFG_RX_MC0_CRDTS_TC0_SMASK							0x1Full
/*
* Table #11 of fxr_tx_ci_cid_csrs - TXCID_CFG_RX_MC1_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits refunded to RX for MC1 after reset.
*/
#define FXR_TXCID_CFG_RX_MC1_CRDTS								(FXR_TX_CI_CID_CSRS + 0x000000005030)
#define FXR_TXCID_CFG_RX_MC1_CRDTS_RESETCSR							0x0000000010101010ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_RESERVED_63_29_SHIFT						29
#define FXR_TXCID_CFG_RX_MC1_CRDTS_RESERVED_63_29_MASK						0x7FFFFFFFFull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_RESERVED_63_29_SMASK						0xFFFFFFFFE0000000ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC3_SHIFT							24
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC3_MASK							0x1Full
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC3_SMASK							0x1F000000ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_RESERVED_23_21_SHIFT						21
#define FXR_TXCID_CFG_RX_MC1_CRDTS_RESERVED_23_21_MASK						0x7ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_RESERVED_23_21_SMASK						0xE00000ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC2_SHIFT							16
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC2_MASK							0x1Full
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC2_SMASK							0x1F0000ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_RESERVED_15_13_SHIFT						13
#define FXR_TXCID_CFG_RX_MC1_CRDTS_RESERVED_15_13_MASK						0x7ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_RESERVED_15_13_SMASK						0xE000ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC1_SHIFT							8
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC1_MASK							0x1Full
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC1_SMASK							0x1F00ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_RESERVED_7_5_SHIFT						5
#define FXR_TXCID_CFG_RX_MC1_CRDTS_RESERVED_7_5_MASK						0x7ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_RESERVED_7_5_SMASK						0xE0ull
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC0_SHIFT							0
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC0_MASK							0x1Full
#define FXR_TXCID_CFG_RX_MC1_CRDTS_TC0_SMASK							0x1Full
/*
* Table #12 of fxr_tx_ci_cid_csrs - TXCID_CFG_RX_MC1P_CRDTS
* This CSR contains the configuration parameters necessary to configure the 
* number of credits refunded to RX for MC1' after reset.
*/
#define FXR_TXCID_CFG_RX_MC1P_CRDTS								(FXR_TX_CI_CID_CSRS + 0x000000005038)
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_RESETCSR							0x0000000010101010ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_RESERVED_63_29_SHIFT					29
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_RESERVED_63_29_MASK						0x7FFFFFFFFull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_RESERVED_63_29_SMASK					0xFFFFFFFFE0000000ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC3_SHIFT							24
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC3_MASK							0x1Full
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC3_SMASK							0x1F000000ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_RESERVED_23_21_SHIFT					21
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_RESERVED_23_21_MASK						0x7ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_RESERVED_23_21_SMASK					0xE00000ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC2_SHIFT							16
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC2_MASK							0x1Full
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC2_SMASK							0x1F0000ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_RESERVED_15_13_SHIFT					13
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_RESERVED_15_13_MASK						0x7ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_RESERVED_15_13_SMASK					0xE000ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC1_SHIFT							8
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC1_MASK							0x1Full
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC1_SMASK							0x1F00ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_RESERVED_7_5_SHIFT						5
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_RESERVED_7_5_MASK						0x7ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_RESERVED_7_5_SMASK						0xE0ull
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC0_SHIFT							0
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC0_MASK							0x1Full
#define FXR_TXCID_CFG_RX_MC1P_CRDTS_TC0_SMASK							0x1Full
/*
* Table #13 of fxr_tx_ci_cid_csrs - TXCID_CFG_MAX_CONTEXTS
* This read only CSR contains the number of command queues available to 
* software.
*/
#define FXR_TXCID_CFG_MAX_CONTEXTS								(FXR_TX_CI_CID_CSRS + 0x000000005040)
#define FXR_TXCID_CFG_MAX_CONTEXTS_RESETCSR							0x0000000000000100ull
#define FXR_TXCID_CFG_MAX_CONTEXTS_RESERVED_63_9_SHIFT						9
#define FXR_TXCID_CFG_MAX_CONTEXTS_RESERVED_63_9_MASK						0x7FFFFFFFFFFFFFull
#define FXR_TXCID_CFG_MAX_CONTEXTS_RESERVED_63_9_SMASK						0xFFFFFFFFFFFFFE00ull
#define FXR_TXCID_CFG_MAX_CONTEXTS_COUNT_SHIFT							0
#define FXR_TXCID_CFG_MAX_CONTEXTS_COUNT_MASK							0x1FFull
#define FXR_TXCID_CFG_MAX_CONTEXTS_COUNT_SMASK							0x1FFull
/*
* Table #14 of fxr_tx_ci_cid_csrs - TXCID_CFG_SENDBTHQP
* KDETH check on incoming messages. On error, message will be thrown away and an 
* error flag will be set along with the cq number that contained the 
* message.
*/
#define FXR_TXCID_CFG_SENDBTHQP									(FXR_TX_CI_CID_CSRS + 0x000000005048)
#define FXR_TXCID_CFG_SENDBTHQP_RESETCSR							0x0000000000000000ull
#define FXR_TXCID_CFG_SENDBTHQP_RESERVED_63_9_SHIFT						9
#define FXR_TXCID_CFG_SENDBTHQP_RESERVED_63_9_MASK						0x7FFFFFFFFFFFFFull
#define FXR_TXCID_CFG_SENDBTHQP_RESERVED_63_9_SMASK						0xFFFFFFFFFFFFFE00ull
#define FXR_TXCID_CFG_SENDBTHQP_DISALLOWEDKDETH_SHIFT						8
#define FXR_TXCID_CFG_SENDBTHQP_DISALLOWEDKDETH_MASK						0x1ull
#define FXR_TXCID_CFG_SENDBTHQP_DISALLOWEDKDETH_SMASK						0x100ull
#define FXR_TXCID_CFG_SENDBTHQP_SENDBTHQP_SHIFT							0
#define FXR_TXCID_CFG_SENDBTHQP_SENDBTHQP_MASK							0xFFull
#define FXR_TXCID_CFG_SENDBTHQP_SENDBTHQP_SMASK							0xFFull
/*
* Table #15 of fxr_tx_ci_cid_csrs - TXCID_CFG_STALL_OTR_CREDITS_W
* This CSR configures the performance registers used to track stalling due to a 
* lack of OTR credits. See more details in Performance Counters 
* Specification.
*/
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_W							(FXR_TX_CI_CID_CSRS + 0x000000005050)
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_W_RESETCSR						0x000000000000000Full
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_W_RESERVED_63_4_SHIFT					4
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_W_RESERVED_63_4_MASK					0xFFFFFFFFFFFFFFFull
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_W_RESERVED_63_4_SMASK					0xFFFFFFFFFFFFFFF0ull
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_W_MCTC_SHIFT						0
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_W_MCTC_MASK						0xFull
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_W_MCTC_SMASK						0xFull
/*
* Table #16 of fxr_tx_ci_cid_csrs - TXCID_CFG_STALL_OTR_CREDITS_X
* This CSR configures the performance registers used to track stalling due to a 
* lack of OTR credits. See more details in Performance Counters 
* Specification.
*/
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_X							(FXR_TX_CI_CID_CSRS + 0x000000005058)
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_X_RESETCSR						0x000000000000000Cull
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_X_RESERVED_63_4_SHIFT					4
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_X_RESERVED_63_4_MASK					0xFFFFFFFFFFFFFFFull
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_X_RESERVED_63_4_SMASK					0xFFFFFFFFFFFFFFF0ull
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_X_MCTC_SHIFT						0
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_X_MCTC_MASK						0xFull
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_X_MCTC_SMASK						0xFull
/*
* Table #17 of fxr_tx_ci_cid_csrs - TXCID_CFG_STALL_OTR_CREDITS_Y
* This CSR configures the performance registers used to track stalling due to a 
* lack of OTR credits. See more details in Performance Counters 
* Specification.
*/
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_Y							(FXR_TX_CI_CID_CSRS + 0x000000005060)
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_Y_RESETCSR						0x000000000000000Dull
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_Y_RESERVED_63_4_SHIFT					4
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_Y_RESERVED_63_4_MASK					0xFFFFFFFFFFFFFFFull
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_Y_RESERVED_63_4_SMASK					0xFFFFFFFFFFFFFFF0ull
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_Y_MCTC_SHIFT						0
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_Y_MCTC_MASK						0xFull
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_Y_MCTC_SMASK						0xFull
/*
* Table #18 of fxr_tx_ci_cid_csrs - TXCID_CFG_STALL_OTR_CREDITS_Z
* This CSR configures the performance registers used to track stalling due to a 
* lack of OTR credits. See more details in Performance Counters 
* Specification.
*/
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_Z							(FXR_TX_CI_CID_CSRS + 0x000000005068)
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_Z_RESETCSR						0x000000000000000Eull
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_Z_RESERVED_63_4_SHIFT					4
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_Z_RESERVED_63_4_MASK					0xFFFFFFFFFFFFFFFull
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_Z_RESERVED_63_4_SMASK					0xFFFFFFFFFFFFFFF0ull
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_Z_MCTC_SHIFT						0
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_Z_MCTC_MASK						0xFull
#define FXR_TXCID_CFG_STALL_OTR_CREDITS_Z_MCTC_SMASK						0xFull
/*
* Table #19 of fxr_tx_ci_cid_csrs - TXCID_CFG_RC_REMAP
* RC is a three bit 'routing control' field present in every command. An 8-entry 
* RC-to-RC remapping table exists in the Transmit logic CSR state. All Portals 
* commands from non-privileged command queues undergo RC-to-RC remapping to 
* ensure the user cannot inject traffic on a reserved or unimplemented RC. The 
* default mapping is unity (entry 0 is 0, entry 1 is 1, etc.). Remapping will 
* always succeed (there is no failure for this stage).
*/
#define FXR_TXCID_CFG_RC_REMAP									(FXR_TX_CI_CID_CSRS + 0x000000005070)
#define FXR_TXCID_CFG_RC_REMAP_RESETCSR								0x0000000076543210ull
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_63_31_SHIFT						31
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_63_31_MASK						0x1FFFFFFFFull
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_63_31_SMASK						0xFFFFFFFF80000000ull
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_7_SHIFT						28
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_7_MASK							0x7ull
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_7_SMASK						0x70000000ull
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_27_SHIFT						27
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_27_MASK							0x1ull
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_27_SMASK						0x8000000ull
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_6_SHIFT						24
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_6_MASK							0x7ull
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_6_SMASK						0x7000000ull
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_23_SHIFT						23
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_23_MASK							0x1ull
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_23_SMASK						0x800000ull
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_5_SHIFT						20
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_5_MASK							0x7ull
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_5_SMASK						0x700000ull
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_19_SHIFT						19
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_19_MASK							0x1ull
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_19_SMASK						0x80000ull
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_4_SHIFT						16
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_4_MASK							0x7ull
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_4_SMASK						0x70000ull
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_15_SHIFT						15
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_15_MASK							0x1ull
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_15_SMASK						0x8000ull
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_3_SHIFT						12
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_3_MASK							0x7ull
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_3_SMASK						0x7000ull
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_11_SHIFT						11
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_11_MASK							0x1ull
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_11_SMASK						0x800ull
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_2_SHIFT						8
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_2_MASK							0x7ull
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_2_SMASK						0x700ull
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_7_SHIFT							7
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_7_MASK							0x1ull
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_7_SMASK							0x80ull
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_1_SHIFT						4
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_1_MASK							0x7ull
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_1_SMASK						0x70ull
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_3_SHIFT							3
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_3_MASK							0x1ull
#define FXR_TXCID_CFG_RC_REMAP_RESERVED_3_SMASK							0x8ull
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_0_SHIFT						0
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_0_MASK							0x7ull
#define FXR_TXCID_CFG_RC_REMAP_REMAP_VAL_0_SMASK						0x7ull
/*
* Table #20 of fxr_tx_ci_cid_csrs - TXCID_CFG_DLID_GRANULARITY
* Specifies the DLID relocation table per entry block size. For systems that use 
* 16 or fewer bits for LID addresses, the granularity should be set to 0. For 
* greater than 16 bit LID addressing, the granularity should be set to the 
* number of LID addresses - 16.
*/
#define FXR_TXCID_CFG_DLID_GRANULARITY								(FXR_TX_CI_CID_CSRS + 0x000000005110)
#define FXR_TXCID_CFG_DLID_GRANULARITY_RESETCSR							0x0000000000000000ull
#define FXR_TXCID_CFG_DLID_GRANULARITY_RESERVED_63_4_SHIFT					4
#define FXR_TXCID_CFG_DLID_GRANULARITY_RESERVED_63_4_MASK					0xFFFFFFFFFFFFFFFull
#define FXR_TXCID_CFG_DLID_GRANULARITY_RESERVED_63_4_SMASK					0xFFFFFFFFFFFFFFF0ull
#define FXR_TXCID_CFG_DLID_GRANULARITY_GRANULARITY_SHIFT					0
#define FXR_TXCID_CFG_DLID_GRANULARITY_GRANULARITY_MASK						0xFull
#define FXR_TXCID_CFG_DLID_GRANULARITY_GRANULARITY_SMASK					0xFull
/*
* Table #21 of fxr_tx_ci_cid_csrs - TXCID_CFG_DLID_RT_ADDR
* This CSR allows indirect access to the Transmit DLID Relocation Table. These 
* arrays can not be written to during normal operation. This register is for 
* debug use only. TLB Tag entries are 61 bits, with 65,535 entries. The data for 
* the read or write to this register is contained in the next CSR
*/
#define FXR_TXCID_CFG_DLID_RT_ADDR								(FXR_TX_CI_CID_CSRS + 0x000000300000)
#define FXR_TXCID_CFG_DLID_RT_ADDR_RESETCSR							0x0020000000000000ull
#define FXR_TXCID_CFG_DLID_RT_ADDR_VALID_SHIFT							63
#define FXR_TXCID_CFG_DLID_RT_ADDR_VALID_MASK							0x1ull
#define FXR_TXCID_CFG_DLID_RT_ADDR_VALID_SMASK							0x8000000000000000ull
#define FXR_TXCID_CFG_DLID_RT_ADDR_WRITE_SHIFT							62
#define FXR_TXCID_CFG_DLID_RT_ADDR_WRITE_MASK							0x1ull
#define FXR_TXCID_CFG_DLID_RT_ADDR_WRITE_SMASK							0x4000000000000000ull
#define FXR_TXCID_CFG_DLID_RT_ADDR_RESERVED_61_60_SHIFT						60
#define FXR_TXCID_CFG_DLID_RT_ADDR_RESERVED_61_60_MASK						0x3ull
#define FXR_TXCID_CFG_DLID_RT_ADDR_RESERVED_61_60_SMASK						0x3000000000000000ull
#define FXR_TXCID_CFG_DLID_RT_ADDR_PAYLOAD_REGS_SHIFT						52
#define FXR_TXCID_CFG_DLID_RT_ADDR_PAYLOAD_REGS_MASK						0xFFull
#define FXR_TXCID_CFG_DLID_RT_ADDR_PAYLOAD_REGS_SMASK						0xFF0000000000000ull
#define FXR_TXCID_CFG_DLID_RT_ADDR_ADDRESS_SHIFT						0
#define FXR_TXCID_CFG_DLID_RT_ADDR_ADDRESS_MASK							0xFFFFFFFFFFFFFull
#define FXR_TXCID_CFG_DLID_RT_ADDR_ADDRESS_SMASK						0xFFFFFFFFFFFFFull
/*
* Table #22 of fxr_tx_ci_cid_csrs - TXCID_CFG_DLID_RT_DATA
* This is the data for bits of the Transmit DLID Table being accessed with the 
* #%%#TXCID_CFG_DLID_RT_ADDR#%%# register. The data from this CSR is written to 
* the Transmit DLID Table if the write bit is active in that CSR, or this data 
* will contain the read data if the write bit is not active..
*/
#define FXR_TXCID_CFG_DLID_RT_DATA								(FXR_TX_CI_CID_CSRS + 0x000000300008)
#define FXR_TXCID_CFG_DLID_RT_DATA_RESETCSR							0x0000000000000000ull
#define FXR_TXCID_CFG_DLID_RT_DATA_RESERVED_63_60_SHIFT						60
#define FXR_TXCID_CFG_DLID_RT_DATA_RESERVED_63_60_MASK						0xFull
#define FXR_TXCID_CFG_DLID_RT_DATA_RESERVED_63_60_SMASK						0xF000000000000000ull
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_DISABLE_SHIFT						59
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_DISABLE_MASK						0x1ull
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_DISABLE_SMASK						0x800000000000000ull
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_BLK_SIZE_SHIFT						56
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_BLK_SIZE_MASK						0x7ull
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_BLK_SIZE_SMASK						0x700000000000000ull
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_MATCH_SHIFT						48
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_MATCH_MASK						0xFFull
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_MATCH_SMASK						0xFF000000000000ull
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_PHYS_DLID_SHIFT						24
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_PHYS_DLID_MASK						0xFFFFFFull
#define FXR_TXCID_CFG_DLID_RT_DATA_RPLC_PHYS_DLID_SMASK						0xFFFFFF000000ull
#define FXR_TXCID_CFG_DLID_RT_DATA_BLK_PHYS_DLID_SHIFT						0
#define FXR_TXCID_CFG_DLID_RT_DATA_BLK_PHYS_DLID_MASK						0xFFFFFFull
#define FXR_TXCID_CFG_DLID_RT_DATA_BLK_PHYS_DLID_SMASK						0xFFFFFFull
/*
* Table #23 of fxr_tx_ci_cid_csrs - TXCID_STS_CQ_RW_CSR
* This CSR is used to describe the address region that is mapped to the transmit 
* command queues and uses the CSR access path.
*/
#define FXR_TXCID_STS_CQ_RW_CSR									(FXR_TX_CI_CID_CSRS + 0x000000100000)
#define FXR_TXCID_STS_CQ_RW_CSR_RESETCSR							0x0000000000000000ull
#define FXR_TXCID_STS_CQ_RW_CSR_TXCI_QWORD_SHIFT						0
#define FXR_TXCID_STS_CQ_RW_CSR_TXCI_QWORD_MASK							0xFFFFFFFFFFFFFFFFull
#define FXR_TXCID_STS_CQ_RW_CSR_TXCI_QWORD_SMASK						0xFFFFFFFFFFFFFFFFull
/*
* Table #24 of fxr_tx_ci_cid_csrs - TXCID_ERR_STS
* This is the Error Status CSR. Bits are set by hardware or by writing to the 
* TXCI_ERR_FRC CSR. Bits are cleared by writing to the TXCI_ERR_CLR CSR. Before 
* clearing the error status, it is required that reason of error is cleared. If 
* that is not done, the error will set again and interrupt will be fired 
* again.
*/
#define FXR_TXCID_ERR_STS									(FXR_TX_CI_CID_CSRS + 0x000000006000)
#define FXR_TXCID_ERR_STS_RESETCSR								0x0000000000000000ull
#define FXR_TXCID_ERR_STS_RESERVED_63_39_SHIFT							39
#define FXR_TXCID_ERR_STS_RESERVED_63_39_MASK							0x1FFFFFFull
#define FXR_TXCID_ERR_STS_RESERVED_63_39_SMASK							0xFFFFFF8000000000ull
#define FXR_TXCID_ERR_STS_PKEY_MTCH_VIO_ERR_SHIFT						38
#define FXR_TXCID_ERR_STS_PKEY_MTCH_VIO_ERR_MASK						0x1ull
#define FXR_TXCID_ERR_STS_PKEY_MTCH_VIO_ERR_SMASK						0x4000000000ull
#define FXR_TXCID_ERR_STS_LNH_VIO_ERR_SHIFT							37
#define FXR_TXCID_ERR_STS_LNH_VIO_ERR_MASK							0x1ull
#define FXR_TXCID_ERR_STS_LNH_VIO_ERR_SMASK							0x2000000000ull
#define FXR_TXCID_ERR_STS_AUTH_INDEX_ERR_SHIFT							36
#define FXR_TXCID_ERR_STS_AUTH_INDEX_ERR_MASK							0x1ull
#define FXR_TXCID_ERR_STS_AUTH_INDEX_ERR_SMASK							0x1000000000ull
#define FXR_TXCID_ERR_STS_RAW_HIFIS_RSP_2DS_ANY_MBE_SHIFT					35
#define FXR_TXCID_ERR_STS_RAW_HIFIS_RSP_2DS_ANY_MBE_MASK					0x1ull
#define FXR_TXCID_ERR_STS_RAW_HIFIS_RSP_2DS_ANY_MBE_SMASK					0x800000000ull
#define FXR_TXCID_ERR_STS_RAW_HIFIS_RSP_2DS_ANY_SBE_SHIFT					34
#define FXR_TXCID_ERR_STS_RAW_HIFIS_RSP_2DS_ANY_SBE_MASK					0x1ull
#define FXR_TXCID_ERR_STS_RAW_HIFIS_RSP_2DS_ANY_SBE_SMASK					0x400000000ull
#define FXR_TXCID_ERR_STS_WRITE_TO_DISABLED_CQ_SHIFT						33
#define FXR_TXCID_ERR_STS_WRITE_TO_DISABLED_CQ_MASK						0x1ull
#define FXR_TXCID_ERR_STS_WRITE_TO_DISABLED_CQ_SMASK						0x200000000ull
#define FXR_TXCID_ERR_STS_OUTOFBOUND_ERROR_SHIFT						32
#define FXR_TXCID_ERR_STS_OUTOFBOUND_ERROR_MASK							0x1ull
#define FXR_TXCID_ERR_STS_OUTOFBOUND_ERROR_SMASK						0x100000000ull
#define FXR_TXCID_ERR_STS_JKEY_MTCH_ERR_SHIFT							31
#define FXR_TXCID_ERR_STS_JKEY_MTCH_ERR_MASK							0x1ull
#define FXR_TXCID_ERR_STS_JKEY_MTCH_ERR_SMASK							0x80000000ull
#define FXR_TXCID_ERR_STS_HIFIS_RSP_2DS_ANY_MBE_SHIFT						30
#define FXR_TXCID_ERR_STS_HIFIS_RSP_2DS_ANY_MBE_MASK						0x1ull
#define FXR_TXCID_ERR_STS_HIFIS_RSP_2DS_ANY_MBE_SMASK						0x40000000ull
#define FXR_TXCID_ERR_STS_HIFIS_RSP_2DS_ANY_SBE_SHIFT						29
#define FXR_TXCID_ERR_STS_HIFIS_RSP_2DS_ANY_SBE_MASK						0x1ull
#define FXR_TXCID_ERR_STS_HIFIS_RSP_2DS_ANY_SBE_SMASK						0x20000000ull
#define FXR_TXCID_ERR_STS_FXR_HIFIS_REQRSP_DVAL_PAR_ERR_SHIFT					28
#define FXR_TXCID_ERR_STS_FXR_HIFIS_REQRSP_DVAL_PAR_ERR_MASK					0x1ull
#define FXR_TXCID_ERR_STS_FXR_HIFIS_REQRSP_DVAL_PAR_ERR_SMASK					0x10000000ull
#define FXR_TXCID_ERR_STS_FXR_HIFIS_REQRSP_TVAL_PAR_ERR_SHIFT					27
#define FXR_TXCID_ERR_STS_FXR_HIFIS_REQRSP_TVAL_PAR_ERR_MASK					0x1ull
#define FXR_TXCID_ERR_STS_FXR_HIFIS_REQRSP_TVAL_PAR_ERR_SMASK					0x8000000ull
#define FXR_TXCID_ERR_STS_FXR_HIFIS_REQRSP_HVAL_PAR_ERR_SHIFT					26
#define FXR_TXCID_ERR_STS_FXR_HIFIS_REQRSP_HVAL_PAR_ERR_MASK					0x1ull
#define FXR_TXCID_ERR_STS_FXR_HIFIS_REQRSP_HVAL_PAR_ERR_SMASK					0x4000000ull
#define FXR_TXCID_ERR_STS_HIFIS_HDR_ECC_MBE_ERR_SHIFT						25
#define FXR_TXCID_ERR_STS_HIFIS_HDR_ECC_MBE_ERR_MASK						0x1ull
#define FXR_TXCID_ERR_STS_HIFIS_HDR_ECC_MBE_ERR_SMASK						0x2000000ull
#define FXR_TXCID_ERR_STS_HIFIS_HDR_ECC_SBE_ERR_SHIFT						24
#define FXR_TXCID_ERR_STS_HIFIS_HDR_ECC_SBE_ERR_MASK						0x1ull
#define FXR_TXCID_ERR_STS_HIFIS_HDR_ECC_SBE_ERR_SMASK						0x1000000ull
#define FXR_TXCID_ERR_STS_DROP_DUE_TO_SL_DISABLE_SHIFT						23
#define FXR_TXCID_ERR_STS_DROP_DUE_TO_SL_DISABLE_MASK						0x1ull
#define FXR_TXCID_ERR_STS_DROP_DUE_TO_SL_DISABLE_SMASK						0x800000ull
#define FXR_TXCID_ERR_STS_PID_MTCH_VIO_ERR_SHIFT						22
#define FXR_TXCID_ERR_STS_PID_MTCH_VIO_ERR_MASK							0x1ull
#define FXR_TXCID_ERR_STS_PID_MTCH_VIO_ERR_SMASK						0x400000ull
#define FXR_TXCID_ERR_STS_MAD_PKT_PERM_VIO_ERR_SHIFT						21
#define FXR_TXCID_ERR_STS_MAD_PKT_PERM_VIO_ERR_MASK						0x1ull
#define FXR_TXCID_ERR_STS_MAD_PKT_PERM_VIO_ERR_SMASK						0x200000ull
#define FXR_TXCID_ERR_STS_CQ_CFG_MEM_P1_SBE_SHIFT						20
#define FXR_TXCID_ERR_STS_CQ_CFG_MEM_P1_SBE_MASK						0x1ull
#define FXR_TXCID_ERR_STS_CQ_CFG_MEM_P1_SBE_SMASK						0x100000ull
#define FXR_TXCID_ERR_STS_CQ_CFG_MEM_P1_MBE_SHIFT						19
#define FXR_TXCID_ERR_STS_CQ_CFG_MEM_P1_MBE_MASK						0x1ull
#define FXR_TXCID_ERR_STS_CQ_CFG_MEM_P1_MBE_SMASK						0x80000ull
#define FXR_TXCID_ERR_STS_LENGTH_ODD_SBE_SHIFT							18
#define FXR_TXCID_ERR_STS_LENGTH_ODD_SBE_MASK							0x1ull
#define FXR_TXCID_ERR_STS_LENGTH_ODD_SBE_SMASK							0x40000ull
#define FXR_TXCID_ERR_STS_LENGTH_ODD_MBE_SHIFT							17
#define FXR_TXCID_ERR_STS_LENGTH_ODD_MBE_MASK							0x1ull
#define FXR_TXCID_ERR_STS_LENGTH_ODD_MBE_SMASK							0x20000ull
#define FXR_TXCID_ERR_STS_AUTH_MEM_SBE_SHIFT							16
#define FXR_TXCID_ERR_STS_AUTH_MEM_SBE_MASK							0x1ull
#define FXR_TXCID_ERR_STS_AUTH_MEM_SBE_SMASK							0x10000ull
#define FXR_TXCID_ERR_STS_AUTH_MEM_MBE_SHIFT							15
#define FXR_TXCID_ERR_STS_AUTH_MEM_MBE_MASK							0x1ull
#define FXR_TXCID_ERR_STS_AUTH_MEM_MBE_SMASK							0x8000ull
#define FXR_TXCID_ERR_STS_LOW_OVERHEAD_INCONSISTENT_2ND_PKT_ERR_SHIFT				14
#define FXR_TXCID_ERR_STS_LOW_OVERHEAD_INCONSISTENT_2ND_PKT_ERR_MASK				0x1ull
#define FXR_TXCID_ERR_STS_LOW_OVERHEAD_INCONSISTENT_2ND_PKT_ERR_SMASK				0x4000ull
#define FXR_TXCID_ERR_STS_TXCI_HEAD_SBE_ERR_SHIFT						13
#define FXR_TXCID_ERR_STS_TXCI_HEAD_SBE_ERR_MASK						0x1ull
#define FXR_TXCID_ERR_STS_TXCI_HEAD_SBE_ERR_SMASK						0x2000ull
#define FXR_TXCID_ERR_STS_TXCI_HEAD_MBE_ERR_SHIFT						12
#define FXR_TXCID_ERR_STS_TXCI_HEAD_MBE_ERR_MASK						0x1ull
#define FXR_TXCID_ERR_STS_TXCI_HEAD_MBE_ERR_SMASK						0x1000ull
#define FXR_TXCID_ERR_STS_TABLE_SBE_ERR_SHIFT							11
#define FXR_TXCID_ERR_STS_TABLE_SBE_ERR_MASK							0x1ull
#define FXR_TXCID_ERR_STS_TABLE_SBE_ERR_SMASK							0x800ull
#define FXR_TXCID_ERR_STS_TABLE_MBE_ERR_SHIFT							10
#define FXR_TXCID_ERR_STS_TABLE_MBE_ERR_MASK							0x1ull
#define FXR_TXCID_ERR_STS_TABLE_MBE_ERR_SMASK							0x400ull
#define FXR_TXCID_ERR_STS_RPL_OVFLW_ERR_SHIFT							9
#define FXR_TXCID_ERR_STS_RPL_OVFLW_ERR_MASK							0x1ull
#define FXR_TXCID_ERR_STS_RPL_OVFLW_ERR_SMASK							0x200ull
#define FXR_TXCID_ERR_STS_LADDR_OVFLW_ERR_SHIFT							8
#define FXR_TXCID_ERR_STS_LADDR_OVFLW_ERR_MASK							0x1ull
#define FXR_TXCID_ERR_STS_LADDR_OVFLW_ERR_SMASK							0x100ull
#define FXR_TXCID_ERR_STS_DLID_TABLE_SIZE_ERR_SHIFT						7
#define FXR_TXCID_ERR_STS_DLID_TABLE_SIZE_ERR_MASK						0x1ull
#define FXR_TXCID_ERR_STS_DLID_TABLE_SIZE_ERR_SMASK						0x80ull
#define FXR_TXCID_ERR_STS_DLID_CSR_CFG_SBE_ERR_SHIFT						6
#define FXR_TXCID_ERR_STS_DLID_CSR_CFG_SBE_ERR_MASK						0x1ull
#define FXR_TXCID_ERR_STS_DLID_CSR_CFG_SBE_ERR_SMASK						0x40ull
#define FXR_TXCID_ERR_STS_DLID_CSR_CFG_MBE_ERR_SHIFT						5
#define FXR_TXCID_ERR_STS_DLID_CSR_CFG_MBE_ERR_MASK						0x1ull
#define FXR_TXCID_ERR_STS_DLID_CSR_CFG_MBE_ERR_SMASK						0x20ull
#define FXR_TXCID_ERR_STS_CSR_DLID_TABLE_ERR_SHIFT						4
#define FXR_TXCID_ERR_STS_CSR_DLID_TABLE_ERR_MASK						0x1ull
#define FXR_TXCID_ERR_STS_CSR_DLID_TABLE_ERR_SMASK						0x10ull
#define FXR_TXCID_ERR_STS_BLK_OVFLW_ERR_SHIFT							3
#define FXR_TXCID_ERR_STS_BLK_OVFLW_ERR_MASK							0x1ull
#define FXR_TXCID_ERR_STS_BLK_OVFLW_ERR_SMASK							0x8ull
#define FXR_TXCID_ERR_STS_LADDR_TOO_HI_ERR_SHIFT						2
#define FXR_TXCID_ERR_STS_LADDR_TOO_HI_ERR_MASK							0x1ull
#define FXR_TXCID_ERR_STS_LADDR_TOO_HI_ERR_SMASK						0x4ull
#define FXR_TXCID_ERR_STS_KDETH_PERM_VIO_ERR_SHIFT						1
#define FXR_TXCID_ERR_STS_KDETH_PERM_VIO_ERR_MASK						0x1ull
#define FXR_TXCID_ERR_STS_KDETH_PERM_VIO_ERR_SMASK						0x2ull
#define FXR_TXCID_ERR_STS_DLID_PERM_VIO_ERR_SHIFT						0
#define FXR_TXCID_ERR_STS_DLID_PERM_VIO_ERR_MASK						0x1ull
#define FXR_TXCID_ERR_STS_DLID_PERM_VIO_ERR_SMASK						0x1ull
/*
* Table #25 of fxr_tx_ci_cid_csrs - TXCID_ERR_CLR
* This is the Error Clear CSR. Writing a 1 to a valid bit will clear the 
* corresponding bit in the TXCI_ERR_STS CSR.
*/
#define FXR_TXCID_ERR_CLR									(FXR_TX_CI_CID_CSRS + 0x000000006008)
#define FXR_TXCID_ERR_CLR_RESETCSR								0x0000000000000000ull
#define FXR_TXCID_ERR_CLR_RESERVED_63_38_SHIFT							38
#define FXR_TXCID_ERR_CLR_RESERVED_63_38_MASK							0x3FFFFFFull
#define FXR_TXCID_ERR_CLR_RESERVED_63_38_SMASK							0xFFFFFFC000000000ull
#define FXR_TXCID_ERR_CLR_VALUE_SHIFT								0
#define FXR_TXCID_ERR_CLR_VALUE_MASK								0x3FFFFFFFFFull
#define FXR_TXCID_ERR_CLR_VALUE_SMASK								0x3FFFFFFFFFull
/*
* Table #26 of fxr_tx_ci_cid_csrs - TXCID_ERR_FRC
* This is the Error Force CSR. Writing a 1 to a valid bit will set the 
* corresponding bit in the TXCI_ERR_STS CSR.
*/
#define FXR_TXCID_ERR_FRC									(FXR_TX_CI_CID_CSRS + 0x000000006010)
#define FXR_TXCID_ERR_FRC_RESETCSR								0x0000000000000000ull
#define FXR_TXCID_ERR_FRC_RESERVED_63_38_SHIFT							38
#define FXR_TXCID_ERR_FRC_RESERVED_63_38_MASK							0x3FFFFFFull
#define FXR_TXCID_ERR_FRC_RESERVED_63_38_SMASK							0xFFFFFFC000000000ull
#define FXR_TXCID_ERR_FRC_VALUE_SHIFT								0
#define FXR_TXCID_ERR_FRC_VALUE_MASK								0x3FFFFFFFFFull
#define FXR_TXCID_ERR_FRC_VALUE_SMASK								0x3FFFFFFFFFull
/*
* Table #27 of fxr_tx_ci_cid_csrs - TXCID_ERR_EN_HOST
* This is the Error Enable for the Host Interrupt. If a bit is set, the 
* corresponding error bit in TXCI_ERR_STS will cause an interrupt on the HOST 
* interrupt signal.
*/
#define FXR_TXCID_ERR_EN_HOST									(FXR_TX_CI_CID_CSRS + 0x000000006018)
#define FXR_TXCID_ERR_EN_HOST_RESETCSR								0x0000000000000000ull
#define FXR_TXCID_ERR_EN_HOST_RESERVED_63_38_SHIFT						38
#define FXR_TXCID_ERR_EN_HOST_RESERVED_63_38_MASK						0x3FFFFFFull
#define FXR_TXCID_ERR_EN_HOST_RESERVED_63_38_SMASK						0xFFFFFFC000000000ull
#define FXR_TXCID_ERR_EN_HOST_VALUE_SHIFT							0
#define FXR_TXCID_ERR_EN_HOST_VALUE_MASK							0x3FFFFFFFFFull
#define FXR_TXCID_ERR_EN_HOST_VALUE_SMASK							0x3FFFFFFFFFull
/*
* Table #28 of fxr_tx_ci_cid_csrs - TXCID_ERR_FIRST_HOST
* This is the First Error CSR for the Host Interrupt. When this CSR is clear, it 
* will capture the next TXCI_ERR_STS value when a new HOST Interrupt 
* occurs.
*/
#define FXR_TXCID_ERR_FIRST_HOST								(FXR_TX_CI_CID_CSRS + 0x000000006020)
#define FXR_TXCID_ERR_FIRST_HOST_RESETCSR							0x0000000000000000ull
#define FXR_TXCID_ERR_FIRST_HOST_RESERVED_63_38_SHIFT						38
#define FXR_TXCID_ERR_FIRST_HOST_RESERVED_63_38_MASK						0x3FFFFFFull
#define FXR_TXCID_ERR_FIRST_HOST_RESERVED_63_38_SMASK						0xFFFFFFC000000000ull
#define FXR_TXCID_ERR_FIRST_HOST_VALUE_SHIFT							0
#define FXR_TXCID_ERR_FIRST_HOST_VALUE_MASK							0x3FFFFFFFFFull
#define FXR_TXCID_ERR_FIRST_HOST_VALUE_SMASK							0x3FFFFFFFFFull
/*
* Table #29 of fxr_tx_ci_cid_csrs - TXCID_ERR_EN_BMC
* This is the Error Enable for the BMC Interrupt. If a bit is set, the 
* corresponding error bit in TXCI_ERR_STS will cause an interrupt on the BMC 
* interrupt signal.
*/
#define FXR_TXCID_ERR_EN_BMC									(FXR_TX_CI_CID_CSRS + 0x000000006028)
#define FXR_TXCID_ERR_EN_BMC_RESETCSR								0x0000000000000000ull
#define FXR_TXCID_ERR_EN_BMC_RESERVED_63_38_SHIFT						38
#define FXR_TXCID_ERR_EN_BMC_RESERVED_63_38_MASK						0x3FFFFFFull
#define FXR_TXCID_ERR_EN_BMC_RESERVED_63_38_SMASK						0xFFFFFFC000000000ull
#define FXR_TXCID_ERR_EN_BMC_VALUE_SHIFT							0
#define FXR_TXCID_ERR_EN_BMC_VALUE_MASK								0x3FFFFFFFFFull
#define FXR_TXCID_ERR_EN_BMC_VALUE_SMASK							0x3FFFFFFFFFull
/*
* Table #30 of fxr_tx_ci_cid_csrs - TXCID_ERR_FIRST_BMC
* This is the First Error CSR for the BMC Interrupt. When this CSR is clear, it 
* will capture the next TXCI_ERR_STS value when a new BMC Interrupt 
* occurs.
*/
#define FXR_TXCID_ERR_FIRST_BMC									(FXR_TX_CI_CID_CSRS + 0x000000006030)
#define FXR_TXCID_ERR_FIRST_BMC_RESETCSR							0x0000000000000000ull
#define FXR_TXCID_ERR_FIRST_BMC_RESERVED_63_38_SHIFT						38
#define FXR_TXCID_ERR_FIRST_BMC_RESERVED_63_38_MASK						0x3FFFFFFull
#define FXR_TXCID_ERR_FIRST_BMC_RESERVED_63_38_SMASK						0xFFFFFFC000000000ull
#define FXR_TXCID_ERR_FIRST_BMC_VALUE_SHIFT							0
#define FXR_TXCID_ERR_FIRST_BMC_VALUE_MASK							0x3FFFFFFFFFull
#define FXR_TXCID_ERR_FIRST_BMC_VALUE_SMASK							0x3FFFFFFFFFull
/*
* Table #31 of fxr_tx_ci_cid_csrs - TXCID_ERR_EN_QUAR
* This is the Error Enable for the Quarantine Interrupt. If a bit is set, the 
* corresponding error bit in TXCI_ERR_STS will cause an interrupt on the QUAR 
* interrupt signal.
*/
#define FXR_TXCID_ERR_EN_QUAR									(FXR_TX_CI_CID_CSRS + 0x000000006038)
#define FXR_TXCID_ERR_EN_QUAR_RESETCSR								0x0000000000000000ull
#define FXR_TXCID_ERR_EN_QUAR_RESERVED_63_38_SHIFT						38
#define FXR_TXCID_ERR_EN_QUAR_RESERVED_63_38_MASK						0x3FFFFFFull
#define FXR_TXCID_ERR_EN_QUAR_RESERVED_63_38_SMASK						0xFFFFFFC000000000ull
#define FXR_TXCID_ERR_EN_QUAR_VALUE_SHIFT							0
#define FXR_TXCID_ERR_EN_QUAR_VALUE_MASK							0x3FFFFFFFFFull
#define FXR_TXCID_ERR_EN_QUAR_VALUE_SMASK							0x3FFFFFFFFFull
/*
* Table #32 of fxr_tx_ci_cid_csrs - TXCID_ERR_FIRST_QUAR
* This is the First Error CSR for the Quarantine Interrupt. When this CSR is 
* clear, it will capture the next TXCI_ERR_STS value when a new QUAR Interrupt 
* occurs.
*/
#define FXR_TXCID_ERR_FIRST_QUAR								(FXR_TX_CI_CID_CSRS + 0x000000006040)
#define FXR_TXCID_ERR_FIRST_QUAR_RESETCSR							0x0000000000000000ull
#define FXR_TXCID_ERR_FIRST_QUAR_RESERVED_63_38_SHIFT						38
#define FXR_TXCID_ERR_FIRST_QUAR_RESERVED_63_38_MASK						0x3FFFFFFull
#define FXR_TXCID_ERR_FIRST_QUAR_RESERVED_63_38_SMASK						0xFFFFFFC000000000ull
#define FXR_TXCID_ERR_FIRST_QUAR_VALUE_SHIFT							0
#define FXR_TXCID_ERR_FIRST_QUAR_VALUE_MASK							0x3FFFFFFFFFull
#define FXR_TXCID_ERR_FIRST_QUAR_VALUE_SMASK							0x3FFFFFFFFFull
/*
* Table #33 of fxr_tx_ci_cid_csrs - TXCID_ERR_INFO_SBE_MBE
* Error Info for the mbe and sbe events. (There may be many Error Info 
* Registers.)
*/
#define FXR_TXCID_ERR_INFO_SBE_MBE								(FXR_TX_CI_CID_CSRS + 0x000000006048)
#define FXR_TXCID_ERR_INFO_SBE_MBE_RESETCSR							0x0000000000000000ull
#define FXR_TXCID_ERR_INFO_SBE_MBE_RESERVED_63_56_SHIFT						56
#define FXR_TXCID_ERR_INFO_SBE_MBE_RESERVED_63_56_MASK						0xFFull
#define FXR_TXCID_ERR_INFO_SBE_MBE_RESERVED_63_56_SMASK						0xFF00000000000000ull
#define FXR_TXCID_ERR_INFO_SBE_MBE_CNT_SHIFT							48
#define FXR_TXCID_ERR_INFO_SBE_MBE_CNT_MASK							0xFFull
#define FXR_TXCID_ERR_INFO_SBE_MBE_CNT_SMASK							0xFF000000000000ull
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_AUTH_MEM_SBE_SHIFT					40
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_AUTH_MEM_SBE_MASK					0xFFull
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_AUTH_MEM_SBE_SMASK					0xFF0000000000ull
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_LENGTH_ODD_SBE_SHIFT				32
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_LENGTH_ODD_SBE_MASK					0xFFull
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_LENGTH_ODD_SBE_SMASK				0xFF00000000ull
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_CQ_CFG_MEM_P1_SBE_SHIFT				24
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_CQ_CFG_MEM_P1_SBE_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_CQ_CFG_MEM_P1_SBE_SMASK				0xFF000000ull
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_TXCI_HEAD_SBE_SHIFT					16
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_TXCI_HEAD_SBE_MASK					0xFFull
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_TXCI_HEAD_SBE_SMASK					0xFF0000ull
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_TABLE_SBE_SHIFT					8
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_TABLE_SBE_MASK					0xFFull
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_TABLE_SBE_SMASK					0xFF00ull
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_DLID_CSR_CFG_SBE_SHIFT				0
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_DLID_CSR_CFG_SBE_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_SBE_MBE_SYNDROME_DLID_CSR_CFG_SBE_SMASK				0xFFull
/*
* Table #34 of fxr_tx_ci_cid_csrs - TXCID_ERR_INFO_SBE_MBE1
* Error Info for the mbe and sbe events. (There may be many Error Info 
* Registers.)
*/
#define FXR_TXCID_ERR_INFO_SBE_MBE1								(FXR_TX_CI_CID_CSRS + 0x000000006050)
#define FXR_TXCID_ERR_INFO_SBE_MBE1_RESETCSR							0x0000000000000000ull
#define FXR_TXCID_ERR_INFO_SBE_MBE1_RESERVED_63_32_SHIFT					32
#define FXR_TXCID_ERR_INFO_SBE_MBE1_RESERVED_63_32_MASK						0xFFFFFFFFull
#define FXR_TXCID_ERR_INFO_SBE_MBE1_RESERVED_63_32_SMASK					0xFFFFFFFF00000000ull
#define FXR_TXCID_ERR_INFO_SBE_MBE1_RAW_HIFIS_DATA_SBE_SYNDROME_SHIFT				24
#define FXR_TXCID_ERR_INFO_SBE_MBE1_RAW_HIFIS_DATA_SBE_SYNDROME_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_SBE_MBE1_RAW_HIFIS_DATA_SBE_SYNDROME_SMASK				0xFF000000ull
#define FXR_TXCID_ERR_INFO_SBE_MBE1_HIFIS_DATA_MBE_CQ_NUM_SHIFT					16
#define FXR_TXCID_ERR_INFO_SBE_MBE1_HIFIS_DATA_MBE_CQ_NUM_MASK					0xFFull
#define FXR_TXCID_ERR_INFO_SBE_MBE1_HIFIS_DATA_MBE_CQ_NUM_SMASK					0xFF0000ull
#define FXR_TXCID_ERR_INFO_SBE_MBE1_HIFIS_DATA_SBE_SYNDROME_SHIFT				8
#define FXR_TXCID_ERR_INFO_SBE_MBE1_HIFIS_DATA_SBE_SYNDROME_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_SBE_MBE1_HIFIS_DATA_SBE_SYNDROME_SMASK				0xFF00ull
#define FXR_TXCID_ERR_INFO_SBE_MBE1_HIFIS_HEADER_SBE_SYNDROME_SHIFT				0
#define FXR_TXCID_ERR_INFO_SBE_MBE1_HIFIS_HEADER_SBE_SYNDROME_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_SBE_MBE1_HIFIS_HEADER_SBE_SYNDROME_SMASK				0xFFull
/*
* Table #35 of fxr_tx_ci_cid_csrs - TXCID_ERR_INFO_OTHER_ERROR_1
* Multiple other errors require cq number logging. Those are logged in these 
* registers
*/
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1							(FXR_TX_CI_CID_CSRS + 0x000000006058)
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_RESETCSR						0x0000000000000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_DLID_TABLE_SIZE_ERR_CQ_NUM_SHIFT			56
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_DLID_TABLE_SIZE_ERR_CQ_NUM_MASK			0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_DLID_TABLE_SIZE_ERR_CQ_NUM_SMASK			0xFF00000000000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_RESERVED_55_32_SHIFT					32
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_RESERVED_55_32_MASK					0xFFFFFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_RESERVED_55_32_SMASK					0xFFFFFF00000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_BLK_OVFLW_ERR_CQ_NUM_SHIFT				24
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_BLK_OVFLW_ERR_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_BLK_OVFLW_ERR_CQ_NUM_SMASK				0xFF000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_LADDR_TOO_HIGH_CQ_NUM_SHIFT				16
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_LADDR_TOO_HIGH_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_LADDR_TOO_HIGH_CQ_NUM_SMASK				0xFF0000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_KDETH_PERM_VIO_ERR_CQ_NUM_SHIFT			8
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_KDETH_PERM_VIO_ERR_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_KDETH_PERM_VIO_ERR_CQ_NUM_SMASK			0xFF00ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_DLID_PERM_VIO_ERR_CQ_NUM_SHIFT				0
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_DLID_PERM_VIO_ERR_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_1_DLID_PERM_VIO_ERR_CQ_NUM_SMASK				0xFFull
/*
* Table #36 of fxr_tx_ci_cid_csrs - TXCID_ERR_INFO_OTHER_ERROR_2
* Multiple other errors require cq number logging. Those are logged in these 
* registers
*/
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2							(FXR_TX_CI_CID_CSRS + 0x000000006060)
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_RESETCSR						0x0000000000000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_AUTH_MEM_MBE_CQ_NUM_SHIFT				56
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_AUTH_MEM_MBE_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_AUTH_MEM_MBE_CQ_NUM_SMASK				0xFF00000000000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_LOW_OVERHEAD_INCONSISTENT_2ND_PKT_ERR_CQ_NUM_SHIFT	48
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_LOW_OVERHEAD_INCONSISTENT_2ND_PKT_ERR_CQ_NUM_MASK	0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_LOW_OVERHEAD_INCONSISTENT_2ND_PKT_ERR_CQ_NUM_SMASK	0xFF000000000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_TXCI_HEAD_SBE_ERR_CQ_NUM_SHIFT				40
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_TXCI_HEAD_SBE_ERR_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_TXCI_HEAD_SBE_ERR_CQ_NUM_SMASK				0xFF0000000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_TXCI_HEAD_MBE_ERR_CQ_NUM_SHIFT				32
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_TXCI_HEAD_MBE_ERR_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_TXCI_HEAD_MBE_ERR_CQ_NUM_SMASK				0xFF00000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_RESERVED_31_16_SHIFT					16
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_RESERVED_31_16_MASK					0xFFFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_RESERVED_31_16_SMASK					0xFFFF0000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_RPL_OVFLW_ERR_CQ_NUM_SHIFT				8
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_RPL_OVFLW_ERR_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_RPL_OVFLW_ERR_CQ_NUM_SMASK				0xFF00ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_LADDR_OVFLW_ERR_CQ_NUM_SHIFT				0
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_LADDR_OVFLW_ERR_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_2_LADDR_OVFLW_ERR_CQ_NUM_SMASK				0xFFull
/*
* Table #37 of fxr_tx_ci_cid_csrs - TXCID_ERR_INFO_OTHER_ERROR_3
* Multiple other errors require cq number logging. Those are logged in these 
* registers
*/
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3							(FXR_TX_CI_CID_CSRS + 0x000000006068)
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_RESETCSR						0x0000000000000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_DROP_DUE_TO_SL_DISABLE_CQ_NUM_SHIFT			56
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_DROP_DUE_TO_SL_DISABLE_CQ_NUM_MASK			0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_DROP_DUE_TO_SL_DISABLE_CQ_NUM_SMASK			0xFF00000000000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_PID_MTCH_VIO_ERR_CQ_NUM_SHIFT				48
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_PID_MTCH_VIO_ERR_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_PID_MTCH_VIO_ERR_CQ_NUM_SMASK				0xFF000000000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_MAD_PKT_PERM_VIO_ERR_CQ_NUM_SHIFT			40
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_MAD_PKT_PERM_VIO_ERR_CQ_NUM_MASK			0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_MAD_PKT_PERM_VIO_ERR_CQ_NUM_SMASK			0xFF0000000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_CQ_CFG_MEM_P1_SBE_CQ_NUM_SHIFT				32
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_CQ_CFG_MEM_P1_SBE_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_CQ_CFG_MEM_P1_SBE_CQ_NUM_SMASK				0xFF00000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_CQ_CFG_MEM_P1_MBE_CQ_NUM_SHIFT				24
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_CQ_CFG_MEM_P1_MBE_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_CQ_CFG_MEM_P1_MBE_CQ_NUM_SMASK				0xFF000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_LENGTH_ODD_SBE_CQ_NUM_SHIFT				16
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_LENGTH_ODD_SBE_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_LENGTH_ODD_SBE_CQ_NUM_SMASK				0xFF0000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_LENGTH_ODD_MBE_CQ_NUM_SHIFT				8
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_LENGTH_ODD_MBE_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_LENGTH_ODD_MBE_CQ_NUM_SMASK				0xFF00ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_AUTH_MEM_SBE_CQ_NUM_SHIFT				0
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_AUTH_MEM_SBE_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_3_AUTH_MEM_SBE_CQ_NUM_SMASK				0xFFull
/*
* Table #38 of fxr_tx_ci_cid_csrs - TXCID_ERR_INFO_OTHER_ERROR_4
* Multiple other errors require cq number logging. Those are logged in these 
* registers
*/
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4							(FXR_TX_CI_CID_CSRS + 0x000000006070)
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_RESETCSR						0x0000000000000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_PKEY_MTCH_VIO_ERR_CQ_NUM_SHIFT				56
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_PKEY_MTCH_VIO_ERR_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_PKEY_MTCH_VIO_ERR_CQ_NUM_SMASK				0xFF00000000000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_RAW_HIFIS_RSP_2DS_ANY_MBE_CQ_NUM_SHIFT			48
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_RAW_HIFIS_RSP_2DS_ANY_MBE_CQ_NUM_MASK			0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_RAW_HIFIS_RSP_2DS_ANY_MBE_CQ_NUM_SMASK			0xFF000000000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_RAW_HIFIS_RSP_2DS_ANY_SBE_CQ_NUM_SHIFT			40
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_RAW_HIFIS_RSP_2DS_ANY_SBE_CQ_NUM_MASK			0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_RAW_HIFIS_RSP_2DS_ANY_SBE_CQ_NUM_SMASK			0xFF0000000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_WIRTE_TO_DISABLED_CQ_NUM_SHIFT				32
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_WIRTE_TO_DISABLED_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_WIRTE_TO_DISABLED_CQ_NUM_SMASK				0xFF00000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_OUTOFBOUND_ERR_CQ_NUM_SHIFT				24
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_OUTOFBOUND_ERR_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_OUTOFBOUND_ERR_CQ_NUM_SMASK				0xFF000000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_JKEY_MTCH_ERR_CQ_NUM_SHIFT				16
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_JKEY_MTCH_ERR_CQ_NUM_MASK				0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_JKEY_MTCH_ERR_CQ_NUM_SMASK				0xFF0000ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_HIFIS_RSP_2DS_ANY_MBE_CQ_NUM_SHIFT			8
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_HIFIS_RSP_2DS_ANY_MBE_CQ_NUM_MASK			0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_HIFIS_RSP_2DS_ANY_MBE_CQ_NUM_SMASK			0xFF00ull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_HIFIS_RSP_2DS_ANY_SBE_CQ_NUM_SHIFT			0
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_HIFIS_RSP_2DS_ANY_SBE_CQ_NUM_MASK			0xFFull
#define FXR_TXCID_ERR_INFO_OTHER_ERROR_4_HIFIS_RSP_2DS_ANY_SBE_CQ_NUM_SMASK			0xFFull
/*
* Table #39 of fxr_tx_ci_cid_csrs - TXCID_DBG_ERR_INJECT
* TXCIC_CQ_ERROR_INJECT
*/
#define FXR_TXCID_DBG_ERR_INJECT								(FXR_TX_CI_CID_CSRS + 0x000000006100)
#define FXR_TXCID_DBG_ERR_INJECT_RESETCSR							0x0000000000000000ull
#define FXR_TXCID_DBG_ERR_INJECT_RESERVED_63_60_SHIFT						60
#define FXR_TXCID_DBG_ERR_INJECT_RESERVED_63_60_MASK						0xFull
#define FXR_TXCID_DBG_ERR_INJECT_RESERVED_63_60_SMASK						0xF000000000000000ull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_AUTH_MEM_ECC_ERR_SHIFT					59
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_AUTH_MEM_ECC_ERR_MASK					0x1ull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_AUTH_MEM_ECC_ERR_SMASK					0x800000000000000ull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_AUTH_MEM_ECC_ERR_MASK_SHIFT				51
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_AUTH_MEM_ECC_ERR_MASK_MASK				0xFFull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_AUTH_MEM_ECC_ERR_MASK_SMASK				0x7F8000000000000ull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_LENGTH_ODD_ECC_ERR_SHIFT				50
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_LENGTH_ODD_ECC_ERR_MASK					0x1ull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_LENGTH_ODD_ECC_ERR_SMASK				0x4000000000000ull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_LENGTH_ODD_ECC_ERR_MASK_SHIFT				42
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_LENGTH_ODD_ECC_ERR_MASK_MASK				0xFFull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_LENGTH_ODD_ECC_ERR_MASK_SMASK				0x3FC0000000000ull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_CQ_CFG_MEM_P1_ECC_ERR_SHIFT				41
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_CQ_CFG_MEM_P1_ECC_ERR_MASK				0x1ull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_CQ_CFG_MEM_P1_ECC_ERR_SMASK				0x20000000000ull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_CQ_CFG_MEM_P1_ECC_ERR_MASK_SHIFT			33
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_CQ_CFG_MEM_P1_ECC_ERR_MASK_MASK				0xFFull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_CQ_CFG_MEM_P1_ECC_ERR_MASK_SMASK			0x1FE00000000ull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_DLID_CSR_CFG_ECC_ERR_SHIFT				32
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_DLID_CSR_CFG_ECC_ERR_MASK				0x1ull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_DLID_CSR_CFG_ECC_ERR_SMASK				0x100000000ull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_DLID_CSR_CFG_ECC_ERR_MASK_SHIFT				24
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_DLID_CSR_CFG_ECC_ERR_MASK_MASK				0xFFull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_DLID_CSR_CFG_ECC_ERR_MASK_SMASK				0xFF000000ull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_TXCI_FLIT_ECC_ERR_SHIFT					20
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_TXCI_FLIT_ECC_ERR_MASK					0xFull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_TXCI_FLIT_ECC_ERR_SMASK					0xF00000ull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_TXCI_FLIT_ECC_ERR_MASK_SHIFT				12
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_TXCI_FLIT_ECC_ERR_MASK_MASK				0xFFull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_TXCI_FLIT_ECC_ERR_MASK_SMASK				0xFF000ull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_TABLE_RDATA_ERR_SHIFT					8
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_TABLE_RDATA_ERR_MASK					0xFull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_TABLE_RDATA_ERR_SMASK					0xF00ull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_TABLE_RDATA_ERR_MASK_SHIFT				0
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_TABLE_RDATA_ERR_MASK_MASK				0xFFull
#define FXR_TXCID_DBG_ERR_INJECT_INJECT_TABLE_RDATA_ERR_MASK_SMASK				0xFFull
/*
* Table #40 of fxr_tx_ci_cid_csrs - TXCID_DBG_ERR_INJECT1
* TXCIC_CQ_ERROR_INJECT_1
*/
#define FXR_TXCID_DBG_ERR_INJECT1								(FXR_TX_CI_CID_CSRS + 0x000000006108)
#define FXR_TXCID_DBG_ERR_INJECT1_RESETCSR							0x0000000000000000ull
#define FXR_TXCID_DBG_ERR_INJECT1_RESERVED_63_21_SHIFT						21
#define FXR_TXCID_DBG_ERR_INJECT1_RESERVED_63_21_MASK						0x7FFFFFFFFFFull
#define FXR_TXCID_DBG_ERR_INJECT1_RESERVED_63_21_SMASK						0xFFFFFFFFFFE00000ull
#define FXR_TXCID_DBG_ERR_INJECT1_HIFIS_DATA_ERRINJ_EN_SHIFT					17
#define FXR_TXCID_DBG_ERR_INJECT1_HIFIS_DATA_ERRINJ_EN_MASK					0xFull
#define FXR_TXCID_DBG_ERR_INJECT1_HIFIS_DATA_ERRINJ_EN_SMASK					0x1E0000ull
#define FXR_TXCID_DBG_ERR_INJECT1_HIFIS_DATA_ERRINJ_MASK_SHIFT					9
#define FXR_TXCID_DBG_ERR_INJECT1_HIFIS_DATA_ERRINJ_MASK_MASK					0xFFull
#define FXR_TXCID_DBG_ERR_INJECT1_HIFIS_DATA_ERRINJ_MASK_SMASK					0x1FE00ull
#define FXR_TXCID_DBG_ERR_INJECT1_HIFIS_HDR_ERRINJ_EN_SHIFT					8
#define FXR_TXCID_DBG_ERR_INJECT1_HIFIS_HDR_ERRINJ_EN_MASK					0x1ull
#define FXR_TXCID_DBG_ERR_INJECT1_HIFIS_HDR_ERRINJ_EN_SMASK					0x100ull
#define FXR_TXCID_DBG_ERR_INJECT1_HIFIS_HDR_ERRINJ_MASK_SHIFT					0
#define FXR_TXCID_DBG_ERR_INJECT1_HIFIS_HDR_ERRINJ_MASK_MASK					0xFFull
#define FXR_TXCID_DBG_ERR_INJECT1_HIFIS_HDR_ERRINJ_MASK_SMASK					0xFFull
/*
* Table #41 of fxr_tx_ci_cid_csrs - TXCID_DBG_VISA_MON_TC
* TXCIC_CQ_ERROR_INJECT_1
*/
#define FXR_TXCID_DBG_VISA_MON_TC								(FXR_TX_CI_CID_CSRS + 0x000000006110)
#define FXR_TXCID_DBG_VISA_MON_TC_RESETCSR							0x0000000000000004ull
#define FXR_TXCID_DBG_VISA_MON_TC_RESERVED_63_4_SHIFT						4
#define FXR_TXCID_DBG_VISA_MON_TC_RESERVED_63_4_MASK						0xFFFFFFFFFFFFFFFull
#define FXR_TXCID_DBG_VISA_MON_TC_RESERVED_63_4_SMASK						0xFFFFFFFFFFFFFFF0ull
#define FXR_TXCID_DBG_VISA_MON_TC_VISA_MON_TCY_SHIFT						2
#define FXR_TXCID_DBG_VISA_MON_TC_VISA_MON_TCY_MASK						0x3ull
#define FXR_TXCID_DBG_VISA_MON_TC_VISA_MON_TCY_SMASK						0xCull
#define FXR_TXCID_DBG_VISA_MON_TC_VISA_MON_TCX_SHIFT						0
#define FXR_TXCID_DBG_VISA_MON_TC_VISA_MON_TCX_MASK						0x3ull
#define FXR_TXCID_DBG_VISA_MON_TC_VISA_MON_TCX_SMASK						0x3ull

#endif 		/* DEF_FXR_TX_CI_CID_CSRS_SW_DEF */
