
ProjetA25_CentreDeTri.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b370  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800b4f8  0800b4f8  0000c4f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b528  0800b528  0000d688  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b528  0800b528  0000c528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b530  0800b530  0000d688  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b530  0800b530  0000c530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b534  0800b534  0000c534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000688  20000000  0800b538  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d688  2**0
                  CONTENTS
 10 .bss          00000a7c  20000688  20000688  0000d688  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001104  20001104  0000d688  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d688  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a9c4  00000000  00000000  0000d6b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004f64  00000000  00000000  0002807c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001838  00000000  00000000  0002cfe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001251  00000000  00000000  0002e818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026ace  00000000  00000000  0002fa69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023b10  00000000  00000000  00056537  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d564e  00000000  00000000  0007a047  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014f695  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000063c8  00000000  00000000  0014f6d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  00155aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000688 	.word	0x20000688
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b4e0 	.word	0x0800b4e0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000068c 	.word	0x2000068c
 80001c4:	0800b4e0 	.word	0x0800b4e0

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <vOutputGLcd>:
//    Equate : Aucun	
//    #Define : Aucun   
//                                    
//******************************************************************************   
void vOutputGLcd(uint8_t ucAdresse, uint8_t ucDonnee)
{   
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	460a      	mov	r2, r1
 80004fe:	71fb      	strb	r3, [r7, #7]
 8000500:	4613      	mov	r3, r2
 8000502:	71bb      	strb	r3, [r7, #6]
  uint8_t ucTest; 
  
  ucTest = ucReadIO (CS0, 1, ADRBUSYFLAG);  
 8000504:	2204      	movs	r2, #4
 8000506:	2101      	movs	r1, #1
 8000508:	2000      	movs	r0, #0
 800050a:	f000 f9cb 	bl	80008a4 <ucReadIO>
 800050e:	4603      	mov	r3, r0
 8000510:	73fb      	strb	r3, [r7, #15]
  while ((ucTest & 0x80) == 0x80)                    //Attente du BUSY FLAG.
 8000512:	e006      	b.n	8000522 <vOutputGLcd+0x2e>
    ucTest = ucReadIO (CS0, 1, ADRBUSYFLAG);
 8000514:	2204      	movs	r2, #4
 8000516:	2101      	movs	r1, #1
 8000518:	2000      	movs	r0, #0
 800051a:	f000 f9c3 	bl	80008a4 <ucReadIO>
 800051e:	4603      	mov	r3, r0
 8000520:	73fb      	strb	r3, [r7, #15]
  while ((ucTest & 0x80) == 0x80)                    //Attente du BUSY FLAG.
 8000522:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000526:	2b00      	cmp	r3, #0
 8000528:	dbf4      	blt.n	8000514 <vOutputGLcd+0x20>
  
  vWriteIO(ucDonnee, CS0, 1, (ucAdresse & 0x0B));    //Ecriture de la donnee.
 800052a:	79fb      	ldrb	r3, [r7, #7]
 800052c:	f003 030b 	and.w	r3, r3, #11
 8000530:	b2db      	uxtb	r3, r3
 8000532:	79b8      	ldrb	r0, [r7, #6]
 8000534:	2201      	movs	r2, #1
 8000536:	2100      	movs	r1, #0
 8000538:	f000 fb46 	bl	8000bc8 <vWriteIO>
}    
 800053c:	bf00      	nop
 800053e:	3710      	adds	r7, #16
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <vInitGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vInitGLcd(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
//Cote gauche 
  vOutputGLcd(ADRINSTRLEFTW, 0x3E);  //Display OFF. 
 8000548:	213e      	movs	r1, #62	@ 0x3e
 800054a:	2002      	movs	r0, #2
 800054c:	f7ff ffd2 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0xC0);  //Start line.     
 8000550:	21c0      	movs	r1, #192	@ 0xc0
 8000552:	2002      	movs	r0, #2
 8000554:	f7ff ffce 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0xB8);  //Page a 0.
 8000558:	21b8      	movs	r1, #184	@ 0xb8
 800055a:	2002      	movs	r0, #2
 800055c:	f7ff ffca 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0x40);  //Adresse Y a 0.      
 8000560:	2140      	movs	r1, #64	@ 0x40
 8000562:	2002      	movs	r0, #2
 8000564:	f7ff ffc6 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0x3F);  //Display ON.
 8000568:	213f      	movs	r1, #63	@ 0x3f
 800056a:	2002      	movs	r0, #2
 800056c:	f7ff ffc2 	bl	80004f4 <vOutputGLcd>
//Cote droit  
  vOutputGLcd(ADRINSTRRIGHTW, 0x3E);  //Display OFF.
 8000570:	213e      	movs	r1, #62	@ 0x3e
 8000572:	2001      	movs	r0, #1
 8000574:	f7ff ffbe 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0xC0);  //Start line.     
 8000578:	21c0      	movs	r1, #192	@ 0xc0
 800057a:	2001      	movs	r0, #1
 800057c:	f7ff ffba 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0xB8);  //Page a 0.
 8000580:	21b8      	movs	r1, #184	@ 0xb8
 8000582:	2001      	movs	r0, #1
 8000584:	f7ff ffb6 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0x40);  //Adresse Y a 0.      
 8000588:	2140      	movs	r1, #64	@ 0x40
 800058a:	2001      	movs	r0, #1
 800058c:	f7ff ffb2 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0x3F);  //Display ON.
 8000590:	213f      	movs	r1, #63	@ 0x3f
 8000592:	2001      	movs	r0, #1
 8000594:	f7ff ffae 	bl	80004f4 <vOutputGLcd>
}
 8000598:	bf00      	nop
 800059a:	bd80      	pop	{r7, pc}

0800059c <vClearGLcd>:
//    Equate : Aucun
//    #Define : ADRINSTRRIGHTW, ADRINSTRLEFTW, ADRDATALEFTW, ADRDATARIGHTW
//                                    
//******************************************************************************
void vClearGLcd(uint8_t ucData)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
  int i, j;

  for (j=0; j<8; j++)
 80005a6:	2300      	movs	r3, #0
 80005a8:	60bb      	str	r3, [r7, #8]
 80005aa:	e02e      	b.n	800060a <vClearGLcd+0x6e>
  {              
    vOutputGLcd(ADRINSTRRIGHTW, (0xB8+j));  //Page                                 
 80005ac:	68bb      	ldr	r3, [r7, #8]
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	3b48      	subs	r3, #72	@ 0x48
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	4619      	mov	r1, r3
 80005b6:	2001      	movs	r0, #1
 80005b8:	f7ff ff9c 	bl	80004f4 <vOutputGLcd>
    vOutputGLcd(ADRINSTRLEFTW, (0xB8+j));   //Page    
 80005bc:	68bb      	ldr	r3, [r7, #8]
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	3b48      	subs	r3, #72	@ 0x48
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	4619      	mov	r1, r3
 80005c6:	2002      	movs	r0, #2
 80005c8:	f7ff ff94 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005cc:	2300      	movs	r3, #0
 80005ce:	60fb      	str	r3, [r7, #12]
 80005d0:	e007      	b.n	80005e2 <vClearGLcd+0x46>
    {
      vOutputGLcd(ADRDATALEFTW, ucData); 
 80005d2:	79fb      	ldrb	r3, [r7, #7]
 80005d4:	4619      	mov	r1, r3
 80005d6:	200a      	movs	r0, #10
 80005d8:	f7ff ff8c 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	3301      	adds	r3, #1
 80005e0:	60fb      	str	r3, [r7, #12]
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80005e6:	ddf4      	ble.n	80005d2 <vClearGLcd+0x36>
    }     
    for (i=0; i<64; i++)
 80005e8:	2300      	movs	r3, #0
 80005ea:	60fb      	str	r3, [r7, #12]
 80005ec:	e007      	b.n	80005fe <vClearGLcd+0x62>
    {
      vOutputGLcd(ADRDATARIGHTW, ucData); 
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	4619      	mov	r1, r3
 80005f2:	2009      	movs	r0, #9
 80005f4:	f7ff ff7e 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	3301      	adds	r3, #1
 80005fc:	60fb      	str	r3, [r7, #12]
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	2b3f      	cmp	r3, #63	@ 0x3f
 8000602:	ddf4      	ble.n	80005ee <vClearGLcd+0x52>
  for (j=0; j<8; j++)
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	3301      	adds	r3, #1
 8000608:	60bb      	str	r3, [r7, #8]
 800060a:	68bb      	ldr	r3, [r7, #8]
 800060c:	2b07      	cmp	r3, #7
 800060e:	ddcd      	ble.n	80005ac <vClearGLcd+0x10>
    }     
  }     
}   
 8000610:	bf00      	nop
 8000612:	bf00      	nop
 8000614:	3710      	adds	r7, #16
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
	...

0800061c <vPutCharGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vPutCharGLcd(uint8_t ucChar, uint8_t ucLigne, uint8_t ucColonne, uint8_t ucFont)
{      
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0
 8000622:	4604      	mov	r4, r0
 8000624:	4608      	mov	r0, r1
 8000626:	4611      	mov	r1, r2
 8000628:	461a      	mov	r2, r3
 800062a:	4623      	mov	r3, r4
 800062c:	71fb      	strb	r3, [r7, #7]
 800062e:	4603      	mov	r3, r0
 8000630:	71bb      	strb	r3, [r7, #6]
 8000632:	460b      	mov	r3, r1
 8000634:	717b      	strb	r3, [r7, #5]
 8000636:	4613      	mov	r3, r2
 8000638:	713b      	strb	r3, [r7, #4]
uint8_t ucAdresse; 
int8_t i, iChar; 
uint8_t ucX, ucData;  
  iChar = ucChar - 0x20;                //Choix de la ligne dans le tableau.  
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	3b20      	subs	r3, #32
 800063e:	b2db      	uxtb	r3, r3
 8000640:	733b      	strb	r3, [r7, #12]
  if (ucFont == 3)                      //Si on utilise le font de 3 pixels.
 8000642:	793b      	ldrb	r3, [r7, #4]
 8000644:	2b03      	cmp	r3, #3
 8000646:	d102      	bne.n	800064e <vPutCharGLcd+0x32>
  {
    ucX = (ucColonne * 4);              //Calcul de la position en X.
 8000648:	797b      	ldrb	r3, [r7, #5]
 800064a:	009b      	lsls	r3, r3, #2
 800064c:	737b      	strb	r3, [r7, #13]
  }
  if (ucFont == 5)                      //Si on utilise le font de 5 pixels.
 800064e:	793b      	ldrb	r3, [r7, #4]
 8000650:	2b05      	cmp	r3, #5
 8000652:	d107      	bne.n	8000664 <vPutCharGLcd+0x48>
  { 
    ucX = ((ucColonne * 6) + 4);        //Calcul de la position en X.
 8000654:	797b      	ldrb	r3, [r7, #5]
 8000656:	461a      	mov	r2, r3
 8000658:	0052      	lsls	r2, r2, #1
 800065a:	4413      	add	r3, r2
 800065c:	005b      	lsls	r3, r3, #1
 800065e:	b2db      	uxtb	r3, r3
 8000660:	3304      	adds	r3, #4
 8000662:	737b      	strb	r3, [r7, #13]
  }
  if (ucFont == 7)                      //Si on utilise le font de 3 pixels.
 8000664:	793b      	ldrb	r3, [r7, #4]
 8000666:	2b07      	cmp	r3, #7
 8000668:	d102      	bne.n	8000670 <vPutCharGLcd+0x54>
  {
    ucX = (ucColonne * 8);              //Calcul de la position en X.
 800066a:	797b      	ldrb	r3, [r7, #5]
 800066c:	00db      	lsls	r3, r3, #3
 800066e:	737b      	strb	r3, [r7, #13]
  }                                      
  //Choix du cote de l'ecran    
  if (ucX >= 64) 
 8000670:	7b7b      	ldrb	r3, [r7, #13]
 8000672:	2b3f      	cmp	r3, #63	@ 0x3f
 8000674:	d905      	bls.n	8000682 <vPutCharGLcd+0x66>
  { 
    ucAdresse = ADRDATARIGHTW;
 8000676:	2309      	movs	r3, #9
 8000678:	73fb      	strb	r3, [r7, #15]
    ucX = ucX - 64;
 800067a:	7b7b      	ldrb	r3, [r7, #13]
 800067c:	3b40      	subs	r3, #64	@ 0x40
 800067e:	737b      	strb	r3, [r7, #13]
 8000680:	e001      	b.n	8000686 <vPutCharGLcd+0x6a>
  }  
  else
    ucAdresse = ADRDATALEFTW;     
 8000682:	230a      	movs	r3, #10
 8000684:	73fb      	strb	r3, [r7, #15]
//Position de l'adresse Y.
  ucData = 0x40 | ucX;  
 8000686:	7b7b      	ldrb	r3, [r7, #13]
 8000688:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800068c:	72fb      	strb	r3, [r7, #11]
//  LCDDI = 0;    
  vOutputGLcd((ucAdresse & 0x07), ucData);
 800068e:	7bfb      	ldrb	r3, [r7, #15]
 8000690:	f003 0307 	and.w	r3, r3, #7
 8000694:	b2db      	uxtb	r3, r3
 8000696:	7afa      	ldrb	r2, [r7, #11]
 8000698:	4611      	mov	r1, r2
 800069a:	4618      	mov	r0, r3
 800069c:	f7ff ff2a 	bl	80004f4 <vOutputGLcd>
//Position de la page. 
  ucData = 0xB8 | ucLigne;
 80006a0:	79bb      	ldrb	r3, [r7, #6]
 80006a2:	f063 0347 	orn	r3, r3, #71	@ 0x47
 80006a6:	72fb      	strb	r3, [r7, #11]
  vOutputGLcd((ucAdresse & 0x07), ucData); 
 80006a8:	7bfb      	ldrb	r3, [r7, #15]
 80006aa:	f003 0307 	and.w	r3, r3, #7
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	7afa      	ldrb	r2, [r7, #11]
 80006b2:	4611      	mov	r1, r2
 80006b4:	4618      	mov	r0, r3
 80006b6:	f7ff ff1d 	bl	80004f4 <vOutputGLcd>
//  LCDDI = 1;     
  if (ucFont == 3)                      //Si on utilise le font de 3 pixels.
 80006ba:	793b      	ldrb	r3, [r7, #4]
 80006bc:	2b03      	cmp	r3, #3
 80006be:	d121      	bne.n	8000704 <vPutCharGLcd+0xe8>
  {
    for (i = 0; i <= 2; i++)
 80006c0:	2300      	movs	r3, #0
 80006c2:	73bb      	strb	r3, [r7, #14]
 80006c4:	e01a      	b.n	80006fc <vPutCharGLcd+0xe0>
    {    
      ucData = ucFontSystem3x6[iChar][i];
 80006c6:	f997 200c 	ldrsb.w	r2, [r7, #12]
 80006ca:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80006ce:	4834      	ldr	r0, [pc, #208]	@ (80007a0 <vPutCharGLcd+0x184>)
 80006d0:	4613      	mov	r3, r2
 80006d2:	005b      	lsls	r3, r3, #1
 80006d4:	4413      	add	r3, r2
 80006d6:	4403      	add	r3, r0
 80006d8:	440b      	add	r3, r1
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 80006de:	7bfb      	ldrb	r3, [r7, #15]
 80006e0:	f043 0308 	orr.w	r3, r3, #8
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	7afa      	ldrb	r2, [r7, #11]
 80006e8:	4611      	mov	r1, r2
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff ff02 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 2; i++)
 80006f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	3301      	adds	r3, #1
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	73bb      	strb	r3, [r7, #14]
 80006fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000700:	2b02      	cmp	r3, #2
 8000702:	dde0      	ble.n	80006c6 <vPutCharGLcd+0xaa>
    }
  }
  if (ucFont == 5)                      //Si on utilise le font de 5 pixels.
 8000704:	793b      	ldrb	r3, [r7, #4]
 8000706:	2b05      	cmp	r3, #5
 8000708:	d121      	bne.n	800074e <vPutCharGLcd+0x132>
  { 
    for (i = 0; i <= 4; i++)
 800070a:	2300      	movs	r3, #0
 800070c:	73bb      	strb	r3, [r7, #14]
 800070e:	e01a      	b.n	8000746 <vPutCharGLcd+0x12a>
    {    
      ucData = ucFontSystem5x8[iChar][i];
 8000710:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8000714:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8000718:	4822      	ldr	r0, [pc, #136]	@ (80007a4 <vPutCharGLcd+0x188>)
 800071a:	4613      	mov	r3, r2
 800071c:	009b      	lsls	r3, r3, #2
 800071e:	4413      	add	r3, r2
 8000720:	4403      	add	r3, r0
 8000722:	440b      	add	r3, r1
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 8000728:	7bfb      	ldrb	r3, [r7, #15]
 800072a:	f043 0308 	orr.w	r3, r3, #8
 800072e:	b2db      	uxtb	r3, r3
 8000730:	7afa      	ldrb	r2, [r7, #11]
 8000732:	4611      	mov	r1, r2
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff fedd 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 4; i++)
 800073a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800073e:	b2db      	uxtb	r3, r3
 8000740:	3301      	adds	r3, #1
 8000742:	b2db      	uxtb	r3, r3
 8000744:	73bb      	strb	r3, [r7, #14]
 8000746:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800074a:	2b04      	cmp	r3, #4
 800074c:	dde0      	ble.n	8000710 <vPutCharGLcd+0xf4>
    } 
  }
  if (ucFont == 7)                      //Si on utilise le font de 7 pixels.
 800074e:	793b      	ldrb	r3, [r7, #4]
 8000750:	2b07      	cmp	r3, #7
 8000752:	d121      	bne.n	8000798 <vPutCharGLcd+0x17c>
  {
    for (i = 0; i <= 6; i++)
 8000754:	2300      	movs	r3, #0
 8000756:	73bb      	strb	r3, [r7, #14]
 8000758:	e01a      	b.n	8000790 <vPutCharGLcd+0x174>
    {    
      ucData = ucFontSystem7x8[iChar][i];
 800075a:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800075e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8000762:	4811      	ldr	r0, [pc, #68]	@ (80007a8 <vPutCharGLcd+0x18c>)
 8000764:	4613      	mov	r3, r2
 8000766:	00db      	lsls	r3, r3, #3
 8000768:	1a9b      	subs	r3, r3, r2
 800076a:	4403      	add	r3, r0
 800076c:	440b      	add	r3, r1
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 8000772:	7bfb      	ldrb	r3, [r7, #15]
 8000774:	f043 0308 	orr.w	r3, r3, #8
 8000778:	b2db      	uxtb	r3, r3
 800077a:	7afa      	ldrb	r2, [r7, #11]
 800077c:	4611      	mov	r1, r2
 800077e:	4618      	mov	r0, r3
 8000780:	f7ff feb8 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 6; i++)
 8000784:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000788:	b2db      	uxtb	r3, r3
 800078a:	3301      	adds	r3, #1
 800078c:	b2db      	uxtb	r3, r3
 800078e:	73bb      	strb	r3, [r7, #14]
 8000790:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000794:	2b06      	cmp	r3, #6
 8000796:	dde0      	ble.n	800075a <vPutCharGLcd+0x13e>
    }
  }
}
 8000798:	bf00      	nop
 800079a:	3714      	adds	r7, #20
 800079c:	46bd      	mov	sp, r7
 800079e:	bd90      	pop	{r4, r7, pc}
 80007a0:	20000000 	.word	0x20000000
 80007a4:	200000c4 	.word	0x200000c4
 80007a8:	200002ac 	.word	0x200002ac

080007ac <vPutStringGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vPutStringGLcd(uint8_t ucTab[], int8_t iLigneLcd, uint8_t ucFont)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	460b      	mov	r3, r1
 80007b6:	70fb      	strb	r3, [r7, #3]
 80007b8:	4613      	mov	r3, r2
 80007ba:	70bb      	strb	r3, [r7, #2]
  int i; 
  {
     if (ucFont == 3)
 80007bc:	78bb      	ldrb	r3, [r7, #2]
 80007be:	2b03      	cmp	r3, #3
 80007c0:	d112      	bne.n	80007e8 <vPutStringGLcd+0x3c>
     {
        for (i = 0; i <= 31; i++)
 80007c2:	2300      	movs	r3, #0
 80007c4:	60fb      	str	r3, [r7, #12]
 80007c6:	e00c      	b.n	80007e2 <vPutStringGLcd+0x36>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 3);
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	4413      	add	r3, r2
 80007ce:	7818      	ldrb	r0, [r3, #0]
 80007d0:	78f9      	ldrb	r1, [r7, #3]
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	2303      	movs	r3, #3
 80007d8:	f7ff ff20 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 31; i++)
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	3301      	adds	r3, #1
 80007e0:	60fb      	str	r3, [r7, #12]
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	2b1f      	cmp	r3, #31
 80007e6:	ddef      	ble.n	80007c8 <vPutStringGLcd+0x1c>
        }
     }
     if (ucFont == 5)
 80007e8:	78bb      	ldrb	r3, [r7, #2]
 80007ea:	2b05      	cmp	r3, #5
 80007ec:	d112      	bne.n	8000814 <vPutStringGLcd+0x68>
     {
        for (i = 0; i <= 19; i++)
 80007ee:	2300      	movs	r3, #0
 80007f0:	60fb      	str	r3, [r7, #12]
 80007f2:	e00c      	b.n	800080e <vPutStringGLcd+0x62>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 5);
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	687a      	ldr	r2, [r7, #4]
 80007f8:	4413      	add	r3, r2
 80007fa:	7818      	ldrb	r0, [r3, #0]
 80007fc:	78f9      	ldrb	r1, [r7, #3]
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	b2da      	uxtb	r2, r3
 8000802:	2305      	movs	r3, #5
 8000804:	f7ff ff0a 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 19; i++)
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	3301      	adds	r3, #1
 800080c:	60fb      	str	r3, [r7, #12]
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	2b13      	cmp	r3, #19
 8000812:	ddef      	ble.n	80007f4 <vPutStringGLcd+0x48>
        }
     } 
     if (ucFont == 7)
 8000814:	78bb      	ldrb	r3, [r7, #2]
 8000816:	2b07      	cmp	r3, #7
 8000818:	d112      	bne.n	8000840 <vPutStringGLcd+0x94>
     {
        for (i = 0; i <= 15; i++)
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	e00c      	b.n	800083a <vPutStringGLcd+0x8e>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 7);
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	687a      	ldr	r2, [r7, #4]
 8000824:	4413      	add	r3, r2
 8000826:	7818      	ldrb	r0, [r3, #0]
 8000828:	78f9      	ldrb	r1, [r7, #3]
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	b2da      	uxtb	r2, r3
 800082e:	2307      	movs	r3, #7
 8000830:	f7ff fef4 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 15; i++)
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3301      	adds	r3, #1
 8000838:	60fb      	str	r3, [r7, #12]
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	2b0f      	cmp	r3, #15
 800083e:	ddef      	ble.n	8000820 <vPutStringGLcd+0x74>
        }
     }
  }
}  
 8000840:	bf00      	nop
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <vData_IN>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vData_IN (void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin|D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 800084e:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8000852:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000854:	2300      	movs	r3, #0
 8000856:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800085c:	1d3b      	adds	r3, r7, #4
 800085e:	4619      	mov	r1, r3
 8000860:	4803      	ldr	r0, [pc, #12]	@ (8000870 <vData_IN+0x28>)
 8000862:	f002 fbeb 	bl	800303c <HAL_GPIO_Init>
}
 8000866:	bf00      	nop
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40021000 	.word	0x40021000

08000874 <vData_OUT>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vData_OUT (void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b086      	sub	sp, #24
 8000878:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin|D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 800087a:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 800087e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000880:	2301      	movs	r3, #1
 8000882:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8000888:	2300      	movs	r3, #0
 800088a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	4619      	mov	r1, r3
 8000890:	4803      	ldr	r0, [pc, #12]	@ (80008a0 <vData_OUT+0x2c>)
 8000892:	f002 fbd3 	bl	800303c <HAL_GPIO_Init>
}
 8000896:	bf00      	nop
 8000898:	3718      	adds	r7, #24
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40021000 	.word	0x40021000

080008a4 <ucReadIO>:
//    Equate : Aucun	
//    #Define : Aucun	
// 	
//******************************************************************************
uint8_t ucReadIO (uint8_t CSx, uint8_t Level, uint8_t ucAdresse)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	71fb      	strb	r3, [r7, #7]
 80008ae:	460b      	mov	r3, r1
 80008b0:	71bb      	strb	r3, [r7, #6]
 80008b2:	4613      	mov	r3, r2
 80008b4:	717b      	strb	r3, [r7, #5]
   uint8_t ucData;                               //Variable associée à la structure.  
 }unData;  
                                                 //Nom de l'union.
 uint8_t ucLireDataIO;
  
 vData_IN ();                                    //Le port de Data est en 
 80008b6:	f7ff ffc7 	bl	8000848 <vData_IN>
                                                 //entrée. 
 //Affectation des lignes d'adresse.
 if ((ucAdresse & 0x01) != 0)
 80008ba:	797b      	ldrb	r3, [r7, #5]
 80008bc:	f003 0301 	and.w	r3, r3, #1
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d006      	beq.n	80008d2 <ucReadIO+0x2e>
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_SET);
 80008c4:	2201      	movs	r2, #1
 80008c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008ca:	48bc      	ldr	r0, [pc, #752]	@ (8000bbc <ucReadIO+0x318>)
 80008cc:	f002 fd6a 	bl	80033a4 <HAL_GPIO_WritePin>
 80008d0:	e005      	b.n	80008de <ucReadIO+0x3a>
 else
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_RESET);
 80008d2:	2200      	movs	r2, #0
 80008d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008d8:	48b8      	ldr	r0, [pc, #736]	@ (8000bbc <ucReadIO+0x318>)
 80008da:	f002 fd63 	bl	80033a4 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x02) != 0)
 80008de:	797b      	ldrb	r3, [r7, #5]
 80008e0:	f003 0302 	and.w	r3, r3, #2
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d006      	beq.n	80008f6 <ucReadIO+0x52>
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_SET);
 80008e8:	2201      	movs	r2, #1
 80008ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008ee:	48b3      	ldr	r0, [pc, #716]	@ (8000bbc <ucReadIO+0x318>)
 80008f0:	f002 fd58 	bl	80033a4 <HAL_GPIO_WritePin>
 80008f4:	e005      	b.n	8000902 <ucReadIO+0x5e>
 else
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008fc:	48af      	ldr	r0, [pc, #700]	@ (8000bbc <ucReadIO+0x318>)
 80008fe:	f002 fd51 	bl	80033a4 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x04) != 0)
 8000902:	797b      	ldrb	r3, [r7, #5]
 8000904:	f003 0304 	and.w	r3, r3, #4
 8000908:	2b00      	cmp	r3, #0
 800090a:	d006      	beq.n	800091a <ucReadIO+0x76>
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_SET);
 800090c:	2201      	movs	r2, #1
 800090e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000912:	48aa      	ldr	r0, [pc, #680]	@ (8000bbc <ucReadIO+0x318>)
 8000914:	f002 fd46 	bl	80033a4 <HAL_GPIO_WritePin>
 8000918:	e005      	b.n	8000926 <ucReadIO+0x82>
 else
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_RESET);
 800091a:	2200      	movs	r2, #0
 800091c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000920:	48a6      	ldr	r0, [pc, #664]	@ (8000bbc <ucReadIO+0x318>)
 8000922:	f002 fd3f 	bl	80033a4 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x08) != 0)
 8000926:	797b      	ldrb	r3, [r7, #5]
 8000928:	f003 0308 	and.w	r3, r3, #8
 800092c:	2b00      	cmp	r3, #0
 800092e:	d006      	beq.n	800093e <ucReadIO+0x9a>
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_SET);
 8000930:	2201      	movs	r2, #1
 8000932:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000936:	48a1      	ldr	r0, [pc, #644]	@ (8000bbc <ucReadIO+0x318>)
 8000938:	f002 fd34 	bl	80033a4 <HAL_GPIO_WritePin>
 800093c:	e005      	b.n	800094a <ucReadIO+0xa6>
 else
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000944:	489d      	ldr	r0, [pc, #628]	@ (8000bbc <ucReadIO+0x318>)
 8000946:	f002 fd2d 	bl	80033a4 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x10) != 0)
 800094a:	797b      	ldrb	r3, [r7, #5]
 800094c:	f003 0310 	and.w	r3, r3, #16
 8000950:	2b00      	cmp	r3, #0
 8000952:	d005      	beq.n	8000960 <ucReadIO+0xbc>
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_SET);
 8000954:	2201      	movs	r2, #1
 8000956:	2102      	movs	r1, #2
 8000958:	4899      	ldr	r0, [pc, #612]	@ (8000bc0 <ucReadIO+0x31c>)
 800095a:	f002 fd23 	bl	80033a4 <HAL_GPIO_WritePin>
 800095e:	e004      	b.n	800096a <ucReadIO+0xc6>
 else
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_RESET);
 8000960:	2200      	movs	r2, #0
 8000962:	2102      	movs	r1, #2
 8000964:	4896      	ldr	r0, [pc, #600]	@ (8000bc0 <ucReadIO+0x31c>)
 8000966:	f002 fd1d 	bl	80033a4 <HAL_GPIO_WritePin>

//Choix du CS. 
  switch (CSx)                                 
 800096a:	79fb      	ldrb	r3, [r7, #7]
 800096c:	2b03      	cmp	r3, #3
 800096e:	d84f      	bhi.n	8000a10 <ucReadIO+0x16c>
 8000970:	a201      	add	r2, pc, #4	@ (adr r2, 8000978 <ucReadIO+0xd4>)
 8000972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000976:	bf00      	nop
 8000978:	08000989 	.word	0x08000989
 800097c:	080009ab 	.word	0x080009ab
 8000980:	080009cd 	.word	0x080009cd
 8000984:	080009ef 	.word	0x080009ef
 {
 case 0 :
   if (Level == 0)
 8000988:	79bb      	ldrb	r3, [r7, #6]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d106      	bne.n	800099c <ucReadIO+0xf8>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 800098e:	2200      	movs	r2, #0
 8000990:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000994:	488a      	ldr	r0, [pc, #552]	@ (8000bc0 <ucReadIO+0x31c>)
 8000996:	f002 fd05 	bl	80033a4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 break;
 800099a:	e03a      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 800099c:	2201      	movs	r2, #1
 800099e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009a2:	4887      	ldr	r0, [pc, #540]	@ (8000bc0 <ucReadIO+0x31c>)
 80009a4:	f002 fcfe 	bl	80033a4 <HAL_GPIO_WritePin>
 break;
 80009a8:	e033      	b.n	8000a12 <ucReadIO+0x16e>
  
 case 1 :
   if (Level == 0)
 80009aa:	79bb      	ldrb	r3, [r7, #6]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d106      	bne.n	80009be <ucReadIO+0x11a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009b6:	4882      	ldr	r0, [pc, #520]	@ (8000bc0 <ucReadIO+0x31c>)
 80009b8:	f002 fcf4 	bl	80033a4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 break;
 80009bc:	e029      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 80009be:	2201      	movs	r2, #1
 80009c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009c4:	487e      	ldr	r0, [pc, #504]	@ (8000bc0 <ucReadIO+0x31c>)
 80009c6:	f002 fced 	bl	80033a4 <HAL_GPIO_WritePin>
 break;
 80009ca:	e022      	b.n	8000a12 <ucReadIO+0x16e>
 
 case 2 :
   if (Level == 0)
 80009cc:	79bb      	ldrb	r3, [r7, #6]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d106      	bne.n	80009e0 <ucReadIO+0x13c>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009d8:	4879      	ldr	r0, [pc, #484]	@ (8000bc0 <ucReadIO+0x31c>)
 80009da:	f002 fce3 	bl	80033a4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 break;
 80009de:	e018      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 80009e0:	2201      	movs	r2, #1
 80009e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009e6:	4876      	ldr	r0, [pc, #472]	@ (8000bc0 <ucReadIO+0x31c>)
 80009e8:	f002 fcdc 	bl	80033a4 <HAL_GPIO_WritePin>
 break;
 80009ec:	e011      	b.n	8000a12 <ucReadIO+0x16e>
 
 case 3 :
   if (Level == 0)
 80009ee:	79bb      	ldrb	r3, [r7, #6]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d106      	bne.n	8000a02 <ucReadIO+0x15e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET);
 80009f4:	2200      	movs	r2, #0
 80009f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009fa:	4871      	ldr	r0, [pc, #452]	@ (8000bc0 <ucReadIO+0x31c>)
 80009fc:	f002 fcd2 	bl	80033a4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 break;
 8000a00:	e007      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 8000a02:	2201      	movs	r2, #1
 8000a04:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a08:	486d      	ldr	r0, [pc, #436]	@ (8000bc0 <ucReadIO+0x31c>)
 8000a0a:	f002 fccb 	bl	80033a4 <HAL_GPIO_WritePin>
 break;
 8000a0e:	e000      	b.n	8000a12 <ucReadIO+0x16e>
 
 default :
 break;   
 8000a10:	bf00      	nop
 }
 
 HAL_GPIO_WritePin(GPIOB, RD_Pin, GPIO_PIN_RESET);   //Activer le RD.
 8000a12:	2200      	movs	r2, #0
 8000a14:	2101      	movs	r1, #1
 8000a16:	486a      	ldr	r0, [pc, #424]	@ (8000bc0 <ucReadIO+0x31c>)
 8000a18:	f002 fcc4 	bl	80033a4 <HAL_GPIO_WritePin>
 unData.DataBit.D0 = HAL_GPIO_ReadPin(GPIOE, D0_Pin); //Lire D0.
 8000a1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a20:	4868      	ldr	r0, [pc, #416]	@ (8000bc4 <ucReadIO+0x320>)
 8000a22:	f002 fca7 	bl	8003374 <HAL_GPIO_ReadPin>
 8000a26:	4603      	mov	r3, r0
 8000a28:	01db      	lsls	r3, r3, #7
 8000a2a:	b25b      	sxtb	r3, r3
 8000a2c:	11db      	asrs	r3, r3, #7
 8000a2e:	b25a      	sxtb	r2, r3
 8000a30:	7a3b      	ldrb	r3, [r7, #8]
 8000a32:	f362 0300 	bfi	r3, r2, #0, #1
 8000a36:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D1 = HAL_GPIO_ReadPin(GPIOE, D1_Pin); //Lire D1.
 8000a38:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a3c:	4861      	ldr	r0, [pc, #388]	@ (8000bc4 <ucReadIO+0x320>)
 8000a3e:	f002 fc99 	bl	8003374 <HAL_GPIO_ReadPin>
 8000a42:	4603      	mov	r3, r0
 8000a44:	01db      	lsls	r3, r3, #7
 8000a46:	b25b      	sxtb	r3, r3
 8000a48:	11db      	asrs	r3, r3, #7
 8000a4a:	b25a      	sxtb	r2, r3
 8000a4c:	7a3b      	ldrb	r3, [r7, #8]
 8000a4e:	f362 0341 	bfi	r3, r2, #1, #1
 8000a52:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D2 = HAL_GPIO_ReadPin(GPIOE, D2_Pin); //Lire D2.
 8000a54:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a58:	485a      	ldr	r0, [pc, #360]	@ (8000bc4 <ucReadIO+0x320>)
 8000a5a:	f002 fc8b 	bl	8003374 <HAL_GPIO_ReadPin>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	01db      	lsls	r3, r3, #7
 8000a62:	b25b      	sxtb	r3, r3
 8000a64:	11db      	asrs	r3, r3, #7
 8000a66:	b25a      	sxtb	r2, r3
 8000a68:	7a3b      	ldrb	r3, [r7, #8]
 8000a6a:	f362 0382 	bfi	r3, r2, #2, #1
 8000a6e:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D3 = HAL_GPIO_ReadPin(GPIOE, D3_Pin); //Lire D3.
 8000a70:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a74:	4853      	ldr	r0, [pc, #332]	@ (8000bc4 <ucReadIO+0x320>)
 8000a76:	f002 fc7d 	bl	8003374 <HAL_GPIO_ReadPin>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	01db      	lsls	r3, r3, #7
 8000a7e:	b25b      	sxtb	r3, r3
 8000a80:	11db      	asrs	r3, r3, #7
 8000a82:	b25a      	sxtb	r2, r3
 8000a84:	7a3b      	ldrb	r3, [r7, #8]
 8000a86:	f362 03c3 	bfi	r3, r2, #3, #1
 8000a8a:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D4 = HAL_GPIO_ReadPin(GPIOE, D4_Pin); //Lire D4.
 8000a8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a90:	484c      	ldr	r0, [pc, #304]	@ (8000bc4 <ucReadIO+0x320>)
 8000a92:	f002 fc6f 	bl	8003374 <HAL_GPIO_ReadPin>
 8000a96:	4603      	mov	r3, r0
 8000a98:	01db      	lsls	r3, r3, #7
 8000a9a:	b25b      	sxtb	r3, r3
 8000a9c:	11db      	asrs	r3, r3, #7
 8000a9e:	b25a      	sxtb	r2, r3
 8000aa0:	7a3b      	ldrb	r3, [r7, #8]
 8000aa2:	f362 1304 	bfi	r3, r2, #4, #1
 8000aa6:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D5 = HAL_GPIO_ReadPin(GPIOE, D5_Pin); //Lire D5.
 8000aa8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aac:	4845      	ldr	r0, [pc, #276]	@ (8000bc4 <ucReadIO+0x320>)
 8000aae:	f002 fc61 	bl	8003374 <HAL_GPIO_ReadPin>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	01db      	lsls	r3, r3, #7
 8000ab6:	b25b      	sxtb	r3, r3
 8000ab8:	11db      	asrs	r3, r3, #7
 8000aba:	b25a      	sxtb	r2, r3
 8000abc:	7a3b      	ldrb	r3, [r7, #8]
 8000abe:	f362 1345 	bfi	r3, r2, #5, #1
 8000ac2:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D6 = HAL_GPIO_ReadPin(GPIOE, D6_Pin); //Lire D6.
 8000ac4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ac8:	483e      	ldr	r0, [pc, #248]	@ (8000bc4 <ucReadIO+0x320>)
 8000aca:	f002 fc53 	bl	8003374 <HAL_GPIO_ReadPin>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	01db      	lsls	r3, r3, #7
 8000ad2:	b25b      	sxtb	r3, r3
 8000ad4:	11db      	asrs	r3, r3, #7
 8000ad6:	b25a      	sxtb	r2, r3
 8000ad8:	7a3b      	ldrb	r3, [r7, #8]
 8000ada:	f362 1386 	bfi	r3, r2, #6, #1
 8000ade:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D7 = HAL_GPIO_ReadPin(GPIOE, D7_Pin); //Lire D7.
 8000ae0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ae4:	4837      	ldr	r0, [pc, #220]	@ (8000bc4 <ucReadIO+0x320>)
 8000ae6:	f002 fc45 	bl	8003374 <HAL_GPIO_ReadPin>
 8000aea:	4603      	mov	r3, r0
 8000aec:	01db      	lsls	r3, r3, #7
 8000aee:	b25b      	sxtb	r3, r3
 8000af0:	11db      	asrs	r3, r3, #7
 8000af2:	b25a      	sxtb	r2, r3
 8000af4:	7a3b      	ldrb	r3, [r7, #8]
 8000af6:	f362 13c7 	bfi	r3, r2, #7, #1
 8000afa:	723b      	strb	r3, [r7, #8]
 HAL_GPIO_WritePin(GPIOB, RD_Pin, GPIO_PIN_SET);     //Désactiver le RD.
 8000afc:	2201      	movs	r2, #1
 8000afe:	2101      	movs	r1, #1
 8000b00:	482f      	ldr	r0, [pc, #188]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b02:	f002 fc4f 	bl	80033a4 <HAL_GPIO_WritePin>
 
 //Remettre le CS inactif.
 switch (CSx)
 8000b06:	79fb      	ldrb	r3, [r7, #7]
 8000b08:	2b03      	cmp	r3, #3
 8000b0a:	d84f      	bhi.n	8000bac <ucReadIO+0x308>
 8000b0c:	a201      	add	r2, pc, #4	@ (adr r2, 8000b14 <ucReadIO+0x270>)
 8000b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b12:	bf00      	nop
 8000b14:	08000b25 	.word	0x08000b25
 8000b18:	08000b47 	.word	0x08000b47
 8000b1c:	08000b69 	.word	0x08000b69
 8000b20:	08000b8b 	.word	0x08000b8b
 {
 case 0 :
   if (Level == 0)
 8000b24:	79bb      	ldrb	r3, [r7, #6]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d106      	bne.n	8000b38 <ucReadIO+0x294>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET);
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b30:	4823      	ldr	r0, [pc, #140]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b32:	f002 fc37 	bl	80033a4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 break;
 8000b36:	e03a      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b3e:	4820      	ldr	r0, [pc, #128]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b40:	f002 fc30 	bl	80033a4 <HAL_GPIO_WritePin>
 break;
 8000b44:	e033      	b.n	8000bae <ucReadIO+0x30a>
  
 case 1 :
   if (Level == 0)
 8000b46:	79bb      	ldrb	r3, [r7, #6]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d106      	bne.n	8000b5a <ucReadIO+0x2b6>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b52:	481b      	ldr	r0, [pc, #108]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b54:	f002 fc26 	bl	80033a4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 break;
 8000b58:	e029      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b60:	4817      	ldr	r0, [pc, #92]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b62:	f002 fc1f 	bl	80033a4 <HAL_GPIO_WritePin>
 break;
 8000b66:	e022      	b.n	8000bae <ucReadIO+0x30a>
 
 case 2 :
   if (Level == 0)
 8000b68:	79bb      	ldrb	r3, [r7, #6]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d106      	bne.n	8000b7c <ucReadIO+0x2d8>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8000b6e:	2201      	movs	r2, #1
 8000b70:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b74:	4812      	ldr	r0, [pc, #72]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b76:	f002 fc15 	bl	80033a4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 break;
 8000b7a:	e018      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b82:	480f      	ldr	r0, [pc, #60]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b84:	f002 fc0e 	bl	80033a4 <HAL_GPIO_WritePin>
 break;
 8000b88:	e011      	b.n	8000bae <ucReadIO+0x30a>
 
 case 3 :
   if (Level == 0)
 8000b8a:	79bb      	ldrb	r3, [r7, #6]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d106      	bne.n	8000b9e <ucReadIO+0x2fa>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 8000b90:	2201      	movs	r2, #1
 8000b92:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b96:	480a      	ldr	r0, [pc, #40]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b98:	f002 fc04 	bl	80033a4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 break;
 8000b9c:	e007      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ba4:	4806      	ldr	r0, [pc, #24]	@ (8000bc0 <ucReadIO+0x31c>)
 8000ba6:	f002 fbfd 	bl	80033a4 <HAL_GPIO_WritePin>
 break;
 8000baa:	e000      	b.n	8000bae <ucReadIO+0x30a>
  
 default :
 break;   
 8000bac:	bf00      	nop
 }
 ucLireDataIO = unData.ucData;
 8000bae:	7a3b      	ldrb	r3, [r7, #8]
 8000bb0:	73fb      	strb	r3, [r7, #15]
 return (ucLireDataIO);
 8000bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3710      	adds	r7, #16
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	40020c00 	.word	0x40020c00
 8000bc0:	40020400 	.word	0x40020400
 8000bc4:	40021000 	.word	0x40021000

08000bc8 <vWriteIO>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vWriteIO(uint8_t ucEcrireDataIO, uint8_t CSx, uint8_t Level, uint8_t ucAdresse)
{
 8000bc8:	b590      	push	{r4, r7, lr}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4604      	mov	r4, r0
 8000bd0:	4608      	mov	r0, r1
 8000bd2:	4611      	mov	r1, r2
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	4623      	mov	r3, r4
 8000bd8:	71fb      	strb	r3, [r7, #7]
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71bb      	strb	r3, [r7, #6]
 8000bde:	460b      	mov	r3, r1
 8000be0:	717b      	strb	r3, [r7, #5]
 8000be2:	4613      	mov	r3, r2
 8000be4:	713b      	strb	r3, [r7, #4]
     int D7 : 1; 
   } DataBit;                                    //Nom du champ de bits.
   uint8_t ucData;                               //Variable associée à la structure.  
 }unData;                                        //Nom de l'union.
                                                 
 vData_OUT ();                                   //Le port de Data est en 
 8000be6:	f7ff fe45 	bl	8000874 <vData_OUT>
                                                 //sortie. 
 unData.ucData = ucEcrireDataIO;                 //La donnée dans l'union.
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	733b      	strb	r3, [r7, #12]
 
 //Écrire la donnée dur le bus de données.
 if (unData.DataBit.D0 == 0)
 8000bee:	7b3b      	ldrb	r3, [r7, #12]
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d106      	bne.n	8000c08 <vWriteIO+0x40>
   HAL_GPIO_WritePin(GPIOE, D0_Pin, GPIO_PIN_RESET);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c00:	48b5      	ldr	r0, [pc, #724]	@ (8000ed8 <vWriteIO+0x310>)
 8000c02:	f002 fbcf 	bl	80033a4 <HAL_GPIO_WritePin>
 8000c06:	e005      	b.n	8000c14 <vWriteIO+0x4c>
 else
   HAL_GPIO_WritePin(GPIOE, D0_Pin, GPIO_PIN_SET);
 8000c08:	2201      	movs	r2, #1
 8000c0a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c0e:	48b2      	ldr	r0, [pc, #712]	@ (8000ed8 <vWriteIO+0x310>)
 8000c10:	f002 fbc8 	bl	80033a4 <HAL_GPIO_WritePin>
 if (unData.DataBit.D1 == 0)
 8000c14:	7b3b      	ldrb	r3, [r7, #12]
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d106      	bne.n	8000c2e <vWriteIO+0x66>
   HAL_GPIO_WritePin(GPIOE, D1_Pin, GPIO_PIN_RESET);
 8000c20:	2200      	movs	r2, #0
 8000c22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c26:	48ac      	ldr	r0, [pc, #688]	@ (8000ed8 <vWriteIO+0x310>)
 8000c28:	f002 fbbc 	bl	80033a4 <HAL_GPIO_WritePin>
 8000c2c:	e005      	b.n	8000c3a <vWriteIO+0x72>
 else
   HAL_GPIO_WritePin(GPIOE, D1_Pin, GPIO_PIN_SET);
 8000c2e:	2201      	movs	r2, #1
 8000c30:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c34:	48a8      	ldr	r0, [pc, #672]	@ (8000ed8 <vWriteIO+0x310>)
 8000c36:	f002 fbb5 	bl	80033a4 <HAL_GPIO_WritePin>
 if (unData.DataBit.D2 == 0)
 8000c3a:	7b3b      	ldrb	r3, [r7, #12]
 8000c3c:	f003 0304 	and.w	r3, r3, #4
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d106      	bne.n	8000c54 <vWriteIO+0x8c>
   HAL_GPIO_WritePin(GPIOE, D2_Pin, GPIO_PIN_RESET);
 8000c46:	2200      	movs	r2, #0
 8000c48:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c4c:	48a2      	ldr	r0, [pc, #648]	@ (8000ed8 <vWriteIO+0x310>)
 8000c4e:	f002 fba9 	bl	80033a4 <HAL_GPIO_WritePin>
 8000c52:	e005      	b.n	8000c60 <vWriteIO+0x98>
 else
   HAL_GPIO_WritePin(GPIOE, D2_Pin, GPIO_PIN_SET);
 8000c54:	2201      	movs	r2, #1
 8000c56:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c5a:	489f      	ldr	r0, [pc, #636]	@ (8000ed8 <vWriteIO+0x310>)
 8000c5c:	f002 fba2 	bl	80033a4 <HAL_GPIO_WritePin>
 if (unData.DataBit.D3 == 0)
 8000c60:	7b3b      	ldrb	r3, [r7, #12]
 8000c62:	f003 0308 	and.w	r3, r3, #8
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d106      	bne.n	8000c7a <vWriteIO+0xb2>
   HAL_GPIO_WritePin(GPIOE, D3_Pin, GPIO_PIN_RESET);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c72:	4899      	ldr	r0, [pc, #612]	@ (8000ed8 <vWriteIO+0x310>)
 8000c74:	f002 fb96 	bl	80033a4 <HAL_GPIO_WritePin>
 8000c78:	e005      	b.n	8000c86 <vWriteIO+0xbe>
 else
   HAL_GPIO_WritePin(GPIOE, D3_Pin, GPIO_PIN_SET);
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c80:	4895      	ldr	r0, [pc, #596]	@ (8000ed8 <vWriteIO+0x310>)
 8000c82:	f002 fb8f 	bl	80033a4 <HAL_GPIO_WritePin>
 if (unData.DataBit.D4 == 0)
 8000c86:	7b3b      	ldrb	r3, [r7, #12]
 8000c88:	f003 0310 	and.w	r3, r3, #16
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d106      	bne.n	8000ca0 <vWriteIO+0xd8>
   HAL_GPIO_WritePin(GPIOE, D4_Pin, GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c98:	488f      	ldr	r0, [pc, #572]	@ (8000ed8 <vWriteIO+0x310>)
 8000c9a:	f002 fb83 	bl	80033a4 <HAL_GPIO_WritePin>
 8000c9e:	e005      	b.n	8000cac <vWriteIO+0xe4>
 else
   HAL_GPIO_WritePin(GPIOE, D4_Pin, GPIO_PIN_SET);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ca6:	488c      	ldr	r0, [pc, #560]	@ (8000ed8 <vWriteIO+0x310>)
 8000ca8:	f002 fb7c 	bl	80033a4 <HAL_GPIO_WritePin>
 if (unData.DataBit.D5 == 0)
 8000cac:	7b3b      	ldrb	r3, [r7, #12]
 8000cae:	f003 0320 	and.w	r3, r3, #32
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d106      	bne.n	8000cc6 <vWriteIO+0xfe>
   HAL_GPIO_WritePin(GPIOE, D5_Pin, GPIO_PIN_RESET);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cbe:	4886      	ldr	r0, [pc, #536]	@ (8000ed8 <vWriteIO+0x310>)
 8000cc0:	f002 fb70 	bl	80033a4 <HAL_GPIO_WritePin>
 8000cc4:	e005      	b.n	8000cd2 <vWriteIO+0x10a>
 else
   HAL_GPIO_WritePin(GPIOE, D5_Pin, GPIO_PIN_SET);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ccc:	4882      	ldr	r0, [pc, #520]	@ (8000ed8 <vWriteIO+0x310>)
 8000cce:	f002 fb69 	bl	80033a4 <HAL_GPIO_WritePin>
 if (unData.DataBit.D6 == 0)
 8000cd2:	7b3b      	ldrb	r3, [r7, #12]
 8000cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d106      	bne.n	8000cec <vWriteIO+0x124>
   HAL_GPIO_WritePin(GPIOE, D6_Pin, GPIO_PIN_RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ce4:	487c      	ldr	r0, [pc, #496]	@ (8000ed8 <vWriteIO+0x310>)
 8000ce6:	f002 fb5d 	bl	80033a4 <HAL_GPIO_WritePin>
 8000cea:	e005      	b.n	8000cf8 <vWriteIO+0x130>
 else
   HAL_GPIO_WritePin(GPIOE, D6_Pin, GPIO_PIN_SET);
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cf2:	4879      	ldr	r0, [pc, #484]	@ (8000ed8 <vWriteIO+0x310>)
 8000cf4:	f002 fb56 	bl	80033a4 <HAL_GPIO_WritePin>
 if (unData.DataBit.D7 == 0)
 8000cf8:	7b3b      	ldrb	r3, [r7, #12]
 8000cfa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d106      	bne.n	8000d12 <vWriteIO+0x14a>
   HAL_GPIO_WritePin(GPIOE, D7_Pin, GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d0a:	4873      	ldr	r0, [pc, #460]	@ (8000ed8 <vWriteIO+0x310>)
 8000d0c:	f002 fb4a 	bl	80033a4 <HAL_GPIO_WritePin>
 8000d10:	e005      	b.n	8000d1e <vWriteIO+0x156>
 else
   HAL_GPIO_WritePin(GPIOE, D7_Pin, GPIO_PIN_SET); 
 8000d12:	2201      	movs	r2, #1
 8000d14:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d18:	486f      	ldr	r0, [pc, #444]	@ (8000ed8 <vWriteIO+0x310>)
 8000d1a:	f002 fb43 	bl	80033a4 <HAL_GPIO_WritePin>
 

 //Affectation des lignes d'adresse.
 if ((ucAdresse & 0x01) != 0)
 8000d1e:	793b      	ldrb	r3, [r7, #4]
 8000d20:	f003 0301 	and.w	r3, r3, #1
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d006      	beq.n	8000d36 <vWriteIO+0x16e>
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_SET);
 8000d28:	2201      	movs	r2, #1
 8000d2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d2e:	486b      	ldr	r0, [pc, #428]	@ (8000edc <vWriteIO+0x314>)
 8000d30:	f002 fb38 	bl	80033a4 <HAL_GPIO_WritePin>
 8000d34:	e005      	b.n	8000d42 <vWriteIO+0x17a>
 else
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_RESET);
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d3c:	4867      	ldr	r0, [pc, #412]	@ (8000edc <vWriteIO+0x314>)
 8000d3e:	f002 fb31 	bl	80033a4 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x02) != 0)
 8000d42:	793b      	ldrb	r3, [r7, #4]
 8000d44:	f003 0302 	and.w	r3, r3, #2
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d006      	beq.n	8000d5a <vWriteIO+0x192>
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_SET);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d52:	4862      	ldr	r0, [pc, #392]	@ (8000edc <vWriteIO+0x314>)
 8000d54:	f002 fb26 	bl	80033a4 <HAL_GPIO_WritePin>
 8000d58:	e005      	b.n	8000d66 <vWriteIO+0x19e>
 else
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d60:	485e      	ldr	r0, [pc, #376]	@ (8000edc <vWriteIO+0x314>)
 8000d62:	f002 fb1f 	bl	80033a4 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x04) != 0)
 8000d66:	793b      	ldrb	r3, [r7, #4]
 8000d68:	f003 0304 	and.w	r3, r3, #4
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d006      	beq.n	8000d7e <vWriteIO+0x1b6>
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_SET);
 8000d70:	2201      	movs	r2, #1
 8000d72:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d76:	4859      	ldr	r0, [pc, #356]	@ (8000edc <vWriteIO+0x314>)
 8000d78:	f002 fb14 	bl	80033a4 <HAL_GPIO_WritePin>
 8000d7c:	e005      	b.n	8000d8a <vWriteIO+0x1c2>
 else
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_RESET);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d84:	4855      	ldr	r0, [pc, #340]	@ (8000edc <vWriteIO+0x314>)
 8000d86:	f002 fb0d 	bl	80033a4 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x08) != 0)
 8000d8a:	793b      	ldrb	r3, [r7, #4]
 8000d8c:	f003 0308 	and.w	r3, r3, #8
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d006      	beq.n	8000da2 <vWriteIO+0x1da>
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_SET);
 8000d94:	2201      	movs	r2, #1
 8000d96:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d9a:	4850      	ldr	r0, [pc, #320]	@ (8000edc <vWriteIO+0x314>)
 8000d9c:	f002 fb02 	bl	80033a4 <HAL_GPIO_WritePin>
 8000da0:	e005      	b.n	8000dae <vWriteIO+0x1e6>
 else
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_RESET);
 8000da2:	2200      	movs	r2, #0
 8000da4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000da8:	484c      	ldr	r0, [pc, #304]	@ (8000edc <vWriteIO+0x314>)
 8000daa:	f002 fafb 	bl	80033a4 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x10) != 0)
 8000dae:	793b      	ldrb	r3, [r7, #4]
 8000db0:	f003 0310 	and.w	r3, r3, #16
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d005      	beq.n	8000dc4 <vWriteIO+0x1fc>
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_SET);
 8000db8:	2201      	movs	r2, #1
 8000dba:	2102      	movs	r1, #2
 8000dbc:	4848      	ldr	r0, [pc, #288]	@ (8000ee0 <vWriteIO+0x318>)
 8000dbe:	f002 faf1 	bl	80033a4 <HAL_GPIO_WritePin>
 8000dc2:	e004      	b.n	8000dce <vWriteIO+0x206>
 else
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_RESET);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	2102      	movs	r1, #2
 8000dc8:	4845      	ldr	r0, [pc, #276]	@ (8000ee0 <vWriteIO+0x318>)
 8000dca:	f002 faeb 	bl	80033a4 <HAL_GPIO_WritePin>
 
//Choix du CS.  
 switch (CSx)                                   
 8000dce:	79bb      	ldrb	r3, [r7, #6]
 8000dd0:	2b03      	cmp	r3, #3
 8000dd2:	d84f      	bhi.n	8000e74 <vWriteIO+0x2ac>
 8000dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8000ddc <vWriteIO+0x214>)
 8000dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dda:	bf00      	nop
 8000ddc:	08000ded 	.word	0x08000ded
 8000de0:	08000e0f 	.word	0x08000e0f
 8000de4:	08000e31 	.word	0x08000e31
 8000de8:	08000e53 	.word	0x08000e53
 {
 case 0 :
   if (Level == 0)
 8000dec:	797b      	ldrb	r3, [r7, #5]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d106      	bne.n	8000e00 <vWriteIO+0x238>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 8000df2:	2200      	movs	r2, #0
 8000df4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000df8:	4839      	ldr	r0, [pc, #228]	@ (8000ee0 <vWriteIO+0x318>)
 8000dfa:	f002 fad3 	bl	80033a4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 break;
 8000dfe:	e03a      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 8000e00:	2201      	movs	r2, #1
 8000e02:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e06:	4836      	ldr	r0, [pc, #216]	@ (8000ee0 <vWriteIO+0x318>)
 8000e08:	f002 facc 	bl	80033a4 <HAL_GPIO_WritePin>
 break;
 8000e0c:	e033      	b.n	8000e76 <vWriteIO+0x2ae>
  
 case 1 :
   if (Level == 0)
 8000e0e:	797b      	ldrb	r3, [r7, #5]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d106      	bne.n	8000e22 <vWriteIO+0x25a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET);
 8000e14:	2200      	movs	r2, #0
 8000e16:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e1a:	4831      	ldr	r0, [pc, #196]	@ (8000ee0 <vWriteIO+0x318>)
 8000e1c:	f002 fac2 	bl	80033a4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 break;
 8000e20:	e029      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 8000e22:	2201      	movs	r2, #1
 8000e24:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e28:	482d      	ldr	r0, [pc, #180]	@ (8000ee0 <vWriteIO+0x318>)
 8000e2a:	f002 fabb 	bl	80033a4 <HAL_GPIO_WritePin>
 break;
 8000e2e:	e022      	b.n	8000e76 <vWriteIO+0x2ae>
 
 case 2 :
   if (Level == 0)
 8000e30:	797b      	ldrb	r3, [r7, #5]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d106      	bne.n	8000e44 <vWriteIO+0x27c>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET);
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e3c:	4828      	ldr	r0, [pc, #160]	@ (8000ee0 <vWriteIO+0x318>)
 8000e3e:	f002 fab1 	bl	80033a4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 break;
 8000e42:	e018      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 8000e44:	2201      	movs	r2, #1
 8000e46:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e4a:	4825      	ldr	r0, [pc, #148]	@ (8000ee0 <vWriteIO+0x318>)
 8000e4c:	f002 faaa 	bl	80033a4 <HAL_GPIO_WritePin>
 break;
 8000e50:	e011      	b.n	8000e76 <vWriteIO+0x2ae>
 
 case 3 :
   if (Level == 0)
 8000e52:	797b      	ldrb	r3, [r7, #5]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d106      	bne.n	8000e66 <vWriteIO+0x29e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e5e:	4820      	ldr	r0, [pc, #128]	@ (8000ee0 <vWriteIO+0x318>)
 8000e60:	f002 faa0 	bl	80033a4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 break;
 8000e64:	e007      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 8000e66:	2201      	movs	r2, #1
 8000e68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e6c:	481c      	ldr	r0, [pc, #112]	@ (8000ee0 <vWriteIO+0x318>)
 8000e6e:	f002 fa99 	bl	80033a4 <HAL_GPIO_WritePin>
 break;
 8000e72:	e000      	b.n	8000e76 <vWriteIO+0x2ae>
  
 default :
 break;   
 8000e74:	bf00      	nop
 }
 
 //Remettre le CS inactif.
 switch (CSx)
 8000e76:	79bb      	ldrb	r3, [r7, #6]
 8000e78:	2b03      	cmp	r3, #3
 8000e7a:	d855      	bhi.n	8000f28 <vWriteIO+0x360>
 8000e7c:	a201      	add	r2, pc, #4	@ (adr r2, 8000e84 <vWriteIO+0x2bc>)
 8000e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e82:	bf00      	nop
 8000e84:	08000e95 	.word	0x08000e95
 8000e88:	08000eb7 	.word	0x08000eb7
 8000e8c:	08000ee5 	.word	0x08000ee5
 8000e90:	08000f07 	.word	0x08000f07
 {
 case 0 :
   if (Level == 0)
 8000e94:	797b      	ldrb	r3, [r7, #5]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d106      	bne.n	8000ea8 <vWriteIO+0x2e0>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET);
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ea0:	480f      	ldr	r0, [pc, #60]	@ (8000ee0 <vWriteIO+0x318>)
 8000ea2:	f002 fa7f 	bl	80033a4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 break;
 8000ea6:	e040      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000eae:	480c      	ldr	r0, [pc, #48]	@ (8000ee0 <vWriteIO+0x318>)
 8000eb0:	f002 fa78 	bl	80033a4 <HAL_GPIO_WritePin>
 break;
 8000eb4:	e039      	b.n	8000f2a <vWriteIO+0x362>
  
 case 1 :
   if (Level == 0)
 8000eb6:	797b      	ldrb	r3, [r7, #5]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d106      	bne.n	8000eca <vWriteIO+0x302>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ec2:	4807      	ldr	r0, [pc, #28]	@ (8000ee0 <vWriteIO+0x318>)
 8000ec4:	f002 fa6e 	bl	80033a4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 break;
 8000ec8:	e02f      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ed0:	4803      	ldr	r0, [pc, #12]	@ (8000ee0 <vWriteIO+0x318>)
 8000ed2:	f002 fa67 	bl	80033a4 <HAL_GPIO_WritePin>
 break;
 8000ed6:	e028      	b.n	8000f2a <vWriteIO+0x362>
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	40020c00 	.word	0x40020c00
 8000ee0:	40020400 	.word	0x40020400
 
 case 2 :
   if (Level == 0)
 8000ee4:	797b      	ldrb	r3, [r7, #5]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d106      	bne.n	8000ef8 <vWriteIO+0x330>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8000eea:	2201      	movs	r2, #1
 8000eec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ef0:	4810      	ldr	r0, [pc, #64]	@ (8000f34 <vWriteIO+0x36c>)
 8000ef2:	f002 fa57 	bl	80033a4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 break;
 8000ef6:	e018      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 8000ef8:	2200      	movs	r2, #0
 8000efa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000efe:	480d      	ldr	r0, [pc, #52]	@ (8000f34 <vWriteIO+0x36c>)
 8000f00:	f002 fa50 	bl	80033a4 <HAL_GPIO_WritePin>
 break;
 8000f04:	e011      	b.n	8000f2a <vWriteIO+0x362>
 
 case 3 :
   if (Level == 0)
 8000f06:	797b      	ldrb	r3, [r7, #5]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d106      	bne.n	8000f1a <vWriteIO+0x352>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f12:	4808      	ldr	r0, [pc, #32]	@ (8000f34 <vWriteIO+0x36c>)
 8000f14:	f002 fa46 	bl	80033a4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 break;
 8000f18:	e007      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f20:	4804      	ldr	r0, [pc, #16]	@ (8000f34 <vWriteIO+0x36c>)
 8000f22:	f002 fa3f 	bl	80033a4 <HAL_GPIO_WritePin>
 break;
 8000f26:	e000      	b.n	8000f2a <vWriteIO+0x362>
  
 default :
 break;   
 8000f28:	bf00      	nop
 }
}
 8000f2a:	bf00      	nop
 8000f2c:	3714      	adds	r7, #20
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd90      	pop	{r4, r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40020400 	.word	0x40020400

08000f38 <Main_Init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Main_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	piloteTimers_initialise();
 8000f3c:	f000 fe0e 	bl	8001b5c <piloteTimers_initialise>
	serviceBaseDeTemps_initialise();
 8000f40:	f001 fd8c 	bl	8002a5c <serviceBaseDeTemps_initialise>

	interfacePCF8574_init();
 8000f44:	f000 fd1c 	bl	8001980 <interfacePCF8574_init>
	interfaceMoteur_Init();
 8000f48:	f000 fca4 	bl	8001894 <interfaceMoteur_Init>
	interfaceADC_Init();
 8000f4c:	f000 fc26 	bl	800179c <interfaceADC_Init>
	interface_BoutonBleuInit();
 8000f50:	f000 fc80 	bl	8001854 <interface_BoutonBleuInit>
	processusEntreesNum_Init();
 8000f54:	f001 fad6 	bl	8002504 <processusEntreesNum_Init>
	processusSortiesNum_Init();
 8000f58:	f001 faf2 	bl	8002540 <processusSortiesNum_Init>
	processusAffichageInit();
 8000f5c:	f001 fcfe 	bl	800295c <processusAffichageInit>
	processusCentreDeTri_Init();
 8000f60:	f001 fa50 	bl	8002404 <processusCentreDeTri_Init>
}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <doNothing>:

void doNothing(void){}
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr

08000f76 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f7a:	f001 fdbb 	bl	8002af4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f7e:	f000 f815 	bl	8000fac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f82:	f000 f94f 	bl	8001224 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f86:	f000 f8af 	bl	80010e8 <MX_I2C1_Init>
  MX_USB_HOST_Init();
 8000f8a:	f009 fe65 	bl	800ac58 <MX_USB_HOST_Init>
  MX_CAN1_Init();
 8000f8e:	f000 f877 	bl	8001080 <MX_CAN1_Init>
  MX_TIM14_Init();
 8000f92:	f000 f923 	bl	80011dc <MX_TIM14_Init>
  MX_TIM2_Init();
 8000f96:	f000 f8d5 	bl	8001144 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  Main_Init();
 8000f9a:	f7ff ffcd 	bl	8000f38 <Main_Init>

  piloteTimer14_permetLesInterruptions();
 8000f9e:	f000 fdbf 	bl	8001b20 <piloteTimer14_permetLesInterruptions>
  piloteTimer2_permetLesInterruptions();
 8000fa2:	f000 fdd1 	bl	8001b48 <piloteTimer2_permetLesInterruptions>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000fa6:	f009 fe7d 	bl	800aca4 <MX_USB_HOST_Process>
 8000faa:	e7fc      	b.n	8000fa6 <main+0x30>

08000fac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b094      	sub	sp, #80	@ 0x50
 8000fb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fb2:	f107 0320 	add.w	r3, r7, #32
 8000fb6:	2230      	movs	r2, #48	@ 0x30
 8000fb8:	2100      	movs	r1, #0
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f00a fa02 	bl	800b3c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc0:	f107 030c 	add.w	r3, r7, #12
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
 8000fce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60bb      	str	r3, [r7, #8]
 8000fd4:	4b28      	ldr	r3, [pc, #160]	@ (8001078 <SystemClock_Config+0xcc>)
 8000fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd8:	4a27      	ldr	r2, [pc, #156]	@ (8001078 <SystemClock_Config+0xcc>)
 8000fda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fde:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fe0:	4b25      	ldr	r3, [pc, #148]	@ (8001078 <SystemClock_Config+0xcc>)
 8000fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fe8:	60bb      	str	r3, [r7, #8]
 8000fea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fec:	2300      	movs	r3, #0
 8000fee:	607b      	str	r3, [r7, #4]
 8000ff0:	4b22      	ldr	r3, [pc, #136]	@ (800107c <SystemClock_Config+0xd0>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a21      	ldr	r2, [pc, #132]	@ (800107c <SystemClock_Config+0xd0>)
 8000ff6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ffa:	6013      	str	r3, [r2, #0]
 8000ffc:	4b1f      	ldr	r3, [pc, #124]	@ (800107c <SystemClock_Config+0xd0>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001004:	607b      	str	r3, [r7, #4]
 8001006:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001008:	2301      	movs	r3, #1
 800100a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800100c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001010:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001012:	2302      	movs	r3, #2
 8001014:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001016:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800101a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800101c:	2308      	movs	r3, #8
 800101e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001020:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001024:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001026:	2302      	movs	r3, #2
 8001028:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800102a:	2307      	movs	r3, #7
 800102c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800102e:	f107 0320 	add.w	r3, r7, #32
 8001032:	4618      	mov	r0, r3
 8001034:	f005 faf4 	bl	8006620 <HAL_RCC_OscConfig>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800103e:	f000 f9ff 	bl	8001440 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001042:	230f      	movs	r3, #15
 8001044:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001046:	2302      	movs	r3, #2
 8001048:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800104a:	2300      	movs	r3, #0
 800104c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800104e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001052:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001054:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001058:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800105a:	f107 030c 	add.w	r3, r7, #12
 800105e:	2105      	movs	r1, #5
 8001060:	4618      	mov	r0, r3
 8001062:	f005 fd55 	bl	8006b10 <HAL_RCC_ClockConfig>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800106c:	f000 f9e8 	bl	8001440 <Error_Handler>
  }
}
 8001070:	bf00      	nop
 8001072:	3750      	adds	r7, #80	@ 0x50
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40023800 	.word	0x40023800
 800107c:	40007000 	.word	0x40007000

08001080 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001084:	4b16      	ldr	r3, [pc, #88]	@ (80010e0 <MX_CAN1_Init+0x60>)
 8001086:	4a17      	ldr	r2, [pc, #92]	@ (80010e4 <MX_CAN1_Init+0x64>)
 8001088:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800108a:	4b15      	ldr	r3, [pc, #84]	@ (80010e0 <MX_CAN1_Init+0x60>)
 800108c:	2210      	movs	r2, #16
 800108e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001090:	4b13      	ldr	r3, [pc, #76]	@ (80010e0 <MX_CAN1_Init+0x60>)
 8001092:	2200      	movs	r2, #0
 8001094:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001096:	4b12      	ldr	r3, [pc, #72]	@ (80010e0 <MX_CAN1_Init+0x60>)
 8001098:	2200      	movs	r2, #0
 800109a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 800109c:	4b10      	ldr	r3, [pc, #64]	@ (80010e0 <MX_CAN1_Init+0x60>)
 800109e:	2200      	movs	r2, #0
 80010a0:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80010a2:	4b0f      	ldr	r3, [pc, #60]	@ (80010e0 <MX_CAN1_Init+0x60>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80010a8:	4b0d      	ldr	r3, [pc, #52]	@ (80010e0 <MX_CAN1_Init+0x60>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80010ae:	4b0c      	ldr	r3, [pc, #48]	@ (80010e0 <MX_CAN1_Init+0x60>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80010b4:	4b0a      	ldr	r3, [pc, #40]	@ (80010e0 <MX_CAN1_Init+0x60>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80010ba:	4b09      	ldr	r3, [pc, #36]	@ (80010e0 <MX_CAN1_Init+0x60>)
 80010bc:	2200      	movs	r2, #0
 80010be:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80010c0:	4b07      	ldr	r3, [pc, #28]	@ (80010e0 <MX_CAN1_Init+0x60>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80010c6:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <MX_CAN1_Init+0x60>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80010cc:	4804      	ldr	r0, [pc, #16]	@ (80010e0 <MX_CAN1_Init+0x60>)
 80010ce:	f001 fda7 	bl	8002c20 <HAL_CAN_Init>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 80010d8:	f000 f9b2 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	200006a4 	.word	0x200006a4
 80010e4:	40006400 	.word	0x40006400

080010e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010ec:	4b12      	ldr	r3, [pc, #72]	@ (8001138 <MX_I2C1_Init+0x50>)
 80010ee:	4a13      	ldr	r2, [pc, #76]	@ (800113c <MX_I2C1_Init+0x54>)
 80010f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010f2:	4b11      	ldr	r3, [pc, #68]	@ (8001138 <MX_I2C1_Init+0x50>)
 80010f4:	4a12      	ldr	r2, [pc, #72]	@ (8001140 <MX_I2C1_Init+0x58>)
 80010f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001138 <MX_I2C1_Init+0x50>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001100:	2200      	movs	r2, #0
 8001102:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001104:	4b0c      	ldr	r3, [pc, #48]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001106:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800110a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800110c:	4b0a      	ldr	r3, [pc, #40]	@ (8001138 <MX_I2C1_Init+0x50>)
 800110e:	2200      	movs	r2, #0
 8001110:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001112:	4b09      	ldr	r3, [pc, #36]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001118:	4b07      	ldr	r3, [pc, #28]	@ (8001138 <MX_I2C1_Init+0x50>)
 800111a:	2200      	movs	r2, #0
 800111c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800111e:	4b06      	ldr	r3, [pc, #24]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001120:	2200      	movs	r2, #0
 8001122:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001124:	4804      	ldr	r0, [pc, #16]	@ (8001138 <MX_I2C1_Init+0x50>)
 8001126:	f004 fa81 	bl	800562c <HAL_I2C_Init>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001130:	f000 f986 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001134:	bf00      	nop
 8001136:	bd80      	pop	{r7, pc}
 8001138:	200006cc 	.word	0x200006cc
 800113c:	40005400 	.word	0x40005400
 8001140:	000186a0 	.word	0x000186a0

08001144 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b086      	sub	sp, #24
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800114a:	f107 0308 	add.w	r3, r7, #8
 800114e:	2200      	movs	r2, #0
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	605a      	str	r2, [r3, #4]
 8001154:	609a      	str	r2, [r3, #8]
 8001156:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001158:	463b      	mov	r3, r7
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001160:	4b1d      	ldr	r3, [pc, #116]	@ (80011d8 <MX_TIM2_Init+0x94>)
 8001162:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001166:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001168:	4b1b      	ldr	r3, [pc, #108]	@ (80011d8 <MX_TIM2_Init+0x94>)
 800116a:	2200      	movs	r2, #0
 800116c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800116e:	4b1a      	ldr	r3, [pc, #104]	@ (80011d8 <MX_TIM2_Init+0x94>)
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16799;
 8001174:	4b18      	ldr	r3, [pc, #96]	@ (80011d8 <MX_TIM2_Init+0x94>)
 8001176:	f244 129f 	movw	r2, #16799	@ 0x419f
 800117a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800117c:	4b16      	ldr	r3, [pc, #88]	@ (80011d8 <MX_TIM2_Init+0x94>)
 800117e:	2200      	movs	r2, #0
 8001180:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001182:	4b15      	ldr	r3, [pc, #84]	@ (80011d8 <MX_TIM2_Init+0x94>)
 8001184:	2200      	movs	r2, #0
 8001186:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001188:	4813      	ldr	r0, [pc, #76]	@ (80011d8 <MX_TIM2_Init+0x94>)
 800118a:	f005 fecd 	bl	8006f28 <HAL_TIM_Base_Init>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001194:	f000 f954 	bl	8001440 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001198:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800119c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800119e:	f107 0308 	add.w	r3, r7, #8
 80011a2:	4619      	mov	r1, r3
 80011a4:	480c      	ldr	r0, [pc, #48]	@ (80011d8 <MX_TIM2_Init+0x94>)
 80011a6:	f006 f89e 	bl	80072e6 <HAL_TIM_ConfigClockSource>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011b0:	f000 f946 	bl	8001440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011b4:	2300      	movs	r3, #0
 80011b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011b8:	2300      	movs	r3, #0
 80011ba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011bc:	463b      	mov	r3, r7
 80011be:	4619      	mov	r1, r3
 80011c0:	4805      	ldr	r0, [pc, #20]	@ (80011d8 <MX_TIM2_Init+0x94>)
 80011c2:	f006 fabf 	bl	8007744 <HAL_TIMEx_MasterConfigSynchronization>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011cc:	f000 f938 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011d0:	bf00      	nop
 80011d2:	3718      	adds	r7, #24
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	20000720 	.word	0x20000720

080011dc <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80011e0:	4b0e      	ldr	r3, [pc, #56]	@ (800121c <MX_TIM14_Init+0x40>)
 80011e2:	4a0f      	ldr	r2, [pc, #60]	@ (8001220 <MX_TIM14_Init+0x44>)
 80011e4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 2;
 80011e6:	4b0d      	ldr	r3, [pc, #52]	@ (800121c <MX_TIM14_Init+0x40>)
 80011e8:	2202      	movs	r2, #2
 80011ea:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ec:	4b0b      	ldr	r3, [pc, #44]	@ (800121c <MX_TIM14_Init+0x40>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 55999;
 80011f2:	4b0a      	ldr	r3, [pc, #40]	@ (800121c <MX_TIM14_Init+0x40>)
 80011f4:	f64d 22bf 	movw	r2, #55999	@ 0xdabf
 80011f8:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011fa:	4b08      	ldr	r3, [pc, #32]	@ (800121c <MX_TIM14_Init+0x40>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001200:	4b06      	ldr	r3, [pc, #24]	@ (800121c <MX_TIM14_Init+0x40>)
 8001202:	2200      	movs	r2, #0
 8001204:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001206:	4805      	ldr	r0, [pc, #20]	@ (800121c <MX_TIM14_Init+0x40>)
 8001208:	f005 fe8e 	bl	8006f28 <HAL_TIM_Base_Init>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8001212:	f000 f915 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	20000768 	.word	0x20000768
 8001220:	40002000 	.word	0x40002000

08001224 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b08c      	sub	sp, #48	@ 0x30
 8001228:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122a:	f107 031c 	add.w	r3, r7, #28
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	605a      	str	r2, [r3, #4]
 8001234:	609a      	str	r2, [r3, #8]
 8001236:	60da      	str	r2, [r3, #12]
 8001238:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	61bb      	str	r3, [r7, #24]
 800123e:	4b7a      	ldr	r3, [pc, #488]	@ (8001428 <MX_GPIO_Init+0x204>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001242:	4a79      	ldr	r2, [pc, #484]	@ (8001428 <MX_GPIO_Init+0x204>)
 8001244:	f043 0310 	orr.w	r3, r3, #16
 8001248:	6313      	str	r3, [r2, #48]	@ 0x30
 800124a:	4b77      	ldr	r3, [pc, #476]	@ (8001428 <MX_GPIO_Init+0x204>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	f003 0310 	and.w	r3, r3, #16
 8001252:	61bb      	str	r3, [r7, #24]
 8001254:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	617b      	str	r3, [r7, #20]
 800125a:	4b73      	ldr	r3, [pc, #460]	@ (8001428 <MX_GPIO_Init+0x204>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	4a72      	ldr	r2, [pc, #456]	@ (8001428 <MX_GPIO_Init+0x204>)
 8001260:	f043 0304 	orr.w	r3, r3, #4
 8001264:	6313      	str	r3, [r2, #48]	@ 0x30
 8001266:	4b70      	ldr	r3, [pc, #448]	@ (8001428 <MX_GPIO_Init+0x204>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	f003 0304 	and.w	r3, r3, #4
 800126e:	617b      	str	r3, [r7, #20]
 8001270:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	613b      	str	r3, [r7, #16]
 8001276:	4b6c      	ldr	r3, [pc, #432]	@ (8001428 <MX_GPIO_Init+0x204>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	4a6b      	ldr	r2, [pc, #428]	@ (8001428 <MX_GPIO_Init+0x204>)
 800127c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001280:	6313      	str	r3, [r2, #48]	@ 0x30
 8001282:	4b69      	ldr	r3, [pc, #420]	@ (8001428 <MX_GPIO_Init+0x204>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800128a:	613b      	str	r3, [r7, #16]
 800128c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	60fb      	str	r3, [r7, #12]
 8001292:	4b65      	ldr	r3, [pc, #404]	@ (8001428 <MX_GPIO_Init+0x204>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	4a64      	ldr	r2, [pc, #400]	@ (8001428 <MX_GPIO_Init+0x204>)
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	6313      	str	r3, [r2, #48]	@ 0x30
 800129e:	4b62      	ldr	r3, [pc, #392]	@ (8001428 <MX_GPIO_Init+0x204>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	60bb      	str	r3, [r7, #8]
 80012ae:	4b5e      	ldr	r3, [pc, #376]	@ (8001428 <MX_GPIO_Init+0x204>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b2:	4a5d      	ldr	r2, [pc, #372]	@ (8001428 <MX_GPIO_Init+0x204>)
 80012b4:	f043 0302 	orr.w	r3, r3, #2
 80012b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ba:	4b5b      	ldr	r3, [pc, #364]	@ (8001428 <MX_GPIO_Init+0x204>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	60bb      	str	r3, [r7, #8]
 80012c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	607b      	str	r3, [r7, #4]
 80012ca:	4b57      	ldr	r3, [pc, #348]	@ (8001428 <MX_GPIO_Init+0x204>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	4a56      	ldr	r2, [pc, #344]	@ (8001428 <MX_GPIO_Init+0x204>)
 80012d0:	f043 0308 	orr.w	r3, r3, #8
 80012d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d6:	4b54      	ldr	r3, [pc, #336]	@ (8001428 <MX_GPIO_Init+0x204>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	f003 0308 	and.w	r3, r3, #8
 80012de:	607b      	str	r3, [r7, #4]
 80012e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, TRIAC_CTRL_Pin|D0_Pin|D1_Pin|D2_Pin
 80012e2:	2200      	movs	r2, #0
 80012e4:	f64f 7141 	movw	r1, #65345	@ 0xff41
 80012e8:	4850      	ldr	r0, [pc, #320]	@ (800142c <MX_GPIO_Init+0x208>)
 80012ea:	f002 f85b 	bl	80033a4 <HAL_GPIO_WritePin>
                          |D3_Pin|D4_Pin|D5_Pin|D6_Pin
                          |D7_Pin|PHASE_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80012ee:	2201      	movs	r2, #1
 80012f0:	2101      	movs	r1, #1
 80012f2:	484f      	ldr	r0, [pc, #316]	@ (8001430 <MX_GPIO_Init+0x20c>)
 80012f4:	f002 f856 	bl	80033a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PHASE_4_Pin|PHASE_2_Pin|PHASE_3_Pin, GPIO_PIN_RESET);
 80012f8:	2200      	movs	r2, #0
 80012fa:	21e0      	movs	r1, #224	@ 0xe0
 80012fc:	484d      	ldr	r0, [pc, #308]	@ (8001434 <MX_GPIO_Init+0x210>)
 80012fe:	f002 f851 	bl	80033a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RD_Pin|A4_Pin|CS0_Pin|CS1_Pin
 8001302:	2200      	movs	r2, #0
 8001304:	f647 0103 	movw	r1, #30723	@ 0x7803
 8001308:	484b      	ldr	r0, [pc, #300]	@ (8001438 <MX_GPIO_Init+0x214>)
 800130a:	f002 f84b 	bl	80033a4 <HAL_GPIO_WritePin>
                          |CS2_Pin|CS3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, A0_Pin|A1_Pin|A2_Pin|A3_Pin
 800130e:	2200      	movs	r2, #0
 8001310:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 8001314:	4849      	ldr	r0, [pc, #292]	@ (800143c <MX_GPIO_Init+0x218>)
 8001316:	f002 f845 	bl	80033a4 <HAL_GPIO_WritePin>
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : TRIAC_CTRL_Pin D0_Pin D1_Pin D2_Pin
                           D3_Pin D4_Pin D5_Pin D6_Pin
                           D7_Pin PHASE_1_Pin */
  GPIO_InitStruct.Pin = TRIAC_CTRL_Pin|D0_Pin|D1_Pin|D2_Pin
 800131a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800131e:	61fb      	str	r3, [r7, #28]
                          |D3_Pin|D4_Pin|D5_Pin|D6_Pin
                          |D7_Pin|PHASE_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001320:	2301      	movs	r3, #1
 8001322:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001328:	2300      	movs	r3, #0
 800132a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800132c:	f107 031c 	add.w	r3, r7, #28
 8001330:	4619      	mov	r1, r3
 8001332:	483e      	ldr	r0, [pc, #248]	@ (800142c <MX_GPIO_Init+0x208>)
 8001334:	f001 fe82 	bl	800303c <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIAC_EXTI_Pin */
  GPIO_InitStruct.Pin = TRIAC_EXTI_Pin;
 8001338:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800133c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800133e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001342:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(TRIAC_EXTI_GPIO_Port, &GPIO_InitStruct);
 8001348:	f107 031c 	add.w	r3, r7, #28
 800134c:	4619      	mov	r1, r3
 800134e:	4838      	ldr	r0, [pc, #224]	@ (8001430 <MX_GPIO_Init+0x20c>)
 8001350:	f001 fe74 	bl	800303c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001354:	2301      	movs	r3, #1
 8001356:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001358:	2301      	movs	r3, #1
 800135a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135c:	2300      	movs	r3, #0
 800135e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001360:	2300      	movs	r3, #0
 8001362:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001364:	f107 031c 	add.w	r3, r7, #28
 8001368:	4619      	mov	r1, r3
 800136a:	4831      	ldr	r0, [pc, #196]	@ (8001430 <MX_GPIO_Init+0x20c>)
 800136c:	f001 fe66 	bl	800303c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_BLEU_Pin */
  GPIO_InitStruct.Pin = BTN_BLEU_Pin;
 8001370:	2301      	movs	r3, #1
 8001372:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001374:	2300      	movs	r3, #0
 8001376:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001378:	2300      	movs	r3, #0
 800137a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BTN_BLEU_GPIO_Port, &GPIO_InitStruct);
 800137c:	f107 031c 	add.w	r3, r7, #28
 8001380:	4619      	mov	r1, r3
 8001382:	482c      	ldr	r0, [pc, #176]	@ (8001434 <MX_GPIO_Init+0x210>)
 8001384:	f001 fe5a 	bl	800303c <HAL_GPIO_Init>

  /*Configure GPIO pins : PHASE_4_Pin PHASE_2_Pin PHASE_3_Pin */
  GPIO_InitStruct.Pin = PHASE_4_Pin|PHASE_2_Pin|PHASE_3_Pin;
 8001388:	23e0      	movs	r3, #224	@ 0xe0
 800138a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138c:	2301      	movs	r3, #1
 800138e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001394:	2300      	movs	r3, #0
 8001396:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001398:	f107 031c 	add.w	r3, r7, #28
 800139c:	4619      	mov	r1, r3
 800139e:	4825      	ldr	r0, [pc, #148]	@ (8001434 <MX_GPIO_Init+0x210>)
 80013a0:	f001 fe4c 	bl	800303c <HAL_GPIO_Init>

  /*Configure GPIO pins : RD_Pin A4_Pin CS0_Pin CS1_Pin
                           CS2_Pin CS3_Pin */
  GPIO_InitStruct.Pin = RD_Pin|A4_Pin|CS0_Pin|CS1_Pin
 80013a4:	f647 0303 	movw	r3, #30723	@ 0x7803
 80013a8:	61fb      	str	r3, [r7, #28]
                          |CS2_Pin|CS3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013aa:	2301      	movs	r3, #1
 80013ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ae:	2300      	movs	r3, #0
 80013b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b2:	2300      	movs	r3, #0
 80013b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b6:	f107 031c 	add.w	r3, r7, #28
 80013ba:	4619      	mov	r1, r3
 80013bc:	481e      	ldr	r0, [pc, #120]	@ (8001438 <MX_GPIO_Init+0x214>)
 80013be:	f001 fe3d 	bl	800303c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80013c2:	2304      	movs	r3, #4
 80013c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c6:	2300      	movs	r3, #0
 80013c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80013ce:	f107 031c 	add.w	r3, r7, #28
 80013d2:	4619      	mov	r1, r3
 80013d4:	4818      	ldr	r0, [pc, #96]	@ (8001438 <MX_GPIO_Init+0x214>)
 80013d6:	f001 fe31 	bl	800303c <HAL_GPIO_Init>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80013da:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80013de:	61fb      	str	r3, [r7, #28]
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e0:	2301      	movs	r3, #1
 80013e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e8:	2300      	movs	r3, #0
 80013ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013ec:	f107 031c 	add.w	r3, r7, #28
 80013f0:	4619      	mov	r1, r3
 80013f2:	4812      	ldr	r0, [pc, #72]	@ (800143c <MX_GPIO_Init+0x218>)
 80013f4:	f001 fe22 	bl	800303c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80013f8:	2320      	movs	r3, #32
 80013fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013fc:	2300      	movs	r3, #0
 80013fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001404:	f107 031c 	add.w	r3, r7, #28
 8001408:	4619      	mov	r1, r3
 800140a:	480c      	ldr	r0, [pc, #48]	@ (800143c <MX_GPIO_Init+0x218>)
 800140c:	f001 fe16 	bl	800303c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001410:	2200      	movs	r2, #0
 8001412:	2100      	movs	r1, #0
 8001414:	2028      	movs	r0, #40	@ 0x28
 8001416:	f001 fdda 	bl	8002fce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800141a:	2028      	movs	r0, #40	@ 0x28
 800141c:	f001 fdf3 	bl	8003006 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001420:	bf00      	nop
 8001422:	3730      	adds	r7, #48	@ 0x30
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40023800 	.word	0x40023800
 800142c:	40021000 	.word	0x40021000
 8001430:	40020800 	.word	0x40020800
 8001434:	40020000 	.word	0x40020000
 8001438:	40020400 	.word	0x40020400
 800143c:	40020c00 	.word	0x40020c00

08001440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001444:	b672      	cpsid	i
}
 8001446:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001448:	bf00      	nop
 800144a:	e7fd      	b.n	8001448 <Error_Handler+0x8>

0800144c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	607b      	str	r3, [r7, #4]
 8001456:	4b10      	ldr	r3, [pc, #64]	@ (8001498 <HAL_MspInit+0x4c>)
 8001458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800145a:	4a0f      	ldr	r2, [pc, #60]	@ (8001498 <HAL_MspInit+0x4c>)
 800145c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001460:	6453      	str	r3, [r2, #68]	@ 0x44
 8001462:	4b0d      	ldr	r3, [pc, #52]	@ (8001498 <HAL_MspInit+0x4c>)
 8001464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001466:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800146a:	607b      	str	r3, [r7, #4]
 800146c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	603b      	str	r3, [r7, #0]
 8001472:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <HAL_MspInit+0x4c>)
 8001474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001476:	4a08      	ldr	r2, [pc, #32]	@ (8001498 <HAL_MspInit+0x4c>)
 8001478:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800147c:	6413      	str	r3, [r2, #64]	@ 0x40
 800147e:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <HAL_MspInit+0x4c>)
 8001480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001482:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001486:	603b      	str	r3, [r7, #0]
 8001488:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800148a:	2007      	movs	r0, #7
 800148c:	f001 fd94 	bl	8002fb8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001490:	bf00      	nop
 8001492:	3708      	adds	r7, #8
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	40023800 	.word	0x40023800

0800149c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b08a      	sub	sp, #40	@ 0x28
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	60da      	str	r2, [r3, #12]
 80014b2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a19      	ldr	r2, [pc, #100]	@ (8001520 <HAL_CAN_MspInit+0x84>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d12b      	bne.n	8001516 <HAL_CAN_MspInit+0x7a>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	613b      	str	r3, [r7, #16]
 80014c2:	4b18      	ldr	r3, [pc, #96]	@ (8001524 <HAL_CAN_MspInit+0x88>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c6:	4a17      	ldr	r2, [pc, #92]	@ (8001524 <HAL_CAN_MspInit+0x88>)
 80014c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80014cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ce:	4b15      	ldr	r3, [pc, #84]	@ (8001524 <HAL_CAN_MspInit+0x88>)
 80014d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014d6:	613b      	str	r3, [r7, #16]
 80014d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	4b11      	ldr	r3, [pc, #68]	@ (8001524 <HAL_CAN_MspInit+0x88>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	4a10      	ldr	r2, [pc, #64]	@ (8001524 <HAL_CAN_MspInit+0x88>)
 80014e4:	f043 0308 	orr.w	r3, r3, #8
 80014e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001524 <HAL_CAN_MspInit+0x88>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ee:	f003 0308 	and.w	r3, r3, #8
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80014f6:	2303      	movs	r3, #3
 80014f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fa:	2302      	movs	r3, #2
 80014fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fe:	2300      	movs	r3, #0
 8001500:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001502:	2303      	movs	r3, #3
 8001504:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001506:	2309      	movs	r3, #9
 8001508:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800150a:	f107 0314 	add.w	r3, r7, #20
 800150e:	4619      	mov	r1, r3
 8001510:	4805      	ldr	r0, [pc, #20]	@ (8001528 <HAL_CAN_MspInit+0x8c>)
 8001512:	f001 fd93 	bl	800303c <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001516:	bf00      	nop
 8001518:	3728      	adds	r7, #40	@ 0x28
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40006400 	.word	0x40006400
 8001524:	40023800 	.word	0x40023800
 8001528:	40020c00 	.word	0x40020c00

0800152c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b08a      	sub	sp, #40	@ 0x28
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001534:	f107 0314 	add.w	r3, r7, #20
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a19      	ldr	r2, [pc, #100]	@ (80015b0 <HAL_I2C_MspInit+0x84>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d12c      	bne.n	80015a8 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	613b      	str	r3, [r7, #16]
 8001552:	4b18      	ldr	r3, [pc, #96]	@ (80015b4 <HAL_I2C_MspInit+0x88>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001556:	4a17      	ldr	r2, [pc, #92]	@ (80015b4 <HAL_I2C_MspInit+0x88>)
 8001558:	f043 0302 	orr.w	r3, r3, #2
 800155c:	6313      	str	r3, [r2, #48]	@ 0x30
 800155e:	4b15      	ldr	r3, [pc, #84]	@ (80015b4 <HAL_I2C_MspInit+0x88>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	613b      	str	r3, [r7, #16]
 8001568:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 800156a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800156e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001570:	2312      	movs	r3, #18
 8001572:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001574:	2301      	movs	r3, #1
 8001576:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001578:	2300      	movs	r3, #0
 800157a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800157c:	2304      	movs	r3, #4
 800157e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001580:	f107 0314 	add.w	r3, r7, #20
 8001584:	4619      	mov	r1, r3
 8001586:	480c      	ldr	r0, [pc, #48]	@ (80015b8 <HAL_I2C_MspInit+0x8c>)
 8001588:	f001 fd58 	bl	800303c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800158c:	2300      	movs	r3, #0
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	4b08      	ldr	r3, [pc, #32]	@ (80015b4 <HAL_I2C_MspInit+0x88>)
 8001592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001594:	4a07      	ldr	r2, [pc, #28]	@ (80015b4 <HAL_I2C_MspInit+0x88>)
 8001596:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800159a:	6413      	str	r3, [r2, #64]	@ 0x40
 800159c:	4b05      	ldr	r3, [pc, #20]	@ (80015b4 <HAL_I2C_MspInit+0x88>)
 800159e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015a4:	60fb      	str	r3, [r7, #12]
 80015a6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80015a8:	bf00      	nop
 80015aa:	3728      	adds	r7, #40	@ 0x28
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40005400 	.word	0x40005400
 80015b4:	40023800 	.word	0x40023800
 80015b8:	40020400 	.word	0x40020400

080015bc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015cc:	d116      	bne.n	80015fc <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	60fb      	str	r3, [r7, #12]
 80015d2:	4b1a      	ldr	r3, [pc, #104]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 80015d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d6:	4a19      	ldr	r2, [pc, #100]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80015de:	4b17      	ldr	r3, [pc, #92]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 80015e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2100      	movs	r1, #0
 80015ee:	201c      	movs	r0, #28
 80015f0:	f001 fced 	bl	8002fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015f4:	201c      	movs	r0, #28
 80015f6:	f001 fd06 	bl	8003006 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 80015fa:	e01a      	b.n	8001632 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM14)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a0f      	ldr	r2, [pc, #60]	@ (8001640 <HAL_TIM_Base_MspInit+0x84>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d115      	bne.n	8001632 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	60bb      	str	r3, [r7, #8]
 800160a:	4b0c      	ldr	r3, [pc, #48]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 800160c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160e:	4a0b      	ldr	r2, [pc, #44]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 8001610:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001614:	6413      	str	r3, [r2, #64]	@ 0x40
 8001616:	4b09      	ldr	r3, [pc, #36]	@ (800163c <HAL_TIM_Base_MspInit+0x80>)
 8001618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8001622:	2200      	movs	r2, #0
 8001624:	2100      	movs	r1, #0
 8001626:	202d      	movs	r0, #45	@ 0x2d
 8001628:	f001 fcd1 	bl	8002fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800162c:	202d      	movs	r0, #45	@ 0x2d
 800162e:	f001 fcea 	bl	8003006 <HAL_NVIC_EnableIRQ>
}
 8001632:	bf00      	nop
 8001634:	3710      	adds	r7, #16
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	40023800 	.word	0x40023800
 8001640:	40002000 	.word	0x40002000

08001644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001648:	bf00      	nop
 800164a:	e7fd      	b.n	8001648 <NMI_Handler+0x4>

0800164c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001650:	bf00      	nop
 8001652:	e7fd      	b.n	8001650 <HardFault_Handler+0x4>

08001654 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001658:	bf00      	nop
 800165a:	e7fd      	b.n	8001658 <MemManage_Handler+0x4>

0800165c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <BusFault_Handler+0x4>

08001664 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001668:	bf00      	nop
 800166a:	e7fd      	b.n	8001668 <UsageFault_Handler+0x4>

0800166c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr

0800167a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800167a:	b480      	push	{r7}
 800167c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800167e:	bf00      	nop
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr

08001696 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800169a:	f001 fa7d 	bl	8002b98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
	...

080016a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016a8:	4802      	ldr	r0, [pc, #8]	@ (80016b4 <TIM2_IRQHandler+0x10>)
 80016aa:	f005 fd2c 	bl	8007106 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20000720 	.word	0x20000720

080016b8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TRIAC_EXTI_Pin);
 80016bc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80016c0:	f001 fe8a 	bl	80033d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80016c4:	bf00      	nop
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80016cc:	4802      	ldr	r0, [pc, #8]	@ (80016d8 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80016ce:	f005 fd1a 	bl	8007106 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000768 	.word	0x20000768

080016dc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80016e0:	4802      	ldr	r0, [pc, #8]	@ (80016ec <OTG_FS_IRQHandler+0x10>)
 80016e2:	f002 f94f 	bl	8003984 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20000bdc 	.word	0x20000bdc

080016f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b086      	sub	sp, #24
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016f8:	4a14      	ldr	r2, [pc, #80]	@ (800174c <_sbrk+0x5c>)
 80016fa:	4b15      	ldr	r3, [pc, #84]	@ (8001750 <_sbrk+0x60>)
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001704:	4b13      	ldr	r3, [pc, #76]	@ (8001754 <_sbrk+0x64>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d102      	bne.n	8001712 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800170c:	4b11      	ldr	r3, [pc, #68]	@ (8001754 <_sbrk+0x64>)
 800170e:	4a12      	ldr	r2, [pc, #72]	@ (8001758 <_sbrk+0x68>)
 8001710:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001712:	4b10      	ldr	r3, [pc, #64]	@ (8001754 <_sbrk+0x64>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4413      	add	r3, r2
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	429a      	cmp	r2, r3
 800171e:	d207      	bcs.n	8001730 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001720:	f009 fe68 	bl	800b3f4 <__errno>
 8001724:	4603      	mov	r3, r0
 8001726:	220c      	movs	r2, #12
 8001728:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800172a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800172e:	e009      	b.n	8001744 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001730:	4b08      	ldr	r3, [pc, #32]	@ (8001754 <_sbrk+0x64>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001736:	4b07      	ldr	r3, [pc, #28]	@ (8001754 <_sbrk+0x64>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	4a05      	ldr	r2, [pc, #20]	@ (8001754 <_sbrk+0x64>)
 8001740:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001742:	68fb      	ldr	r3, [r7, #12]
}
 8001744:	4618      	mov	r0, r3
 8001746:	3718      	adds	r7, #24
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20020000 	.word	0x20020000
 8001750:	00000400 	.word	0x00000400
 8001754:	200007b0 	.word	0x200007b0
 8001758:	20001108 	.word	0x20001108

0800175c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001760:	4b06      	ldr	r3, [pc, #24]	@ (800177c <SystemInit+0x20>)
 8001762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001766:	4a05      	ldr	r2, [pc, #20]	@ (800177c <SystemInit+0x20>)
 8001768:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800176c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	e000ed00 	.word	0xe000ed00

08001780 <lectureADC>:

//Declaration fonctions privees
void lectureADC(void);

void lectureADC(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
	interfaceADC.valeurADC = lectureI2C_10bits(ADDR_ANALOGUE1);
 8001784:	209a      	movs	r0, #154	@ 0x9a
 8001786:	f000 f945 	bl	8001a14 <lectureI2C_10bits>
 800178a:	4603      	mov	r3, r0
 800178c:	461a      	mov	r2, r3
 800178e:	4b02      	ldr	r3, [pc, #8]	@ (8001798 <lectureADC+0x18>)
 8001790:	805a      	strh	r2, [r3, #2]
}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	200007b4 	.word	0x200007b4

0800179c <interfaceADC_Init>:
//variables publiques
INTERFACE_ADC interfaceADC;

//fonctions publiques
void interfaceADC_Init(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[ENTREE_ANALOGUE_PHASE] = lectureADC;
 80017a0:	4b03      	ldr	r3, [pc, #12]	@ (80017b0 <interfaceADC_Init+0x14>)
 80017a2:	4a04      	ldr	r2, [pc, #16]	@ (80017b4 <interfaceADC_Init+0x18>)
 80017a4:	609a      	str	r2, [r3, #8]
}
 80017a6:	bf00      	nop
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	200007e0 	.word	0x200007e0
 80017b4:	08001781 	.word	0x08001781

080017b8 <interfaceBtnBleu_gere>:
uint16_t compteurAntiRebond;



void interfaceBtnBleu_gere(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
	compteurAvantLecture++;
 80017bc:	4b22      	ldr	r3, [pc, #136]	@ (8001848 <interfaceBtnBleu_gere+0x90>)
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	3301      	adds	r3, #1
 80017c2:	b29a      	uxth	r2, r3
 80017c4:	4b20      	ldr	r3, [pc, #128]	@ (8001848 <interfaceBtnBleu_gere+0x90>)
 80017c6:	801a      	strh	r2, [r3, #0]
	if(compteurAvantLecture < COMPTE_MAX_AVANT_LECTURE)
 80017c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001848 <interfaceBtnBleu_gere+0x90>)
 80017ca:	881b      	ldrh	r3, [r3, #0]
 80017cc:	2b09      	cmp	r3, #9
 80017ce:	d931      	bls.n	8001834 <interfaceBtnBleu_gere+0x7c>
	{
		return;
	}
	compteurAvantLecture = 0;
 80017d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001848 <interfaceBtnBleu_gere+0x90>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	801a      	strh	r2, [r3, #0]
	if(pilote_BoutonBleu_Lire() == BOUTON_APPUYE)
 80017d6:	f000 f8f1 	bl	80019bc <pilote_BoutonBleu_Lire>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d114      	bne.n	800180a <interfaceBtnBleu_gere+0x52>
	{
		if(compteurAntiRebond == NOMBRE_MIN_LECTURE_PAR_DECISION)
 80017e0:	4b1a      	ldr	r3, [pc, #104]	@ (800184c <interfaceBtnBleu_gere+0x94>)
 80017e2:	881b      	ldrh	r3, [r3, #0]
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d027      	beq.n	8001838 <interfaceBtnBleu_gere+0x80>
		{
			return;
		}
		compteurAntiRebond++;
 80017e8:	4b18      	ldr	r3, [pc, #96]	@ (800184c <interfaceBtnBleu_gere+0x94>)
 80017ea:	881b      	ldrh	r3, [r3, #0]
 80017ec:	3301      	adds	r3, #1
 80017ee:	b29a      	uxth	r2, r3
 80017f0:	4b16      	ldr	r3, [pc, #88]	@ (800184c <interfaceBtnBleu_gere+0x94>)
 80017f2:	801a      	strh	r2, [r3, #0]
		if(compteurAntiRebond < NOMBRE_MIN_LECTURE_PAR_DECISION)
 80017f4:	4b15      	ldr	r3, [pc, #84]	@ (800184c <interfaceBtnBleu_gere+0x94>)
 80017f6:	881b      	ldrh	r3, [r3, #0]
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d91f      	bls.n	800183c <interfaceBtnBleu_gere+0x84>
		{
			return;
		}
		interfaceBtnBleu.etatBouton = BOUTON_APPUYE;
 80017fc:	4b14      	ldr	r3, [pc, #80]	@ (8001850 <interfaceBtnBleu_gere+0x98>)
 80017fe:	2201      	movs	r2, #1
 8001800:	701a      	strb	r2, [r3, #0]
		interfaceBtnBleu.information = INFORMATION_DISPONIBLE;
 8001802:	4b13      	ldr	r3, [pc, #76]	@ (8001850 <interfaceBtnBleu_gere+0x98>)
 8001804:	2201      	movs	r2, #1
 8001806:	705a      	strb	r2, [r3, #1]
		return;
 8001808:	e01d      	b.n	8001846 <interfaceBtnBleu_gere+0x8e>
	}
	if(compteurAntiRebond == 0)
 800180a:	4b10      	ldr	r3, [pc, #64]	@ (800184c <interfaceBtnBleu_gere+0x94>)
 800180c:	881b      	ldrh	r3, [r3, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d016      	beq.n	8001840 <interfaceBtnBleu_gere+0x88>
	{
		return;
	}
	compteurAntiRebond--;
 8001812:	4b0e      	ldr	r3, [pc, #56]	@ (800184c <interfaceBtnBleu_gere+0x94>)
 8001814:	881b      	ldrh	r3, [r3, #0]
 8001816:	3b01      	subs	r3, #1
 8001818:	b29a      	uxth	r2, r3
 800181a:	4b0c      	ldr	r3, [pc, #48]	@ (800184c <interfaceBtnBleu_gere+0x94>)
 800181c:	801a      	strh	r2, [r3, #0]
	if(compteurAntiRebond > 0)
 800181e:	4b0b      	ldr	r3, [pc, #44]	@ (800184c <interfaceBtnBleu_gere+0x94>)
 8001820:	881b      	ldrh	r3, [r3, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d10e      	bne.n	8001844 <interfaceBtnBleu_gere+0x8c>
	{
		return;
	}
	interfaceBtnBleu.etatBouton = BOUTON_RELACHE;
 8001826:	4b0a      	ldr	r3, [pc, #40]	@ (8001850 <interfaceBtnBleu_gere+0x98>)
 8001828:	2200      	movs	r2, #0
 800182a:	701a      	strb	r2, [r3, #0]
	interfaceBtnBleu.information = INFORMATION_DISPONIBLE;
 800182c:	4b08      	ldr	r3, [pc, #32]	@ (8001850 <interfaceBtnBleu_gere+0x98>)
 800182e:	2201      	movs	r2, #1
 8001830:	705a      	strb	r2, [r3, #1]
 8001832:	e008      	b.n	8001846 <interfaceBtnBleu_gere+0x8e>
		return;
 8001834:	bf00      	nop
 8001836:	e006      	b.n	8001846 <interfaceBtnBleu_gere+0x8e>
			return;
 8001838:	bf00      	nop
 800183a:	e004      	b.n	8001846 <interfaceBtnBleu_gere+0x8e>
			return;
 800183c:	bf00      	nop
 800183e:	e002      	b.n	8001846 <interfaceBtnBleu_gere+0x8e>
		return;
 8001840:	bf00      	nop
 8001842:	e000      	b.n	8001846 <interfaceBtnBleu_gere+0x8e>
		return;
 8001844:	bf00      	nop
}
 8001846:	bd80      	pop	{r7, pc}
 8001848:	200007b8 	.word	0x200007b8
 800184c:	200007ba 	.word	0x200007ba
 8001850:	200007bc 	.word	0x200007bc

08001854 <interface_BoutonBleuInit>:
//Variables publiques
INTERFACE_BTN_BLEU interfaceBtnBleu;

//Fonctions publiques
void interface_BoutonBleuInit()
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
	interfaceBtnBleu.information = INFORMATION_TRAITEE;
 8001858:	4b09      	ldr	r3, [pc, #36]	@ (8001880 <interface_BoutonBleuInit+0x2c>)
 800185a:	2200      	movs	r2, #0
 800185c:	705a      	strb	r2, [r3, #1]
	interfaceBtnBleu.etatBouton = BOUTON_INCONNU;
 800185e:	4b08      	ldr	r3, [pc, #32]	@ (8001880 <interface_BoutonBleuInit+0x2c>)
 8001860:	2202      	movs	r2, #2
 8001862:	701a      	strb	r2, [r3, #0]
	compteurAvantLecture = 0;
 8001864:	4b07      	ldr	r3, [pc, #28]	@ (8001884 <interface_BoutonBleuInit+0x30>)
 8001866:	2200      	movs	r2, #0
 8001868:	801a      	strh	r2, [r3, #0]
	compteurAntiRebond = 1;
 800186a:	4b07      	ldr	r3, [pc, #28]	@ (8001888 <interface_BoutonBleuInit+0x34>)
 800186c:	2201      	movs	r2, #1
 800186e:	801a      	strh	r2, [r3, #0]

	serviceBaseDeTemps_execute[INTERFACE_BTN_BLEU_PHASE] =
 8001870:	4b06      	ldr	r3, [pc, #24]	@ (800188c <interface_BoutonBleuInit+0x38>)
 8001872:	4a07      	ldr	r2, [pc, #28]	@ (8001890 <interface_BoutonBleuInit+0x3c>)
 8001874:	611a      	str	r2, [r3, #16]
			interfaceBtnBleu_gere;
}
 8001876:	bf00      	nop
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	200007bc 	.word	0x200007bc
 8001884:	200007b8 	.word	0x200007b8
 8001888:	200007ba 	.word	0x200007ba
 800188c:	200007e0 	.word	0x200007e0
 8001890:	080017b9 	.word	0x080017b9

08001894 <interfaceMoteur_Init>:
}

INTERFACE_MOTEUR interfaceMoteur;

void interfaceMoteur_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
	moteurPH1_reset();
 8001898:	f000 f8fe 	bl	8001a98 <moteurPH1_reset>
	moteurPH2_reset();
 800189c:	f000 f908 	bl	8001ab0 <moteurPH2_reset>
	moteurPH3_reset();
 80018a0:	f000 f912 	bl	8001ac8 <moteurPH3_reset>
	moteurPH4_reset();
 80018a4:	f000 f91c 	bl	8001ae0 <moteurPH4_reset>

	interfaceMoteur.directionMoteur = MONTER;
 80018a8:	4b05      	ldr	r3, [pc, #20]	@ (80018c0 <interfaceMoteur_Init+0x2c>)
 80018aa:	22ff      	movs	r2, #255	@ 0xff
 80018ac:	701a      	strb	r2, [r3, #0]
	interfaceMoteur.vitesseMoteur = VITESSE_LENT;
 80018ae:	4b04      	ldr	r3, [pc, #16]	@ (80018c0 <interfaceMoteur_Init+0x2c>)
 80018b0:	2232      	movs	r2, #50	@ 0x32
 80018b2:	705a      	strb	r2, [r3, #1]
	compteurMoteur = 0;
 80018b4:	4b03      	ldr	r3, [pc, #12]	@ (80018c4 <interfaceMoteur_Init+0x30>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	801a      	strh	r2, [r3, #0]
//	serviceBaseDeTemps_execute[MOTEUR_PHASE] = simuleMoteur;
}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	200007c0 	.word	0x200007c0
 80018c4:	200007be 	.word	0x200007be

080018c8 <reverseByte>:
#include "interface_PCF8574.h"

uint8_t reverseByte(uint8_t x);

uint8_t reverseByte(uint8_t x)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	71fb      	strb	r3, [r7, #7]
    uint8_t r = 0;
 80018d2:	2300      	movs	r3, #0
 80018d4:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 8; i++)
 80018d6:	2300      	movs	r3, #0
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	e012      	b.n	8001902 <reverseByte+0x3a>
    {
        r <<= 1;
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	73fb      	strb	r3, [r7, #15]
        r |= (x & 1);
 80018e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	b25a      	sxtb	r2, r3
 80018ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	b25b      	sxtb	r3, r3
 80018f4:	73fb      	strb	r3, [r7, #15]
        x >>= 1;
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	085b      	lsrs	r3, r3, #1
 80018fa:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++)
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	3301      	adds	r3, #1
 8001900:	60bb      	str	r3, [r7, #8]
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	2b07      	cmp	r3, #7
 8001906:	dde9      	ble.n	80018dc <reverseByte+0x14>
    }
    return r;
 8001908:	7bfb      	ldrb	r3, [r7, #15]
}
 800190a:	4618      	mov	r0, r3
 800190c:	3714      	adds	r7, #20
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
	...

08001918 <lectureEntrees>:

void lectureEntrees(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
	interfacePCF8574.entreesCarte1 = lectureI2C(ADDR_ENTREE_CARTE1);
 800191c:	2070      	movs	r0, #112	@ 0x70
 800191e:	f000 f85d 	bl	80019dc <lectureI2C>
 8001922:	4603      	mov	r3, r0
 8001924:	461a      	mov	r2, r3
 8001926:	4b0c      	ldr	r3, [pc, #48]	@ (8001958 <lectureEntrees+0x40>)
 8001928:	709a      	strb	r2, [r3, #2]
	interfacePCF8574.entreesCarte2 = reverseByte(~lectureI2C(ADDR_ENTREE_CARTE2));
 800192a:	2074      	movs	r0, #116	@ 0x74
 800192c:	f000 f856 	bl	80019dc <lectureI2C>
 8001930:	4603      	mov	r3, r0
 8001932:	43db      	mvns	r3, r3
 8001934:	b2db      	uxtb	r3, r3
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff ffc6 	bl	80018c8 <reverseByte>
 800193c:	4603      	mov	r3, r0
 800193e:	461a      	mov	r2, r3
 8001940:	4b05      	ldr	r3, [pc, #20]	@ (8001958 <lectureEntrees+0x40>)
 8001942:	70da      	strb	r2, [r3, #3]
	interfacePCF8574.entreesCarte3 = ~lectureI2C(ADDR_ENTREE_CARTE3);
 8001944:	2076      	movs	r0, #118	@ 0x76
 8001946:	f000 f849 	bl	80019dc <lectureI2C>
 800194a:	4603      	mov	r3, r0
 800194c:	43db      	mvns	r3, r3
 800194e:	b2da      	uxtb	r2, r3
 8001950:	4b01      	ldr	r3, [pc, #4]	@ (8001958 <lectureEntrees+0x40>)
 8001952:	711a      	strb	r2, [r3, #4]
}
 8001954:	bf00      	nop
 8001956:	bd80      	pop	{r7, pc}
 8001958:	200007c4 	.word	0x200007c4

0800195c <ecritureSorties>:

void ecritureSorties(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
	ecritureI2C(ADDR_SORTIE_CARTE1, interfacePCF8574.sortiesCarte1);
 8001960:	4b06      	ldr	r3, [pc, #24]	@ (800197c <ecritureSorties+0x20>)
 8001962:	795b      	ldrb	r3, [r3, #5]
 8001964:	4619      	mov	r1, r3
 8001966:	2078      	movs	r0, #120	@ 0x78
 8001968:	f000 f87e 	bl	8001a68 <ecritureI2C>
	ecritureI2C(ADDR_SORTIE_CARTE2, interfacePCF8574.sortiesCarte2);
 800196c:	4b03      	ldr	r3, [pc, #12]	@ (800197c <ecritureSorties+0x20>)
 800196e:	799b      	ldrb	r3, [r3, #6]
 8001970:	4619      	mov	r1, r3
 8001972:	207a      	movs	r0, #122	@ 0x7a
 8001974:	f000 f878 	bl	8001a68 <ecritureI2C>
}
 8001978:	bf00      	nop
 800197a:	bd80      	pop	{r7, pc}
 800197c:	200007c4 	.word	0x200007c4

08001980 <interfacePCF8574_init>:
//variables publiques
INTERFACE_PCF8574 interfacePCF8574;

//fonctions publiques
void interfacePCF8574_init(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
	interfacePCF8574.entreesCarte1 = 0x00;
 8001984:	4b0c      	ldr	r3, [pc, #48]	@ (80019b8 <interfacePCF8574_init+0x38>)
 8001986:	2200      	movs	r2, #0
 8001988:	709a      	strb	r2, [r3, #2]
	interfacePCF8574.entreesCarte2 = 0x00;
 800198a:	4b0b      	ldr	r3, [pc, #44]	@ (80019b8 <interfacePCF8574_init+0x38>)
 800198c:	2200      	movs	r2, #0
 800198e:	70da      	strb	r2, [r3, #3]
	interfacePCF8574.entreesCarte3 = 0x00;
 8001990:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <interfacePCF8574_init+0x38>)
 8001992:	2200      	movs	r2, #0
 8001994:	711a      	strb	r2, [r3, #4]

	interfacePCF8574.sortiesCarte1 = 0x00;
 8001996:	4b08      	ldr	r3, [pc, #32]	@ (80019b8 <interfacePCF8574_init+0x38>)
 8001998:	2200      	movs	r2, #0
 800199a:	715a      	strb	r2, [r3, #5]
	interfacePCF8574.sortiesCarte2 = 0x00;
 800199c:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <interfacePCF8574_init+0x38>)
 800199e:	2200      	movs	r2, #0
 80019a0:	719a      	strb	r2, [r3, #6]

	interfacePCF8574.information = INFORMATION_TRAITEE;
 80019a2:	4b05      	ldr	r3, [pc, #20]	@ (80019b8 <interfacePCF8574_init+0x38>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	701a      	strb	r2, [r3, #0]
	interfacePCF8574.requete = REQUETE_ACTIVE;
 80019a8:	4b03      	ldr	r3, [pc, #12]	@ (80019b8 <interfacePCF8574_init+0x38>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	705a      	strb	r2, [r3, #1]
//	serviceBaseDeTemps_execute[ENTREES_NUM_PHASE] = lectureEntrees;
//	serviceBaseDeTemps_execute[SORTIES_NUM_PHASE] = ecritureSorties;
}
 80019ae:	bf00      	nop
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	200007c4 	.word	0x200007c4

080019bc <pilote_BoutonBleu_Lire>:
#include "main.h"
#include "pilote_BoutonBleu.h"

//Fonctions publiques
uint8_t pilote_BoutonBleu_Lire(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(BTN_BLEU_GPIO_Port, BTN_BLEU_Pin) == GPIO_PIN_SET)
 80019c0:	2101      	movs	r1, #1
 80019c2:	4805      	ldr	r0, [pc, #20]	@ (80019d8 <pilote_BoutonBleu_Lire+0x1c>)
 80019c4:	f001 fcd6 	bl	8003374 <HAL_GPIO_ReadPin>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d101      	bne.n	80019d2 <pilote_BoutonBleu_Lire+0x16>
	{
		return BOUTON_APPUYE;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e000      	b.n	80019d4 <pilote_BoutonBleu_Lire+0x18>
	}
	else
	{
		return BOUTON_RELACHE;
 80019d2:	2300      	movs	r3, #0
	}
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	40020000 	.word	0x40020000

080019dc <lectureI2C>:

extern I2C_HandleTypeDef hi2c1;


uint8_t lectureI2C(uint8_t adresse)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af02      	add	r7, sp, #8
 80019e2:	4603      	mov	r3, r0
 80019e4:	71fb      	strb	r3, [r7, #7]
	uint8_t temp;

	if(HAL_I2C_Master_Receive(&hi2c1, adresse, &temp, 1, 1) == HAL_OK)
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	b299      	uxth	r1, r3
 80019ea:	f107 020f 	add.w	r2, r7, #15
 80019ee:	2301      	movs	r3, #1
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	2301      	movs	r3, #1
 80019f4:	4806      	ldr	r0, [pc, #24]	@ (8001a10 <lectureI2C+0x34>)
 80019f6:	f004 f85b 	bl	8005ab0 <HAL_I2C_Master_Receive>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d101      	bne.n	8001a04 <lectureI2C+0x28>
	{
		return temp;
 8001a00:	7bfb      	ldrb	r3, [r7, #15]
 8001a02:	e000      	b.n	8001a06 <lectureI2C+0x2a>
	}
	return 0;
 8001a04:	2300      	movs	r3, #0
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	200006cc 	.word	0x200006cc

08001a14 <lectureI2C_10bits>:

uint16_t lectureI2C_10bits(uint8_t adresse)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af02      	add	r7, sp, #8
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer[2];
	uint16_t temp;

	if(HAL_I2C_Master_Receive(&hi2c1, adresse, buffer, 2, 1) == HAL_OK)
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	b299      	uxth	r1, r3
 8001a22:	f107 020c 	add.w	r2, r7, #12
 8001a26:	2301      	movs	r3, #1
 8001a28:	9300      	str	r3, [sp, #0]
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	480d      	ldr	r0, [pc, #52]	@ (8001a64 <lectureI2C_10bits+0x50>)
 8001a2e:	f004 f83f 	bl	8005ab0 <HAL_I2C_Master_Receive>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d10f      	bne.n	8001a58 <lectureI2C_10bits+0x44>
	{
		// Byte 1: [0 0 0 0 D9 D8 D7 D6]
		// Byte 2: [D5 D4 D3 D2 D1 D0 X X]
		temp = ((buffer[0] & 0x0F) << 6) | (buffer[1] >> 2);
 8001a38:	7b3b      	ldrb	r3, [r7, #12]
 8001a3a:	b21b      	sxth	r3, r3
 8001a3c:	019b      	lsls	r3, r3, #6
 8001a3e:	b21b      	sxth	r3, r3
 8001a40:	f403 7370 	and.w	r3, r3, #960	@ 0x3c0
 8001a44:	b21a      	sxth	r2, r3
 8001a46:	7b7b      	ldrb	r3, [r7, #13]
 8001a48:	089b      	lsrs	r3, r3, #2
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	b21b      	sxth	r3, r3
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	b21b      	sxth	r3, r3
 8001a52:	81fb      	strh	r3, [r7, #14]
		return temp;
 8001a54:	89fb      	ldrh	r3, [r7, #14]
 8001a56:	e000      	b.n	8001a5a <lectureI2C_10bits+0x46>
	}
	return 0;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	200006cc 	.word	0x200006cc

08001a68 <ecritureI2C>:

void ecritureI2C(uint8_t adresse, uint8_t data)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af02      	add	r7, sp, #8
 8001a6e:	4603      	mov	r3, r0
 8001a70:	460a      	mov	r2, r1
 8001a72:	71fb      	strb	r3, [r7, #7]
 8001a74:	4613      	mov	r3, r2
 8001a76:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adresse, &data, 1, 1);
 8001a78:	79fb      	ldrb	r3, [r7, #7]
 8001a7a:	b299      	uxth	r1, r3
 8001a7c:	1dba      	adds	r2, r7, #6
 8001a7e:	2301      	movs	r3, #1
 8001a80:	9300      	str	r3, [sp, #0]
 8001a82:	2301      	movs	r3, #1
 8001a84:	4803      	ldr	r0, [pc, #12]	@ (8001a94 <ecritureI2C+0x2c>)
 8001a86:	f003 ff15 	bl	80058b4 <HAL_I2C_Master_Transmit>
}
 8001a8a:	bf00      	nop
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	200006cc 	.word	0x200006cc

08001a98 <moteurPH1_reset>:
{
	HAL_GPIO_WritePin(PHASE_1_GPIO_Port, PHASE_1_Pin, GPIO_PIN_SET);
}

void moteurPH1_reset(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_1_GPIO_Port, PHASE_1_Pin, GPIO_PIN_RESET);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	2101      	movs	r1, #1
 8001aa0:	4802      	ldr	r0, [pc, #8]	@ (8001aac <moteurPH1_reset+0x14>)
 8001aa2:	f001 fc7f 	bl	80033a4 <HAL_GPIO_WritePin>
}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	40021000 	.word	0x40021000

08001ab0 <moteurPH2_reset>:
{
	HAL_GPIO_WritePin(PHASE_2_GPIO_Port, PHASE_2_Pin, GPIO_PIN_SET);
}

void moteurPH2_reset(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_2_GPIO_Port, PHASE_2_Pin, GPIO_PIN_RESET);
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	2140      	movs	r1, #64	@ 0x40
 8001ab8:	4802      	ldr	r0, [pc, #8]	@ (8001ac4 <moteurPH2_reset+0x14>)
 8001aba:	f001 fc73 	bl	80033a4 <HAL_GPIO_WritePin>
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40020000 	.word	0x40020000

08001ac8 <moteurPH3_reset>:
{
	HAL_GPIO_WritePin(PHASE_3_GPIO_Port, PHASE_3_Pin, GPIO_PIN_SET);
}

void moteurPH3_reset(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_3_GPIO_Port, PHASE_3_Pin, GPIO_PIN_RESET);
 8001acc:	2200      	movs	r2, #0
 8001ace:	2180      	movs	r1, #128	@ 0x80
 8001ad0:	4802      	ldr	r0, [pc, #8]	@ (8001adc <moteurPH3_reset+0x14>)
 8001ad2:	f001 fc67 	bl	80033a4 <HAL_GPIO_WritePin>
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	40020000 	.word	0x40020000

08001ae0 <moteurPH4_reset>:
{
	HAL_GPIO_WritePin(PHASE_4_GPIO_Port, PHASE_4_Pin, GPIO_PIN_SET);
}

void moteurPH4_reset(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_4_GPIO_Port, PHASE_4_Pin, GPIO_PIN_RESET);
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2120      	movs	r1, #32
 8001ae8:	4802      	ldr	r0, [pc, #8]	@ (8001af4 <moteurPH4_reset+0x14>)
 8001aea:	f001 fc5b 	bl	80033a4 <HAL_GPIO_WritePin>
}
 8001aee:	bf00      	nop
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40020000 	.word	0x40020000

08001af8 <HAL_TIM_PeriodElapsedCallback>:
//Definitions de variables publiques:
void (*piloteTimer14_execute)(void);

//Definitions de fonctions publiques:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  if(htim == &htim14)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	4a05      	ldr	r2, [pc, #20]	@ (8001b18 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d102      	bne.n	8001b0e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
	  piloteTimer14_execute();
 8001b08:	4b04      	ldr	r3, [pc, #16]	@ (8001b1c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4798      	blx	r3
  if(htim == &htim2)
  {
	  //Timer pour detection passage par zero
	  //mettre compteur a 0 lors de passage a zero pour compter 100us
  }
}
 8001b0e:	bf00      	nop
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	20000768 	.word	0x20000768
 8001b1c:	200007cc 	.word	0x200007cc

08001b20 <piloteTimer14_permetLesInterruptions>:

void piloteTimer14_permetLesInterruptions(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start_IT(&htim14);
 8001b24:	4802      	ldr	r0, [pc, #8]	@ (8001b30 <piloteTimer14_permetLesInterruptions+0x10>)
 8001b26:	f005 fa4f 	bl	8006fc8 <HAL_TIM_Base_Start_IT>
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	20000768 	.word	0x20000768

08001b34 <piloteTimer14_arreteLesInterruptions>:

void piloteTimer14_arreteLesInterruptions(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim14);
 8001b38:	4802      	ldr	r0, [pc, #8]	@ (8001b44 <piloteTimer14_arreteLesInterruptions+0x10>)
 8001b3a:	f005 fab5 	bl	80070a8 <HAL_TIM_Base_Stop_IT>
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000768 	.word	0x20000768

08001b48 <piloteTimer2_permetLesInterruptions>:

void piloteTimer2_permetLesInterruptions(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start_IT(&htim2);
 8001b4c:	4802      	ldr	r0, [pc, #8]	@ (8001b58 <piloteTimer2_permetLesInterruptions+0x10>)
 8001b4e:	f005 fa3b 	bl	8006fc8 <HAL_TIM_Base_Start_IT>
}
 8001b52:	bf00      	nop
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	20000720 	.word	0x20000720

08001b5c <piloteTimers_initialise>:

void piloteTimers_initialise(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  piloteTimer14_execute = doNothing;
 8001b60:	4b03      	ldr	r3, [pc, #12]	@ (8001b70 <piloteTimers_initialise+0x14>)
 8001b62:	4a04      	ldr	r2, [pc, #16]	@ (8001b74 <piloteTimers_initialise+0x18>)
 8001b64:	601a      	str	r2, [r3, #0]
}
 8001b66:	bf00      	nop
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	200007cc 	.word	0x200007cc
 8001b74:	08000f69 	.word	0x08000f69

08001b78 <HAL_GPIO_EXTI_Callback>:
#include "pilote_Timers.h"



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	4603      	mov	r3, r0
 8001b80:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == TRIAC_EXTI_Pin)
	{

	}
}
 8001b82:	bf00      	nop
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
	...

08001b90 <processusCentreModeAttente>:
void processusCentreModeOperation(void);
void processusCentreModeArret(void);
void processusCentreModeErreur(void);

void processusCentreModeAttente(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
	modeCentreTri = ATTENTE;
 8001b94:	4b1f      	ldr	r3, [pc, #124]	@ (8001c14 <processusCentreModeAttente+0x84>)
 8001b96:	2201      	movs	r2, #1
 8001b98:	701a      	strb	r2, [r3, #0]
//					processusCentreModeErreur;
//			return;
//		}
//	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8001b9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001c18 <processusCentreModeAttente+0x88>)
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d10e      	bne.n	8001bc0 <processusCentreModeAttente+0x30>
 8001ba2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c18 <processusCentreModeAttente+0x88>)
 8001ba4:	78db      	ldrb	r3, [r3, #3]
 8001ba6:	095b      	lsrs	r3, r3, #5
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d006      	beq.n	8001bc0 <processusCentreModeAttente+0x30>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8001bb2:	4b19      	ldr	r3, [pc, #100]	@ (8001c18 <processusCentreModeAttente+0x88>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001bb8:	4b18      	ldr	r3, [pc, #96]	@ (8001c1c <processusCentreModeAttente+0x8c>)
 8001bba:	4a19      	ldr	r2, [pc, #100]	@ (8001c20 <processusCentreModeAttente+0x90>)
 8001bbc:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8001bbe:	e024      	b.n	8001c0a <processusCentreModeAttente+0x7a>
	}

	if (INFO_BTN_BLEU == INFORMATION_DISPONIBLE && BOUTON_BLEU == BOUTON_APPUYE)
 8001bc0:	4b18      	ldr	r3, [pc, #96]	@ (8001c24 <processusCentreModeAttente+0x94>)
 8001bc2:	785b      	ldrb	r3, [r3, #1]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d10a      	bne.n	8001bde <processusCentreModeAttente+0x4e>
 8001bc8:	4b16      	ldr	r3, [pc, #88]	@ (8001c24 <processusCentreModeAttente+0x94>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d106      	bne.n	8001bde <processusCentreModeAttente+0x4e>
	{
		INFO_BTN_BLEU = INFORMATION_TRAITEE;
 8001bd0:	4b14      	ldr	r3, [pc, #80]	@ (8001c24 <processusCentreModeAttente+0x94>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	705a      	strb	r2, [r3, #1]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001bd6:	4b11      	ldr	r3, [pc, #68]	@ (8001c1c <processusCentreModeAttente+0x8c>)
 8001bd8:	4a13      	ldr	r2, [pc, #76]	@ (8001c28 <processusCentreModeAttente+0x98>)
 8001bda:	601a      	str	r2, [r3, #0]
				processusCentreModeTest;
		return;
 8001bdc:	e015      	b.n	8001c0a <processusCentreModeAttente+0x7a>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 8001bde:	4b0e      	ldr	r3, [pc, #56]	@ (8001c18 <processusCentreModeAttente+0x88>)
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d10e      	bne.n	8001c04 <processusCentreModeAttente+0x74>
 8001be6:	4b0c      	ldr	r3, [pc, #48]	@ (8001c18 <processusCentreModeAttente+0x88>)
 8001be8:	78db      	ldrb	r3, [r3, #3]
 8001bea:	091b      	lsrs	r3, r3, #4
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d006      	beq.n	8001c04 <processusCentreModeAttente+0x74>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8001bf6:	4b08      	ldr	r3, [pc, #32]	@ (8001c18 <processusCentreModeAttente+0x88>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001bfc:	4b07      	ldr	r3, [pc, #28]	@ (8001c1c <processusCentreModeAttente+0x8c>)
 8001bfe:	4a0b      	ldr	r2, [pc, #44]	@ (8001c2c <processusCentreModeAttente+0x9c>)
 8001c00:	601a      	str	r2, [r3, #0]
				processusCentreModeOperation;
		return;
 8001c02:	e002      	b.n	8001c0a <processusCentreModeAttente+0x7a>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8001c04:	4b04      	ldr	r3, [pc, #16]	@ (8001c18 <processusCentreModeAttente+0x88>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	701a      	strb	r2, [r3, #0]
}
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	200007d0 	.word	0x200007d0
 8001c18:	200007c4 	.word	0x200007c4
 8001c1c:	200007e0 	.word	0x200007e0
 8001c20:	08001c31 	.word	0x08001c31
 8001c24:	200007bc 	.word	0x200007bc
 8001c28:	08001d31 	.word	0x08001d31
 8001c2c:	080023e1 	.word	0x080023e1

08001c30 <processusCentreModeArret>:

void processusCentreModeArret(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
    static uint16_t timerDoublePress = 0;

    static uint8_t etatStable = BOUTON_RELACHE;      // debounced state
    static uint8_t compteurStabilite = 0;            // debounce counter

    uint8_t etatBrut = BOUTON_VERT;                  // 0 or 1
 8001c36:	4b35      	ldr	r3, [pc, #212]	@ (8001d0c <processusCentreModeArret+0xdc>)
 8001c38:	78db      	ldrb	r3, [r3, #3]
 8001c3a:	091b      	lsrs	r3, r3, #4
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	71fb      	strb	r3, [r7, #7]

    modeCentreTri = ARRET;
 8001c44:	4b32      	ldr	r3, [pc, #200]	@ (8001d10 <processusCentreModeArret+0xe0>)
 8001c46:	2202      	movs	r2, #2
 8001c48:	701a      	strb	r2, [r3, #0]
    interfacePCF8574.information = INFORMATION_TRAITEE;
 8001c4a:	4b30      	ldr	r3, [pc, #192]	@ (8001d0c <processusCentreModeArret+0xdc>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	701a      	strb	r2, [r3, #0]

    // ---- Debounce ----
    if (etatBrut != etatStable)
 8001c50:	4b30      	ldr	r3, [pc, #192]	@ (8001d14 <processusCentreModeArret+0xe4>)
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	79fa      	ldrb	r2, [r7, #7]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d010      	beq.n	8001c7c <processusCentreModeArret+0x4c>
    {
        compteurStabilite++;
 8001c5a:	4b2f      	ldr	r3, [pc, #188]	@ (8001d18 <processusCentreModeArret+0xe8>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	4b2d      	ldr	r3, [pc, #180]	@ (8001d18 <processusCentreModeArret+0xe8>)
 8001c64:	701a      	strb	r2, [r3, #0]
        if (compteurStabilite >= 3)   // 3 Ã 10ms = 30ms
 8001c66:	4b2c      	ldr	r3, [pc, #176]	@ (8001d18 <processusCentreModeArret+0xe8>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	2b02      	cmp	r3, #2
 8001c6c:	d909      	bls.n	8001c82 <processusCentreModeArret+0x52>
        {
            etatStable = etatBrut;    // accept new stable state
 8001c6e:	4a29      	ldr	r2, [pc, #164]	@ (8001d14 <processusCentreModeArret+0xe4>)
 8001c70:	79fb      	ldrb	r3, [r7, #7]
 8001c72:	7013      	strb	r3, [r2, #0]
            compteurStabilite = 0;
 8001c74:	4b28      	ldr	r3, [pc, #160]	@ (8001d18 <processusCentreModeArret+0xe8>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	701a      	strb	r2, [r3, #0]
 8001c7a:	e002      	b.n	8001c82 <processusCentreModeArret+0x52>
        }
    }
    else
    {
        compteurStabilite = 0;        // stable again
 8001c7c:	4b26      	ldr	r3, [pc, #152]	@ (8001d18 <processusCentreModeArret+0xe8>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	701a      	strb	r2, [r3, #0]
    }

    // ---- Rising edge detection ----
    static uint8_t ancienEtat = BOUTON_RELACHE;

    if (ancienEtat == BOUTON_RELACHE &&
 8001c82:	4b26      	ldr	r3, [pc, #152]	@ (8001d1c <processusCentreModeArret+0xec>)
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d125      	bne.n	8001cd6 <processusCentreModeArret+0xa6>
        etatStable == BOUTON_APPUYE)
 8001c8a:	4b22      	ldr	r3, [pc, #136]	@ (8001d14 <processusCentreModeArret+0xe4>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
    if (ancienEtat == BOUTON_RELACHE &&
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d121      	bne.n	8001cd6 <processusCentreModeArret+0xa6>
    {
        // RISING EDGE
        compteurAppuye++;
 8001c92:	4b23      	ldr	r3, [pc, #140]	@ (8001d20 <processusCentreModeArret+0xf0>)
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	3301      	adds	r3, #1
 8001c98:	b2da      	uxtb	r2, r3
 8001c9a:	4b21      	ldr	r3, [pc, #132]	@ (8001d20 <processusCentreModeArret+0xf0>)
 8001c9c:	701a      	strb	r2, [r3, #0]

        if (compteurAppuye == 1)
 8001c9e:	4b20      	ldr	r3, [pc, #128]	@ (8001d20 <processusCentreModeArret+0xf0>)
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d103      	bne.n	8001cae <processusCentreModeArret+0x7e>
        {
            timerDoublePress = 0;
 8001ca6:	4b1f      	ldr	r3, [pc, #124]	@ (8001d24 <processusCentreModeArret+0xf4>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	801a      	strh	r2, [r3, #0]
 8001cac:	e013      	b.n	8001cd6 <processusCentreModeArret+0xa6>
        }
        else if (compteurAppuye == 2 && timerDoublePress < 1000)
 8001cae:	4b1c      	ldr	r3, [pc, #112]	@ (8001d20 <processusCentreModeArret+0xf0>)
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d10f      	bne.n	8001cd6 <processusCentreModeArret+0xa6>
 8001cb6:	4b1b      	ldr	r3, [pc, #108]	@ (8001d24 <processusCentreModeArret+0xf4>)
 8001cb8:	881b      	ldrh	r3, [r3, #0]
 8001cba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001cbe:	d20a      	bcs.n	8001cd6 <processusCentreModeArret+0xa6>
        {
            serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001cc0:	4b19      	ldr	r3, [pc, #100]	@ (8001d28 <processusCentreModeArret+0xf8>)
 8001cc2:	4a1a      	ldr	r2, [pc, #104]	@ (8001d2c <processusCentreModeArret+0xfc>)
 8001cc4:	601a      	str	r2, [r3, #0]
                    processusCentreModeOperation;

            compteurAppuye = 0;
 8001cc6:	4b16      	ldr	r3, [pc, #88]	@ (8001d20 <processusCentreModeArret+0xf0>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	701a      	strb	r2, [r3, #0]
            ancienEtat = etatStable;
 8001ccc:	4b11      	ldr	r3, [pc, #68]	@ (8001d14 <processusCentreModeArret+0xe4>)
 8001cce:	781a      	ldrb	r2, [r3, #0]
 8001cd0:	4b12      	ldr	r3, [pc, #72]	@ (8001d1c <processusCentreModeArret+0xec>)
 8001cd2:	701a      	strb	r2, [r3, #0]
            return;
 8001cd4:	e015      	b.n	8001d02 <processusCentreModeArret+0xd2>
        }
    }

    ancienEtat = etatStable;
 8001cd6:	4b0f      	ldr	r3, [pc, #60]	@ (8001d14 <processusCentreModeArret+0xe4>)
 8001cd8:	781a      	ldrb	r2, [r3, #0]
 8001cda:	4b10      	ldr	r3, [pc, #64]	@ (8001d1c <processusCentreModeArret+0xec>)
 8001cdc:	701a      	strb	r2, [r3, #0]

    // ---- Double-press timeout ----
    if (compteurAppuye > 0)
 8001cde:	4b10      	ldr	r3, [pc, #64]	@ (8001d20 <processusCentreModeArret+0xf0>)
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d00d      	beq.n	8001d02 <processusCentreModeArret+0xd2>
    {
        timerDoublePress += 10;
 8001ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8001d24 <processusCentreModeArret+0xf4>)
 8001ce8:	881b      	ldrh	r3, [r3, #0]
 8001cea:	330a      	adds	r3, #10
 8001cec:	b29a      	uxth	r2, r3
 8001cee:	4b0d      	ldr	r3, [pc, #52]	@ (8001d24 <processusCentreModeArret+0xf4>)
 8001cf0:	801a      	strh	r2, [r3, #0]
        if (timerDoublePress >= 1000)
 8001cf2:	4b0c      	ldr	r3, [pc, #48]	@ (8001d24 <processusCentreModeArret+0xf4>)
 8001cf4:	881b      	ldrh	r3, [r3, #0]
 8001cf6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001cfa:	d302      	bcc.n	8001d02 <processusCentreModeArret+0xd2>
            compteurAppuye = 0;
 8001cfc:	4b08      	ldr	r3, [pc, #32]	@ (8001d20 <processusCentreModeArret+0xf0>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	701a      	strb	r2, [r3, #0]
    }
}
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	200007c4 	.word	0x200007c4
 8001d10:	200007d0 	.word	0x200007d0
 8001d14:	200007d1 	.word	0x200007d1
 8001d18:	200007d2 	.word	0x200007d2
 8001d1c:	200007d3 	.word	0x200007d3
 8001d20:	200007d4 	.word	0x200007d4
 8001d24:	200007d6 	.word	0x200007d6
 8001d28:	200007e0 	.word	0x200007e0
 8001d2c:	080023e1 	.word	0x080023e1

08001d30 <processusCentreModeTest>:


void processusCentreModeTest(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
	modeCentreTri = TEST;
 8001d34:	4b05      	ldr	r3, [pc, #20]	@ (8001d4c <processusCentreModeTest+0x1c>)
 8001d36:	2204      	movs	r2, #4
 8001d38:	701a      	strb	r2, [r3, #0]
	serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001d3a:	4b05      	ldr	r3, [pc, #20]	@ (8001d50 <processusCentreModeTest+0x20>)
 8001d3c:	4a05      	ldr	r2, [pc, #20]	@ (8001d54 <processusCentreModeTest+0x24>)
 8001d3e:	601a      	str	r2, [r3, #0]
			processusCentreTestEntrees;
}
 8001d40:	bf00      	nop
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	200007d0 	.word	0x200007d0
 8001d50:	200007e0 	.word	0x200007e0
 8001d54:	08001d59 	.word	0x08001d59

08001d58 <processusCentreTestEntrees>:

void processusCentreTestEntrees(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8001d5c:	4b2a      	ldr	r3, [pc, #168]	@ (8001e08 <processusCentreTestEntrees+0xb0>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d112      	bne.n	8001d8a <processusCentreTestEntrees+0x32>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x55) != 0			//0x55 = init
 8001d64:	4b28      	ldr	r3, [pc, #160]	@ (8001e08 <processusCentreTestEntrees+0xb0>)
 8001d66:	789b      	ldrb	r3, [r3, #2]
 8001d68:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d105      	bne.n	8001d7c <processusCentreTestEntrees+0x24>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0) 	//0x30 = init, sauf boutons rouge/vert
 8001d70:	4b25      	ldr	r3, [pc, #148]	@ (8001e08 <processusCentreTestEntrees+0xb0>)
 8001d72:	78db      	ldrb	r3, [r3, #3]
 8001d74:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d006      	beq.n	8001d8a <processusCentreTestEntrees+0x32>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8001d7c:	4b22      	ldr	r3, [pc, #136]	@ (8001e08 <processusCentreTestEntrees+0xb0>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001d82:	4b22      	ldr	r3, [pc, #136]	@ (8001e0c <processusCentreTestEntrees+0xb4>)
 8001d84:	4a22      	ldr	r2, [pc, #136]	@ (8001e10 <processusCentreTestEntrees+0xb8>)
 8001d86:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8001d88:	e039      	b.n	8001dfe <processusCentreTestEntrees+0xa6>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8001d8a:	4b1f      	ldr	r3, [pc, #124]	@ (8001e08 <processusCentreTestEntrees+0xb0>)
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d10e      	bne.n	8001db0 <processusCentreTestEntrees+0x58>
 8001d92:	4b1d      	ldr	r3, [pc, #116]	@ (8001e08 <processusCentreTestEntrees+0xb0>)
 8001d94:	78db      	ldrb	r3, [r3, #3]
 8001d96:	095b      	lsrs	r3, r3, #5
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d006      	beq.n	8001db0 <processusCentreTestEntrees+0x58>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8001da2:	4b19      	ldr	r3, [pc, #100]	@ (8001e08 <processusCentreTestEntrees+0xb0>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001da8:	4b18      	ldr	r3, [pc, #96]	@ (8001e0c <processusCentreTestEntrees+0xb4>)
 8001daa:	4a1a      	ldr	r2, [pc, #104]	@ (8001e14 <processusCentreTestEntrees+0xbc>)
 8001dac:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8001dae:	e026      	b.n	8001dfe <processusCentreTestEntrees+0xa6>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 8001db0:	4b15      	ldr	r3, [pc, #84]	@ (8001e08 <processusCentreTestEntrees+0xb0>)
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d11f      	bne.n	8001df8 <processusCentreTestEntrees+0xa0>
 8001db8:	4b13      	ldr	r3, [pc, #76]	@ (8001e08 <processusCentreTestEntrees+0xb0>)
 8001dba:	78db      	ldrb	r3, [r3, #3]
 8001dbc:	091b      	lsrs	r3, r3, #4
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	f003 0301 	and.w	r3, r3, #1
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d017      	beq.n	8001df8 <processusCentreTestEntrees+0xa0>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8001dc8:	4b0f      	ldr	r3, [pc, #60]	@ (8001e08 <processusCentreTestEntrees+0xb0>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8001dce:	4b0e      	ldr	r3, [pc, #56]	@ (8001e08 <processusCentreTestEntrees+0xb0>)
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	705a      	strb	r2, [r3, #1]
		SET_EJECT_POS_ENTREE_SOLE719();
 8001dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e08 <processusCentreTestEntrees+0xb0>)
 8001dd6:	795b      	ldrb	r3, [r3, #5]
 8001dd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001ddc:	b2da      	uxtb	r2, r3
 8001dde:	4b0a      	ldr	r3, [pc, #40]	@ (8001e08 <processusCentreTestEntrees+0xb0>)
 8001de0:	715a      	strb	r2, [r3, #5]
		CLEAR_EJECT_POS_SORTIE_SOLE722();
 8001de2:	4b09      	ldr	r3, [pc, #36]	@ (8001e08 <processusCentreTestEntrees+0xb0>)
 8001de4:	795b      	ldrb	r3, [r3, #5]
 8001de6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001dea:	b2da      	uxtb	r2, r3
 8001dec:	4b06      	ldr	r3, [pc, #24]	@ (8001e08 <processusCentreTestEntrees+0xb0>)
 8001dee:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001df0:	4b06      	ldr	r3, [pc, #24]	@ (8001e0c <processusCentreTestEntrees+0xb4>)
 8001df2:	4a09      	ldr	r2, [pc, #36]	@ (8001e18 <processusCentreTestEntrees+0xc0>)
 8001df4:	601a      	str	r2, [r3, #0]
				processusCentreTestVerinMagasin;
		return;
 8001df6:	e002      	b.n	8001dfe <processusCentreTestEntrees+0xa6>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8001df8:	4b03      	ldr	r3, [pc, #12]	@ (8001e08 <processusCentreTestEntrees+0xb0>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	701a      	strb	r2, [r3, #0]
}
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	200007c4 	.word	0x200007c4
 8001e0c:	200007e0 	.word	0x200007e0
 8001e10:	080023f9 	.word	0x080023f9
 8001e14:	08001c31 	.word	0x08001c31
 8001e18:	08001e1d 	.word	0x08001e1d

08001e1c <processusCentreTestVerinMagasin>:

void processusCentreTestVerinMagasin(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
	static uint16_t compteurVerin = 0;

	compteurVerin++;
 8001e20:	4b43      	ldr	r3, [pc, #268]	@ (8001f30 <processusCentreTestVerinMagasin+0x114>)
 8001e22:	881b      	ldrh	r3, [r3, #0]
 8001e24:	3301      	adds	r3, #1
 8001e26:	b29a      	uxth	r2, r3
 8001e28:	4b41      	ldr	r3, [pc, #260]	@ (8001f30 <processusCentreTestVerinMagasin+0x114>)
 8001e2a:	801a      	strh	r2, [r3, #0]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8001e2c:	4b41      	ldr	r3, [pc, #260]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d115      	bne.n	8001e60 <processusCentreTestVerinMagasin+0x44>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x59) != 0			//0x59 = init, sauf poussoir = sortie
 8001e34:	4b3f      	ldr	r3, [pc, #252]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001e36:	789b      	ldrb	r3, [r3, #2]
 8001e38:	f023 0359 	bic.w	r3, r3, #89	@ 0x59
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d105      	bne.n	8001e4c <processusCentreTestVerinMagasin+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x34) != 0) 	//0x30 = init sauf boutons rouge/vert, capteur optique
 8001e40:	4b3c      	ldr	r3, [pc, #240]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001e42:	78db      	ldrb	r3, [r3, #3]
 8001e44:	f023 0334 	bic.w	r3, r3, #52	@ 0x34
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d009      	beq.n	8001e60 <processusCentreTestVerinMagasin+0x44>
		{
			compteurVerin = 0; // reset pour prochain test
 8001e4c:	4b38      	ldr	r3, [pc, #224]	@ (8001f30 <processusCentreTestVerinMagasin+0x114>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	801a      	strh	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8001e52:	4b38      	ldr	r3, [pc, #224]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001e58:	4b37      	ldr	r3, [pc, #220]	@ (8001f38 <processusCentreTestVerinMagasin+0x11c>)
 8001e5a:	4a38      	ldr	r2, [pc, #224]	@ (8001f3c <processusCentreTestVerinMagasin+0x120>)
 8001e5c:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8001e5e:	e063      	b.n	8001f28 <processusCentreTestVerinMagasin+0x10c>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8001e60:	4b34      	ldr	r3, [pc, #208]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d122      	bne.n	8001eae <processusCentreTestVerinMagasin+0x92>
 8001e68:	4b32      	ldr	r3, [pc, #200]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001e6a:	78db      	ldrb	r3, [r3, #3]
 8001e6c:	095b      	lsrs	r3, r3, #5
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	f003 0301 	and.w	r3, r3, #1
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d01a      	beq.n	8001eae <processusCentreTestVerinMagasin+0x92>
	{
		compteurVerin = 0; // reset pour prochain test
 8001e78:	4b2d      	ldr	r3, [pc, #180]	@ (8001f30 <processusCentreTestVerinMagasin+0x114>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	801a      	strh	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8001e7e:	4b2d      	ldr	r3, [pc, #180]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8001e84:	4b2b      	ldr	r3, [pc, #172]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001e86:	2201      	movs	r2, #1
 8001e88:	705a      	strb	r2, [r3, #1]
		SET_EJECT_POS_SORTIE_SOLE722();
 8001e8a:	4b2a      	ldr	r3, [pc, #168]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001e8c:	795b      	ldrb	r3, [r3, #5]
 8001e8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001e92:	b2da      	uxtb	r2, r3
 8001e94:	4b27      	ldr	r3, [pc, #156]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001e96:	715a      	strb	r2, [r3, #5]
		CLEAR_EJECT_POS_ENTREE_SOLE719();
 8001e98:	4b26      	ldr	r3, [pc, #152]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001e9a:	795b      	ldrb	r3, [r3, #5]
 8001e9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ea0:	b2da      	uxtb	r2, r3
 8001ea2:	4b24      	ldr	r3, [pc, #144]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001ea4:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001ea6:	4b24      	ldr	r3, [pc, #144]	@ (8001f38 <processusCentreTestVerinMagasin+0x11c>)
 8001ea8:	4a25      	ldr	r2, [pc, #148]	@ (8001f40 <processusCentreTestVerinMagasin+0x124>)
 8001eaa:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8001eac:	e03c      	b.n	8001f28 <processusCentreTestVerinMagasin+0x10c>
	}

	if (compteurVerin == TEMPS_MAXIMUM)
 8001eae:	4b20      	ldr	r3, [pc, #128]	@ (8001f30 <processusCentreTestVerinMagasin+0x114>)
 8001eb0:	881b      	ldrh	r3, [r3, #0]
 8001eb2:	2bfa      	cmp	r3, #250	@ 0xfa
 8001eb4:	d10e      	bne.n	8001ed4 <processusCentreTestVerinMagasin+0xb8>
	{
		SET_EJECT_POS_SORTIE_SOLE722();
 8001eb6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001eb8:	795b      	ldrb	r3, [r3, #5]
 8001eba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001ebe:	b2da      	uxtb	r2, r3
 8001ec0:	4b1c      	ldr	r3, [pc, #112]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001ec2:	715a      	strb	r2, [r3, #5]
		CLEAR_EJECT_POS_ENTREE_SOLE719();
 8001ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001ec6:	795b      	ldrb	r3, [r3, #5]
 8001ec8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ecc:	b2da      	uxtb	r2, r3
 8001ece:	4b19      	ldr	r3, [pc, #100]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001ed0:	715a      	strb	r2, [r3, #5]
		return;
 8001ed2:	e029      	b.n	8001f28 <processusCentreTestVerinMagasin+0x10c>
	}

	if (compteurVerin > TEMPS_MAXIMUM)
 8001ed4:	4b16      	ldr	r3, [pc, #88]	@ (8001f30 <processusCentreTestVerinMagasin+0x114>)
 8001ed6:	881b      	ldrh	r3, [r3, #0]
 8001ed8:	2bfa      	cmp	r3, #250	@ 0xfa
 8001eda:	d922      	bls.n	8001f22 <processusCentreTestVerinMagasin+0x106>
	{
		if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 8001edc:	4b15      	ldr	r3, [pc, #84]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d11e      	bne.n	8001f22 <processusCentreTestVerinMagasin+0x106>
 8001ee4:	4b13      	ldr	r3, [pc, #76]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001ee6:	78db      	ldrb	r3, [r3, #3]
 8001ee8:	091b      	lsrs	r3, r3, #4
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	f003 0301 	and.w	r3, r3, #1
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d016      	beq.n	8001f22 <processusCentreTestVerinMagasin+0x106>
		{
			compteurVerin = 0; // reset pour prochain test
 8001ef4:	4b0e      	ldr	r3, [pc, #56]	@ (8001f30 <processusCentreTestVerinMagasin+0x114>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	801a      	strh	r2, [r3, #0]
			interfacePCF8574.requete = REQUETE_ACTIVE;
 8001efa:	4b0e      	ldr	r3, [pc, #56]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001efc:	2201      	movs	r2, #1
 8001efe:	705a      	strb	r2, [r3, #1]
			SET_ELEV_HAUT_SOLE716();
 8001f00:	4b0c      	ldr	r3, [pc, #48]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001f02:	795b      	ldrb	r3, [r3, #5]
 8001f04:	f023 0320 	bic.w	r3, r3, #32
 8001f08:	b2da      	uxtb	r2, r3
 8001f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001f0c:	715a      	strb	r2, [r3, #5]
			CLEAR_ELEV_BAS_SOLE713();
 8001f0e:	4b09      	ldr	r3, [pc, #36]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001f10:	795b      	ldrb	r3, [r3, #5]
 8001f12:	f043 0310 	orr.w	r3, r3, #16
 8001f16:	b2da      	uxtb	r2, r3
 8001f18:	4b06      	ldr	r3, [pc, #24]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001f1a:	715a      	strb	r2, [r3, #5]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001f1c:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <processusCentreTestVerinMagasin+0x11c>)
 8001f1e:	4a09      	ldr	r2, [pc, #36]	@ (8001f44 <processusCentreTestVerinMagasin+0x128>)
 8001f20:	601a      	str	r2, [r3, #0]
					processusCentreTestElevateur;
		}
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8001f22:	4b04      	ldr	r3, [pc, #16]	@ (8001f34 <processusCentreTestVerinMagasin+0x118>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	701a      	strb	r2, [r3, #0]
}
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	200007d8 	.word	0x200007d8
 8001f34:	200007c4 	.word	0x200007c4
 8001f38:	200007e0 	.word	0x200007e0
 8001f3c:	080023f9 	.word	0x080023f9
 8001f40:	08001c31 	.word	0x08001c31
 8001f44:	08001f49 	.word	0x08001f49

08001f48 <processusCentreTestElevateur>:

void processusCentreTestElevateur(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
	static uint16_t compteurElevateur = 0;

	compteurElevateur++;
 8001f4c:	4b33      	ldr	r3, [pc, #204]	@ (800201c <processusCentreTestElevateur+0xd4>)
 8001f4e:	881b      	ldrh	r3, [r3, #0]
 8001f50:	3301      	adds	r3, #1
 8001f52:	b29a      	uxth	r2, r3
 8001f54:	4b31      	ldr	r3, [pc, #196]	@ (800201c <processusCentreTestElevateur+0xd4>)
 8001f56:	801a      	strh	r2, [r3, #0]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8001f58:	4b31      	ldr	r3, [pc, #196]	@ (8002020 <processusCentreTestElevateur+0xd8>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d115      	bne.n	8001f8c <processusCentreTestElevateur+0x44>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x7D) != 0			//0x75 = init, sauf elevateur = haut
 8001f60:	4b2f      	ldr	r3, [pc, #188]	@ (8002020 <processusCentreTestElevateur+0xd8>)
 8001f62:	789b      	ldrb	r3, [r3, #2]
 8001f64:	f023 037d 	bic.w	r3, r3, #125	@ 0x7d
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d105      	bne.n	8001f78 <processusCentreTestElevateur+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x35) != 0) 	//0x30 = init sauf boutons rouge/vert
 8001f6c:	4b2c      	ldr	r3, [pc, #176]	@ (8002020 <processusCentreTestElevateur+0xd8>)
 8001f6e:	78db      	ldrb	r3, [r3, #3]
 8001f70:	f023 0335 	bic.w	r3, r3, #53	@ 0x35
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d009      	beq.n	8001f8c <processusCentreTestElevateur+0x44>
		{
			compteurElevateur = 0; // reset prochain test
 8001f78:	4b28      	ldr	r3, [pc, #160]	@ (800201c <processusCentreTestElevateur+0xd4>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	801a      	strh	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8001f7e:	4b28      	ldr	r3, [pc, #160]	@ (8002020 <processusCentreTestElevateur+0xd8>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001f84:	4b27      	ldr	r3, [pc, #156]	@ (8002024 <processusCentreTestElevateur+0xdc>)
 8001f86:	4a28      	ldr	r2, [pc, #160]	@ (8002028 <processusCentreTestElevateur+0xe0>)
 8001f88:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8001f8a:	e043      	b.n	8002014 <processusCentreTestElevateur+0xcc>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8001f8c:	4b24      	ldr	r3, [pc, #144]	@ (8002020 <processusCentreTestElevateur+0xd8>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d111      	bne.n	8001fb8 <processusCentreTestElevateur+0x70>
 8001f94:	4b22      	ldr	r3, [pc, #136]	@ (8002020 <processusCentreTestElevateur+0xd8>)
 8001f96:	78db      	ldrb	r3, [r3, #3]
 8001f98:	095b      	lsrs	r3, r3, #5
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	f003 0301 	and.w	r3, r3, #1
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d009      	beq.n	8001fb8 <processusCentreTestElevateur+0x70>
	{
		compteurElevateur = 0; // reset prochain test
 8001fa4:	4b1d      	ldr	r3, [pc, #116]	@ (800201c <processusCentreTestElevateur+0xd4>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	801a      	strh	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8001faa:	4b1d      	ldr	r3, [pc, #116]	@ (8002020 <processusCentreTestElevateur+0xd8>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8001fb0:	4b1c      	ldr	r3, [pc, #112]	@ (8002024 <processusCentreTestElevateur+0xdc>)
 8001fb2:	4a1e      	ldr	r2, [pc, #120]	@ (800202c <processusCentreTestElevateur+0xe4>)
 8001fb4:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8001fb6:	e02d      	b.n	8002014 <processusCentreTestElevateur+0xcc>
	}

	if (compteurElevateur >= TEMPS_MAXIMUM && ELEVATEUR_HAUT != 0)
 8001fb8:	4b18      	ldr	r3, [pc, #96]	@ (800201c <processusCentreTestElevateur+0xd4>)
 8001fba:	881b      	ldrh	r3, [r3, #0]
 8001fbc:	2bf9      	cmp	r3, #249	@ 0xf9
 8001fbe:	d926      	bls.n	800200e <processusCentreTestElevateur+0xc6>
 8001fc0:	4b17      	ldr	r3, [pc, #92]	@ (8002020 <processusCentreTestElevateur+0xd8>)
 8001fc2:	789b      	ldrb	r3, [r3, #2]
 8001fc4:	095b      	lsrs	r3, r3, #5
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	f003 0301 	and.w	r3, r3, #1
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d01e      	beq.n	800200e <processusCentreTestElevateur+0xc6>
	{
		compteurElevateur = 0; // reset prochain test
 8001fd0:	4b12      	ldr	r3, [pc, #72]	@ (800201c <processusCentreTestElevateur+0xd4>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	801a      	strh	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8001fd6:	4b12      	ldr	r3, [pc, #72]	@ (8002020 <processusCentreTestElevateur+0xd8>)
 8001fd8:	2201      	movs	r2, #1
 8001fda:	705a      	strb	r2, [r3, #1]
		CLEAR_ELEV_HAUT_SOLE716();
 8001fdc:	4b10      	ldr	r3, [pc, #64]	@ (8002020 <processusCentreTestElevateur+0xd8>)
 8001fde:	795b      	ldrb	r3, [r3, #5]
 8001fe0:	f043 0320 	orr.w	r3, r3, #32
 8001fe4:	b2da      	uxtb	r2, r3
 8001fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8002020 <processusCentreTestElevateur+0xd8>)
 8001fe8:	715a      	strb	r2, [r3, #5]
		SET_ELEV_BAS_SOLE713();
 8001fea:	4b0d      	ldr	r3, [pc, #52]	@ (8002020 <processusCentreTestElevateur+0xd8>)
 8001fec:	795b      	ldrb	r3, [r3, #5]
 8001fee:	f023 0310 	bic.w	r3, r3, #16
 8001ff2:	b2da      	uxtb	r2, r3
 8001ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8002020 <processusCentreTestElevateur+0xd8>)
 8001ff6:	715a      	strb	r2, [r3, #5]
		SET_RELAIS_MOTEUR_CONVOYEUR();
 8001ff8:	4b09      	ldr	r3, [pc, #36]	@ (8002020 <processusCentreTestElevateur+0xd8>)
 8001ffa:	799b      	ldrb	r3, [r3, #6]
 8001ffc:	f023 0302 	bic.w	r3, r3, #2
 8002000:	b2da      	uxtb	r2, r3
 8002002:	4b07      	ldr	r3, [pc, #28]	@ (8002020 <processusCentreTestElevateur+0xd8>)
 8002004:	719a      	strb	r2, [r3, #6]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002006:	4b07      	ldr	r3, [pc, #28]	@ (8002024 <processusCentreTestElevateur+0xdc>)
 8002008:	4a09      	ldr	r2, [pc, #36]	@ (8002030 <processusCentreTestElevateur+0xe8>)
 800200a:	601a      	str	r2, [r3, #0]
				processusCentreTestConvoyeur;
		return;
 800200c:	e002      	b.n	8002014 <processusCentreTestElevateur+0xcc>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 800200e:	4b04      	ldr	r3, [pc, #16]	@ (8002020 <processusCentreTestElevateur+0xd8>)
 8002010:	2200      	movs	r2, #0
 8002012:	701a      	strb	r2, [r3, #0]
}
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr
 800201c:	200007da 	.word	0x200007da
 8002020:	200007c4 	.word	0x200007c4
 8002024:	200007e0 	.word	0x200007e0
 8002028:	080023f9 	.word	0x080023f9
 800202c:	08001c31 	.word	0x08001c31
 8002030:	08002035 	.word	0x08002035

08002034 <processusCentreTestConvoyeur>:

void processusCentreTestConvoyeur(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8002038:	4b2e      	ldr	r3, [pc, #184]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d110      	bne.n	8002062 <processusCentreTestConvoyeur+0x2e>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x75) != 0			//0x75 = init, convoyeur pas de sortie; suppose que temps elevateur = haut trop grand pour
 8002040:	4b2c      	ldr	r3, [pc, #176]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 8002042:	789b      	ldrb	r3, [r3, #2]
 8002044:	f023 0375 	bic.w	r3, r3, #117	@ 0x75
 8002048:	2b00      	cmp	r3, #0
 800204a:	d103      	bne.n	8002054 <processusCentreTestConvoyeur+0x20>
				|| (interfacePCF8574.entreesCarte2 & ~0x3F) != 0) 	//0x30 = init sauf boutons rouge/vert|  detecter avant prochaine phase
 800204c:	4b29      	ldr	r3, [pc, #164]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 800204e:	78db      	ldrb	r3, [r3, #3]
 8002050:	2b3f      	cmp	r3, #63	@ 0x3f
 8002052:	d906      	bls.n	8002062 <processusCentreTestConvoyeur+0x2e>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002054:	4b27      	ldr	r3, [pc, #156]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 8002056:	2200      	movs	r2, #0
 8002058:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800205a:	4b27      	ldr	r3, [pc, #156]	@ (80020f8 <processusCentreTestConvoyeur+0xc4>)
 800205c:	4a27      	ldr	r2, [pc, #156]	@ (80020fc <processusCentreTestConvoyeur+0xc8>)
 800205e:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002060:	e043      	b.n	80020ea <processusCentreTestConvoyeur+0xb6>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002062:	4b24      	ldr	r3, [pc, #144]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	2b01      	cmp	r3, #1
 8002068:	d118      	bne.n	800209c <processusCentreTestConvoyeur+0x68>
 800206a:	4b22      	ldr	r3, [pc, #136]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 800206c:	78db      	ldrb	r3, [r3, #3]
 800206e:	095b      	lsrs	r3, r3, #5
 8002070:	b2db      	uxtb	r3, r3
 8002072:	f003 0301 	and.w	r3, r3, #1
 8002076:	2b00      	cmp	r3, #0
 8002078:	d010      	beq.n	800209c <processusCentreTestConvoyeur+0x68>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800207a:	4b1e      	ldr	r3, [pc, #120]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 800207c:	2200      	movs	r2, #0
 800207e:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002080:	4b1c      	ldr	r3, [pc, #112]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 8002082:	2201      	movs	r2, #1
 8002084:	705a      	strb	r2, [r3, #1]
		CLEAR_RELAIS_MOTEUR_CONVOYEUR();
 8002086:	4b1b      	ldr	r3, [pc, #108]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 8002088:	799b      	ldrb	r3, [r3, #6]
 800208a:	f043 0302 	orr.w	r3, r3, #2
 800208e:	b2da      	uxtb	r2, r3
 8002090:	4b18      	ldr	r3, [pc, #96]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 8002092:	719a      	strb	r2, [r3, #6]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002094:	4b18      	ldr	r3, [pc, #96]	@ (80020f8 <processusCentreTestConvoyeur+0xc4>)
 8002096:	4a1a      	ldr	r2, [pc, #104]	@ (8002100 <processusCentreTestConvoyeur+0xcc>)
 8002098:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 800209a:	e026      	b.n	80020ea <processusCentreTestConvoyeur+0xb6>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 800209c:	4b15      	ldr	r3, [pc, #84]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d11f      	bne.n	80020e4 <processusCentreTestConvoyeur+0xb0>
 80020a4:	4b13      	ldr	r3, [pc, #76]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 80020a6:	78db      	ldrb	r3, [r3, #3]
 80020a8:	091b      	lsrs	r3, r3, #4
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	f003 0301 	and.w	r3, r3, #1
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d017      	beq.n	80020e4 <processusCentreTestConvoyeur+0xb0>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 80020b4:	4b0f      	ldr	r3, [pc, #60]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 80020ba:	4b0e      	ldr	r3, [pc, #56]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 80020bc:	2201      	movs	r2, #1
 80020be:	705a      	strb	r2, [r3, #1]
		CLEAR_RELAIS_MOTEUR_CONVOYEUR();
 80020c0:	4b0c      	ldr	r3, [pc, #48]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 80020c2:	799b      	ldrb	r3, [r3, #6]
 80020c4:	f043 0302 	orr.w	r3, r3, #2
 80020c8:	b2da      	uxtb	r2, r3
 80020ca:	4b0a      	ldr	r3, [pc, #40]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 80020cc:	719a      	strb	r2, [r3, #6]
		SET_POUSSOIR_POS_SORTIE_SOLE725();
 80020ce:	4b09      	ldr	r3, [pc, #36]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 80020d0:	799b      	ldrb	r3, [r3, #6]
 80020d2:	f023 0301 	bic.w	r3, r3, #1
 80020d6:	b2da      	uxtb	r2, r3
 80020d8:	4b06      	ldr	r3, [pc, #24]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 80020da:	719a      	strb	r2, [r3, #6]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80020dc:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <processusCentreTestConvoyeur+0xc4>)
 80020de:	4a09      	ldr	r2, [pc, #36]	@ (8002104 <processusCentreTestConvoyeur+0xd0>)
 80020e0:	601a      	str	r2, [r3, #0]
				processusCentreTestEjecteur;
		return;
 80020e2:	e002      	b.n	80020ea <processusCentreTestConvoyeur+0xb6>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 80020e4:	4b03      	ldr	r3, [pc, #12]	@ (80020f4 <processusCentreTestConvoyeur+0xc0>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	701a      	strb	r2, [r3, #0]
}
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	200007c4 	.word	0x200007c4
 80020f8:	200007e0 	.word	0x200007e0
 80020fc:	080023f9 	.word	0x080023f9
 8002100:	08001c31 	.word	0x08001c31
 8002104:	08002109 	.word	0x08002109

08002108 <processusCentreTestEjecteur>:

void processusCentreTestEjecteur(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
	static uint16_t compteurEjecteur = 0;

	compteurEjecteur++;
 800210c:	4b36      	ldr	r3, [pc, #216]	@ (80021e8 <processusCentreTestEjecteur+0xe0>)
 800210e:	881b      	ldrh	r3, [r3, #0]
 8002110:	3301      	adds	r3, #1
 8002112:	b29a      	uxth	r2, r3
 8002114:	4b34      	ldr	r3, [pc, #208]	@ (80021e8 <processusCentreTestEjecteur+0xe0>)
 8002116:	801a      	strh	r2, [r3, #0]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8002118:	4b34      	ldr	r3, [pc, #208]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	2b01      	cmp	r3, #1
 800211e:	d115      	bne.n	800214c <processusCentreTestEjecteur+0x44>
	{		//CHANGER POUR VRAI TEST -> 0x59??
		if ((interfacePCF8574.entreesCarte1 & ~0x95) != 0			//0x59 = init, sauf ejecteur = sortie
 8002120:	4b32      	ldr	r3, [pc, #200]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 8002122:	789b      	ldrb	r3, [r3, #2]
 8002124:	f023 0395 	bic.w	r3, r3, #149	@ 0x95
 8002128:	2b00      	cmp	r3, #0
 800212a:	d105      	bne.n	8002138 <processusCentreTestEjecteur+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0) 	//0x30 = init sauf boutons rouge/vert
 800212c:	4b2f      	ldr	r3, [pc, #188]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 800212e:	78db      	ldrb	r3, [r3, #3]
 8002130:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002134:	2b00      	cmp	r3, #0
 8002136:	d009      	beq.n	800214c <processusCentreTestEjecteur+0x44>
		{
			compteurEjecteur = 0; // reset prochain test
 8002138:	4b2b      	ldr	r3, [pc, #172]	@ (80021e8 <processusCentreTestEjecteur+0xe0>)
 800213a:	2200      	movs	r2, #0
 800213c:	801a      	strh	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 800213e:	4b2b      	ldr	r3, [pc, #172]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 8002140:	2200      	movs	r2, #0
 8002142:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002144:	4b2a      	ldr	r3, [pc, #168]	@ (80021f0 <processusCentreTestEjecteur+0xe8>)
 8002146:	4a2b      	ldr	r2, [pc, #172]	@ (80021f4 <processusCentreTestEjecteur+0xec>)
 8002148:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 800214a:	e049      	b.n	80021e0 <processusCentreTestEjecteur+0xd8>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 800214c:	4b27      	ldr	r3, [pc, #156]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d11b      	bne.n	800218c <processusCentreTestEjecteur+0x84>
 8002154:	4b25      	ldr	r3, [pc, #148]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 8002156:	78db      	ldrb	r3, [r3, #3]
 8002158:	095b      	lsrs	r3, r3, #5
 800215a:	b2db      	uxtb	r3, r3
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	2b00      	cmp	r3, #0
 8002162:	d013      	beq.n	800218c <processusCentreTestEjecteur+0x84>
	{
		compteurEjecteur = 0; // reset prochain test
 8002164:	4b20      	ldr	r3, [pc, #128]	@ (80021e8 <processusCentreTestEjecteur+0xe0>)
 8002166:	2200      	movs	r2, #0
 8002168:	801a      	strh	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800216a:	4b20      	ldr	r3, [pc, #128]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 800216c:	2200      	movs	r2, #0
 800216e:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002170:	4b1e      	ldr	r3, [pc, #120]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 8002172:	2201      	movs	r2, #1
 8002174:	705a      	strb	r2, [r3, #1]
		CLEAR_POUSSOIR_POS_SORTIE_SOLE725();
 8002176:	4b1d      	ldr	r3, [pc, #116]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 8002178:	799b      	ldrb	r3, [r3, #6]
 800217a:	f043 0301 	orr.w	r3, r3, #1
 800217e:	b2da      	uxtb	r2, r3
 8002180:	4b1a      	ldr	r3, [pc, #104]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 8002182:	719a      	strb	r2, [r3, #6]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002184:	4b1a      	ldr	r3, [pc, #104]	@ (80021f0 <processusCentreTestEjecteur+0xe8>)
 8002186:	4a1c      	ldr	r2, [pc, #112]	@ (80021f8 <processusCentreTestEjecteur+0xf0>)
 8002188:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 800218a:	e029      	b.n	80021e0 <processusCentreTestEjecteur+0xd8>
	}

	if (compteurEjecteur >= TEMPS_MAXIMUM && POUSSOIR_POS_SORTIE != 0)
 800218c:	4b16      	ldr	r3, [pc, #88]	@ (80021e8 <processusCentreTestEjecteur+0xe0>)
 800218e:	881b      	ldrh	r3, [r3, #0]
 8002190:	2bf9      	cmp	r3, #249	@ 0xf9
 8002192:	d922      	bls.n	80021da <processusCentreTestEjecteur+0xd2>
 8002194:	4b15      	ldr	r3, [pc, #84]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 8002196:	789b      	ldrb	r3, [r3, #2]
 8002198:	09db      	lsrs	r3, r3, #7
 800219a:	b2db      	uxtb	r3, r3
 800219c:	f003 0301 	and.w	r3, r3, #1
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d01a      	beq.n	80021da <processusCentreTestEjecteur+0xd2>
	{
		compteurEjecteur = 0; // reset prochain test
 80021a4:	4b10      	ldr	r3, [pc, #64]	@ (80021e8 <processusCentreTestEjecteur+0xe0>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	801a      	strh	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 80021aa:	4b10      	ldr	r3, [pc, #64]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 80021b0:	4b0e      	ldr	r3, [pc, #56]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 80021b2:	2201      	movs	r2, #1
 80021b4:	705a      	strb	r2, [r3, #1]
		CLEAR_POUSSOIR_POS_SORTIE_SOLE725();
 80021b6:	4b0d      	ldr	r3, [pc, #52]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 80021b8:	799b      	ldrb	r3, [r3, #6]
 80021ba:	f043 0301 	orr.w	r3, r3, #1
 80021be:	b2da      	uxtb	r2, r3
 80021c0:	4b0a      	ldr	r3, [pc, #40]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 80021c2:	719a      	strb	r2, [r3, #6]
		SET_VACCUM_SOLE710();
 80021c4:	4b09      	ldr	r3, [pc, #36]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 80021c6:	795b      	ldrb	r3, [r3, #5]
 80021c8:	f023 0308 	bic.w	r3, r3, #8
 80021cc:	b2da      	uxtb	r2, r3
 80021ce:	4b07      	ldr	r3, [pc, #28]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 80021d0:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80021d2:	4b07      	ldr	r3, [pc, #28]	@ (80021f0 <processusCentreTestEjecteur+0xe8>)
 80021d4:	4a09      	ldr	r2, [pc, #36]	@ (80021fc <processusCentreTestEjecteur+0xf4>)
 80021d6:	601a      	str	r2, [r3, #0]
				processusCentreTestVentouseVaccum;
		return;
 80021d8:	e002      	b.n	80021e0 <processusCentreTestEjecteur+0xd8>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 80021da:	4b04      	ldr	r3, [pc, #16]	@ (80021ec <processusCentreTestEjecteur+0xe4>)
 80021dc:	2200      	movs	r2, #0
 80021de:	701a      	strb	r2, [r3, #0]
}
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr
 80021e8:	200007dc 	.word	0x200007dc
 80021ec:	200007c4 	.word	0x200007c4
 80021f0:	200007e0 	.word	0x200007e0
 80021f4:	080023f9 	.word	0x080023f9
 80021f8:	08001c31 	.word	0x08001c31
 80021fc:	08002201 	.word	0x08002201

08002200 <processusCentreTestVentouseVaccum>:

void processusCentreTestVentouseVaccum(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8002204:	4b32      	ldr	r3, [pc, #200]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 8002206:	781b      	ldrb	r3, [r3, #0]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d112      	bne.n	8002232 <processusCentreTestVentouseVaccum+0x32>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x55) != 0			//0x55 = init
 800220c:	4b30      	ldr	r3, [pc, #192]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 800220e:	789b      	ldrb	r3, [r3, #2]
 8002210:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 8002214:	2b00      	cmp	r3, #0
 8002216:	d105      	bne.n	8002224 <processusCentreTestVentouseVaccum+0x24>
				|| (interfacePCF8574.entreesCarte2 & ~0x70) != 0)	//0x70 = init, sauf boutons rouge/vert et vaccum ventouse
 8002218:	4b2d      	ldr	r3, [pc, #180]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 800221a:	78db      	ldrb	r3, [r3, #3]
 800221c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002220:	2b00      	cmp	r3, #0
 8002222:	d006      	beq.n	8002232 <processusCentreTestVentouseVaccum+0x32>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002224:	4b2a      	ldr	r3, [pc, #168]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 8002226:	2200      	movs	r2, #0
 8002228:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800222a:	4b2a      	ldr	r3, [pc, #168]	@ (80022d4 <processusCentreTestVentouseVaccum+0xd4>)
 800222c:	4a2a      	ldr	r2, [pc, #168]	@ (80022d8 <processusCentreTestVentouseVaccum+0xd8>)
 800222e:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002230:	e04a      	b.n	80022c8 <processusCentreTestVentouseVaccum+0xc8>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002232:	4b27      	ldr	r3, [pc, #156]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d118      	bne.n	800226c <processusCentreTestVentouseVaccum+0x6c>
 800223a:	4b25      	ldr	r3, [pc, #148]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 800223c:	78db      	ldrb	r3, [r3, #3]
 800223e:	095b      	lsrs	r3, r3, #5
 8002240:	b2db      	uxtb	r3, r3
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	2b00      	cmp	r3, #0
 8002248:	d010      	beq.n	800226c <processusCentreTestVentouseVaccum+0x6c>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800224a:	4b21      	ldr	r3, [pc, #132]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 800224c:	2200      	movs	r2, #0
 800224e:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002250:	4b1f      	ldr	r3, [pc, #124]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 8002252:	2201      	movs	r2, #1
 8002254:	705a      	strb	r2, [r3, #1]
		CLEAR_VACCUM_SOLE710();
 8002256:	4b1e      	ldr	r3, [pc, #120]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 8002258:	795b      	ldrb	r3, [r3, #5]
 800225a:	f043 0308 	orr.w	r3, r3, #8
 800225e:	b2da      	uxtb	r2, r3
 8002260:	4b1b      	ldr	r3, [pc, #108]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 8002262:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002264:	4b1b      	ldr	r3, [pc, #108]	@ (80022d4 <processusCentreTestVentouseVaccum+0xd4>)
 8002266:	4a1d      	ldr	r2, [pc, #116]	@ (80022dc <processusCentreTestVentouseVaccum+0xdc>)
 8002268:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 800226a:	e02d      	b.n	80022c8 <processusCentreTestVentouseVaccum+0xc8>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 800226c:	4b18      	ldr	r3, [pc, #96]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d126      	bne.n	80022c2 <processusCentreTestVentouseVaccum+0xc2>
 8002274:	4b16      	ldr	r3, [pc, #88]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 8002276:	78db      	ldrb	r3, [r3, #3]
 8002278:	091b      	lsrs	r3, r3, #4
 800227a:	b2db      	uxtb	r3, r3
 800227c:	f003 0301 	and.w	r3, r3, #1
 8002280:	2b00      	cmp	r3, #0
 8002282:	d01e      	beq.n	80022c2 <processusCentreTestVentouseVaccum+0xc2>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002284:	4b12      	ldr	r3, [pc, #72]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 8002286:	2200      	movs	r2, #0
 8002288:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 800228a:	4b11      	ldr	r3, [pc, #68]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 800228c:	2201      	movs	r2, #1
 800228e:	705a      	strb	r2, [r3, #1]
		CLEAR_VACCUM_SOLE710();
 8002290:	4b0f      	ldr	r3, [pc, #60]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 8002292:	795b      	ldrb	r3, [r3, #5]
 8002294:	f043 0308 	orr.w	r3, r3, #8
 8002298:	b2da      	uxtb	r2, r3
 800229a:	4b0d      	ldr	r3, [pc, #52]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 800229c:	715a      	strb	r2, [r3, #5]
		SET_VENTOUSE_BAS_SOLE704();
 800229e:	4b0c      	ldr	r3, [pc, #48]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 80022a0:	795b      	ldrb	r3, [r3, #5]
 80022a2:	f023 0302 	bic.w	r3, r3, #2
 80022a6:	b2da      	uxtb	r2, r3
 80022a8:	4b09      	ldr	r3, [pc, #36]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 80022aa:	715a      	strb	r2, [r3, #5]
		CLEAR_VENTOUSE_HAUT_SOLE707();
 80022ac:	4b08      	ldr	r3, [pc, #32]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 80022ae:	795b      	ldrb	r3, [r3, #5]
 80022b0:	f043 0304 	orr.w	r3, r3, #4
 80022b4:	b2da      	uxtb	r2, r3
 80022b6:	4b06      	ldr	r3, [pc, #24]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 80022b8:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80022ba:	4b06      	ldr	r3, [pc, #24]	@ (80022d4 <processusCentreTestVentouseVaccum+0xd4>)
 80022bc:	4a08      	ldr	r2, [pc, #32]	@ (80022e0 <processusCentreTestVentouseVaccum+0xe0>)
 80022be:	601a      	str	r2, [r3, #0]
				processusCentreTestVentouseHauteur;
		return;
 80022c0:	e002      	b.n	80022c8 <processusCentreTestVentouseVaccum+0xc8>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 80022c2:	4b03      	ldr	r3, [pc, #12]	@ (80022d0 <processusCentreTestVentouseVaccum+0xd0>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	701a      	strb	r2, [r3, #0]
}
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr
 80022d0:	200007c4 	.word	0x200007c4
 80022d4:	200007e0 	.word	0x200007e0
 80022d8:	080023f9 	.word	0x080023f9
 80022dc:	08001c31 	.word	0x08001c31
 80022e0:	080022e5 	.word	0x080022e5

080022e4 <processusCentreTestVentouseHauteur>:

void processusCentreTestVentouseHauteur(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
	uint16_t compteurVentouseHauteur = 0;
 80022ea:	2300      	movs	r3, #0
 80022ec:	80fb      	strh	r3, [r7, #6]

	compteurVentouseHauteur++;
 80022ee:	88fb      	ldrh	r3, [r7, #6]
 80022f0:	3301      	adds	r3, #1
 80022f2:	80fb      	strh	r3, [r7, #6]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 80022f4:	4b35      	ldr	r3, [pc, #212]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d114      	bne.n	8002326 <processusCentreTestVentouseHauteur+0x42>
	{	//CHANGER POUR VRAI TEST -> 0X56??
		if ((interfacePCF8574.entreesCarte1 & ~0x56) != 0			//0x56 = init, sauf ventouse = bas
 80022fc:	4b33      	ldr	r3, [pc, #204]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 80022fe:	789b      	ldrb	r3, [r3, #2]
 8002300:	f023 0356 	bic.w	r3, r3, #86	@ 0x56
 8002304:	2b00      	cmp	r3, #0
 8002306:	d105      	bne.n	8002314 <processusCentreTestVentouseHauteur+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x38) != 0)	//0x70 = init, sauf boutons rouge/vert
 8002308:	4b30      	ldr	r3, [pc, #192]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 800230a:	78db      	ldrb	r3, [r3, #3]
 800230c:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8002310:	2b00      	cmp	r3, #0
 8002312:	d008      	beq.n	8002326 <processusCentreTestVentouseHauteur+0x42>
		{
			compteurVentouseHauteur = 0; //reset prochain test
 8002314:	2300      	movs	r3, #0
 8002316:	80fb      	strh	r3, [r7, #6]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002318:	4b2c      	ldr	r3, [pc, #176]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 800231a:	2200      	movs	r2, #0
 800231c:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800231e:	4b2c      	ldr	r3, [pc, #176]	@ (80023d0 <processusCentreTestVentouseHauteur+0xec>)
 8002320:	4a2c      	ldr	r2, [pc, #176]	@ (80023d4 <processusCentreTestVentouseHauteur+0xf0>)
 8002322:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002324:	e04d      	b.n	80023c2 <processusCentreTestVentouseHauteur+0xde>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002326:	4b29      	ldr	r3, [pc, #164]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	2b01      	cmp	r3, #1
 800232c:	d121      	bne.n	8002372 <processusCentreTestVentouseHauteur+0x8e>
 800232e:	4b27      	ldr	r3, [pc, #156]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 8002330:	78db      	ldrb	r3, [r3, #3]
 8002332:	095b      	lsrs	r3, r3, #5
 8002334:	b2db      	uxtb	r3, r3
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b00      	cmp	r3, #0
 800233c:	d019      	beq.n	8002372 <processusCentreTestVentouseHauteur+0x8e>
	{
		compteurVentouseHauteur = 0; //reset prochain test
 800233e:	2300      	movs	r3, #0
 8002340:	80fb      	strh	r3, [r7, #6]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002342:	4b22      	ldr	r3, [pc, #136]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 8002344:	2200      	movs	r2, #0
 8002346:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002348:	4b20      	ldr	r3, [pc, #128]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 800234a:	2201      	movs	r2, #1
 800234c:	705a      	strb	r2, [r3, #1]
		CLEAR_VENTOUSE_BAS_SOLE704();
 800234e:	4b1f      	ldr	r3, [pc, #124]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 8002350:	795b      	ldrb	r3, [r3, #5]
 8002352:	f043 0302 	orr.w	r3, r3, #2
 8002356:	b2da      	uxtb	r2, r3
 8002358:	4b1c      	ldr	r3, [pc, #112]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 800235a:	715a      	strb	r2, [r3, #5]
		SET_VENTOUSE_HAUT_SOLE707();
 800235c:	4b1b      	ldr	r3, [pc, #108]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 800235e:	795b      	ldrb	r3, [r3, #5]
 8002360:	f023 0304 	bic.w	r3, r3, #4
 8002364:	b2da      	uxtb	r2, r3
 8002366:	4b19      	ldr	r3, [pc, #100]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 8002368:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800236a:	4b19      	ldr	r3, [pc, #100]	@ (80023d0 <processusCentreTestVentouseHauteur+0xec>)
 800236c:	4a1a      	ldr	r2, [pc, #104]	@ (80023d8 <processusCentreTestVentouseHauteur+0xf4>)
 800236e:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002370:	e027      	b.n	80023c2 <processusCentreTestVentouseHauteur+0xde>
	}

	if (compteurVentouseHauteur >= TEMPS_MAXIMUM && VENTOUSE_BAS != 0)
 8002372:	88fb      	ldrh	r3, [r7, #6]
 8002374:	2bf9      	cmp	r3, #249	@ 0xf9
 8002376:	d921      	bls.n	80023bc <processusCentreTestVentouseHauteur+0xd8>
 8002378:	4b14      	ldr	r3, [pc, #80]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 800237a:	789b      	ldrb	r3, [r3, #2]
 800237c:	085b      	lsrs	r3, r3, #1
 800237e:	b2db      	uxtb	r3, r3
 8002380:	f003 0301 	and.w	r3, r3, #1
 8002384:	2b00      	cmp	r3, #0
 8002386:	d019      	beq.n	80023bc <processusCentreTestVentouseHauteur+0xd8>
	{
		compteurVentouseHauteur = 0; //reset prochain test
 8002388:	2300      	movs	r3, #0
 800238a:	80fb      	strh	r3, [r7, #6]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800238c:	4b0f      	ldr	r3, [pc, #60]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 800238e:	2200      	movs	r2, #0
 8002390:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002392:	4b0e      	ldr	r3, [pc, #56]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 8002394:	2201      	movs	r2, #1
 8002396:	705a      	strb	r2, [r3, #1]
		CLEAR_VENTOUSE_BAS_SOLE704();
 8002398:	4b0c      	ldr	r3, [pc, #48]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 800239a:	795b      	ldrb	r3, [r3, #5]
 800239c:	f043 0302 	orr.w	r3, r3, #2
 80023a0:	b2da      	uxtb	r2, r3
 80023a2:	4b0a      	ldr	r3, [pc, #40]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 80023a4:	715a      	strb	r2, [r3, #5]
		SET_VENTOUSE_HAUT_SOLE707();
 80023a6:	4b09      	ldr	r3, [pc, #36]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 80023a8:	795b      	ldrb	r3, [r3, #5]
 80023aa:	f023 0304 	bic.w	r3, r3, #4
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	4b06      	ldr	r3, [pc, #24]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 80023b2:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80023b4:	4b06      	ldr	r3, [pc, #24]	@ (80023d0 <processusCentreTestVentouseHauteur+0xec>)
 80023b6:	4a09      	ldr	r2, [pc, #36]	@ (80023dc <processusCentreTestVentouseHauteur+0xf8>)
 80023b8:	601a      	str	r2, [r3, #0]
				processusCentreModeAttente;
		return;
 80023ba:	e002      	b.n	80023c2 <processusCentreTestVentouseHauteur+0xde>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 80023bc:	4b03      	ldr	r3, [pc, #12]	@ (80023cc <processusCentreTestVentouseHauteur+0xe8>)
 80023be:	2200      	movs	r2, #0
 80023c0:	701a      	strb	r2, [r3, #0]
}
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr
 80023cc:	200007c4 	.word	0x200007c4
 80023d0:	200007e0 	.word	0x200007e0
 80023d4:	080023f9 	.word	0x080023f9
 80023d8:	08001c31 	.word	0x08001c31
 80023dc:	08001b91 	.word	0x08001b91

080023e0 <processusCentreModeOperation>:

void processusCentreModeOperation(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
	modeCentreTri = OPERATION;
 80023e4:	4b03      	ldr	r3, [pc, #12]	@ (80023f4 <processusCentreModeOperation+0x14>)
 80023e6:	2203      	movs	r2, #3
 80023e8:	701a      	strb	r2, [r3, #0]
}
 80023ea:	bf00      	nop
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr
 80023f4:	200007d0 	.word	0x200007d0

080023f8 <processusCentreModeErreur>:

void processusCentreModeErreur(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
	piloteTimer14_arreteLesInterruptions();
 80023fc:	f7ff fb9a 	bl	8001b34 <piloteTimer14_arreteLesInterruptions>
}
 8002400:	bf00      	nop
 8002402:	bd80      	pop	{r7, pc}

08002404 <processusCentreDeTri_Init>:

void processusCentreDeTri_Init(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
	//initialiser sorties
	CLEAR_LUMIERE_VERTE();
 8002408:	4b26      	ldr	r3, [pc, #152]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 800240a:	795b      	ldrb	r3, [r3, #5]
 800240c:	f043 0301 	orr.w	r3, r3, #1
 8002410:	b2da      	uxtb	r2, r3
 8002412:	4b24      	ldr	r3, [pc, #144]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 8002414:	715a      	strb	r2, [r3, #5]
	CLEAR_VENTOUSE_BAS_SOLE704();
 8002416:	4b23      	ldr	r3, [pc, #140]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 8002418:	795b      	ldrb	r3, [r3, #5]
 800241a:	f043 0302 	orr.w	r3, r3, #2
 800241e:	b2da      	uxtb	r2, r3
 8002420:	4b20      	ldr	r3, [pc, #128]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 8002422:	715a      	strb	r2, [r3, #5]
	SET_VENTOUSE_HAUT_SOLE707();
 8002424:	4b1f      	ldr	r3, [pc, #124]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 8002426:	795b      	ldrb	r3, [r3, #5]
 8002428:	f023 0304 	bic.w	r3, r3, #4
 800242c:	b2da      	uxtb	r2, r3
 800242e:	4b1d      	ldr	r3, [pc, #116]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 8002430:	715a      	strb	r2, [r3, #5]
	CLEAR_VACCUM_SOLE710();
 8002432:	4b1c      	ldr	r3, [pc, #112]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 8002434:	795b      	ldrb	r3, [r3, #5]
 8002436:	f043 0308 	orr.w	r3, r3, #8
 800243a:	b2da      	uxtb	r2, r3
 800243c:	4b19      	ldr	r3, [pc, #100]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 800243e:	715a      	strb	r2, [r3, #5]
	SET_ELEV_BAS_SOLE713();
 8002440:	4b18      	ldr	r3, [pc, #96]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 8002442:	795b      	ldrb	r3, [r3, #5]
 8002444:	f023 0310 	bic.w	r3, r3, #16
 8002448:	b2da      	uxtb	r2, r3
 800244a:	4b16      	ldr	r3, [pc, #88]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 800244c:	715a      	strb	r2, [r3, #5]
	CLEAR_ELEV_HAUT_SOLE716();
 800244e:	4b15      	ldr	r3, [pc, #84]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 8002450:	795b      	ldrb	r3, [r3, #5]
 8002452:	f043 0320 	orr.w	r3, r3, #32
 8002456:	b2da      	uxtb	r2, r3
 8002458:	4b12      	ldr	r3, [pc, #72]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 800245a:	715a      	strb	r2, [r3, #5]
	CLEAR_EJECT_POS_ENTREE_SOLE719();
 800245c:	4b11      	ldr	r3, [pc, #68]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 800245e:	795b      	ldrb	r3, [r3, #5]
 8002460:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002464:	b2da      	uxtb	r2, r3
 8002466:	4b0f      	ldr	r3, [pc, #60]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 8002468:	715a      	strb	r2, [r3, #5]
	SET_EJECT_POS_SORTIE_SOLE722();
 800246a:	4b0e      	ldr	r3, [pc, #56]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 800246c:	795b      	ldrb	r3, [r3, #5]
 800246e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002472:	b2da      	uxtb	r2, r3
 8002474:	4b0b      	ldr	r3, [pc, #44]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 8002476:	715a      	strb	r2, [r3, #5]
	CLEAR_POUSSOIR_POS_SORTIE_SOLE725();
 8002478:	4b0a      	ldr	r3, [pc, #40]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 800247a:	799b      	ldrb	r3, [r3, #6]
 800247c:	f043 0301 	orr.w	r3, r3, #1
 8002480:	b2da      	uxtb	r2, r3
 8002482:	4b08      	ldr	r3, [pc, #32]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 8002484:	719a      	strb	r2, [r3, #6]
	CLEAR_RELAIS_MOTEUR_CONVOYEUR();
 8002486:	4b07      	ldr	r3, [pc, #28]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 8002488:	799b      	ldrb	r3, [r3, #6]
 800248a:	f043 0302 	orr.w	r3, r3, #2
 800248e:	b2da      	uxtb	r2, r3
 8002490:	4b04      	ldr	r3, [pc, #16]	@ (80024a4 <processusCentreDeTri_Init+0xa0>)
 8002492:	719a      	strb	r2, [r3, #6]


	serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002494:	4b04      	ldr	r3, [pc, #16]	@ (80024a8 <processusCentreDeTri_Init+0xa4>)
 8002496:	4a05      	ldr	r2, [pc, #20]	@ (80024ac <processusCentreDeTri_Init+0xa8>)
 8002498:	601a      	str	r2, [r3, #0]
				processusCentreModeAttente;
}
 800249a:	bf00      	nop
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr
 80024a4:	200007c4 	.word	0x200007c4
 80024a8:	200007e0 	.word	0x200007e0
 80024ac:	08001b91 	.word	0x08001b91

080024b0 <processusEntreesNum_Lire>:

//fonctions privees
void processusEntreesNum_Lire(void);

void processusEntreesNum_Lire(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
	uint8_t carteEntrees1 = interfacePCF8574.entreesCarte1;
 80024b6:	4b12      	ldr	r3, [pc, #72]	@ (8002500 <processusEntreesNum_Lire+0x50>)
 80024b8:	789b      	ldrb	r3, [r3, #2]
 80024ba:	71fb      	strb	r3, [r7, #7]
	uint8_t carteEntrees2 = interfacePCF8574.entreesCarte2;
 80024bc:	4b10      	ldr	r3, [pc, #64]	@ (8002500 <processusEntreesNum_Lire+0x50>)
 80024be:	78db      	ldrb	r3, [r3, #3]
 80024c0:	71bb      	strb	r3, [r7, #6]
	uint8_t carteEntrees3 = interfacePCF8574.entreesCarte3;
 80024c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002500 <processusEntreesNum_Lire+0x50>)
 80024c4:	791b      	ldrb	r3, [r3, #4]
 80024c6:	717b      	strb	r3, [r7, #5]

	if (interfacePCF8574.information != INFORMATION_DISPONIBLE)
 80024c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002500 <processusEntreesNum_Lire+0x50>)
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d001      	beq.n	80024d4 <processusEntreesNum_Lire+0x24>
	{
		lectureEntrees();
 80024d0:	f7ff fa22 	bl	8001918 <lectureEntrees>
	}

	if (carteEntrees1 != interfacePCF8574.entreesCarte1
 80024d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002500 <processusEntreesNum_Lire+0x50>)
 80024d6:	789b      	ldrb	r3, [r3, #2]
 80024d8:	79fa      	ldrb	r2, [r7, #7]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d109      	bne.n	80024f2 <processusEntreesNum_Lire+0x42>
			|| carteEntrees2 != interfacePCF8574.entreesCarte2
 80024de:	4b08      	ldr	r3, [pc, #32]	@ (8002500 <processusEntreesNum_Lire+0x50>)
 80024e0:	78db      	ldrb	r3, [r3, #3]
 80024e2:	79ba      	ldrb	r2, [r7, #6]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d104      	bne.n	80024f2 <processusEntreesNum_Lire+0x42>
			|| carteEntrees3 != interfacePCF8574.entreesCarte3)
 80024e8:	4b05      	ldr	r3, [pc, #20]	@ (8002500 <processusEntreesNum_Lire+0x50>)
 80024ea:	791b      	ldrb	r3, [r3, #4]
 80024ec:	797a      	ldrb	r2, [r7, #5]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d002      	beq.n	80024f8 <processusEntreesNum_Lire+0x48>
	{
		interfacePCF8574.information = INFORMATION_DISPONIBLE;
 80024f2:	4b03      	ldr	r3, [pc, #12]	@ (8002500 <processusEntreesNum_Lire+0x50>)
 80024f4:	2201      	movs	r2, #1
 80024f6:	701a      	strb	r2, [r3, #0]
	}
}
 80024f8:	bf00      	nop
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	200007c4 	.word	0x200007c4

08002504 <processusEntreesNum_Init>:

void processusEntreesNum_Init(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[ENTREES_NUM_PHASE] =
 8002508:	4b03      	ldr	r3, [pc, #12]	@ (8002518 <processusEntreesNum_Init+0x14>)
 800250a:	4a04      	ldr	r2, [pc, #16]	@ (800251c <processusEntreesNum_Init+0x18>)
 800250c:	605a      	str	r2, [r3, #4]
			processusEntreesNum_Lire;
}
 800250e:	bf00      	nop
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	200007e0 	.word	0x200007e0
 800251c:	080024b1 	.word	0x080024b1

08002520 <processusSortiesNum_Ecrire>:
#include "interface_PCF8574.h"

void processusSortiesNum_Ecrire(void);

void processusSortiesNum_Ecrire(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
	if (interfacePCF8574.requete == REQUETE_ACTIVE)
 8002524:	4b05      	ldr	r3, [pc, #20]	@ (800253c <processusSortiesNum_Ecrire+0x1c>)
 8002526:	785b      	ldrb	r3, [r3, #1]
 8002528:	2b01      	cmp	r3, #1
 800252a:	d104      	bne.n	8002536 <processusSortiesNum_Ecrire+0x16>
	{
		ecritureSorties();
 800252c:	f7ff fa16 	bl	800195c <ecritureSorties>
		interfacePCF8574.requete = REQUETE_TRAITEE;
 8002530:	4b02      	ldr	r3, [pc, #8]	@ (800253c <processusSortiesNum_Ecrire+0x1c>)
 8002532:	2200      	movs	r2, #0
 8002534:	705a      	strb	r2, [r3, #1]
	}
}
 8002536:	bf00      	nop
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	200007c4 	.word	0x200007c4

08002540 <processusSortiesNum_Init>:

void processusSortiesNum_Init(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[SORTIES_NUM_PHASE] =
 8002544:	4b03      	ldr	r3, [pc, #12]	@ (8002554 <processusSortiesNum_Init+0x14>)
 8002546:	4a04      	ldr	r2, [pc, #16]	@ (8002558 <processusSortiesNum_Init+0x18>)
 8002548:	60da      	str	r2, [r3, #12]
				processusSortiesNum_Ecrire;
}
 800254a:	bf00      	nop
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr
 8002554:	200007e0 	.word	0x200007e0
 8002558:	08002521 	.word	0x08002521

0800255c <uint16ToHex>:
void processusAffichage_Afficher(void);
void uint16ToHex(uint16_t value, uint8_t *dest);


void uint16ToHex(uint16_t value, uint8_t *dest)
{
 800255c:	b4b0      	push	{r4, r5, r7}
 800255e:	b089      	sub	sp, #36	@ 0x24
 8002560:	af00      	add	r7, sp, #0
 8002562:	4603      	mov	r3, r0
 8002564:	6039      	str	r1, [r7, #0]
 8002566:	80fb      	strh	r3, [r7, #6]
    const char hex[] = "0123456789ABCDEF";
 8002568:	4b1c      	ldr	r3, [pc, #112]	@ (80025dc <uint16ToHex+0x80>)
 800256a:	f107 040c 	add.w	r4, r7, #12
 800256e:	461d      	mov	r5, r3
 8002570:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002572:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002574:	682b      	ldr	r3, [r5, #0]
 8002576:	7023      	strb	r3, [r4, #0]
    dest[0] = hex[(value >> 12) & 0x0F];
 8002578:	88fb      	ldrh	r3, [r7, #6]
 800257a:	0b1b      	lsrs	r3, r3, #12
 800257c:	b29b      	uxth	r3, r3
 800257e:	f003 030f 	and.w	r3, r3, #15
 8002582:	3320      	adds	r3, #32
 8002584:	443b      	add	r3, r7
 8002586:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	701a      	strb	r2, [r3, #0]
    dest[1] = hex[(value >> 8)  & 0x0F];
 800258e:	88fb      	ldrh	r3, [r7, #6]
 8002590:	0a1b      	lsrs	r3, r3, #8
 8002592:	b29b      	uxth	r3, r3
 8002594:	f003 020f 	and.w	r2, r3, #15
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	3301      	adds	r3, #1
 800259c:	3220      	adds	r2, #32
 800259e:	443a      	add	r2, r7
 80025a0:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80025a4:	701a      	strb	r2, [r3, #0]
    dest[2] = hex[(value >> 4)  & 0x0F];
 80025a6:	88fb      	ldrh	r3, [r7, #6]
 80025a8:	091b      	lsrs	r3, r3, #4
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	f003 020f 	and.w	r2, r3, #15
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	3302      	adds	r3, #2
 80025b4:	3220      	adds	r2, #32
 80025b6:	443a      	add	r2, r7
 80025b8:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80025bc:	701a      	strb	r2, [r3, #0]
    dest[3] = hex[value & 0x0F];
 80025be:	88fb      	ldrh	r3, [r7, #6]
 80025c0:	f003 020f 	and.w	r2, r3, #15
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	3303      	adds	r3, #3
 80025c8:	3220      	adds	r2, #32
 80025ca:	443a      	add	r2, r7
 80025cc:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80025d0:	701a      	strb	r2, [r3, #0]
}
 80025d2:	bf00      	nop
 80025d4:	3724      	adds	r7, #36	@ 0x24
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bcb0      	pop	{r4, r5, r7}
 80025da:	4770      	bx	lr
 80025dc:	0800b4f8 	.word	0x0800b4f8

080025e0 <byteToBinary>:

void byteToBinary(uint8_t value, uint8_t *dest)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	4603      	mov	r3, r0
 80025e8:	6039      	str	r1, [r7, #0]
 80025ea:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++)
 80025ec:	2300      	movs	r3, #0
 80025ee:	60fb      	str	r3, [r7, #12]
 80025f0:	e014      	b.n	800261c <byteToBinary+0x3c>
    {
        dest[i] = (value & (1 << (7 - i))) ? '1' : '0';
 80025f2:	79fa      	ldrb	r2, [r7, #7]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f1c3 0307 	rsb	r3, r3, #7
 80025fa:	fa42 f303 	asr.w	r3, r2, r3
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <byteToBinary+0x2a>
 8002606:	2131      	movs	r1, #49	@ 0x31
 8002608:	e000      	b.n	800260c <byteToBinary+0x2c>
 800260a:	2130      	movs	r1, #48	@ 0x30
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	683a      	ldr	r2, [r7, #0]
 8002610:	4413      	add	r3, r2
 8002612:	460a      	mov	r2, r1
 8002614:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++)
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	3301      	adds	r3, #1
 800261a:	60fb      	str	r3, [r7, #12]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2b07      	cmp	r3, #7
 8002620:	dde7      	ble.n	80025f2 <byteToBinary+0x12>
    }
}
 8002622:	bf00      	nop
 8002624:	bf00      	nop
 8002626:	3714      	adds	r7, #20
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <processusAffichage_Afficher>:


void processusAffichage_Afficher(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b08c      	sub	sp, #48	@ 0x30
 8002634:	af00      	add	r7, sp, #0

	uint8_t sorties_Num1[8];
	uint8_t sorties_Num2[8];

	uint8_t entree_ADC[4];
	uint8_t boutonBleu = 'X';
 8002636:	2358      	movs	r3, #88	@ 0x58
 8002638:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if(interfaceBtnBleu.information == INFORMATION_DISPONIBLE)
 800263c:	4bc3      	ldr	r3, [pc, #780]	@ (800294c <processusAffichage_Afficher+0x31c>)
 800263e:	785b      	ldrb	r3, [r3, #1]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d111      	bne.n	8002668 <processusAffichage_Afficher+0x38>
	{
//		interfaceBtnBleu.information = INFORMATION_TRAITEE;

		if(interfaceBtnBleu.etatBouton == BOUTON_APPUYE)
 8002644:	4bc1      	ldr	r3, [pc, #772]	@ (800294c <processusAffichage_Afficher+0x31c>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	2b01      	cmp	r3, #1
 800264a:	d103      	bne.n	8002654 <processusAffichage_Afficher+0x24>
//				break;
//			case DESCENDRE:
//				interfaceMoteur.directionMoteur = MONTER;
//				break;
//			}
			boutonBleu = '1';
 800264c:	2331      	movs	r3, #49	@ 0x31
 800264e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002652:	e002      	b.n	800265a <processusAffichage_Afficher+0x2a>
//				}
//			}
		}
		else
		{
			boutonBleu = '0';
 8002654:	2330      	movs	r3, #48	@ 0x30
 8002656:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}

		vPutCharGLcd(boutonBleu, 6, 12, 5);
 800265a:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 800265e:	2305      	movs	r3, #5
 8002660:	220c      	movs	r2, #12
 8002662:	2106      	movs	r1, #6
 8002664:	f7fd ffda 	bl	800061c <vPutCharGLcd>
	}

	byteToBinary(interfacePCF8574.entreesCarte1, entrees_Num1);
 8002668:	4bb9      	ldr	r3, [pc, #740]	@ (8002950 <processusAffichage_Afficher+0x320>)
 800266a:	789b      	ldrb	r3, [r3, #2]
 800266c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8002670:	4611      	mov	r1, r2
 8002672:	4618      	mov	r0, r3
 8002674:	f7ff ffb4 	bl	80025e0 <byteToBinary>
	byteToBinary(interfacePCF8574.entreesCarte2, entrees_Num2);
 8002678:	4bb5      	ldr	r3, [pc, #724]	@ (8002950 <processusAffichage_Afficher+0x320>)
 800267a:	78db      	ldrb	r3, [r3, #3]
 800267c:	f107 021c 	add.w	r2, r7, #28
 8002680:	4611      	mov	r1, r2
 8002682:	4618      	mov	r0, r3
 8002684:	f7ff ffac 	bl	80025e0 <byteToBinary>
	byteToBinary(interfacePCF8574.entreesCarte3, entrees_Num3);
 8002688:	4bb1      	ldr	r3, [pc, #708]	@ (8002950 <processusAffichage_Afficher+0x320>)
 800268a:	791b      	ldrb	r3, [r3, #4]
 800268c:	f107 0214 	add.w	r2, r7, #20
 8002690:	4611      	mov	r1, r2
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff ffa4 	bl	80025e0 <byteToBinary>
	byteToBinary(interfacePCF8574.sortiesCarte1, sorties_Num1);
 8002698:	4bad      	ldr	r3, [pc, #692]	@ (8002950 <processusAffichage_Afficher+0x320>)
 800269a:	795b      	ldrb	r3, [r3, #5]
 800269c:	f107 020c 	add.w	r2, r7, #12
 80026a0:	4611      	mov	r1, r2
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7ff ff9c 	bl	80025e0 <byteToBinary>
	byteToBinary(interfacePCF8574.sortiesCarte2, sorties_Num2);
 80026a8:	4ba9      	ldr	r3, [pc, #676]	@ (8002950 <processusAffichage_Afficher+0x320>)
 80026aa:	799b      	ldrb	r3, [r3, #6]
 80026ac:	1d3a      	adds	r2, r7, #4
 80026ae:	4611      	mov	r1, r2
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff ff95 	bl	80025e0 <byteToBinary>

	uint16ToHex(interfaceADC.valeurADC, entree_ADC);
 80026b6:	4ba7      	ldr	r3, [pc, #668]	@ (8002954 <processusAffichage_Afficher+0x324>)
 80026b8:	885b      	ldrh	r3, [r3, #2]
 80026ba:	463a      	mov	r2, r7
 80026bc:	4611      	mov	r1, r2
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff ff4c 	bl	800255c <uint16ToHex>

	vPutCharGLcd(sorties_Num1[0], 1, 5, 5);
 80026c4:	7b38      	ldrb	r0, [r7, #12]
 80026c6:	2305      	movs	r3, #5
 80026c8:	2205      	movs	r2, #5
 80026ca:	2101      	movs	r1, #1
 80026cc:	f7fd ffa6 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[1], 1, 6, 5);
 80026d0:	7b78      	ldrb	r0, [r7, #13]
 80026d2:	2305      	movs	r3, #5
 80026d4:	2206      	movs	r2, #6
 80026d6:	2101      	movs	r1, #1
 80026d8:	f7fd ffa0 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[2], 1, 7, 5);
 80026dc:	7bb8      	ldrb	r0, [r7, #14]
 80026de:	2305      	movs	r3, #5
 80026e0:	2207      	movs	r2, #7
 80026e2:	2101      	movs	r1, #1
 80026e4:	f7fd ff9a 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[3], 1, 8, 5);
 80026e8:	7bf8      	ldrb	r0, [r7, #15]
 80026ea:	2305      	movs	r3, #5
 80026ec:	2208      	movs	r2, #8
 80026ee:	2101      	movs	r1, #1
 80026f0:	f7fd ff94 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[4], 1, 12, 5);
 80026f4:	7c38      	ldrb	r0, [r7, #16]
 80026f6:	2305      	movs	r3, #5
 80026f8:	220c      	movs	r2, #12
 80026fa:	2101      	movs	r1, #1
 80026fc:	f7fd ff8e 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[5], 1, 13, 5);
 8002700:	7c78      	ldrb	r0, [r7, #17]
 8002702:	2305      	movs	r3, #5
 8002704:	220d      	movs	r2, #13
 8002706:	2101      	movs	r1, #1
 8002708:	f7fd ff88 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[6], 1, 14, 5);
 800270c:	7cb8      	ldrb	r0, [r7, #18]
 800270e:	2305      	movs	r3, #5
 8002710:	220e      	movs	r2, #14
 8002712:	2101      	movs	r1, #1
 8002714:	f7fd ff82 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[7], 1, 15, 5);
 8002718:	7cf8      	ldrb	r0, [r7, #19]
 800271a:	2305      	movs	r3, #5
 800271c:	220f      	movs	r2, #15
 800271e:	2101      	movs	r1, #1
 8002720:	f7fd ff7c 	bl	800061c <vPutCharGLcd>

	vPutCharGLcd(sorties_Num2[0], 2, 5, 5);
 8002724:	7938      	ldrb	r0, [r7, #4]
 8002726:	2305      	movs	r3, #5
 8002728:	2205      	movs	r2, #5
 800272a:	2102      	movs	r1, #2
 800272c:	f7fd ff76 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[1], 2, 6, 5);
 8002730:	7978      	ldrb	r0, [r7, #5]
 8002732:	2305      	movs	r3, #5
 8002734:	2206      	movs	r2, #6
 8002736:	2102      	movs	r1, #2
 8002738:	f7fd ff70 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[2], 2, 7, 5);
 800273c:	79b8      	ldrb	r0, [r7, #6]
 800273e:	2305      	movs	r3, #5
 8002740:	2207      	movs	r2, #7
 8002742:	2102      	movs	r1, #2
 8002744:	f7fd ff6a 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[3], 2, 8, 5);
 8002748:	79f8      	ldrb	r0, [r7, #7]
 800274a:	2305      	movs	r3, #5
 800274c:	2208      	movs	r2, #8
 800274e:	2102      	movs	r1, #2
 8002750:	f7fd ff64 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[4], 2, 12, 5);
 8002754:	7a38      	ldrb	r0, [r7, #8]
 8002756:	2305      	movs	r3, #5
 8002758:	220c      	movs	r2, #12
 800275a:	2102      	movs	r1, #2
 800275c:	f7fd ff5e 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[5], 2, 13, 5);
 8002760:	7a78      	ldrb	r0, [r7, #9]
 8002762:	2305      	movs	r3, #5
 8002764:	220d      	movs	r2, #13
 8002766:	2102      	movs	r1, #2
 8002768:	f7fd ff58 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[6], 2, 14, 5);
 800276c:	7ab8      	ldrb	r0, [r7, #10]
 800276e:	2305      	movs	r3, #5
 8002770:	220e      	movs	r2, #14
 8002772:	2102      	movs	r1, #2
 8002774:	f7fd ff52 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[7], 2, 15, 5);
 8002778:	7af8      	ldrb	r0, [r7, #11]
 800277a:	2305      	movs	r3, #5
 800277c:	220f      	movs	r2, #15
 800277e:	2102      	movs	r1, #2
 8002780:	f7fd ff4c 	bl	800061c <vPutCharGLcd>

//	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
//	{
//		interfacePCF8574.information = INFORMATION_TRAITEE;

		vPutCharGLcd(entrees_Num1[0], 3, 5, 5);
 8002784:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8002788:	2305      	movs	r3, #5
 800278a:	2205      	movs	r2, #5
 800278c:	2103      	movs	r1, #3
 800278e:	f7fd ff45 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[1], 3, 6, 5);
 8002792:	f897 0025 	ldrb.w	r0, [r7, #37]	@ 0x25
 8002796:	2305      	movs	r3, #5
 8002798:	2206      	movs	r2, #6
 800279a:	2103      	movs	r1, #3
 800279c:	f7fd ff3e 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[2], 3, 7, 5);
 80027a0:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 80027a4:	2305      	movs	r3, #5
 80027a6:	2207      	movs	r2, #7
 80027a8:	2103      	movs	r1, #3
 80027aa:	f7fd ff37 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[3], 3, 8, 5);
 80027ae:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 80027b2:	2305      	movs	r3, #5
 80027b4:	2208      	movs	r2, #8
 80027b6:	2103      	movs	r1, #3
 80027b8:	f7fd ff30 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[4], 3, 12, 5);
 80027bc:	f897 0028 	ldrb.w	r0, [r7, #40]	@ 0x28
 80027c0:	2305      	movs	r3, #5
 80027c2:	220c      	movs	r2, #12
 80027c4:	2103      	movs	r1, #3
 80027c6:	f7fd ff29 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[5], 3, 13, 5);
 80027ca:	f897 0029 	ldrb.w	r0, [r7, #41]	@ 0x29
 80027ce:	2305      	movs	r3, #5
 80027d0:	220d      	movs	r2, #13
 80027d2:	2103      	movs	r1, #3
 80027d4:	f7fd ff22 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[6], 3, 14, 5);
 80027d8:	f897 002a 	ldrb.w	r0, [r7, #42]	@ 0x2a
 80027dc:	2305      	movs	r3, #5
 80027de:	220e      	movs	r2, #14
 80027e0:	2103      	movs	r1, #3
 80027e2:	f7fd ff1b 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[7], 3, 15, 5);
 80027e6:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 80027ea:	2305      	movs	r3, #5
 80027ec:	220f      	movs	r2, #15
 80027ee:	2103      	movs	r1, #3
 80027f0:	f7fd ff14 	bl	800061c <vPutCharGLcd>

		vPutCharGLcd(entrees_Num2[0], 4, 5, 5);
 80027f4:	7f38      	ldrb	r0, [r7, #28]
 80027f6:	2305      	movs	r3, #5
 80027f8:	2205      	movs	r2, #5
 80027fa:	2104      	movs	r1, #4
 80027fc:	f7fd ff0e 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[1], 4, 6, 5);
 8002800:	7f78      	ldrb	r0, [r7, #29]
 8002802:	2305      	movs	r3, #5
 8002804:	2206      	movs	r2, #6
 8002806:	2104      	movs	r1, #4
 8002808:	f7fd ff08 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[2], 4, 7, 5);
 800280c:	7fb8      	ldrb	r0, [r7, #30]
 800280e:	2305      	movs	r3, #5
 8002810:	2207      	movs	r2, #7
 8002812:	2104      	movs	r1, #4
 8002814:	f7fd ff02 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[3], 4, 8, 5);
 8002818:	7ff8      	ldrb	r0, [r7, #31]
 800281a:	2305      	movs	r3, #5
 800281c:	2208      	movs	r2, #8
 800281e:	2104      	movs	r1, #4
 8002820:	f7fd fefc 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[4], 4, 12, 5);
 8002824:	f897 0020 	ldrb.w	r0, [r7, #32]
 8002828:	2305      	movs	r3, #5
 800282a:	220c      	movs	r2, #12
 800282c:	2104      	movs	r1, #4
 800282e:	f7fd fef5 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[5], 4, 13, 5);
 8002832:	f897 0021 	ldrb.w	r0, [r7, #33]	@ 0x21
 8002836:	2305      	movs	r3, #5
 8002838:	220d      	movs	r2, #13
 800283a:	2104      	movs	r1, #4
 800283c:	f7fd feee 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[6], 4, 14, 5);
 8002840:	f897 0022 	ldrb.w	r0, [r7, #34]	@ 0x22
 8002844:	2305      	movs	r3, #5
 8002846:	220e      	movs	r2, #14
 8002848:	2104      	movs	r1, #4
 800284a:	f7fd fee7 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[7], 4, 15, 5);
 800284e:	f897 0023 	ldrb.w	r0, [r7, #35]	@ 0x23
 8002852:	2305      	movs	r3, #5
 8002854:	220f      	movs	r2, #15
 8002856:	2104      	movs	r1, #4
 8002858:	f7fd fee0 	bl	800061c <vPutCharGLcd>

		vPutCharGLcd(entrees_Num3[0], 5, 5, 5);
 800285c:	7d38      	ldrb	r0, [r7, #20]
 800285e:	2305      	movs	r3, #5
 8002860:	2205      	movs	r2, #5
 8002862:	2105      	movs	r1, #5
 8002864:	f7fd feda 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[1], 5, 6, 5);
 8002868:	7d78      	ldrb	r0, [r7, #21]
 800286a:	2305      	movs	r3, #5
 800286c:	2206      	movs	r2, #6
 800286e:	2105      	movs	r1, #5
 8002870:	f7fd fed4 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[2], 5, 7, 5);
 8002874:	7db8      	ldrb	r0, [r7, #22]
 8002876:	2305      	movs	r3, #5
 8002878:	2207      	movs	r2, #7
 800287a:	2105      	movs	r1, #5
 800287c:	f7fd fece 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[3], 5, 8, 5);
 8002880:	7df8      	ldrb	r0, [r7, #23]
 8002882:	2305      	movs	r3, #5
 8002884:	2208      	movs	r2, #8
 8002886:	2105      	movs	r1, #5
 8002888:	f7fd fec8 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[4], 5, 12, 5);
 800288c:	7e38      	ldrb	r0, [r7, #24]
 800288e:	2305      	movs	r3, #5
 8002890:	220c      	movs	r2, #12
 8002892:	2105      	movs	r1, #5
 8002894:	f7fd fec2 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[5], 5, 13, 5);
 8002898:	7e78      	ldrb	r0, [r7, #25]
 800289a:	2305      	movs	r3, #5
 800289c:	220d      	movs	r2, #13
 800289e:	2105      	movs	r1, #5
 80028a0:	f7fd febc 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[6], 5, 14, 5);
 80028a4:	7eb8      	ldrb	r0, [r7, #26]
 80028a6:	2305      	movs	r3, #5
 80028a8:	220e      	movs	r2, #14
 80028aa:	2105      	movs	r1, #5
 80028ac:	f7fd feb6 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[7], 5, 15, 5);
 80028b0:	7ef8      	ldrb	r0, [r7, #27]
 80028b2:	2305      	movs	r3, #5
 80028b4:	220f      	movs	r2, #15
 80028b6:	2105      	movs	r1, #5
 80028b8:	f7fd feb0 	bl	800061c <vPutCharGLcd>
//	}

	vPutCharGLcd(entree_ADC[0], 7, 7, 5);
 80028bc:	7838      	ldrb	r0, [r7, #0]
 80028be:	2305      	movs	r3, #5
 80028c0:	2207      	movs	r2, #7
 80028c2:	2107      	movs	r1, #7
 80028c4:	f7fd feaa 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entree_ADC[1], 7, 8, 5);
 80028c8:	7878      	ldrb	r0, [r7, #1]
 80028ca:	2305      	movs	r3, #5
 80028cc:	2208      	movs	r2, #8
 80028ce:	2107      	movs	r1, #7
 80028d0:	f7fd fea4 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entree_ADC[2], 7, 9, 5);
 80028d4:	78b8      	ldrb	r0, [r7, #2]
 80028d6:	2305      	movs	r3, #5
 80028d8:	2209      	movs	r2, #9
 80028da:	2107      	movs	r1, #7
 80028dc:	f7fd fe9e 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entree_ADC[3], 7, 10, 5);
 80028e0:	78f8      	ldrb	r0, [r7, #3]
 80028e2:	2305      	movs	r3, #5
 80028e4:	220a      	movs	r2, #10
 80028e6:	2107      	movs	r1, #7
 80028e8:	f7fd fe98 	bl	800061c <vPutCharGLcd>

	switch (modeCentreTri)
 80028ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002958 <processusAffichage_Afficher+0x328>)
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	3b01      	subs	r3, #1
 80028f2:	2b03      	cmp	r3, #3
 80028f4:	d826      	bhi.n	8002944 <processusAffichage_Afficher+0x314>
 80028f6:	a201      	add	r2, pc, #4	@ (adr r2, 80028fc <processusAffichage_Afficher+0x2cc>)
 80028f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028fc:	0800290d 	.word	0x0800290d
 8002900:	0800291b 	.word	0x0800291b
 8002904:	08002929 	.word	0x08002929
 8002908:	08002937 	.word	0x08002937
	{
	case ATTENTE:
		vPutCharGLcd('W', 7, 18, 5);
 800290c:	2305      	movs	r3, #5
 800290e:	2212      	movs	r2, #18
 8002910:	2107      	movs	r1, #7
 8002912:	2057      	movs	r0, #87	@ 0x57
 8002914:	f7fd fe82 	bl	800061c <vPutCharGLcd>
		break;
 8002918:	e014      	b.n	8002944 <processusAffichage_Afficher+0x314>
	case ARRET:
		vPutCharGLcd('A', 7, 18, 5);
 800291a:	2305      	movs	r3, #5
 800291c:	2212      	movs	r2, #18
 800291e:	2107      	movs	r1, #7
 8002920:	2041      	movs	r0, #65	@ 0x41
 8002922:	f7fd fe7b 	bl	800061c <vPutCharGLcd>
		break;
 8002926:	e00d      	b.n	8002944 <processusAffichage_Afficher+0x314>
	case OPERATION:
		vPutCharGLcd('O', 7, 18, 5);
 8002928:	2305      	movs	r3, #5
 800292a:	2212      	movs	r2, #18
 800292c:	2107      	movs	r1, #7
 800292e:	204f      	movs	r0, #79	@ 0x4f
 8002930:	f7fd fe74 	bl	800061c <vPutCharGLcd>
		break;
 8002934:	e006      	b.n	8002944 <processusAffichage_Afficher+0x314>
	case TEST:
		vPutCharGLcd('T', 7, 18, 5);
 8002936:	2305      	movs	r3, #5
 8002938:	2212      	movs	r2, #18
 800293a:	2107      	movs	r1, #7
 800293c:	2054      	movs	r0, #84	@ 0x54
 800293e:	f7fd fe6d 	bl	800061c <vPutCharGLcd>
		break;
 8002942:	bf00      	nop
	}
}
 8002944:	bf00      	nop
 8002946:	3730      	adds	r7, #48	@ 0x30
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	200007bc 	.word	0x200007bc
 8002950:	200007c4 	.word	0x200007c4
 8002954:	200007b4 	.word	0x200007b4
 8002958:	200007d0 	.word	0x200007d0

0800295c <processusAffichageInit>:


AFFICHAGE affichageLCD;

void processusAffichageInit(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 8002960:	2200      	movs	r2, #0
 8002962:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002966:	4826      	ldr	r0, [pc, #152]	@ (8002a00 <processusAffichageInit+0xa4>)
 8002968:	f000 fd1c 	bl	80033a4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 800296c:	2201      	movs	r2, #1
 800296e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002972:	4823      	ldr	r0, [pc, #140]	@ (8002a00 <processusAffichageInit+0xa4>)
 8002974:	f000 fd16 	bl	80033a4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8002978:	2201      	movs	r2, #1
 800297a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800297e:	4820      	ldr	r0, [pc, #128]	@ (8002a00 <processusAffichageInit+0xa4>)
 8002980:	f000 fd10 	bl	80033a4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 8002984:	2201      	movs	r2, #1
 8002986:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800298a:	481d      	ldr	r0, [pc, #116]	@ (8002a00 <processusAffichageInit+0xa4>)
 800298c:	f000 fd0a 	bl	80033a4 <HAL_GPIO_WritePin>

  HAL_Delay(100);
 8002990:	2064      	movs	r0, #100	@ 0x64
 8002992:	f000 f921 	bl	8002bd8 <HAL_Delay>
  vInitGLcd();
 8002996:	f7fd fdd5 	bl	8000544 <vInitGLcd>
  HAL_Delay(100);
 800299a:	2064      	movs	r0, #100	@ 0x64
 800299c:	f000 f91c 	bl	8002bd8 <HAL_Delay>
  vClearGLcd(0x00);
 80029a0:	2000      	movs	r0, #0
 80029a2:	f7fd fdfb 	bl	800059c <vClearGLcd>

  vPutStringGLcd(base_affichage[0], 0, 5);
 80029a6:	2205      	movs	r2, #5
 80029a8:	2100      	movs	r1, #0
 80029aa:	4816      	ldr	r0, [pc, #88]	@ (8002a04 <processusAffichageInit+0xa8>)
 80029ac:	f7fd fefe 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[1], 1, 5);
 80029b0:	2205      	movs	r2, #5
 80029b2:	2101      	movs	r1, #1
 80029b4:	4814      	ldr	r0, [pc, #80]	@ (8002a08 <processusAffichageInit+0xac>)
 80029b6:	f7fd fef9 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[2], 2, 5);
 80029ba:	2205      	movs	r2, #5
 80029bc:	2102      	movs	r1, #2
 80029be:	4813      	ldr	r0, [pc, #76]	@ (8002a0c <processusAffichageInit+0xb0>)
 80029c0:	f7fd fef4 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[3], 3, 5);
 80029c4:	2205      	movs	r2, #5
 80029c6:	2103      	movs	r1, #3
 80029c8:	4811      	ldr	r0, [pc, #68]	@ (8002a10 <processusAffichageInit+0xb4>)
 80029ca:	f7fd feef 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[4], 4, 5);
 80029ce:	2205      	movs	r2, #5
 80029d0:	2104      	movs	r1, #4
 80029d2:	4810      	ldr	r0, [pc, #64]	@ (8002a14 <processusAffichageInit+0xb8>)
 80029d4:	f7fd feea 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[5], 5, 5);
 80029d8:	2205      	movs	r2, #5
 80029da:	2105      	movs	r1, #5
 80029dc:	480e      	ldr	r0, [pc, #56]	@ (8002a18 <processusAffichageInit+0xbc>)
 80029de:	f7fd fee5 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[6], 6, 5);
 80029e2:	2205      	movs	r2, #5
 80029e4:	2106      	movs	r1, #6
 80029e6:	480d      	ldr	r0, [pc, #52]	@ (8002a1c <processusAffichageInit+0xc0>)
 80029e8:	f7fd fee0 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[7], 7, 5);
 80029ec:	2205      	movs	r2, #5
 80029ee:	2107      	movs	r1, #7
 80029f0:	480b      	ldr	r0, [pc, #44]	@ (8002a20 <processusAffichageInit+0xc4>)
 80029f2:	f7fd fedb 	bl	80007ac <vPutStringGLcd>

  serviceBaseDeTemps_execute[PROCESSUS_AFFICHAGE_PHASE] =
 80029f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002a24 <processusAffichageInit+0xc8>)
 80029f8:	4a0b      	ldr	r2, [pc, #44]	@ (8002a28 <processusAffichageInit+0xcc>)
 80029fa:	619a      	str	r2, [r3, #24]
      processusAffichage_Afficher;
}
 80029fc:	bf00      	nop
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	40020400 	.word	0x40020400
 8002a04:	20000558 	.word	0x20000558
 8002a08:	2000056f 	.word	0x2000056f
 8002a0c:	20000586 	.word	0x20000586
 8002a10:	2000059d 	.word	0x2000059d
 8002a14:	200005b4 	.word	0x200005b4
 8002a18:	200005cb 	.word	0x200005cb
 8002a1c:	200005e2 	.word	0x200005e2
 8002a20:	200005f9 	.word	0x200005f9
 8002a24:	200007e0 	.word	0x200007e0
 8002a28:	08002631 	.word	0x08002631

08002a2c <serviceBaseDeTemps_gere>:
//Definitions de variables privees:
//pas de variables privees

//Definitions de fonctions privees:
void serviceBaseDeTemps_gere(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
unsigned char i;
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8002a32:	2300      	movs	r3, #0
 8002a34:	71fb      	strb	r3, [r7, #7]
 8002a36:	e007      	b.n	8002a48 <serviceBaseDeTemps_gere+0x1c>
  {
    serviceBaseDeTemps_execute[i]();
 8002a38:	79fb      	ldrb	r3, [r7, #7]
 8002a3a:	4a07      	ldr	r2, [pc, #28]	@ (8002a58 <serviceBaseDeTemps_gere+0x2c>)
 8002a3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a40:	4798      	blx	r3
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8002a42:	79fb      	ldrb	r3, [r7, #7]
 8002a44:	3301      	adds	r3, #1
 8002a46:	71fb      	strb	r3, [r7, #7]
 8002a48:	79fb      	ldrb	r3, [r7, #7]
 8002a4a:	2b06      	cmp	r3, #6
 8002a4c:	d9f4      	bls.n	8002a38 <serviceBaseDeTemps_gere+0xc>
  }
}
 8002a4e:	bf00      	nop
 8002a50:	bf00      	nop
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	200007e0 	.word	0x200007e0

08002a5c <serviceBaseDeTemps_initialise>:
//Definitions de variables publiques:
void (*serviceBaseDeTemps_execute[SERVICEBASEDETEMPS_NOMBRE_DE_PHASES])(void);

//Definitions de fonctions publiques:
void serviceBaseDeTemps_initialise(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
unsigned char i;
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8002a62:	2300      	movs	r3, #0
 8002a64:	71fb      	strb	r3, [r7, #7]
 8002a66:	e007      	b.n	8002a78 <serviceBaseDeTemps_initialise+0x1c>
  {
    serviceBaseDeTemps_execute[i] = doNothing;
 8002a68:	79fb      	ldrb	r3, [r7, #7]
 8002a6a:	4a09      	ldr	r2, [pc, #36]	@ (8002a90 <serviceBaseDeTemps_initialise+0x34>)
 8002a6c:	4909      	ldr	r1, [pc, #36]	@ (8002a94 <serviceBaseDeTemps_initialise+0x38>)
 8002a6e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 8002a72:	79fb      	ldrb	r3, [r7, #7]
 8002a74:	3301      	adds	r3, #1
 8002a76:	71fb      	strb	r3, [r7, #7]
 8002a78:	79fb      	ldrb	r3, [r7, #7]
 8002a7a:	2b06      	cmp	r3, #6
 8002a7c:	d9f4      	bls.n	8002a68 <serviceBaseDeTemps_initialise+0xc>
  }
  piloteTimer14_execute = serviceBaseDeTemps_gere;
 8002a7e:	4b06      	ldr	r3, [pc, #24]	@ (8002a98 <serviceBaseDeTemps_initialise+0x3c>)
 8002a80:	4a06      	ldr	r2, [pc, #24]	@ (8002a9c <serviceBaseDeTemps_initialise+0x40>)
 8002a82:	601a      	str	r2, [r3, #0]
}
 8002a84:	bf00      	nop
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	200007e0 	.word	0x200007e0
 8002a94:	08000f69 	.word	0x08000f69
 8002a98:	200007cc 	.word	0x200007cc
 8002a9c:	08002a2d 	.word	0x08002a2d

08002aa0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002aa0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ad8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002aa4:	f7fe fe5a 	bl	800175c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002aa8:	480c      	ldr	r0, [pc, #48]	@ (8002adc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002aaa:	490d      	ldr	r1, [pc, #52]	@ (8002ae0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002aac:	4a0d      	ldr	r2, [pc, #52]	@ (8002ae4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002aae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ab0:	e002      	b.n	8002ab8 <LoopCopyDataInit>

08002ab2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ab2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ab4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ab6:	3304      	adds	r3, #4

08002ab8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ab8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002aba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002abc:	d3f9      	bcc.n	8002ab2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002abe:	4a0a      	ldr	r2, [pc, #40]	@ (8002ae8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ac0:	4c0a      	ldr	r4, [pc, #40]	@ (8002aec <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ac2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ac4:	e001      	b.n	8002aca <LoopFillZerobss>

08002ac6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ac6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ac8:	3204      	adds	r2, #4

08002aca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002aca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002acc:	d3fb      	bcc.n	8002ac6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ace:	f008 fc97 	bl	800b400 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ad2:	f7fe fa50 	bl	8000f76 <main>
  bx  lr    
 8002ad6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002ad8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002adc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ae0:	20000688 	.word	0x20000688
  ldr r2, =_sidata
 8002ae4:	0800b538 	.word	0x0800b538
  ldr r2, =_sbss
 8002ae8:	20000688 	.word	0x20000688
  ldr r4, =_ebss
 8002aec:	20001104 	.word	0x20001104

08002af0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002af0:	e7fe      	b.n	8002af0 <ADC_IRQHandler>
	...

08002af4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002af8:	4b0e      	ldr	r3, [pc, #56]	@ (8002b34 <HAL_Init+0x40>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a0d      	ldr	r2, [pc, #52]	@ (8002b34 <HAL_Init+0x40>)
 8002afe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b04:	4b0b      	ldr	r3, [pc, #44]	@ (8002b34 <HAL_Init+0x40>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a0a      	ldr	r2, [pc, #40]	@ (8002b34 <HAL_Init+0x40>)
 8002b0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b10:	4b08      	ldr	r3, [pc, #32]	@ (8002b34 <HAL_Init+0x40>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a07      	ldr	r2, [pc, #28]	@ (8002b34 <HAL_Init+0x40>)
 8002b16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b1c:	2003      	movs	r0, #3
 8002b1e:	f000 fa4b 	bl	8002fb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b22:	2000      	movs	r0, #0
 8002b24:	f000 f808 	bl	8002b38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b28:	f7fe fc90 	bl	800144c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b2c:	2300      	movs	r3, #0
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	40023c00 	.word	0x40023c00

08002b38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b40:	4b12      	ldr	r3, [pc, #72]	@ (8002b8c <HAL_InitTick+0x54>)
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	4b12      	ldr	r3, [pc, #72]	@ (8002b90 <HAL_InitTick+0x58>)
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	4619      	mov	r1, r3
 8002b4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b56:	4618      	mov	r0, r3
 8002b58:	f000 fa63 	bl	8003022 <HAL_SYSTICK_Config>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d001      	beq.n	8002b66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e00e      	b.n	8002b84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2b0f      	cmp	r3, #15
 8002b6a:	d80a      	bhi.n	8002b82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	6879      	ldr	r1, [r7, #4]
 8002b70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002b74:	f000 fa2b 	bl	8002fce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b78:	4a06      	ldr	r2, [pc, #24]	@ (8002b94 <HAL_InitTick+0x5c>)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	e000      	b.n	8002b84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3708      	adds	r7, #8
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	20000554 	.word	0x20000554
 8002b90:	20000614 	.word	0x20000614
 8002b94:	20000610 	.word	0x20000610

08002b98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b9c:	4b06      	ldr	r3, [pc, #24]	@ (8002bb8 <HAL_IncTick+0x20>)
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	4b06      	ldr	r3, [pc, #24]	@ (8002bbc <HAL_IncTick+0x24>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4413      	add	r3, r2
 8002ba8:	4a04      	ldr	r2, [pc, #16]	@ (8002bbc <HAL_IncTick+0x24>)
 8002baa:	6013      	str	r3, [r2, #0]
}
 8002bac:	bf00      	nop
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	20000614 	.word	0x20000614
 8002bbc:	200007fc 	.word	0x200007fc

08002bc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  return uwTick;
 8002bc4:	4b03      	ldr	r3, [pc, #12]	@ (8002bd4 <HAL_GetTick+0x14>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	200007fc 	.word	0x200007fc

08002bd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002be0:	f7ff ffee 	bl	8002bc0 <HAL_GetTick>
 8002be4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002bf0:	d005      	beq.n	8002bfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8002c1c <HAL_Delay+0x44>)
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	4413      	add	r3, r2
 8002bfc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002bfe:	bf00      	nop
 8002c00:	f7ff ffde 	bl	8002bc0 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	68fa      	ldr	r2, [r7, #12]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d8f7      	bhi.n	8002c00 <HAL_Delay+0x28>
  {
  }
}
 8002c10:	bf00      	nop
 8002c12:	bf00      	nop
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	20000614 	.word	0x20000614

08002c20 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d101      	bne.n	8002c32 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e0ed      	b.n	8002e0e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d102      	bne.n	8002c44 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f7fe fc2c 	bl	800149c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f042 0201 	orr.w	r2, r2, #1
 8002c52:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c54:	f7ff ffb4 	bl	8002bc0 <HAL_GetTick>
 8002c58:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002c5a:	e012      	b.n	8002c82 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002c5c:	f7ff ffb0 	bl	8002bc0 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b0a      	cmp	r3, #10
 8002c68:	d90b      	bls.n	8002c82 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c6e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2205      	movs	r2, #5
 8002c7a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e0c5      	b.n	8002e0e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f003 0301 	and.w	r3, r3, #1
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d0e5      	beq.n	8002c5c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f022 0202 	bic.w	r2, r2, #2
 8002c9e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ca0:	f7ff ff8e 	bl	8002bc0 <HAL_GetTick>
 8002ca4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002ca6:	e012      	b.n	8002cce <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002ca8:	f7ff ff8a 	bl	8002bc0 <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b0a      	cmp	r3, #10
 8002cb4:	d90b      	bls.n	8002cce <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cba:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2205      	movs	r2, #5
 8002cc6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e09f      	b.n	8002e0e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f003 0302 	and.w	r3, r3, #2
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d1e5      	bne.n	8002ca8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	7e1b      	ldrb	r3, [r3, #24]
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d108      	bne.n	8002cf6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002cf2:	601a      	str	r2, [r3, #0]
 8002cf4:	e007      	b.n	8002d06 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d04:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	7e5b      	ldrb	r3, [r3, #25]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d108      	bne.n	8002d20 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d1c:	601a      	str	r2, [r3, #0]
 8002d1e:	e007      	b.n	8002d30 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d2e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	7e9b      	ldrb	r3, [r3, #26]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d108      	bne.n	8002d4a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f042 0220 	orr.w	r2, r2, #32
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	e007      	b.n	8002d5a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f022 0220 	bic.w	r2, r2, #32
 8002d58:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	7edb      	ldrb	r3, [r3, #27]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d108      	bne.n	8002d74 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f022 0210 	bic.w	r2, r2, #16
 8002d70:	601a      	str	r2, [r3, #0]
 8002d72:	e007      	b.n	8002d84 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f042 0210 	orr.w	r2, r2, #16
 8002d82:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	7f1b      	ldrb	r3, [r3, #28]
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d108      	bne.n	8002d9e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f042 0208 	orr.w	r2, r2, #8
 8002d9a:	601a      	str	r2, [r3, #0]
 8002d9c:	e007      	b.n	8002dae <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f022 0208 	bic.w	r2, r2, #8
 8002dac:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	7f5b      	ldrb	r3, [r3, #29]
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d108      	bne.n	8002dc8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f042 0204 	orr.w	r2, r2, #4
 8002dc4:	601a      	str	r2, [r3, #0]
 8002dc6:	e007      	b.n	8002dd8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f022 0204 	bic.w	r2, r2, #4
 8002dd6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	431a      	orrs	r2, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	431a      	orrs	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	695b      	ldr	r3, [r3, #20]
 8002dec:	ea42 0103 	orr.w	r1, r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	1e5a      	subs	r2, r3, #1
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
	...

08002e18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f003 0307 	and.w	r3, r3, #7
 8002e26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e28:	4b0c      	ldr	r3, [pc, #48]	@ (8002e5c <__NVIC_SetPriorityGrouping+0x44>)
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e2e:	68ba      	ldr	r2, [r7, #8]
 8002e30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e34:	4013      	ands	r3, r2
 8002e36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e4a:	4a04      	ldr	r2, [pc, #16]	@ (8002e5c <__NVIC_SetPriorityGrouping+0x44>)
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	60d3      	str	r3, [r2, #12]
}
 8002e50:	bf00      	nop
 8002e52:	3714      	adds	r7, #20
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr
 8002e5c:	e000ed00 	.word	0xe000ed00

08002e60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e64:	4b04      	ldr	r3, [pc, #16]	@ (8002e78 <__NVIC_GetPriorityGrouping+0x18>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	0a1b      	lsrs	r3, r3, #8
 8002e6a:	f003 0307 	and.w	r3, r3, #7
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr
 8002e78:	e000ed00 	.word	0xe000ed00

08002e7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	4603      	mov	r3, r0
 8002e84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	db0b      	blt.n	8002ea6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e8e:	79fb      	ldrb	r3, [r7, #7]
 8002e90:	f003 021f 	and.w	r2, r3, #31
 8002e94:	4907      	ldr	r1, [pc, #28]	@ (8002eb4 <__NVIC_EnableIRQ+0x38>)
 8002e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e9a:	095b      	lsrs	r3, r3, #5
 8002e9c:	2001      	movs	r0, #1
 8002e9e:	fa00 f202 	lsl.w	r2, r0, r2
 8002ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ea6:	bf00      	nop
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	e000e100 	.word	0xe000e100

08002eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	6039      	str	r1, [r7, #0]
 8002ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	db0a      	blt.n	8002ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	b2da      	uxtb	r2, r3
 8002ed0:	490c      	ldr	r1, [pc, #48]	@ (8002f04 <__NVIC_SetPriority+0x4c>)
 8002ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed6:	0112      	lsls	r2, r2, #4
 8002ed8:	b2d2      	uxtb	r2, r2
 8002eda:	440b      	add	r3, r1
 8002edc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ee0:	e00a      	b.n	8002ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	b2da      	uxtb	r2, r3
 8002ee6:	4908      	ldr	r1, [pc, #32]	@ (8002f08 <__NVIC_SetPriority+0x50>)
 8002ee8:	79fb      	ldrb	r3, [r7, #7]
 8002eea:	f003 030f 	and.w	r3, r3, #15
 8002eee:	3b04      	subs	r3, #4
 8002ef0:	0112      	lsls	r2, r2, #4
 8002ef2:	b2d2      	uxtb	r2, r2
 8002ef4:	440b      	add	r3, r1
 8002ef6:	761a      	strb	r2, [r3, #24]
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr
 8002f04:	e000e100 	.word	0xe000e100
 8002f08:	e000ed00 	.word	0xe000ed00

08002f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b089      	sub	sp, #36	@ 0x24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f003 0307 	and.w	r3, r3, #7
 8002f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	f1c3 0307 	rsb	r3, r3, #7
 8002f26:	2b04      	cmp	r3, #4
 8002f28:	bf28      	it	cs
 8002f2a:	2304      	movcs	r3, #4
 8002f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	3304      	adds	r3, #4
 8002f32:	2b06      	cmp	r3, #6
 8002f34:	d902      	bls.n	8002f3c <NVIC_EncodePriority+0x30>
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	3b03      	subs	r3, #3
 8002f3a:	e000      	b.n	8002f3e <NVIC_EncodePriority+0x32>
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4a:	43da      	mvns	r2, r3
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	401a      	ands	r2, r3
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f54:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f5e:	43d9      	mvns	r1, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f64:	4313      	orrs	r3, r2
         );
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3724      	adds	r7, #36	@ 0x24
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
	...

08002f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f84:	d301      	bcc.n	8002f8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f86:	2301      	movs	r3, #1
 8002f88:	e00f      	b.n	8002faa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f8a:	4a0a      	ldr	r2, [pc, #40]	@ (8002fb4 <SysTick_Config+0x40>)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	3b01      	subs	r3, #1
 8002f90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f92:	210f      	movs	r1, #15
 8002f94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002f98:	f7ff ff8e 	bl	8002eb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f9c:	4b05      	ldr	r3, [pc, #20]	@ (8002fb4 <SysTick_Config+0x40>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fa2:	4b04      	ldr	r3, [pc, #16]	@ (8002fb4 <SysTick_Config+0x40>)
 8002fa4:	2207      	movs	r2, #7
 8002fa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	e000e010 	.word	0xe000e010

08002fb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f7ff ff29 	bl	8002e18 <__NVIC_SetPriorityGrouping>
}
 8002fc6:	bf00      	nop
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b086      	sub	sp, #24
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	60b9      	str	r1, [r7, #8]
 8002fd8:	607a      	str	r2, [r7, #4]
 8002fda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fe0:	f7ff ff3e 	bl	8002e60 <__NVIC_GetPriorityGrouping>
 8002fe4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	68b9      	ldr	r1, [r7, #8]
 8002fea:	6978      	ldr	r0, [r7, #20]
 8002fec:	f7ff ff8e 	bl	8002f0c <NVIC_EncodePriority>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ff6:	4611      	mov	r1, r2
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7ff ff5d 	bl	8002eb8 <__NVIC_SetPriority>
}
 8002ffe:	bf00      	nop
 8003000:	3718      	adds	r7, #24
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}

08003006 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003006:	b580      	push	{r7, lr}
 8003008:	b082      	sub	sp, #8
 800300a:	af00      	add	r7, sp, #0
 800300c:	4603      	mov	r3, r0
 800300e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003014:	4618      	mov	r0, r3
 8003016:	f7ff ff31 	bl	8002e7c <__NVIC_EnableIRQ>
}
 800301a:	bf00      	nop
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b082      	sub	sp, #8
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f7ff ffa2 	bl	8002f74 <SysTick_Config>
 8003030:	4603      	mov	r3, r0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
	...

0800303c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800303c:	b480      	push	{r7}
 800303e:	b089      	sub	sp, #36	@ 0x24
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003046:	2300      	movs	r3, #0
 8003048:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800304a:	2300      	movs	r3, #0
 800304c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800304e:	2300      	movs	r3, #0
 8003050:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003052:	2300      	movs	r3, #0
 8003054:	61fb      	str	r3, [r7, #28]
 8003056:	e16b      	b.n	8003330 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003058:	2201      	movs	r2, #1
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	fa02 f303 	lsl.w	r3, r2, r3
 8003060:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	697a      	ldr	r2, [r7, #20]
 8003068:	4013      	ands	r3, r2
 800306a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	429a      	cmp	r2, r3
 8003072:	f040 815a 	bne.w	800332a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f003 0303 	and.w	r3, r3, #3
 800307e:	2b01      	cmp	r3, #1
 8003080:	d005      	beq.n	800308e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800308a:	2b02      	cmp	r3, #2
 800308c:	d130      	bne.n	80030f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	2203      	movs	r2, #3
 800309a:	fa02 f303 	lsl.w	r3, r2, r3
 800309e:	43db      	mvns	r3, r3
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	4013      	ands	r3, r2
 80030a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	68da      	ldr	r2, [r3, #12]
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	005b      	lsls	r3, r3, #1
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	69ba      	ldr	r2, [r7, #24]
 80030bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030c4:	2201      	movs	r2, #1
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	fa02 f303 	lsl.w	r3, r2, r3
 80030cc:	43db      	mvns	r3, r3
 80030ce:	69ba      	ldr	r2, [r7, #24]
 80030d0:	4013      	ands	r3, r2
 80030d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	091b      	lsrs	r3, r3, #4
 80030da:	f003 0201 	and.w	r2, r3, #1
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	fa02 f303 	lsl.w	r3, r2, r3
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f003 0303 	and.w	r3, r3, #3
 80030f8:	2b03      	cmp	r3, #3
 80030fa:	d017      	beq.n	800312c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	2203      	movs	r2, #3
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	43db      	mvns	r3, r3
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	4013      	ands	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	4313      	orrs	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	69ba      	ldr	r2, [r7, #24]
 800312a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f003 0303 	and.w	r3, r3, #3
 8003134:	2b02      	cmp	r3, #2
 8003136:	d123      	bne.n	8003180 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	08da      	lsrs	r2, r3, #3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	3208      	adds	r2, #8
 8003140:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003144:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	f003 0307 	and.w	r3, r3, #7
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	220f      	movs	r2, #15
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	43db      	mvns	r3, r3
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	4013      	ands	r3, r2
 800315a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	691a      	ldr	r2, [r3, #16]
 8003160:	69fb      	ldr	r3, [r7, #28]
 8003162:	f003 0307 	and.w	r3, r3, #7
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	fa02 f303 	lsl.w	r3, r2, r3
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	4313      	orrs	r3, r2
 8003170:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	08da      	lsrs	r2, r3, #3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	3208      	adds	r2, #8
 800317a:	69b9      	ldr	r1, [r7, #24]
 800317c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	005b      	lsls	r3, r3, #1
 800318a:	2203      	movs	r2, #3
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	43db      	mvns	r3, r3
 8003192:	69ba      	ldr	r2, [r7, #24]
 8003194:	4013      	ands	r3, r2
 8003196:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f003 0203 	and.w	r2, r3, #3
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	005b      	lsls	r3, r3, #1
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	f000 80b4 	beq.w	800332a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031c2:	2300      	movs	r3, #0
 80031c4:	60fb      	str	r3, [r7, #12]
 80031c6:	4b60      	ldr	r3, [pc, #384]	@ (8003348 <HAL_GPIO_Init+0x30c>)
 80031c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ca:	4a5f      	ldr	r2, [pc, #380]	@ (8003348 <HAL_GPIO_Init+0x30c>)
 80031cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80031d2:	4b5d      	ldr	r3, [pc, #372]	@ (8003348 <HAL_GPIO_Init+0x30c>)
 80031d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031da:	60fb      	str	r3, [r7, #12]
 80031dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80031de:	4a5b      	ldr	r2, [pc, #364]	@ (800334c <HAL_GPIO_Init+0x310>)
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	089b      	lsrs	r3, r3, #2
 80031e4:	3302      	adds	r3, #2
 80031e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	f003 0303 	and.w	r3, r3, #3
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	220f      	movs	r2, #15
 80031f6:	fa02 f303 	lsl.w	r3, r2, r3
 80031fa:	43db      	mvns	r3, r3
 80031fc:	69ba      	ldr	r2, [r7, #24]
 80031fe:	4013      	ands	r3, r2
 8003200:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a52      	ldr	r2, [pc, #328]	@ (8003350 <HAL_GPIO_Init+0x314>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d02b      	beq.n	8003262 <HAL_GPIO_Init+0x226>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a51      	ldr	r2, [pc, #324]	@ (8003354 <HAL_GPIO_Init+0x318>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d025      	beq.n	800325e <HAL_GPIO_Init+0x222>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a50      	ldr	r2, [pc, #320]	@ (8003358 <HAL_GPIO_Init+0x31c>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d01f      	beq.n	800325a <HAL_GPIO_Init+0x21e>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a4f      	ldr	r2, [pc, #316]	@ (800335c <HAL_GPIO_Init+0x320>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d019      	beq.n	8003256 <HAL_GPIO_Init+0x21a>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a4e      	ldr	r2, [pc, #312]	@ (8003360 <HAL_GPIO_Init+0x324>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d013      	beq.n	8003252 <HAL_GPIO_Init+0x216>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a4d      	ldr	r2, [pc, #308]	@ (8003364 <HAL_GPIO_Init+0x328>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d00d      	beq.n	800324e <HAL_GPIO_Init+0x212>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a4c      	ldr	r2, [pc, #304]	@ (8003368 <HAL_GPIO_Init+0x32c>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d007      	beq.n	800324a <HAL_GPIO_Init+0x20e>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a4b      	ldr	r2, [pc, #300]	@ (800336c <HAL_GPIO_Init+0x330>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d101      	bne.n	8003246 <HAL_GPIO_Init+0x20a>
 8003242:	2307      	movs	r3, #7
 8003244:	e00e      	b.n	8003264 <HAL_GPIO_Init+0x228>
 8003246:	2308      	movs	r3, #8
 8003248:	e00c      	b.n	8003264 <HAL_GPIO_Init+0x228>
 800324a:	2306      	movs	r3, #6
 800324c:	e00a      	b.n	8003264 <HAL_GPIO_Init+0x228>
 800324e:	2305      	movs	r3, #5
 8003250:	e008      	b.n	8003264 <HAL_GPIO_Init+0x228>
 8003252:	2304      	movs	r3, #4
 8003254:	e006      	b.n	8003264 <HAL_GPIO_Init+0x228>
 8003256:	2303      	movs	r3, #3
 8003258:	e004      	b.n	8003264 <HAL_GPIO_Init+0x228>
 800325a:	2302      	movs	r3, #2
 800325c:	e002      	b.n	8003264 <HAL_GPIO_Init+0x228>
 800325e:	2301      	movs	r3, #1
 8003260:	e000      	b.n	8003264 <HAL_GPIO_Init+0x228>
 8003262:	2300      	movs	r3, #0
 8003264:	69fa      	ldr	r2, [r7, #28]
 8003266:	f002 0203 	and.w	r2, r2, #3
 800326a:	0092      	lsls	r2, r2, #2
 800326c:	4093      	lsls	r3, r2
 800326e:	69ba      	ldr	r2, [r7, #24]
 8003270:	4313      	orrs	r3, r2
 8003272:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003274:	4935      	ldr	r1, [pc, #212]	@ (800334c <HAL_GPIO_Init+0x310>)
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	089b      	lsrs	r3, r3, #2
 800327a:	3302      	adds	r3, #2
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003282:	4b3b      	ldr	r3, [pc, #236]	@ (8003370 <HAL_GPIO_Init+0x334>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	43db      	mvns	r3, r3
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	4013      	ands	r3, r2
 8003290:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d003      	beq.n	80032a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032a6:	4a32      	ldr	r2, [pc, #200]	@ (8003370 <HAL_GPIO_Init+0x334>)
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032ac:	4b30      	ldr	r3, [pc, #192]	@ (8003370 <HAL_GPIO_Init+0x334>)
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	43db      	mvns	r3, r3
 80032b6:	69ba      	ldr	r2, [r7, #24]
 80032b8:	4013      	ands	r3, r2
 80032ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d003      	beq.n	80032d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032d0:	4a27      	ldr	r2, [pc, #156]	@ (8003370 <HAL_GPIO_Init+0x334>)
 80032d2:	69bb      	ldr	r3, [r7, #24]
 80032d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032d6:	4b26      	ldr	r3, [pc, #152]	@ (8003370 <HAL_GPIO_Init+0x334>)
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	43db      	mvns	r3, r3
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	4013      	ands	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d003      	beq.n	80032fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032fa:	4a1d      	ldr	r2, [pc, #116]	@ (8003370 <HAL_GPIO_Init+0x334>)
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003300:	4b1b      	ldr	r3, [pc, #108]	@ (8003370 <HAL_GPIO_Init+0x334>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	43db      	mvns	r3, r3
 800330a:	69ba      	ldr	r2, [r7, #24]
 800330c:	4013      	ands	r3, r2
 800330e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d003      	beq.n	8003324 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	4313      	orrs	r3, r2
 8003322:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003324:	4a12      	ldr	r2, [pc, #72]	@ (8003370 <HAL_GPIO_Init+0x334>)
 8003326:	69bb      	ldr	r3, [r7, #24]
 8003328:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	3301      	adds	r3, #1
 800332e:	61fb      	str	r3, [r7, #28]
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	2b0f      	cmp	r3, #15
 8003334:	f67f ae90 	bls.w	8003058 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003338:	bf00      	nop
 800333a:	bf00      	nop
 800333c:	3724      	adds	r7, #36	@ 0x24
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	40023800 	.word	0x40023800
 800334c:	40013800 	.word	0x40013800
 8003350:	40020000 	.word	0x40020000
 8003354:	40020400 	.word	0x40020400
 8003358:	40020800 	.word	0x40020800
 800335c:	40020c00 	.word	0x40020c00
 8003360:	40021000 	.word	0x40021000
 8003364:	40021400 	.word	0x40021400
 8003368:	40021800 	.word	0x40021800
 800336c:	40021c00 	.word	0x40021c00
 8003370:	40013c00 	.word	0x40013c00

08003374 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003374:	b480      	push	{r7}
 8003376:	b085      	sub	sp, #20
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	460b      	mov	r3, r1
 800337e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	691a      	ldr	r2, [r3, #16]
 8003384:	887b      	ldrh	r3, [r7, #2]
 8003386:	4013      	ands	r3, r2
 8003388:	2b00      	cmp	r3, #0
 800338a:	d002      	beq.n	8003392 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800338c:	2301      	movs	r3, #1
 800338e:	73fb      	strb	r3, [r7, #15]
 8003390:	e001      	b.n	8003396 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003392:	2300      	movs	r3, #0
 8003394:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003396:	7bfb      	ldrb	r3, [r7, #15]
}
 8003398:	4618      	mov	r0, r3
 800339a:	3714      	adds	r7, #20
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	460b      	mov	r3, r1
 80033ae:	807b      	strh	r3, [r7, #2]
 80033b0:	4613      	mov	r3, r2
 80033b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033b4:	787b      	ldrb	r3, [r7, #1]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d003      	beq.n	80033c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033ba:	887a      	ldrh	r2, [r7, #2]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80033c0:	e003      	b.n	80033ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033c2:	887b      	ldrh	r3, [r7, #2]
 80033c4:	041a      	lsls	r2, r3, #16
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	619a      	str	r2, [r3, #24]
}
 80033ca:	bf00      	nop
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr
	...

080033d8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
 80033de:	4603      	mov	r3, r0
 80033e0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80033e2:	4b08      	ldr	r3, [pc, #32]	@ (8003404 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033e4:	695a      	ldr	r2, [r3, #20]
 80033e6:	88fb      	ldrh	r3, [r7, #6]
 80033e8:	4013      	ands	r3, r2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d006      	beq.n	80033fc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80033ee:	4a05      	ldr	r2, [pc, #20]	@ (8003404 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033f0:	88fb      	ldrh	r3, [r7, #6]
 80033f2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80033f4:	88fb      	ldrh	r3, [r7, #6]
 80033f6:	4618      	mov	r0, r3
 80033f8:	f7fe fbbe 	bl	8001b78 <HAL_GPIO_EXTI_Callback>
  }
}
 80033fc:	bf00      	nop
 80033fe:	3708      	adds	r7, #8
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	40013c00 	.word	0x40013c00

08003408 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b086      	sub	sp, #24
 800340c:	af02      	add	r7, sp, #8
 800340e:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d101      	bne.n	800341a <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e059      	b.n	80034ce <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8003426:	b2db      	uxtb	r3, r3
 8003428:	2b00      	cmp	r3, #0
 800342a:	d106      	bne.n	800343a <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	f007 fc6d 	bl	800ad14 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2203      	movs	r2, #3
 800343e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003448:	d102      	bne.n	8003450 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4618      	mov	r0, r3
 8003456:	f004 fa7a 	bl	800794e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6818      	ldr	r0, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	7c1a      	ldrb	r2, [r3, #16]
 8003462:	f88d 2000 	strb.w	r2, [sp]
 8003466:	3304      	adds	r3, #4
 8003468:	cb0e      	ldmia	r3, {r1, r2, r3}
 800346a:	f004 f9fb 	bl	8007864 <USB_CoreInit>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d005      	beq.n	8003480 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2202      	movs	r2, #2
 8003478:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e026      	b.n	80034ce <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2101      	movs	r1, #1
 8003486:	4618      	mov	r0, r3
 8003488:	f004 fa72 	bl	8007970 <USB_SetCurrentMode>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d005      	beq.n	800349e <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2202      	movs	r2, #2
 8003496:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e017      	b.n	80034ce <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6818      	ldr	r0, [r3, #0]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	7c1a      	ldrb	r2, [r3, #16]
 80034a6:	f88d 2000 	strb.w	r2, [sp]
 80034aa:	3304      	adds	r3, #4
 80034ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034ae:	f004 fc1b 	bl	8007ce8 <USB_HostInit>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d005      	beq.n	80034c4 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2202      	movs	r2, #2
 80034bc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e004      	b.n	80034ce <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80034d6:	b590      	push	{r4, r7, lr}
 80034d8:	b08b      	sub	sp, #44	@ 0x2c
 80034da:	af04      	add	r7, sp, #16
 80034dc:	6078      	str	r0, [r7, #4]
 80034de:	4608      	mov	r0, r1
 80034e0:	4611      	mov	r1, r2
 80034e2:	461a      	mov	r2, r3
 80034e4:	4603      	mov	r3, r0
 80034e6:	70fb      	strb	r3, [r7, #3]
 80034e8:	460b      	mov	r3, r1
 80034ea:	70bb      	strb	r3, [r7, #2]
 80034ec:	4613      	mov	r3, r2
 80034ee:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80034f0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80034f2:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d101      	bne.n	8003502 <HAL_HCD_HC_Init+0x2c>
 80034fe:	2302      	movs	r3, #2
 8003500:	e09d      	b.n	800363e <HAL_HCD_HC_Init+0x168>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800350a:	78fa      	ldrb	r2, [r7, #3]
 800350c:	6879      	ldr	r1, [r7, #4]
 800350e:	4613      	mov	r3, r2
 8003510:	011b      	lsls	r3, r3, #4
 8003512:	1a9b      	subs	r3, r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	440b      	add	r3, r1
 8003518:	3319      	adds	r3, #25
 800351a:	2200      	movs	r2, #0
 800351c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800351e:	78fa      	ldrb	r2, [r7, #3]
 8003520:	6879      	ldr	r1, [r7, #4]
 8003522:	4613      	mov	r3, r2
 8003524:	011b      	lsls	r3, r3, #4
 8003526:	1a9b      	subs	r3, r3, r2
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	440b      	add	r3, r1
 800352c:	3314      	adds	r3, #20
 800352e:	787a      	ldrb	r2, [r7, #1]
 8003530:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003532:	78fa      	ldrb	r2, [r7, #3]
 8003534:	6879      	ldr	r1, [r7, #4]
 8003536:	4613      	mov	r3, r2
 8003538:	011b      	lsls	r3, r3, #4
 800353a:	1a9b      	subs	r3, r3, r2
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	440b      	add	r3, r1
 8003540:	3315      	adds	r3, #21
 8003542:	78fa      	ldrb	r2, [r7, #3]
 8003544:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003546:	78fa      	ldrb	r2, [r7, #3]
 8003548:	6879      	ldr	r1, [r7, #4]
 800354a:	4613      	mov	r3, r2
 800354c:	011b      	lsls	r3, r3, #4
 800354e:	1a9b      	subs	r3, r3, r2
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	440b      	add	r3, r1
 8003554:	3326      	adds	r3, #38	@ 0x26
 8003556:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800355a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800355c:	78fa      	ldrb	r2, [r7, #3]
 800355e:	78bb      	ldrb	r3, [r7, #2]
 8003560:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003564:	b2d8      	uxtb	r0, r3
 8003566:	6879      	ldr	r1, [r7, #4]
 8003568:	4613      	mov	r3, r2
 800356a:	011b      	lsls	r3, r3, #4
 800356c:	1a9b      	subs	r3, r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	440b      	add	r3, r1
 8003572:	3316      	adds	r3, #22
 8003574:	4602      	mov	r2, r0
 8003576:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8003578:	78fb      	ldrb	r3, [r7, #3]
 800357a:	4619      	mov	r1, r3
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f000 fba5 	bl	8003ccc <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003582:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003586:	2b00      	cmp	r3, #0
 8003588:	da0a      	bge.n	80035a0 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800358a:	78fa      	ldrb	r2, [r7, #3]
 800358c:	6879      	ldr	r1, [r7, #4]
 800358e:	4613      	mov	r3, r2
 8003590:	011b      	lsls	r3, r3, #4
 8003592:	1a9b      	subs	r3, r3, r2
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	440b      	add	r3, r1
 8003598:	3317      	adds	r3, #23
 800359a:	2201      	movs	r2, #1
 800359c:	701a      	strb	r2, [r3, #0]
 800359e:	e009      	b.n	80035b4 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80035a0:	78fa      	ldrb	r2, [r7, #3]
 80035a2:	6879      	ldr	r1, [r7, #4]
 80035a4:	4613      	mov	r3, r2
 80035a6:	011b      	lsls	r3, r3, #4
 80035a8:	1a9b      	subs	r3, r3, r2
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	440b      	add	r3, r1
 80035ae:	3317      	adds	r3, #23
 80035b0:	2200      	movs	r2, #0
 80035b2:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4618      	mov	r0, r3
 80035ba:	f004 fcf9 	bl	8007fb0 <USB_GetHostSpeed>
 80035be:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80035c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d10b      	bne.n	80035e0 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80035c8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d107      	bne.n	80035e0 <HAL_HCD_HC_Init+0x10a>
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d104      	bne.n	80035e0 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	2bbc      	cmp	r3, #188	@ 0xbc
 80035da:	d901      	bls.n	80035e0 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80035dc:	23bc      	movs	r3, #188	@ 0xbc
 80035de:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80035e0:	78fa      	ldrb	r2, [r7, #3]
 80035e2:	6879      	ldr	r1, [r7, #4]
 80035e4:	4613      	mov	r3, r2
 80035e6:	011b      	lsls	r3, r3, #4
 80035e8:	1a9b      	subs	r3, r3, r2
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	440b      	add	r3, r1
 80035ee:	3318      	adds	r3, #24
 80035f0:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80035f4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80035f6:	78fa      	ldrb	r2, [r7, #3]
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	b298      	uxth	r0, r3
 80035fc:	6879      	ldr	r1, [r7, #4]
 80035fe:	4613      	mov	r3, r2
 8003600:	011b      	lsls	r3, r3, #4
 8003602:	1a9b      	subs	r3, r3, r2
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	440b      	add	r3, r1
 8003608:	3328      	adds	r3, #40	@ 0x28
 800360a:	4602      	mov	r2, r0
 800360c:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6818      	ldr	r0, [r3, #0]
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	b29b      	uxth	r3, r3
 8003616:	787c      	ldrb	r4, [r7, #1]
 8003618:	78ba      	ldrb	r2, [r7, #2]
 800361a:	78f9      	ldrb	r1, [r7, #3]
 800361c:	9302      	str	r3, [sp, #8]
 800361e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003622:	9301      	str	r3, [sp, #4]
 8003624:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003628:	9300      	str	r3, [sp, #0]
 800362a:	4623      	mov	r3, r4
 800362c:	f004 fce8 	bl	8008000 <USB_HC_Init>
 8003630:	4603      	mov	r3, r0
 8003632:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800363c:	7bfb      	ldrb	r3, [r7, #15]
}
 800363e:	4618      	mov	r0, r3
 8003640:	371c      	adds	r7, #28
 8003642:	46bd      	mov	sp, r7
 8003644:	bd90      	pop	{r4, r7, pc}
	...

08003648 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b082      	sub	sp, #8
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	4608      	mov	r0, r1
 8003652:	4611      	mov	r1, r2
 8003654:	461a      	mov	r2, r3
 8003656:	4603      	mov	r3, r0
 8003658:	70fb      	strb	r3, [r7, #3]
 800365a:	460b      	mov	r3, r1
 800365c:	70bb      	strb	r3, [r7, #2]
 800365e:	4613      	mov	r3, r2
 8003660:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003662:	78fa      	ldrb	r2, [r7, #3]
 8003664:	6879      	ldr	r1, [r7, #4]
 8003666:	4613      	mov	r3, r2
 8003668:	011b      	lsls	r3, r3, #4
 800366a:	1a9b      	subs	r3, r3, r2
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	440b      	add	r3, r1
 8003670:	3317      	adds	r3, #23
 8003672:	78ba      	ldrb	r2, [r7, #2]
 8003674:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003676:	78fa      	ldrb	r2, [r7, #3]
 8003678:	6879      	ldr	r1, [r7, #4]
 800367a:	4613      	mov	r3, r2
 800367c:	011b      	lsls	r3, r3, #4
 800367e:	1a9b      	subs	r3, r3, r2
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	440b      	add	r3, r1
 8003684:	3326      	adds	r3, #38	@ 0x26
 8003686:	787a      	ldrb	r2, [r7, #1]
 8003688:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800368a:	7c3b      	ldrb	r3, [r7, #16]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d114      	bne.n	80036ba <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003690:	78fa      	ldrb	r2, [r7, #3]
 8003692:	6879      	ldr	r1, [r7, #4]
 8003694:	4613      	mov	r3, r2
 8003696:	011b      	lsls	r3, r3, #4
 8003698:	1a9b      	subs	r3, r3, r2
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	440b      	add	r3, r1
 800369e:	332a      	adds	r3, #42	@ 0x2a
 80036a0:	2203      	movs	r2, #3
 80036a2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80036a4:	78fa      	ldrb	r2, [r7, #3]
 80036a6:	6879      	ldr	r1, [r7, #4]
 80036a8:	4613      	mov	r3, r2
 80036aa:	011b      	lsls	r3, r3, #4
 80036ac:	1a9b      	subs	r3, r3, r2
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	440b      	add	r3, r1
 80036b2:	3319      	adds	r3, #25
 80036b4:	7f3a      	ldrb	r2, [r7, #28]
 80036b6:	701a      	strb	r2, [r3, #0]
 80036b8:	e009      	b.n	80036ce <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80036ba:	78fa      	ldrb	r2, [r7, #3]
 80036bc:	6879      	ldr	r1, [r7, #4]
 80036be:	4613      	mov	r3, r2
 80036c0:	011b      	lsls	r3, r3, #4
 80036c2:	1a9b      	subs	r3, r3, r2
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	440b      	add	r3, r1
 80036c8:	332a      	adds	r3, #42	@ 0x2a
 80036ca:	2202      	movs	r2, #2
 80036cc:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80036ce:	787b      	ldrb	r3, [r7, #1]
 80036d0:	2b03      	cmp	r3, #3
 80036d2:	f200 8102 	bhi.w	80038da <HAL_HCD_HC_SubmitRequest+0x292>
 80036d6:	a201      	add	r2, pc, #4	@ (adr r2, 80036dc <HAL_HCD_HC_SubmitRequest+0x94>)
 80036d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036dc:	080036ed 	.word	0x080036ed
 80036e0:	080038c5 	.word	0x080038c5
 80036e4:	080037b1 	.word	0x080037b1
 80036e8:	0800383b 	.word	0x0800383b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80036ec:	7c3b      	ldrb	r3, [r7, #16]
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	f040 80f5 	bne.w	80038de <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80036f4:	78bb      	ldrb	r3, [r7, #2]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d12d      	bne.n	8003756 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80036fa:	8b3b      	ldrh	r3, [r7, #24]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d109      	bne.n	8003714 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003700:	78fa      	ldrb	r2, [r7, #3]
 8003702:	6879      	ldr	r1, [r7, #4]
 8003704:	4613      	mov	r3, r2
 8003706:	011b      	lsls	r3, r3, #4
 8003708:	1a9b      	subs	r3, r3, r2
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	440b      	add	r3, r1
 800370e:	333d      	adds	r3, #61	@ 0x3d
 8003710:	2201      	movs	r2, #1
 8003712:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8003714:	78fa      	ldrb	r2, [r7, #3]
 8003716:	6879      	ldr	r1, [r7, #4]
 8003718:	4613      	mov	r3, r2
 800371a:	011b      	lsls	r3, r3, #4
 800371c:	1a9b      	subs	r3, r3, r2
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	440b      	add	r3, r1
 8003722:	333d      	adds	r3, #61	@ 0x3d
 8003724:	781b      	ldrb	r3, [r3, #0]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d10a      	bne.n	8003740 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800372a:	78fa      	ldrb	r2, [r7, #3]
 800372c:	6879      	ldr	r1, [r7, #4]
 800372e:	4613      	mov	r3, r2
 8003730:	011b      	lsls	r3, r3, #4
 8003732:	1a9b      	subs	r3, r3, r2
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	440b      	add	r3, r1
 8003738:	332a      	adds	r3, #42	@ 0x2a
 800373a:	2200      	movs	r2, #0
 800373c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800373e:	e0ce      	b.n	80038de <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003740:	78fa      	ldrb	r2, [r7, #3]
 8003742:	6879      	ldr	r1, [r7, #4]
 8003744:	4613      	mov	r3, r2
 8003746:	011b      	lsls	r3, r3, #4
 8003748:	1a9b      	subs	r3, r3, r2
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	440b      	add	r3, r1
 800374e:	332a      	adds	r3, #42	@ 0x2a
 8003750:	2202      	movs	r2, #2
 8003752:	701a      	strb	r2, [r3, #0]
      break;
 8003754:	e0c3      	b.n	80038de <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8003756:	78fa      	ldrb	r2, [r7, #3]
 8003758:	6879      	ldr	r1, [r7, #4]
 800375a:	4613      	mov	r3, r2
 800375c:	011b      	lsls	r3, r3, #4
 800375e:	1a9b      	subs	r3, r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	440b      	add	r3, r1
 8003764:	331a      	adds	r3, #26
 8003766:	781b      	ldrb	r3, [r3, #0]
 8003768:	2b01      	cmp	r3, #1
 800376a:	f040 80b8 	bne.w	80038de <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800376e:	78fa      	ldrb	r2, [r7, #3]
 8003770:	6879      	ldr	r1, [r7, #4]
 8003772:	4613      	mov	r3, r2
 8003774:	011b      	lsls	r3, r3, #4
 8003776:	1a9b      	subs	r3, r3, r2
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	440b      	add	r3, r1
 800377c:	333c      	adds	r3, #60	@ 0x3c
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d10a      	bne.n	800379a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003784:	78fa      	ldrb	r2, [r7, #3]
 8003786:	6879      	ldr	r1, [r7, #4]
 8003788:	4613      	mov	r3, r2
 800378a:	011b      	lsls	r3, r3, #4
 800378c:	1a9b      	subs	r3, r3, r2
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	440b      	add	r3, r1
 8003792:	332a      	adds	r3, #42	@ 0x2a
 8003794:	2200      	movs	r2, #0
 8003796:	701a      	strb	r2, [r3, #0]
      break;
 8003798:	e0a1      	b.n	80038de <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800379a:	78fa      	ldrb	r2, [r7, #3]
 800379c:	6879      	ldr	r1, [r7, #4]
 800379e:	4613      	mov	r3, r2
 80037a0:	011b      	lsls	r3, r3, #4
 80037a2:	1a9b      	subs	r3, r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	440b      	add	r3, r1
 80037a8:	332a      	adds	r3, #42	@ 0x2a
 80037aa:	2202      	movs	r2, #2
 80037ac:	701a      	strb	r2, [r3, #0]
      break;
 80037ae:	e096      	b.n	80038de <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80037b0:	78bb      	ldrb	r3, [r7, #2]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d120      	bne.n	80037f8 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80037b6:	78fa      	ldrb	r2, [r7, #3]
 80037b8:	6879      	ldr	r1, [r7, #4]
 80037ba:	4613      	mov	r3, r2
 80037bc:	011b      	lsls	r3, r3, #4
 80037be:	1a9b      	subs	r3, r3, r2
 80037c0:	009b      	lsls	r3, r3, #2
 80037c2:	440b      	add	r3, r1
 80037c4:	333d      	adds	r3, #61	@ 0x3d
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d10a      	bne.n	80037e2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80037cc:	78fa      	ldrb	r2, [r7, #3]
 80037ce:	6879      	ldr	r1, [r7, #4]
 80037d0:	4613      	mov	r3, r2
 80037d2:	011b      	lsls	r3, r3, #4
 80037d4:	1a9b      	subs	r3, r3, r2
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	440b      	add	r3, r1
 80037da:	332a      	adds	r3, #42	@ 0x2a
 80037dc:	2200      	movs	r2, #0
 80037de:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80037e0:	e07e      	b.n	80038e0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80037e2:	78fa      	ldrb	r2, [r7, #3]
 80037e4:	6879      	ldr	r1, [r7, #4]
 80037e6:	4613      	mov	r3, r2
 80037e8:	011b      	lsls	r3, r3, #4
 80037ea:	1a9b      	subs	r3, r3, r2
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	440b      	add	r3, r1
 80037f0:	332a      	adds	r3, #42	@ 0x2a
 80037f2:	2202      	movs	r2, #2
 80037f4:	701a      	strb	r2, [r3, #0]
      break;
 80037f6:	e073      	b.n	80038e0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80037f8:	78fa      	ldrb	r2, [r7, #3]
 80037fa:	6879      	ldr	r1, [r7, #4]
 80037fc:	4613      	mov	r3, r2
 80037fe:	011b      	lsls	r3, r3, #4
 8003800:	1a9b      	subs	r3, r3, r2
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	440b      	add	r3, r1
 8003806:	333c      	adds	r3, #60	@ 0x3c
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d10a      	bne.n	8003824 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800380e:	78fa      	ldrb	r2, [r7, #3]
 8003810:	6879      	ldr	r1, [r7, #4]
 8003812:	4613      	mov	r3, r2
 8003814:	011b      	lsls	r3, r3, #4
 8003816:	1a9b      	subs	r3, r3, r2
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	440b      	add	r3, r1
 800381c:	332a      	adds	r3, #42	@ 0x2a
 800381e:	2200      	movs	r2, #0
 8003820:	701a      	strb	r2, [r3, #0]
      break;
 8003822:	e05d      	b.n	80038e0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003824:	78fa      	ldrb	r2, [r7, #3]
 8003826:	6879      	ldr	r1, [r7, #4]
 8003828:	4613      	mov	r3, r2
 800382a:	011b      	lsls	r3, r3, #4
 800382c:	1a9b      	subs	r3, r3, r2
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	440b      	add	r3, r1
 8003832:	332a      	adds	r3, #42	@ 0x2a
 8003834:	2202      	movs	r2, #2
 8003836:	701a      	strb	r2, [r3, #0]
      break;
 8003838:	e052      	b.n	80038e0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800383a:	78bb      	ldrb	r3, [r7, #2]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d120      	bne.n	8003882 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003840:	78fa      	ldrb	r2, [r7, #3]
 8003842:	6879      	ldr	r1, [r7, #4]
 8003844:	4613      	mov	r3, r2
 8003846:	011b      	lsls	r3, r3, #4
 8003848:	1a9b      	subs	r3, r3, r2
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	440b      	add	r3, r1
 800384e:	333d      	adds	r3, #61	@ 0x3d
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d10a      	bne.n	800386c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003856:	78fa      	ldrb	r2, [r7, #3]
 8003858:	6879      	ldr	r1, [r7, #4]
 800385a:	4613      	mov	r3, r2
 800385c:	011b      	lsls	r3, r3, #4
 800385e:	1a9b      	subs	r3, r3, r2
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	440b      	add	r3, r1
 8003864:	332a      	adds	r3, #42	@ 0x2a
 8003866:	2200      	movs	r2, #0
 8003868:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800386a:	e039      	b.n	80038e0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800386c:	78fa      	ldrb	r2, [r7, #3]
 800386e:	6879      	ldr	r1, [r7, #4]
 8003870:	4613      	mov	r3, r2
 8003872:	011b      	lsls	r3, r3, #4
 8003874:	1a9b      	subs	r3, r3, r2
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	440b      	add	r3, r1
 800387a:	332a      	adds	r3, #42	@ 0x2a
 800387c:	2202      	movs	r2, #2
 800387e:	701a      	strb	r2, [r3, #0]
      break;
 8003880:	e02e      	b.n	80038e0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003882:	78fa      	ldrb	r2, [r7, #3]
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	4613      	mov	r3, r2
 8003888:	011b      	lsls	r3, r3, #4
 800388a:	1a9b      	subs	r3, r3, r2
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	440b      	add	r3, r1
 8003890:	333c      	adds	r3, #60	@ 0x3c
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d10a      	bne.n	80038ae <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003898:	78fa      	ldrb	r2, [r7, #3]
 800389a:	6879      	ldr	r1, [r7, #4]
 800389c:	4613      	mov	r3, r2
 800389e:	011b      	lsls	r3, r3, #4
 80038a0:	1a9b      	subs	r3, r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	440b      	add	r3, r1
 80038a6:	332a      	adds	r3, #42	@ 0x2a
 80038a8:	2200      	movs	r2, #0
 80038aa:	701a      	strb	r2, [r3, #0]
      break;
 80038ac:	e018      	b.n	80038e0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80038ae:	78fa      	ldrb	r2, [r7, #3]
 80038b0:	6879      	ldr	r1, [r7, #4]
 80038b2:	4613      	mov	r3, r2
 80038b4:	011b      	lsls	r3, r3, #4
 80038b6:	1a9b      	subs	r3, r3, r2
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	440b      	add	r3, r1
 80038bc:	332a      	adds	r3, #42	@ 0x2a
 80038be:	2202      	movs	r2, #2
 80038c0:	701a      	strb	r2, [r3, #0]
      break;
 80038c2:	e00d      	b.n	80038e0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80038c4:	78fa      	ldrb	r2, [r7, #3]
 80038c6:	6879      	ldr	r1, [r7, #4]
 80038c8:	4613      	mov	r3, r2
 80038ca:	011b      	lsls	r3, r3, #4
 80038cc:	1a9b      	subs	r3, r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	440b      	add	r3, r1
 80038d2:	332a      	adds	r3, #42	@ 0x2a
 80038d4:	2200      	movs	r2, #0
 80038d6:	701a      	strb	r2, [r3, #0]
      break;
 80038d8:	e002      	b.n	80038e0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80038da:	bf00      	nop
 80038dc:	e000      	b.n	80038e0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80038de:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80038e0:	78fa      	ldrb	r2, [r7, #3]
 80038e2:	6879      	ldr	r1, [r7, #4]
 80038e4:	4613      	mov	r3, r2
 80038e6:	011b      	lsls	r3, r3, #4
 80038e8:	1a9b      	subs	r3, r3, r2
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	440b      	add	r3, r1
 80038ee:	332c      	adds	r3, #44	@ 0x2c
 80038f0:	697a      	ldr	r2, [r7, #20]
 80038f2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80038f4:	78fa      	ldrb	r2, [r7, #3]
 80038f6:	8b39      	ldrh	r1, [r7, #24]
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	4613      	mov	r3, r2
 80038fc:	011b      	lsls	r3, r3, #4
 80038fe:	1a9b      	subs	r3, r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	4403      	add	r3, r0
 8003904:	3334      	adds	r3, #52	@ 0x34
 8003906:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003908:	78fa      	ldrb	r2, [r7, #3]
 800390a:	6879      	ldr	r1, [r7, #4]
 800390c:	4613      	mov	r3, r2
 800390e:	011b      	lsls	r3, r3, #4
 8003910:	1a9b      	subs	r3, r3, r2
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	440b      	add	r3, r1
 8003916:	334c      	adds	r3, #76	@ 0x4c
 8003918:	2200      	movs	r2, #0
 800391a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800391c:	78fa      	ldrb	r2, [r7, #3]
 800391e:	6879      	ldr	r1, [r7, #4]
 8003920:	4613      	mov	r3, r2
 8003922:	011b      	lsls	r3, r3, #4
 8003924:	1a9b      	subs	r3, r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	440b      	add	r3, r1
 800392a:	3338      	adds	r3, #56	@ 0x38
 800392c:	2200      	movs	r2, #0
 800392e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003930:	78fa      	ldrb	r2, [r7, #3]
 8003932:	6879      	ldr	r1, [r7, #4]
 8003934:	4613      	mov	r3, r2
 8003936:	011b      	lsls	r3, r3, #4
 8003938:	1a9b      	subs	r3, r3, r2
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	440b      	add	r3, r1
 800393e:	3315      	adds	r3, #21
 8003940:	78fa      	ldrb	r2, [r7, #3]
 8003942:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003944:	78fa      	ldrb	r2, [r7, #3]
 8003946:	6879      	ldr	r1, [r7, #4]
 8003948:	4613      	mov	r3, r2
 800394a:	011b      	lsls	r3, r3, #4
 800394c:	1a9b      	subs	r3, r3, r2
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	440b      	add	r3, r1
 8003952:	334d      	adds	r3, #77	@ 0x4d
 8003954:	2200      	movs	r2, #0
 8003956:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6818      	ldr	r0, [r3, #0]
 800395c:	78fa      	ldrb	r2, [r7, #3]
 800395e:	4613      	mov	r3, r2
 8003960:	011b      	lsls	r3, r3, #4
 8003962:	1a9b      	subs	r3, r3, r2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	3310      	adds	r3, #16
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	4413      	add	r3, r2
 800396c:	1d19      	adds	r1, r3, #4
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	799b      	ldrb	r3, [r3, #6]
 8003972:	461a      	mov	r2, r3
 8003974:	f004 fc70 	bl	8008258 <USB_HC_StartXfer>
 8003978:	4603      	mov	r3, r0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3708      	adds	r7, #8
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop

08003984 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4618      	mov	r0, r3
 800399c:	f004 f95e 	bl	8007c5c <USB_GetMode>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	f040 80fb 	bne.w	8003b9e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4618      	mov	r0, r3
 80039ae:	f004 f921 	bl	8007bf4 <USB_ReadInterrupts>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 80f1 	beq.w	8003b9c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4618      	mov	r0, r3
 80039c0:	f004 f918 	bl	8007bf4 <USB_ReadInterrupts>
 80039c4:	4603      	mov	r3, r0
 80039c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80039ce:	d104      	bne.n	80039da <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80039d8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4618      	mov	r0, r3
 80039e0:	f004 f908 	bl	8007bf4 <USB_ReadInterrupts>
 80039e4:	4603      	mov	r3, r0
 80039e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039ee:	d104      	bne.n	80039fa <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80039f8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4618      	mov	r0, r3
 8003a00:	f004 f8f8 	bl	8007bf4 <USB_ReadInterrupts>
 8003a04:	4603      	mov	r3, r0
 8003a06:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a0a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a0e:	d104      	bne.n	8003a1a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003a18:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f004 f8e8 	bl	8007bf4 <USB_ReadInterrupts>
 8003a24:	4603      	mov	r3, r0
 8003a26:	f003 0302 	and.w	r3, r3, #2
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d103      	bne.n	8003a36 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2202      	movs	r2, #2
 8003a34:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f004 f8da 	bl	8007bf4 <USB_ReadInterrupts>
 8003a40:	4603      	mov	r3, r0
 8003a42:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a4a:	d120      	bne.n	8003a8e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003a54:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0301 	and.w	r3, r3, #1
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d113      	bne.n	8003a8e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003a66:	2110      	movs	r1, #16
 8003a68:	6938      	ldr	r0, [r7, #16]
 8003a6a:	f003 ffcd 	bl	8007a08 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003a6e:	6938      	ldr	r0, [r7, #16]
 8003a70:	f003 fffc 	bl	8007a6c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	7a5b      	ldrb	r3, [r3, #9]
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d105      	bne.n	8003a88 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	2101      	movs	r1, #1
 8003a82:	4618      	mov	r0, r3
 8003a84:	f004 f9f4 	bl	8007e70 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f007 f9c1 	bl	800ae10 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4618      	mov	r0, r3
 8003a94:	f004 f8ae 	bl	8007bf4 <USB_ReadInterrupts>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003aa2:	d102      	bne.n	8003aaa <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f001 fd4d 	bl	8005544 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f004 f8a0 	bl	8007bf4 <USB_ReadInterrupts>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	f003 0308 	and.w	r3, r3, #8
 8003aba:	2b08      	cmp	r3, #8
 8003abc:	d106      	bne.n	8003acc <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f007 f98a 	bl	800add8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2208      	movs	r2, #8
 8003aca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f004 f88f 	bl	8007bf4 <USB_ReadInterrupts>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003adc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ae0:	d139      	bne.n	8003b56 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f004 fe30 	bl	800874c <USB_HC_ReadInterrupt>
 8003aec:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003aee:	2300      	movs	r3, #0
 8003af0:	617b      	str	r3, [r7, #20]
 8003af2:	e025      	b.n	8003b40 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	f003 030f 	and.w	r3, r3, #15
 8003afa:	68ba      	ldr	r2, [r7, #8]
 8003afc:	fa22 f303 	lsr.w	r3, r2, r3
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d018      	beq.n	8003b3a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	015a      	lsls	r2, r3, #5
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	4413      	add	r3, r2
 8003b10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b1e:	d106      	bne.n	8003b2e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	4619      	mov	r1, r3
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f000 f905 	bl	8003d36 <HCD_HC_IN_IRQHandler>
 8003b2c:	e005      	b.n	8003b3a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	4619      	mov	r1, r3
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 ff67 	bl	8004a08 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	617b      	str	r3, [r7, #20]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	795b      	ldrb	r3, [r3, #5]
 8003b44:	461a      	mov	r2, r3
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d3d3      	bcc.n	8003af4 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b54:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f004 f84a 	bl	8007bf4 <USB_ReadInterrupts>
 8003b60:	4603      	mov	r3, r0
 8003b62:	f003 0310 	and.w	r3, r3, #16
 8003b66:	2b10      	cmp	r3, #16
 8003b68:	d101      	bne.n	8003b6e <HAL_HCD_IRQHandler+0x1ea>
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e000      	b.n	8003b70 <HAL_HCD_IRQHandler+0x1ec>
 8003b6e:	2300      	movs	r3, #0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d014      	beq.n	8003b9e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	699a      	ldr	r2, [r3, #24]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f022 0210 	bic.w	r2, r2, #16
 8003b82:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	f001 fbfe 	bl	8005386 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	699a      	ldr	r2, [r3, #24]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f042 0210 	orr.w	r2, r2, #16
 8003b98:	619a      	str	r2, [r3, #24]
 8003b9a:	e000      	b.n	8003b9e <HAL_HCD_IRQHandler+0x21a>
      return;
 8003b9c:	bf00      	nop
    }
  }
}
 8003b9e:	3718      	adds	r7, #24
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}

08003ba4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d101      	bne.n	8003bba <HAL_HCD_Start+0x16>
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	e013      	b.n	8003be2 <HAL_HCD_Start+0x3e>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	2101      	movs	r1, #1
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f004 f9b8 	bl	8007f3e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f003 feaa 	bl	800792c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3708      	adds	r7, #8
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}

08003bea <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003bea:	b580      	push	{r7, lr}
 8003bec:	b082      	sub	sp, #8
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d101      	bne.n	8003c00 <HAL_HCD_Stop+0x16>
 8003bfc:	2302      	movs	r3, #2
 8003bfe:	e00d      	b.n	8003c1c <HAL_HCD_Stop+0x32>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f004 ff0b 	bl	8008a28 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3708      	adds	r7, #8
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4618      	mov	r0, r3
 8003c32:	f004 f95a 	bl	8007eea <USB_ResetPort>
 8003c36:	4603      	mov	r3, r0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3708      	adds	r7, #8
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	460b      	mov	r3, r1
 8003c4a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003c4c:	78fa      	ldrb	r2, [r7, #3]
 8003c4e:	6879      	ldr	r1, [r7, #4]
 8003c50:	4613      	mov	r3, r2
 8003c52:	011b      	lsls	r3, r3, #4
 8003c54:	1a9b      	subs	r3, r3, r2
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	440b      	add	r3, r1
 8003c5a:	334c      	adds	r3, #76	@ 0x4c
 8003c5c:	781b      	ldrb	r3, [r3, #0]
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	370c      	adds	r7, #12
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr

08003c6a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003c6a:	b480      	push	{r7}
 8003c6c:	b083      	sub	sp, #12
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	6078      	str	r0, [r7, #4]
 8003c72:	460b      	mov	r3, r1
 8003c74:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003c76:	78fa      	ldrb	r2, [r7, #3]
 8003c78:	6879      	ldr	r1, [r7, #4]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	011b      	lsls	r3, r3, #4
 8003c7e:	1a9b      	subs	r3, r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	440b      	add	r3, r1
 8003c84:	3338      	adds	r3, #56	@ 0x38
 8003c86:	681b      	ldr	r3, [r3, #0]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f004 f99c 	bl	8007fde <USB_GetCurrentFrame>
 8003ca6:	4603      	mov	r3, r0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3708      	adds	r7, #8
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b082      	sub	sp, #8
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f004 f977 	bl	8007fb0 <USB_GetHostSpeed>
 8003cc2:	4603      	mov	r3, r0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3708      	adds	r7, #8
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}

08003ccc <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003cd8:	78fa      	ldrb	r2, [r7, #3]
 8003cda:	6879      	ldr	r1, [r7, #4]
 8003cdc:	4613      	mov	r3, r2
 8003cde:	011b      	lsls	r3, r3, #4
 8003ce0:	1a9b      	subs	r3, r3, r2
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	440b      	add	r3, r1
 8003ce6:	331a      	adds	r3, #26
 8003ce8:	2200      	movs	r2, #0
 8003cea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003cec:	78fa      	ldrb	r2, [r7, #3]
 8003cee:	6879      	ldr	r1, [r7, #4]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	011b      	lsls	r3, r3, #4
 8003cf4:	1a9b      	subs	r3, r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	440b      	add	r3, r1
 8003cfa:	331b      	adds	r3, #27
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003d00:	78fa      	ldrb	r2, [r7, #3]
 8003d02:	6879      	ldr	r1, [r7, #4]
 8003d04:	4613      	mov	r3, r2
 8003d06:	011b      	lsls	r3, r3, #4
 8003d08:	1a9b      	subs	r3, r3, r2
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	440b      	add	r3, r1
 8003d0e:	3325      	adds	r3, #37	@ 0x25
 8003d10:	2200      	movs	r2, #0
 8003d12:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003d14:	78fa      	ldrb	r2, [r7, #3]
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	011b      	lsls	r3, r3, #4
 8003d1c:	1a9b      	subs	r3, r3, r2
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	440b      	add	r3, r1
 8003d22:	3324      	adds	r3, #36	@ 0x24
 8003d24:	2200      	movs	r2, #0
 8003d26:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003d28:	2300      	movs	r3, #0
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	370c      	adds	r7, #12
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr

08003d36 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003d36:	b580      	push	{r7, lr}
 8003d38:	b086      	sub	sp, #24
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]
 8003d3e:	460b      	mov	r3, r1
 8003d40:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	78fa      	ldrb	r2, [r7, #3]
 8003d52:	4611      	mov	r1, r2
 8003d54:	4618      	mov	r0, r3
 8003d56:	f003 ff60 	bl	8007c1a <USB_ReadChInterrupts>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	f003 0304 	and.w	r3, r3, #4
 8003d60:	2b04      	cmp	r3, #4
 8003d62:	d11a      	bne.n	8003d9a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003d64:	78fb      	ldrb	r3, [r7, #3]
 8003d66:	015a      	lsls	r2, r3, #5
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	4413      	add	r3, r2
 8003d6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d70:	461a      	mov	r2, r3
 8003d72:	2304      	movs	r3, #4
 8003d74:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003d76:	78fa      	ldrb	r2, [r7, #3]
 8003d78:	6879      	ldr	r1, [r7, #4]
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	011b      	lsls	r3, r3, #4
 8003d7e:	1a9b      	subs	r3, r3, r2
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	440b      	add	r3, r1
 8003d84:	334d      	adds	r3, #77	@ 0x4d
 8003d86:	2207      	movs	r2, #7
 8003d88:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	78fa      	ldrb	r2, [r7, #3]
 8003d90:	4611      	mov	r1, r2
 8003d92:	4618      	mov	r0, r3
 8003d94:	f004 fceb 	bl	800876e <USB_HC_Halt>
 8003d98:	e09e      	b.n	8003ed8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	78fa      	ldrb	r2, [r7, #3]
 8003da0:	4611      	mov	r1, r2
 8003da2:	4618      	mov	r0, r3
 8003da4:	f003 ff39 	bl	8007c1a <USB_ReadChInterrupts>
 8003da8:	4603      	mov	r3, r0
 8003daa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003db2:	d11b      	bne.n	8003dec <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003db4:	78fb      	ldrb	r3, [r7, #3]
 8003db6:	015a      	lsls	r2, r3, #5
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	4413      	add	r3, r2
 8003dbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003dc6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003dc8:	78fa      	ldrb	r2, [r7, #3]
 8003dca:	6879      	ldr	r1, [r7, #4]
 8003dcc:	4613      	mov	r3, r2
 8003dce:	011b      	lsls	r3, r3, #4
 8003dd0:	1a9b      	subs	r3, r3, r2
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	440b      	add	r3, r1
 8003dd6:	334d      	adds	r3, #77	@ 0x4d
 8003dd8:	2208      	movs	r2, #8
 8003dda:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	78fa      	ldrb	r2, [r7, #3]
 8003de2:	4611      	mov	r1, r2
 8003de4:	4618      	mov	r0, r3
 8003de6:	f004 fcc2 	bl	800876e <USB_HC_Halt>
 8003dea:	e075      	b.n	8003ed8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	78fa      	ldrb	r2, [r7, #3]
 8003df2:	4611      	mov	r1, r2
 8003df4:	4618      	mov	r0, r3
 8003df6:	f003 ff10 	bl	8007c1a <USB_ReadChInterrupts>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	f003 0308 	and.w	r3, r3, #8
 8003e00:	2b08      	cmp	r3, #8
 8003e02:	d11a      	bne.n	8003e3a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003e04:	78fb      	ldrb	r3, [r7, #3]
 8003e06:	015a      	lsls	r2, r3, #5
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	4413      	add	r3, r2
 8003e0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e10:	461a      	mov	r2, r3
 8003e12:	2308      	movs	r3, #8
 8003e14:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003e16:	78fa      	ldrb	r2, [r7, #3]
 8003e18:	6879      	ldr	r1, [r7, #4]
 8003e1a:	4613      	mov	r3, r2
 8003e1c:	011b      	lsls	r3, r3, #4
 8003e1e:	1a9b      	subs	r3, r3, r2
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	440b      	add	r3, r1
 8003e24:	334d      	adds	r3, #77	@ 0x4d
 8003e26:	2206      	movs	r2, #6
 8003e28:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	78fa      	ldrb	r2, [r7, #3]
 8003e30:	4611      	mov	r1, r2
 8003e32:	4618      	mov	r0, r3
 8003e34:	f004 fc9b 	bl	800876e <USB_HC_Halt>
 8003e38:	e04e      	b.n	8003ed8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	78fa      	ldrb	r2, [r7, #3]
 8003e40:	4611      	mov	r1, r2
 8003e42:	4618      	mov	r0, r3
 8003e44:	f003 fee9 	bl	8007c1a <USB_ReadChInterrupts>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e52:	d11b      	bne.n	8003e8c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003e54:	78fb      	ldrb	r3, [r7, #3]
 8003e56:	015a      	lsls	r2, r3, #5
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e60:	461a      	mov	r2, r3
 8003e62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e66:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003e68:	78fa      	ldrb	r2, [r7, #3]
 8003e6a:	6879      	ldr	r1, [r7, #4]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	011b      	lsls	r3, r3, #4
 8003e70:	1a9b      	subs	r3, r3, r2
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	440b      	add	r3, r1
 8003e76:	334d      	adds	r3, #77	@ 0x4d
 8003e78:	2209      	movs	r2, #9
 8003e7a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	78fa      	ldrb	r2, [r7, #3]
 8003e82:	4611      	mov	r1, r2
 8003e84:	4618      	mov	r0, r3
 8003e86:	f004 fc72 	bl	800876e <USB_HC_Halt>
 8003e8a:	e025      	b.n	8003ed8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	78fa      	ldrb	r2, [r7, #3]
 8003e92:	4611      	mov	r1, r2
 8003e94:	4618      	mov	r0, r3
 8003e96:	f003 fec0 	bl	8007c1a <USB_ReadChInterrupts>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ea0:	2b80      	cmp	r3, #128	@ 0x80
 8003ea2:	d119      	bne.n	8003ed8 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003ea4:	78fb      	ldrb	r3, [r7, #3]
 8003ea6:	015a      	lsls	r2, r3, #5
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	4413      	add	r3, r2
 8003eac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	2380      	movs	r3, #128	@ 0x80
 8003eb4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003eb6:	78fa      	ldrb	r2, [r7, #3]
 8003eb8:	6879      	ldr	r1, [r7, #4]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	011b      	lsls	r3, r3, #4
 8003ebe:	1a9b      	subs	r3, r3, r2
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	440b      	add	r3, r1
 8003ec4:	334d      	adds	r3, #77	@ 0x4d
 8003ec6:	2207      	movs	r2, #7
 8003ec8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	78fa      	ldrb	r2, [r7, #3]
 8003ed0:	4611      	mov	r1, r2
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f004 fc4b 	bl	800876e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	78fa      	ldrb	r2, [r7, #3]
 8003ede:	4611      	mov	r1, r2
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f003 fe9a 	bl	8007c1a <USB_ReadChInterrupts>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003eec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ef0:	d112      	bne.n	8003f18 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	78fa      	ldrb	r2, [r7, #3]
 8003ef8:	4611      	mov	r1, r2
 8003efa:	4618      	mov	r0, r3
 8003efc:	f004 fc37 	bl	800876e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003f00:	78fb      	ldrb	r3, [r7, #3]
 8003f02:	015a      	lsls	r2, r3, #5
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	4413      	add	r3, r2
 8003f08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003f12:	6093      	str	r3, [r2, #8]
 8003f14:	f000 bd75 	b.w	8004a02 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	78fa      	ldrb	r2, [r7, #3]
 8003f1e:	4611      	mov	r1, r2
 8003f20:	4618      	mov	r0, r3
 8003f22:	f003 fe7a 	bl	8007c1a <USB_ReadChInterrupts>
 8003f26:	4603      	mov	r3, r0
 8003f28:	f003 0301 	and.w	r3, r3, #1
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	f040 8128 	bne.w	8004182 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003f32:	78fb      	ldrb	r3, [r7, #3]
 8003f34:	015a      	lsls	r2, r3, #5
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	4413      	add	r3, r2
 8003f3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f3e:	461a      	mov	r2, r3
 8003f40:	2320      	movs	r3, #32
 8003f42:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003f44:	78fa      	ldrb	r2, [r7, #3]
 8003f46:	6879      	ldr	r1, [r7, #4]
 8003f48:	4613      	mov	r3, r2
 8003f4a:	011b      	lsls	r3, r3, #4
 8003f4c:	1a9b      	subs	r3, r3, r2
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	440b      	add	r3, r1
 8003f52:	331b      	adds	r3, #27
 8003f54:	781b      	ldrb	r3, [r3, #0]
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d119      	bne.n	8003f8e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003f5a:	78fa      	ldrb	r2, [r7, #3]
 8003f5c:	6879      	ldr	r1, [r7, #4]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	011b      	lsls	r3, r3, #4
 8003f62:	1a9b      	subs	r3, r3, r2
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	440b      	add	r3, r1
 8003f68:	331b      	adds	r3, #27
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003f6e:	78fb      	ldrb	r3, [r7, #3]
 8003f70:	015a      	lsls	r2, r3, #5
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	4413      	add	r3, r2
 8003f76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	78fa      	ldrb	r2, [r7, #3]
 8003f7e:	0151      	lsls	r1, r2, #5
 8003f80:	693a      	ldr	r2, [r7, #16]
 8003f82:	440a      	add	r2, r1
 8003f84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003f88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f8c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	799b      	ldrb	r3, [r3, #6]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d01b      	beq.n	8003fce <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003f96:	78fa      	ldrb	r2, [r7, #3]
 8003f98:	6879      	ldr	r1, [r7, #4]
 8003f9a:	4613      	mov	r3, r2
 8003f9c:	011b      	lsls	r3, r3, #4
 8003f9e:	1a9b      	subs	r3, r3, r2
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	440b      	add	r3, r1
 8003fa4:	3330      	adds	r3, #48	@ 0x30
 8003fa6:	6819      	ldr	r1, [r3, #0]
 8003fa8:	78fb      	ldrb	r3, [r7, #3]
 8003faa:	015a      	lsls	r2, r3, #5
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	4413      	add	r3, r2
 8003fb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fb4:	691b      	ldr	r3, [r3, #16]
 8003fb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fba:	78fa      	ldrb	r2, [r7, #3]
 8003fbc:	1ac9      	subs	r1, r1, r3
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	011b      	lsls	r3, r3, #4
 8003fc4:	1a9b      	subs	r3, r3, r2
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	4403      	add	r3, r0
 8003fca:	3338      	adds	r3, #56	@ 0x38
 8003fcc:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003fce:	78fa      	ldrb	r2, [r7, #3]
 8003fd0:	6879      	ldr	r1, [r7, #4]
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	011b      	lsls	r3, r3, #4
 8003fd6:	1a9b      	subs	r3, r3, r2
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	440b      	add	r3, r1
 8003fdc:	334d      	adds	r3, #77	@ 0x4d
 8003fde:	2201      	movs	r2, #1
 8003fe0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003fe2:	78fa      	ldrb	r2, [r7, #3]
 8003fe4:	6879      	ldr	r1, [r7, #4]
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	011b      	lsls	r3, r3, #4
 8003fea:	1a9b      	subs	r3, r3, r2
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	440b      	add	r3, r1
 8003ff0:	3344      	adds	r3, #68	@ 0x44
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003ff6:	78fb      	ldrb	r3, [r7, #3]
 8003ff8:	015a      	lsls	r2, r3, #5
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	4413      	add	r3, r2
 8003ffe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004002:	461a      	mov	r2, r3
 8004004:	2301      	movs	r3, #1
 8004006:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004008:	78fa      	ldrb	r2, [r7, #3]
 800400a:	6879      	ldr	r1, [r7, #4]
 800400c:	4613      	mov	r3, r2
 800400e:	011b      	lsls	r3, r3, #4
 8004010:	1a9b      	subs	r3, r3, r2
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	440b      	add	r3, r1
 8004016:	3326      	adds	r3, #38	@ 0x26
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d00a      	beq.n	8004034 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800401e:	78fa      	ldrb	r2, [r7, #3]
 8004020:	6879      	ldr	r1, [r7, #4]
 8004022:	4613      	mov	r3, r2
 8004024:	011b      	lsls	r3, r3, #4
 8004026:	1a9b      	subs	r3, r3, r2
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	440b      	add	r3, r1
 800402c:	3326      	adds	r3, #38	@ 0x26
 800402e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004030:	2b02      	cmp	r3, #2
 8004032:	d110      	bne.n	8004056 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	78fa      	ldrb	r2, [r7, #3]
 800403a:	4611      	mov	r1, r2
 800403c:	4618      	mov	r0, r3
 800403e:	f004 fb96 	bl	800876e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004042:	78fb      	ldrb	r3, [r7, #3]
 8004044:	015a      	lsls	r2, r3, #5
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	4413      	add	r3, r2
 800404a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800404e:	461a      	mov	r2, r3
 8004050:	2310      	movs	r3, #16
 8004052:	6093      	str	r3, [r2, #8]
 8004054:	e03d      	b.n	80040d2 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004056:	78fa      	ldrb	r2, [r7, #3]
 8004058:	6879      	ldr	r1, [r7, #4]
 800405a:	4613      	mov	r3, r2
 800405c:	011b      	lsls	r3, r3, #4
 800405e:	1a9b      	subs	r3, r3, r2
 8004060:	009b      	lsls	r3, r3, #2
 8004062:	440b      	add	r3, r1
 8004064:	3326      	adds	r3, #38	@ 0x26
 8004066:	781b      	ldrb	r3, [r3, #0]
 8004068:	2b03      	cmp	r3, #3
 800406a:	d00a      	beq.n	8004082 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800406c:	78fa      	ldrb	r2, [r7, #3]
 800406e:	6879      	ldr	r1, [r7, #4]
 8004070:	4613      	mov	r3, r2
 8004072:	011b      	lsls	r3, r3, #4
 8004074:	1a9b      	subs	r3, r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	440b      	add	r3, r1
 800407a:	3326      	adds	r3, #38	@ 0x26
 800407c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800407e:	2b01      	cmp	r3, #1
 8004080:	d127      	bne.n	80040d2 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004082:	78fb      	ldrb	r3, [r7, #3]
 8004084:	015a      	lsls	r2, r3, #5
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	4413      	add	r3, r2
 800408a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	78fa      	ldrb	r2, [r7, #3]
 8004092:	0151      	lsls	r1, r2, #5
 8004094:	693a      	ldr	r2, [r7, #16]
 8004096:	440a      	add	r2, r1
 8004098:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800409c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80040a0:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80040a2:	78fa      	ldrb	r2, [r7, #3]
 80040a4:	6879      	ldr	r1, [r7, #4]
 80040a6:	4613      	mov	r3, r2
 80040a8:	011b      	lsls	r3, r3, #4
 80040aa:	1a9b      	subs	r3, r3, r2
 80040ac:	009b      	lsls	r3, r3, #2
 80040ae:	440b      	add	r3, r1
 80040b0:	334c      	adds	r3, #76	@ 0x4c
 80040b2:	2201      	movs	r2, #1
 80040b4:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80040b6:	78fa      	ldrb	r2, [r7, #3]
 80040b8:	6879      	ldr	r1, [r7, #4]
 80040ba:	4613      	mov	r3, r2
 80040bc:	011b      	lsls	r3, r3, #4
 80040be:	1a9b      	subs	r3, r3, r2
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	440b      	add	r3, r1
 80040c4:	334c      	adds	r3, #76	@ 0x4c
 80040c6:	781a      	ldrb	r2, [r3, #0]
 80040c8:	78fb      	ldrb	r3, [r7, #3]
 80040ca:	4619      	mov	r1, r3
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f006 fead 	bl	800ae2c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	799b      	ldrb	r3, [r3, #6]
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d13b      	bne.n	8004152 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80040da:	78fa      	ldrb	r2, [r7, #3]
 80040dc:	6879      	ldr	r1, [r7, #4]
 80040de:	4613      	mov	r3, r2
 80040e0:	011b      	lsls	r3, r3, #4
 80040e2:	1a9b      	subs	r3, r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	440b      	add	r3, r1
 80040e8:	3338      	adds	r3, #56	@ 0x38
 80040ea:	6819      	ldr	r1, [r3, #0]
 80040ec:	78fa      	ldrb	r2, [r7, #3]
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	4613      	mov	r3, r2
 80040f2:	011b      	lsls	r3, r3, #4
 80040f4:	1a9b      	subs	r3, r3, r2
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	4403      	add	r3, r0
 80040fa:	3328      	adds	r3, #40	@ 0x28
 80040fc:	881b      	ldrh	r3, [r3, #0]
 80040fe:	440b      	add	r3, r1
 8004100:	1e59      	subs	r1, r3, #1
 8004102:	78fa      	ldrb	r2, [r7, #3]
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	4613      	mov	r3, r2
 8004108:	011b      	lsls	r3, r3, #4
 800410a:	1a9b      	subs	r3, r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	4403      	add	r3, r0
 8004110:	3328      	adds	r3, #40	@ 0x28
 8004112:	881b      	ldrh	r3, [r3, #0]
 8004114:	fbb1 f3f3 	udiv	r3, r1, r3
 8004118:	f003 0301 	and.w	r3, r3, #1
 800411c:	2b00      	cmp	r3, #0
 800411e:	f000 8470 	beq.w	8004a02 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8004122:	78fa      	ldrb	r2, [r7, #3]
 8004124:	6879      	ldr	r1, [r7, #4]
 8004126:	4613      	mov	r3, r2
 8004128:	011b      	lsls	r3, r3, #4
 800412a:	1a9b      	subs	r3, r3, r2
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	440b      	add	r3, r1
 8004130:	333c      	adds	r3, #60	@ 0x3c
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	78fa      	ldrb	r2, [r7, #3]
 8004136:	f083 0301 	eor.w	r3, r3, #1
 800413a:	b2d8      	uxtb	r0, r3
 800413c:	6879      	ldr	r1, [r7, #4]
 800413e:	4613      	mov	r3, r2
 8004140:	011b      	lsls	r3, r3, #4
 8004142:	1a9b      	subs	r3, r3, r2
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	440b      	add	r3, r1
 8004148:	333c      	adds	r3, #60	@ 0x3c
 800414a:	4602      	mov	r2, r0
 800414c:	701a      	strb	r2, [r3, #0]
 800414e:	f000 bc58 	b.w	8004a02 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8004152:	78fa      	ldrb	r2, [r7, #3]
 8004154:	6879      	ldr	r1, [r7, #4]
 8004156:	4613      	mov	r3, r2
 8004158:	011b      	lsls	r3, r3, #4
 800415a:	1a9b      	subs	r3, r3, r2
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	440b      	add	r3, r1
 8004160:	333c      	adds	r3, #60	@ 0x3c
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	78fa      	ldrb	r2, [r7, #3]
 8004166:	f083 0301 	eor.w	r3, r3, #1
 800416a:	b2d8      	uxtb	r0, r3
 800416c:	6879      	ldr	r1, [r7, #4]
 800416e:	4613      	mov	r3, r2
 8004170:	011b      	lsls	r3, r3, #4
 8004172:	1a9b      	subs	r3, r3, r2
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	440b      	add	r3, r1
 8004178:	333c      	adds	r3, #60	@ 0x3c
 800417a:	4602      	mov	r2, r0
 800417c:	701a      	strb	r2, [r3, #0]
 800417e:	f000 bc40 	b.w	8004a02 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	78fa      	ldrb	r2, [r7, #3]
 8004188:	4611      	mov	r1, r2
 800418a:	4618      	mov	r0, r3
 800418c:	f003 fd45 	bl	8007c1a <USB_ReadChInterrupts>
 8004190:	4603      	mov	r3, r0
 8004192:	f003 0320 	and.w	r3, r3, #32
 8004196:	2b20      	cmp	r3, #32
 8004198:	d131      	bne.n	80041fe <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800419a:	78fb      	ldrb	r3, [r7, #3]
 800419c:	015a      	lsls	r2, r3, #5
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	4413      	add	r3, r2
 80041a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041a6:	461a      	mov	r2, r3
 80041a8:	2320      	movs	r3, #32
 80041aa:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80041ac:	78fa      	ldrb	r2, [r7, #3]
 80041ae:	6879      	ldr	r1, [r7, #4]
 80041b0:	4613      	mov	r3, r2
 80041b2:	011b      	lsls	r3, r3, #4
 80041b4:	1a9b      	subs	r3, r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	440b      	add	r3, r1
 80041ba:	331a      	adds	r3, #26
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	2b01      	cmp	r3, #1
 80041c0:	f040 841f 	bne.w	8004a02 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80041c4:	78fa      	ldrb	r2, [r7, #3]
 80041c6:	6879      	ldr	r1, [r7, #4]
 80041c8:	4613      	mov	r3, r2
 80041ca:	011b      	lsls	r3, r3, #4
 80041cc:	1a9b      	subs	r3, r3, r2
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	440b      	add	r3, r1
 80041d2:	331b      	adds	r3, #27
 80041d4:	2201      	movs	r2, #1
 80041d6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80041d8:	78fa      	ldrb	r2, [r7, #3]
 80041da:	6879      	ldr	r1, [r7, #4]
 80041dc:	4613      	mov	r3, r2
 80041de:	011b      	lsls	r3, r3, #4
 80041e0:	1a9b      	subs	r3, r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	440b      	add	r3, r1
 80041e6:	334d      	adds	r3, #77	@ 0x4d
 80041e8:	2203      	movs	r2, #3
 80041ea:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	78fa      	ldrb	r2, [r7, #3]
 80041f2:	4611      	mov	r1, r2
 80041f4:	4618      	mov	r0, r3
 80041f6:	f004 faba 	bl	800876e <USB_HC_Halt>
 80041fa:	f000 bc02 	b.w	8004a02 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	78fa      	ldrb	r2, [r7, #3]
 8004204:	4611      	mov	r1, r2
 8004206:	4618      	mov	r0, r3
 8004208:	f003 fd07 	bl	8007c1a <USB_ReadChInterrupts>
 800420c:	4603      	mov	r3, r0
 800420e:	f003 0302 	and.w	r3, r3, #2
 8004212:	2b02      	cmp	r3, #2
 8004214:	f040 8305 	bne.w	8004822 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004218:	78fb      	ldrb	r3, [r7, #3]
 800421a:	015a      	lsls	r2, r3, #5
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	4413      	add	r3, r2
 8004220:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004224:	461a      	mov	r2, r3
 8004226:	2302      	movs	r3, #2
 8004228:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800422a:	78fa      	ldrb	r2, [r7, #3]
 800422c:	6879      	ldr	r1, [r7, #4]
 800422e:	4613      	mov	r3, r2
 8004230:	011b      	lsls	r3, r3, #4
 8004232:	1a9b      	subs	r3, r3, r2
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	440b      	add	r3, r1
 8004238:	334d      	adds	r3, #77	@ 0x4d
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	2b01      	cmp	r3, #1
 800423e:	d114      	bne.n	800426a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004240:	78fa      	ldrb	r2, [r7, #3]
 8004242:	6879      	ldr	r1, [r7, #4]
 8004244:	4613      	mov	r3, r2
 8004246:	011b      	lsls	r3, r3, #4
 8004248:	1a9b      	subs	r3, r3, r2
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	440b      	add	r3, r1
 800424e:	334d      	adds	r3, #77	@ 0x4d
 8004250:	2202      	movs	r2, #2
 8004252:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004254:	78fa      	ldrb	r2, [r7, #3]
 8004256:	6879      	ldr	r1, [r7, #4]
 8004258:	4613      	mov	r3, r2
 800425a:	011b      	lsls	r3, r3, #4
 800425c:	1a9b      	subs	r3, r3, r2
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	440b      	add	r3, r1
 8004262:	334c      	adds	r3, #76	@ 0x4c
 8004264:	2201      	movs	r2, #1
 8004266:	701a      	strb	r2, [r3, #0]
 8004268:	e2cc      	b.n	8004804 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800426a:	78fa      	ldrb	r2, [r7, #3]
 800426c:	6879      	ldr	r1, [r7, #4]
 800426e:	4613      	mov	r3, r2
 8004270:	011b      	lsls	r3, r3, #4
 8004272:	1a9b      	subs	r3, r3, r2
 8004274:	009b      	lsls	r3, r3, #2
 8004276:	440b      	add	r3, r1
 8004278:	334d      	adds	r3, #77	@ 0x4d
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	2b06      	cmp	r3, #6
 800427e:	d114      	bne.n	80042aa <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004280:	78fa      	ldrb	r2, [r7, #3]
 8004282:	6879      	ldr	r1, [r7, #4]
 8004284:	4613      	mov	r3, r2
 8004286:	011b      	lsls	r3, r3, #4
 8004288:	1a9b      	subs	r3, r3, r2
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	440b      	add	r3, r1
 800428e:	334d      	adds	r3, #77	@ 0x4d
 8004290:	2202      	movs	r2, #2
 8004292:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8004294:	78fa      	ldrb	r2, [r7, #3]
 8004296:	6879      	ldr	r1, [r7, #4]
 8004298:	4613      	mov	r3, r2
 800429a:	011b      	lsls	r3, r3, #4
 800429c:	1a9b      	subs	r3, r3, r2
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	440b      	add	r3, r1
 80042a2:	334c      	adds	r3, #76	@ 0x4c
 80042a4:	2205      	movs	r2, #5
 80042a6:	701a      	strb	r2, [r3, #0]
 80042a8:	e2ac      	b.n	8004804 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80042aa:	78fa      	ldrb	r2, [r7, #3]
 80042ac:	6879      	ldr	r1, [r7, #4]
 80042ae:	4613      	mov	r3, r2
 80042b0:	011b      	lsls	r3, r3, #4
 80042b2:	1a9b      	subs	r3, r3, r2
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	440b      	add	r3, r1
 80042b8:	334d      	adds	r3, #77	@ 0x4d
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	2b07      	cmp	r3, #7
 80042be:	d00b      	beq.n	80042d8 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80042c0:	78fa      	ldrb	r2, [r7, #3]
 80042c2:	6879      	ldr	r1, [r7, #4]
 80042c4:	4613      	mov	r3, r2
 80042c6:	011b      	lsls	r3, r3, #4
 80042c8:	1a9b      	subs	r3, r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	440b      	add	r3, r1
 80042ce:	334d      	adds	r3, #77	@ 0x4d
 80042d0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80042d2:	2b09      	cmp	r3, #9
 80042d4:	f040 80a6 	bne.w	8004424 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80042d8:	78fa      	ldrb	r2, [r7, #3]
 80042da:	6879      	ldr	r1, [r7, #4]
 80042dc:	4613      	mov	r3, r2
 80042de:	011b      	lsls	r3, r3, #4
 80042e0:	1a9b      	subs	r3, r3, r2
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	440b      	add	r3, r1
 80042e6:	334d      	adds	r3, #77	@ 0x4d
 80042e8:	2202      	movs	r2, #2
 80042ea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80042ec:	78fa      	ldrb	r2, [r7, #3]
 80042ee:	6879      	ldr	r1, [r7, #4]
 80042f0:	4613      	mov	r3, r2
 80042f2:	011b      	lsls	r3, r3, #4
 80042f4:	1a9b      	subs	r3, r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	440b      	add	r3, r1
 80042fa:	3344      	adds	r3, #68	@ 0x44
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	1c59      	adds	r1, r3, #1
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	4613      	mov	r3, r2
 8004304:	011b      	lsls	r3, r3, #4
 8004306:	1a9b      	subs	r3, r3, r2
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	4403      	add	r3, r0
 800430c:	3344      	adds	r3, #68	@ 0x44
 800430e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004310:	78fa      	ldrb	r2, [r7, #3]
 8004312:	6879      	ldr	r1, [r7, #4]
 8004314:	4613      	mov	r3, r2
 8004316:	011b      	lsls	r3, r3, #4
 8004318:	1a9b      	subs	r3, r3, r2
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	440b      	add	r3, r1
 800431e:	3344      	adds	r3, #68	@ 0x44
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2b02      	cmp	r3, #2
 8004324:	d943      	bls.n	80043ae <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004326:	78fa      	ldrb	r2, [r7, #3]
 8004328:	6879      	ldr	r1, [r7, #4]
 800432a:	4613      	mov	r3, r2
 800432c:	011b      	lsls	r3, r3, #4
 800432e:	1a9b      	subs	r3, r3, r2
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	440b      	add	r3, r1
 8004334:	3344      	adds	r3, #68	@ 0x44
 8004336:	2200      	movs	r2, #0
 8004338:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800433a:	78fa      	ldrb	r2, [r7, #3]
 800433c:	6879      	ldr	r1, [r7, #4]
 800433e:	4613      	mov	r3, r2
 8004340:	011b      	lsls	r3, r3, #4
 8004342:	1a9b      	subs	r3, r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	440b      	add	r3, r1
 8004348:	331a      	adds	r3, #26
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d123      	bne.n	8004398 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8004350:	78fa      	ldrb	r2, [r7, #3]
 8004352:	6879      	ldr	r1, [r7, #4]
 8004354:	4613      	mov	r3, r2
 8004356:	011b      	lsls	r3, r3, #4
 8004358:	1a9b      	subs	r3, r3, r2
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	440b      	add	r3, r1
 800435e:	331b      	adds	r3, #27
 8004360:	2200      	movs	r2, #0
 8004362:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004364:	78fa      	ldrb	r2, [r7, #3]
 8004366:	6879      	ldr	r1, [r7, #4]
 8004368:	4613      	mov	r3, r2
 800436a:	011b      	lsls	r3, r3, #4
 800436c:	1a9b      	subs	r3, r3, r2
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	440b      	add	r3, r1
 8004372:	331c      	adds	r3, #28
 8004374:	2200      	movs	r2, #0
 8004376:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004378:	78fb      	ldrb	r3, [r7, #3]
 800437a:	015a      	lsls	r2, r3, #5
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	4413      	add	r3, r2
 8004380:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	78fa      	ldrb	r2, [r7, #3]
 8004388:	0151      	lsls	r1, r2, #5
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	440a      	add	r2, r1
 800438e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004392:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004396:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004398:	78fa      	ldrb	r2, [r7, #3]
 800439a:	6879      	ldr	r1, [r7, #4]
 800439c:	4613      	mov	r3, r2
 800439e:	011b      	lsls	r3, r3, #4
 80043a0:	1a9b      	subs	r3, r3, r2
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	440b      	add	r3, r1
 80043a6:	334c      	adds	r3, #76	@ 0x4c
 80043a8:	2204      	movs	r2, #4
 80043aa:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80043ac:	e229      	b.n	8004802 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80043ae:	78fa      	ldrb	r2, [r7, #3]
 80043b0:	6879      	ldr	r1, [r7, #4]
 80043b2:	4613      	mov	r3, r2
 80043b4:	011b      	lsls	r3, r3, #4
 80043b6:	1a9b      	subs	r3, r3, r2
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	440b      	add	r3, r1
 80043bc:	334c      	adds	r3, #76	@ 0x4c
 80043be:	2202      	movs	r2, #2
 80043c0:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80043c2:	78fa      	ldrb	r2, [r7, #3]
 80043c4:	6879      	ldr	r1, [r7, #4]
 80043c6:	4613      	mov	r3, r2
 80043c8:	011b      	lsls	r3, r3, #4
 80043ca:	1a9b      	subs	r3, r3, r2
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	440b      	add	r3, r1
 80043d0:	3326      	adds	r3, #38	@ 0x26
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d00b      	beq.n	80043f0 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80043d8:	78fa      	ldrb	r2, [r7, #3]
 80043da:	6879      	ldr	r1, [r7, #4]
 80043dc:	4613      	mov	r3, r2
 80043de:	011b      	lsls	r3, r3, #4
 80043e0:	1a9b      	subs	r3, r3, r2
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	440b      	add	r3, r1
 80043e6:	3326      	adds	r3, #38	@ 0x26
 80043e8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	f040 8209 	bne.w	8004802 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80043f0:	78fb      	ldrb	r3, [r7, #3]
 80043f2:	015a      	lsls	r2, r3, #5
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	4413      	add	r3, r2
 80043f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004406:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800440e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004410:	78fb      	ldrb	r3, [r7, #3]
 8004412:	015a      	lsls	r2, r3, #5
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	4413      	add	r3, r2
 8004418:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800441c:	461a      	mov	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004422:	e1ee      	b.n	8004802 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004424:	78fa      	ldrb	r2, [r7, #3]
 8004426:	6879      	ldr	r1, [r7, #4]
 8004428:	4613      	mov	r3, r2
 800442a:	011b      	lsls	r3, r3, #4
 800442c:	1a9b      	subs	r3, r3, r2
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	440b      	add	r3, r1
 8004432:	334d      	adds	r3, #77	@ 0x4d
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	2b05      	cmp	r3, #5
 8004438:	f040 80c8 	bne.w	80045cc <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800443c:	78fa      	ldrb	r2, [r7, #3]
 800443e:	6879      	ldr	r1, [r7, #4]
 8004440:	4613      	mov	r3, r2
 8004442:	011b      	lsls	r3, r3, #4
 8004444:	1a9b      	subs	r3, r3, r2
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	440b      	add	r3, r1
 800444a:	334d      	adds	r3, #77	@ 0x4d
 800444c:	2202      	movs	r2, #2
 800444e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004450:	78fa      	ldrb	r2, [r7, #3]
 8004452:	6879      	ldr	r1, [r7, #4]
 8004454:	4613      	mov	r3, r2
 8004456:	011b      	lsls	r3, r3, #4
 8004458:	1a9b      	subs	r3, r3, r2
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	440b      	add	r3, r1
 800445e:	331b      	adds	r3, #27
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	2b01      	cmp	r3, #1
 8004464:	f040 81ce 	bne.w	8004804 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004468:	78fa      	ldrb	r2, [r7, #3]
 800446a:	6879      	ldr	r1, [r7, #4]
 800446c:	4613      	mov	r3, r2
 800446e:	011b      	lsls	r3, r3, #4
 8004470:	1a9b      	subs	r3, r3, r2
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	440b      	add	r3, r1
 8004476:	3326      	adds	r3, #38	@ 0x26
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	2b03      	cmp	r3, #3
 800447c:	d16b      	bne.n	8004556 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800447e:	78fa      	ldrb	r2, [r7, #3]
 8004480:	6879      	ldr	r1, [r7, #4]
 8004482:	4613      	mov	r3, r2
 8004484:	011b      	lsls	r3, r3, #4
 8004486:	1a9b      	subs	r3, r3, r2
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	440b      	add	r3, r1
 800448c:	3348      	adds	r3, #72	@ 0x48
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	1c59      	adds	r1, r3, #1
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	4613      	mov	r3, r2
 8004496:	011b      	lsls	r3, r3, #4
 8004498:	1a9b      	subs	r3, r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	4403      	add	r3, r0
 800449e:	3348      	adds	r3, #72	@ 0x48
 80044a0:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80044a2:	78fa      	ldrb	r2, [r7, #3]
 80044a4:	6879      	ldr	r1, [r7, #4]
 80044a6:	4613      	mov	r3, r2
 80044a8:	011b      	lsls	r3, r3, #4
 80044aa:	1a9b      	subs	r3, r3, r2
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	440b      	add	r3, r1
 80044b0:	3348      	adds	r3, #72	@ 0x48
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d943      	bls.n	8004540 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80044b8:	78fa      	ldrb	r2, [r7, #3]
 80044ba:	6879      	ldr	r1, [r7, #4]
 80044bc:	4613      	mov	r3, r2
 80044be:	011b      	lsls	r3, r3, #4
 80044c0:	1a9b      	subs	r3, r3, r2
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	440b      	add	r3, r1
 80044c6:	3348      	adds	r3, #72	@ 0x48
 80044c8:	2200      	movs	r2, #0
 80044ca:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80044cc:	78fa      	ldrb	r2, [r7, #3]
 80044ce:	6879      	ldr	r1, [r7, #4]
 80044d0:	4613      	mov	r3, r2
 80044d2:	011b      	lsls	r3, r3, #4
 80044d4:	1a9b      	subs	r3, r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	440b      	add	r3, r1
 80044da:	331b      	adds	r3, #27
 80044dc:	2200      	movs	r2, #0
 80044de:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80044e0:	78fa      	ldrb	r2, [r7, #3]
 80044e2:	6879      	ldr	r1, [r7, #4]
 80044e4:	4613      	mov	r3, r2
 80044e6:	011b      	lsls	r3, r3, #4
 80044e8:	1a9b      	subs	r3, r3, r2
 80044ea:	009b      	lsls	r3, r3, #2
 80044ec:	440b      	add	r3, r1
 80044ee:	3344      	adds	r3, #68	@ 0x44
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d809      	bhi.n	800450a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80044f6:	78fa      	ldrb	r2, [r7, #3]
 80044f8:	6879      	ldr	r1, [r7, #4]
 80044fa:	4613      	mov	r3, r2
 80044fc:	011b      	lsls	r3, r3, #4
 80044fe:	1a9b      	subs	r3, r3, r2
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	440b      	add	r3, r1
 8004504:	331c      	adds	r3, #28
 8004506:	2201      	movs	r2, #1
 8004508:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800450a:	78fb      	ldrb	r3, [r7, #3]
 800450c:	015a      	lsls	r2, r3, #5
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	4413      	add	r3, r2
 8004512:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	78fa      	ldrb	r2, [r7, #3]
 800451a:	0151      	lsls	r1, r2, #5
 800451c:	693a      	ldr	r2, [r7, #16]
 800451e:	440a      	add	r2, r1
 8004520:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004524:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004528:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800452a:	78fa      	ldrb	r2, [r7, #3]
 800452c:	6879      	ldr	r1, [r7, #4]
 800452e:	4613      	mov	r3, r2
 8004530:	011b      	lsls	r3, r3, #4
 8004532:	1a9b      	subs	r3, r3, r2
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	440b      	add	r3, r1
 8004538:	334c      	adds	r3, #76	@ 0x4c
 800453a:	2204      	movs	r2, #4
 800453c:	701a      	strb	r2, [r3, #0]
 800453e:	e014      	b.n	800456a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004540:	78fa      	ldrb	r2, [r7, #3]
 8004542:	6879      	ldr	r1, [r7, #4]
 8004544:	4613      	mov	r3, r2
 8004546:	011b      	lsls	r3, r3, #4
 8004548:	1a9b      	subs	r3, r3, r2
 800454a:	009b      	lsls	r3, r3, #2
 800454c:	440b      	add	r3, r1
 800454e:	334c      	adds	r3, #76	@ 0x4c
 8004550:	2202      	movs	r2, #2
 8004552:	701a      	strb	r2, [r3, #0]
 8004554:	e009      	b.n	800456a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004556:	78fa      	ldrb	r2, [r7, #3]
 8004558:	6879      	ldr	r1, [r7, #4]
 800455a:	4613      	mov	r3, r2
 800455c:	011b      	lsls	r3, r3, #4
 800455e:	1a9b      	subs	r3, r3, r2
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	440b      	add	r3, r1
 8004564:	334c      	adds	r3, #76	@ 0x4c
 8004566:	2202      	movs	r2, #2
 8004568:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800456a:	78fa      	ldrb	r2, [r7, #3]
 800456c:	6879      	ldr	r1, [r7, #4]
 800456e:	4613      	mov	r3, r2
 8004570:	011b      	lsls	r3, r3, #4
 8004572:	1a9b      	subs	r3, r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	440b      	add	r3, r1
 8004578:	3326      	adds	r3, #38	@ 0x26
 800457a:	781b      	ldrb	r3, [r3, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00b      	beq.n	8004598 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004580:	78fa      	ldrb	r2, [r7, #3]
 8004582:	6879      	ldr	r1, [r7, #4]
 8004584:	4613      	mov	r3, r2
 8004586:	011b      	lsls	r3, r3, #4
 8004588:	1a9b      	subs	r3, r3, r2
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	440b      	add	r3, r1
 800458e:	3326      	adds	r3, #38	@ 0x26
 8004590:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004592:	2b02      	cmp	r3, #2
 8004594:	f040 8136 	bne.w	8004804 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004598:	78fb      	ldrb	r3, [r7, #3]
 800459a:	015a      	lsls	r2, r3, #5
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	4413      	add	r3, r2
 80045a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80045ae:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80045b6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80045b8:	78fb      	ldrb	r3, [r7, #3]
 80045ba:	015a      	lsls	r2, r3, #5
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	4413      	add	r3, r2
 80045c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045c4:	461a      	mov	r2, r3
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	6013      	str	r3, [r2, #0]
 80045ca:	e11b      	b.n	8004804 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80045cc:	78fa      	ldrb	r2, [r7, #3]
 80045ce:	6879      	ldr	r1, [r7, #4]
 80045d0:	4613      	mov	r3, r2
 80045d2:	011b      	lsls	r3, r3, #4
 80045d4:	1a9b      	subs	r3, r3, r2
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	440b      	add	r3, r1
 80045da:	334d      	adds	r3, #77	@ 0x4d
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	2b03      	cmp	r3, #3
 80045e0:	f040 8081 	bne.w	80046e6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80045e4:	78fa      	ldrb	r2, [r7, #3]
 80045e6:	6879      	ldr	r1, [r7, #4]
 80045e8:	4613      	mov	r3, r2
 80045ea:	011b      	lsls	r3, r3, #4
 80045ec:	1a9b      	subs	r3, r3, r2
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	440b      	add	r3, r1
 80045f2:	334d      	adds	r3, #77	@ 0x4d
 80045f4:	2202      	movs	r2, #2
 80045f6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80045f8:	78fa      	ldrb	r2, [r7, #3]
 80045fa:	6879      	ldr	r1, [r7, #4]
 80045fc:	4613      	mov	r3, r2
 80045fe:	011b      	lsls	r3, r3, #4
 8004600:	1a9b      	subs	r3, r3, r2
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	440b      	add	r3, r1
 8004606:	331b      	adds	r3, #27
 8004608:	781b      	ldrb	r3, [r3, #0]
 800460a:	2b01      	cmp	r3, #1
 800460c:	f040 80fa 	bne.w	8004804 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004610:	78fa      	ldrb	r2, [r7, #3]
 8004612:	6879      	ldr	r1, [r7, #4]
 8004614:	4613      	mov	r3, r2
 8004616:	011b      	lsls	r3, r3, #4
 8004618:	1a9b      	subs	r3, r3, r2
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	440b      	add	r3, r1
 800461e:	334c      	adds	r3, #76	@ 0x4c
 8004620:	2202      	movs	r2, #2
 8004622:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004624:	78fb      	ldrb	r3, [r7, #3]
 8004626:	015a      	lsls	r2, r3, #5
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	4413      	add	r3, r2
 800462c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	78fa      	ldrb	r2, [r7, #3]
 8004634:	0151      	lsls	r1, r2, #5
 8004636:	693a      	ldr	r2, [r7, #16]
 8004638:	440a      	add	r2, r1
 800463a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800463e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004642:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004644:	78fb      	ldrb	r3, [r7, #3]
 8004646:	015a      	lsls	r2, r3, #5
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	4413      	add	r3, r2
 800464c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004650:	68db      	ldr	r3, [r3, #12]
 8004652:	78fa      	ldrb	r2, [r7, #3]
 8004654:	0151      	lsls	r1, r2, #5
 8004656:	693a      	ldr	r2, [r7, #16]
 8004658:	440a      	add	r2, r1
 800465a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800465e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004662:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004664:	78fb      	ldrb	r3, [r7, #3]
 8004666:	015a      	lsls	r2, r3, #5
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	4413      	add	r3, r2
 800466c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	78fa      	ldrb	r2, [r7, #3]
 8004674:	0151      	lsls	r1, r2, #5
 8004676:	693a      	ldr	r2, [r7, #16]
 8004678:	440a      	add	r2, r1
 800467a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800467e:	f023 0320 	bic.w	r3, r3, #32
 8004682:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004684:	78fa      	ldrb	r2, [r7, #3]
 8004686:	6879      	ldr	r1, [r7, #4]
 8004688:	4613      	mov	r3, r2
 800468a:	011b      	lsls	r3, r3, #4
 800468c:	1a9b      	subs	r3, r3, r2
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	440b      	add	r3, r1
 8004692:	3326      	adds	r3, #38	@ 0x26
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d00b      	beq.n	80046b2 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800469a:	78fa      	ldrb	r2, [r7, #3]
 800469c:	6879      	ldr	r1, [r7, #4]
 800469e:	4613      	mov	r3, r2
 80046a0:	011b      	lsls	r3, r3, #4
 80046a2:	1a9b      	subs	r3, r3, r2
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	440b      	add	r3, r1
 80046a8:	3326      	adds	r3, #38	@ 0x26
 80046aa:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80046ac:	2b02      	cmp	r3, #2
 80046ae:	f040 80a9 	bne.w	8004804 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80046b2:	78fb      	ldrb	r3, [r7, #3]
 80046b4:	015a      	lsls	r2, r3, #5
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	4413      	add	r3, r2
 80046ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80046c8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80046d0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80046d2:	78fb      	ldrb	r3, [r7, #3]
 80046d4:	015a      	lsls	r2, r3, #5
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	4413      	add	r3, r2
 80046da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046de:	461a      	mov	r2, r3
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6013      	str	r3, [r2, #0]
 80046e4:	e08e      	b.n	8004804 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80046e6:	78fa      	ldrb	r2, [r7, #3]
 80046e8:	6879      	ldr	r1, [r7, #4]
 80046ea:	4613      	mov	r3, r2
 80046ec:	011b      	lsls	r3, r3, #4
 80046ee:	1a9b      	subs	r3, r3, r2
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	440b      	add	r3, r1
 80046f4:	334d      	adds	r3, #77	@ 0x4d
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	2b04      	cmp	r3, #4
 80046fa:	d143      	bne.n	8004784 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80046fc:	78fa      	ldrb	r2, [r7, #3]
 80046fe:	6879      	ldr	r1, [r7, #4]
 8004700:	4613      	mov	r3, r2
 8004702:	011b      	lsls	r3, r3, #4
 8004704:	1a9b      	subs	r3, r3, r2
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	440b      	add	r3, r1
 800470a:	334d      	adds	r3, #77	@ 0x4d
 800470c:	2202      	movs	r2, #2
 800470e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004710:	78fa      	ldrb	r2, [r7, #3]
 8004712:	6879      	ldr	r1, [r7, #4]
 8004714:	4613      	mov	r3, r2
 8004716:	011b      	lsls	r3, r3, #4
 8004718:	1a9b      	subs	r3, r3, r2
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	440b      	add	r3, r1
 800471e:	334c      	adds	r3, #76	@ 0x4c
 8004720:	2202      	movs	r2, #2
 8004722:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004724:	78fa      	ldrb	r2, [r7, #3]
 8004726:	6879      	ldr	r1, [r7, #4]
 8004728:	4613      	mov	r3, r2
 800472a:	011b      	lsls	r3, r3, #4
 800472c:	1a9b      	subs	r3, r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	3326      	adds	r3, #38	@ 0x26
 8004734:	781b      	ldrb	r3, [r3, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d00a      	beq.n	8004750 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800473a:	78fa      	ldrb	r2, [r7, #3]
 800473c:	6879      	ldr	r1, [r7, #4]
 800473e:	4613      	mov	r3, r2
 8004740:	011b      	lsls	r3, r3, #4
 8004742:	1a9b      	subs	r3, r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	440b      	add	r3, r1
 8004748:	3326      	adds	r3, #38	@ 0x26
 800474a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800474c:	2b02      	cmp	r3, #2
 800474e:	d159      	bne.n	8004804 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004750:	78fb      	ldrb	r3, [r7, #3]
 8004752:	015a      	lsls	r2, r3, #5
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	4413      	add	r3, r2
 8004758:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004766:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800476e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004770:	78fb      	ldrb	r3, [r7, #3]
 8004772:	015a      	lsls	r2, r3, #5
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	4413      	add	r3, r2
 8004778:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800477c:	461a      	mov	r2, r3
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6013      	str	r3, [r2, #0]
 8004782:	e03f      	b.n	8004804 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004784:	78fa      	ldrb	r2, [r7, #3]
 8004786:	6879      	ldr	r1, [r7, #4]
 8004788:	4613      	mov	r3, r2
 800478a:	011b      	lsls	r3, r3, #4
 800478c:	1a9b      	subs	r3, r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	440b      	add	r3, r1
 8004792:	334d      	adds	r3, #77	@ 0x4d
 8004794:	781b      	ldrb	r3, [r3, #0]
 8004796:	2b08      	cmp	r3, #8
 8004798:	d126      	bne.n	80047e8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800479a:	78fa      	ldrb	r2, [r7, #3]
 800479c:	6879      	ldr	r1, [r7, #4]
 800479e:	4613      	mov	r3, r2
 80047a0:	011b      	lsls	r3, r3, #4
 80047a2:	1a9b      	subs	r3, r3, r2
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	440b      	add	r3, r1
 80047a8:	334d      	adds	r3, #77	@ 0x4d
 80047aa:	2202      	movs	r2, #2
 80047ac:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80047ae:	78fa      	ldrb	r2, [r7, #3]
 80047b0:	6879      	ldr	r1, [r7, #4]
 80047b2:	4613      	mov	r3, r2
 80047b4:	011b      	lsls	r3, r3, #4
 80047b6:	1a9b      	subs	r3, r3, r2
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	440b      	add	r3, r1
 80047bc:	3344      	adds	r3, #68	@ 0x44
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	1c59      	adds	r1, r3, #1
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	4613      	mov	r3, r2
 80047c6:	011b      	lsls	r3, r3, #4
 80047c8:	1a9b      	subs	r3, r3, r2
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	4403      	add	r3, r0
 80047ce:	3344      	adds	r3, #68	@ 0x44
 80047d0:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80047d2:	78fa      	ldrb	r2, [r7, #3]
 80047d4:	6879      	ldr	r1, [r7, #4]
 80047d6:	4613      	mov	r3, r2
 80047d8:	011b      	lsls	r3, r3, #4
 80047da:	1a9b      	subs	r3, r3, r2
 80047dc:	009b      	lsls	r3, r3, #2
 80047de:	440b      	add	r3, r1
 80047e0:	334c      	adds	r3, #76	@ 0x4c
 80047e2:	2204      	movs	r2, #4
 80047e4:	701a      	strb	r2, [r3, #0]
 80047e6:	e00d      	b.n	8004804 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80047e8:	78fa      	ldrb	r2, [r7, #3]
 80047ea:	6879      	ldr	r1, [r7, #4]
 80047ec:	4613      	mov	r3, r2
 80047ee:	011b      	lsls	r3, r3, #4
 80047f0:	1a9b      	subs	r3, r3, r2
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	440b      	add	r3, r1
 80047f6:	334d      	adds	r3, #77	@ 0x4d
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	f000 8100 	beq.w	8004a00 <HCD_HC_IN_IRQHandler+0xcca>
 8004800:	e000      	b.n	8004804 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004802:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004804:	78fa      	ldrb	r2, [r7, #3]
 8004806:	6879      	ldr	r1, [r7, #4]
 8004808:	4613      	mov	r3, r2
 800480a:	011b      	lsls	r3, r3, #4
 800480c:	1a9b      	subs	r3, r3, r2
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	440b      	add	r3, r1
 8004812:	334c      	adds	r3, #76	@ 0x4c
 8004814:	781a      	ldrb	r2, [r3, #0]
 8004816:	78fb      	ldrb	r3, [r7, #3]
 8004818:	4619      	mov	r1, r3
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f006 fb06 	bl	800ae2c <HAL_HCD_HC_NotifyURBChange_Callback>
 8004820:	e0ef      	b.n	8004a02 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	78fa      	ldrb	r2, [r7, #3]
 8004828:	4611      	mov	r1, r2
 800482a:	4618      	mov	r0, r3
 800482c:	f003 f9f5 	bl	8007c1a <USB_ReadChInterrupts>
 8004830:	4603      	mov	r3, r0
 8004832:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004836:	2b40      	cmp	r3, #64	@ 0x40
 8004838:	d12f      	bne.n	800489a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800483a:	78fb      	ldrb	r3, [r7, #3]
 800483c:	015a      	lsls	r2, r3, #5
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	4413      	add	r3, r2
 8004842:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004846:	461a      	mov	r2, r3
 8004848:	2340      	movs	r3, #64	@ 0x40
 800484a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800484c:	78fa      	ldrb	r2, [r7, #3]
 800484e:	6879      	ldr	r1, [r7, #4]
 8004850:	4613      	mov	r3, r2
 8004852:	011b      	lsls	r3, r3, #4
 8004854:	1a9b      	subs	r3, r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	440b      	add	r3, r1
 800485a:	334d      	adds	r3, #77	@ 0x4d
 800485c:	2205      	movs	r2, #5
 800485e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004860:	78fa      	ldrb	r2, [r7, #3]
 8004862:	6879      	ldr	r1, [r7, #4]
 8004864:	4613      	mov	r3, r2
 8004866:	011b      	lsls	r3, r3, #4
 8004868:	1a9b      	subs	r3, r3, r2
 800486a:	009b      	lsls	r3, r3, #2
 800486c:	440b      	add	r3, r1
 800486e:	331a      	adds	r3, #26
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d109      	bne.n	800488a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004876:	78fa      	ldrb	r2, [r7, #3]
 8004878:	6879      	ldr	r1, [r7, #4]
 800487a:	4613      	mov	r3, r2
 800487c:	011b      	lsls	r3, r3, #4
 800487e:	1a9b      	subs	r3, r3, r2
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	440b      	add	r3, r1
 8004884:	3344      	adds	r3, #68	@ 0x44
 8004886:	2200      	movs	r2, #0
 8004888:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	78fa      	ldrb	r2, [r7, #3]
 8004890:	4611      	mov	r1, r2
 8004892:	4618      	mov	r0, r3
 8004894:	f003 ff6b 	bl	800876e <USB_HC_Halt>
 8004898:	e0b3      	b.n	8004a02 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	78fa      	ldrb	r2, [r7, #3]
 80048a0:	4611      	mov	r1, r2
 80048a2:	4618      	mov	r0, r3
 80048a4:	f003 f9b9 	bl	8007c1a <USB_ReadChInterrupts>
 80048a8:	4603      	mov	r3, r0
 80048aa:	f003 0310 	and.w	r3, r3, #16
 80048ae:	2b10      	cmp	r3, #16
 80048b0:	f040 80a7 	bne.w	8004a02 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80048b4:	78fa      	ldrb	r2, [r7, #3]
 80048b6:	6879      	ldr	r1, [r7, #4]
 80048b8:	4613      	mov	r3, r2
 80048ba:	011b      	lsls	r3, r3, #4
 80048bc:	1a9b      	subs	r3, r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	440b      	add	r3, r1
 80048c2:	3326      	adds	r3, #38	@ 0x26
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	2b03      	cmp	r3, #3
 80048c8:	d11b      	bne.n	8004902 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80048ca:	78fa      	ldrb	r2, [r7, #3]
 80048cc:	6879      	ldr	r1, [r7, #4]
 80048ce:	4613      	mov	r3, r2
 80048d0:	011b      	lsls	r3, r3, #4
 80048d2:	1a9b      	subs	r3, r3, r2
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	440b      	add	r3, r1
 80048d8:	3344      	adds	r3, #68	@ 0x44
 80048da:	2200      	movs	r2, #0
 80048dc:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80048de:	78fa      	ldrb	r2, [r7, #3]
 80048e0:	6879      	ldr	r1, [r7, #4]
 80048e2:	4613      	mov	r3, r2
 80048e4:	011b      	lsls	r3, r3, #4
 80048e6:	1a9b      	subs	r3, r3, r2
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	440b      	add	r3, r1
 80048ec:	334d      	adds	r3, #77	@ 0x4d
 80048ee:	2204      	movs	r2, #4
 80048f0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	78fa      	ldrb	r2, [r7, #3]
 80048f8:	4611      	mov	r1, r2
 80048fa:	4618      	mov	r0, r3
 80048fc:	f003 ff37 	bl	800876e <USB_HC_Halt>
 8004900:	e03f      	b.n	8004982 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004902:	78fa      	ldrb	r2, [r7, #3]
 8004904:	6879      	ldr	r1, [r7, #4]
 8004906:	4613      	mov	r3, r2
 8004908:	011b      	lsls	r3, r3, #4
 800490a:	1a9b      	subs	r3, r3, r2
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	440b      	add	r3, r1
 8004910:	3326      	adds	r3, #38	@ 0x26
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00a      	beq.n	800492e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004918:	78fa      	ldrb	r2, [r7, #3]
 800491a:	6879      	ldr	r1, [r7, #4]
 800491c:	4613      	mov	r3, r2
 800491e:	011b      	lsls	r3, r3, #4
 8004920:	1a9b      	subs	r3, r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	440b      	add	r3, r1
 8004926:	3326      	adds	r3, #38	@ 0x26
 8004928:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800492a:	2b02      	cmp	r3, #2
 800492c:	d129      	bne.n	8004982 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800492e:	78fa      	ldrb	r2, [r7, #3]
 8004930:	6879      	ldr	r1, [r7, #4]
 8004932:	4613      	mov	r3, r2
 8004934:	011b      	lsls	r3, r3, #4
 8004936:	1a9b      	subs	r3, r3, r2
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	440b      	add	r3, r1
 800493c:	3344      	adds	r3, #68	@ 0x44
 800493e:	2200      	movs	r2, #0
 8004940:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	799b      	ldrb	r3, [r3, #6]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00a      	beq.n	8004960 <HCD_HC_IN_IRQHandler+0xc2a>
 800494a:	78fa      	ldrb	r2, [r7, #3]
 800494c:	6879      	ldr	r1, [r7, #4]
 800494e:	4613      	mov	r3, r2
 8004950:	011b      	lsls	r3, r3, #4
 8004952:	1a9b      	subs	r3, r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	440b      	add	r3, r1
 8004958:	331b      	adds	r3, #27
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	2b01      	cmp	r3, #1
 800495e:	d110      	bne.n	8004982 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004960:	78fa      	ldrb	r2, [r7, #3]
 8004962:	6879      	ldr	r1, [r7, #4]
 8004964:	4613      	mov	r3, r2
 8004966:	011b      	lsls	r3, r3, #4
 8004968:	1a9b      	subs	r3, r3, r2
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	440b      	add	r3, r1
 800496e:	334d      	adds	r3, #77	@ 0x4d
 8004970:	2204      	movs	r2, #4
 8004972:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	78fa      	ldrb	r2, [r7, #3]
 800497a:	4611      	mov	r1, r2
 800497c:	4618      	mov	r0, r3
 800497e:	f003 fef6 	bl	800876e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004982:	78fa      	ldrb	r2, [r7, #3]
 8004984:	6879      	ldr	r1, [r7, #4]
 8004986:	4613      	mov	r3, r2
 8004988:	011b      	lsls	r3, r3, #4
 800498a:	1a9b      	subs	r3, r3, r2
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	440b      	add	r3, r1
 8004990:	331b      	adds	r3, #27
 8004992:	781b      	ldrb	r3, [r3, #0]
 8004994:	2b01      	cmp	r3, #1
 8004996:	d129      	bne.n	80049ec <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004998:	78fa      	ldrb	r2, [r7, #3]
 800499a:	6879      	ldr	r1, [r7, #4]
 800499c:	4613      	mov	r3, r2
 800499e:	011b      	lsls	r3, r3, #4
 80049a0:	1a9b      	subs	r3, r3, r2
 80049a2:	009b      	lsls	r3, r3, #2
 80049a4:	440b      	add	r3, r1
 80049a6:	331b      	adds	r3, #27
 80049a8:	2200      	movs	r2, #0
 80049aa:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80049ac:	78fb      	ldrb	r3, [r7, #3]
 80049ae:	015a      	lsls	r2, r3, #5
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	4413      	add	r3, r2
 80049b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	78fa      	ldrb	r2, [r7, #3]
 80049bc:	0151      	lsls	r1, r2, #5
 80049be:	693a      	ldr	r2, [r7, #16]
 80049c0:	440a      	add	r2, r1
 80049c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80049c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049ca:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80049cc:	78fb      	ldrb	r3, [r7, #3]
 80049ce:	015a      	lsls	r2, r3, #5
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	4413      	add	r3, r2
 80049d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	78fa      	ldrb	r2, [r7, #3]
 80049dc:	0151      	lsls	r1, r2, #5
 80049de:	693a      	ldr	r2, [r7, #16]
 80049e0:	440a      	add	r2, r1
 80049e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80049e6:	f043 0320 	orr.w	r3, r3, #32
 80049ea:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80049ec:	78fb      	ldrb	r3, [r7, #3]
 80049ee:	015a      	lsls	r2, r3, #5
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	4413      	add	r3, r2
 80049f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049f8:	461a      	mov	r2, r3
 80049fa:	2310      	movs	r3, #16
 80049fc:	6093      	str	r3, [r2, #8]
 80049fe:	e000      	b.n	8004a02 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8004a00:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8004a02:	3718      	adds	r7, #24
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}

08004a08 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b086      	sub	sp, #24
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
 8004a10:	460b      	mov	r3, r1
 8004a12:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	78fa      	ldrb	r2, [r7, #3]
 8004a24:	4611      	mov	r1, r2
 8004a26:	4618      	mov	r0, r3
 8004a28:	f003 f8f7 	bl	8007c1a <USB_ReadChInterrupts>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	f003 0304 	and.w	r3, r3, #4
 8004a32:	2b04      	cmp	r3, #4
 8004a34:	d11b      	bne.n	8004a6e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004a36:	78fb      	ldrb	r3, [r7, #3]
 8004a38:	015a      	lsls	r2, r3, #5
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a42:	461a      	mov	r2, r3
 8004a44:	2304      	movs	r3, #4
 8004a46:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004a48:	78fa      	ldrb	r2, [r7, #3]
 8004a4a:	6879      	ldr	r1, [r7, #4]
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	011b      	lsls	r3, r3, #4
 8004a50:	1a9b      	subs	r3, r3, r2
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	440b      	add	r3, r1
 8004a56:	334d      	adds	r3, #77	@ 0x4d
 8004a58:	2207      	movs	r2, #7
 8004a5a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	78fa      	ldrb	r2, [r7, #3]
 8004a62:	4611      	mov	r1, r2
 8004a64:	4618      	mov	r0, r3
 8004a66:	f003 fe82 	bl	800876e <USB_HC_Halt>
 8004a6a:	f000 bc89 	b.w	8005380 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	78fa      	ldrb	r2, [r7, #3]
 8004a74:	4611      	mov	r1, r2
 8004a76:	4618      	mov	r0, r3
 8004a78:	f003 f8cf 	bl	8007c1a <USB_ReadChInterrupts>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	f003 0320 	and.w	r3, r3, #32
 8004a82:	2b20      	cmp	r3, #32
 8004a84:	f040 8082 	bne.w	8004b8c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004a88:	78fb      	ldrb	r3, [r7, #3]
 8004a8a:	015a      	lsls	r2, r3, #5
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	4413      	add	r3, r2
 8004a90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a94:	461a      	mov	r2, r3
 8004a96:	2320      	movs	r3, #32
 8004a98:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004a9a:	78fa      	ldrb	r2, [r7, #3]
 8004a9c:	6879      	ldr	r1, [r7, #4]
 8004a9e:	4613      	mov	r3, r2
 8004aa0:	011b      	lsls	r3, r3, #4
 8004aa2:	1a9b      	subs	r3, r3, r2
 8004aa4:	009b      	lsls	r3, r3, #2
 8004aa6:	440b      	add	r3, r1
 8004aa8:	3319      	adds	r3, #25
 8004aaa:	781b      	ldrb	r3, [r3, #0]
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d124      	bne.n	8004afa <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8004ab0:	78fa      	ldrb	r2, [r7, #3]
 8004ab2:	6879      	ldr	r1, [r7, #4]
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	011b      	lsls	r3, r3, #4
 8004ab8:	1a9b      	subs	r3, r3, r2
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	440b      	add	r3, r1
 8004abe:	3319      	adds	r3, #25
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004ac4:	78fa      	ldrb	r2, [r7, #3]
 8004ac6:	6879      	ldr	r1, [r7, #4]
 8004ac8:	4613      	mov	r3, r2
 8004aca:	011b      	lsls	r3, r3, #4
 8004acc:	1a9b      	subs	r3, r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	440b      	add	r3, r1
 8004ad2:	334c      	adds	r3, #76	@ 0x4c
 8004ad4:	2202      	movs	r2, #2
 8004ad6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004ad8:	78fa      	ldrb	r2, [r7, #3]
 8004ada:	6879      	ldr	r1, [r7, #4]
 8004adc:	4613      	mov	r3, r2
 8004ade:	011b      	lsls	r3, r3, #4
 8004ae0:	1a9b      	subs	r3, r3, r2
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	440b      	add	r3, r1
 8004ae6:	334d      	adds	r3, #77	@ 0x4d
 8004ae8:	2203      	movs	r2, #3
 8004aea:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	78fa      	ldrb	r2, [r7, #3]
 8004af2:	4611      	mov	r1, r2
 8004af4:	4618      	mov	r0, r3
 8004af6:	f003 fe3a 	bl	800876e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8004afa:	78fa      	ldrb	r2, [r7, #3]
 8004afc:	6879      	ldr	r1, [r7, #4]
 8004afe:	4613      	mov	r3, r2
 8004b00:	011b      	lsls	r3, r3, #4
 8004b02:	1a9b      	subs	r3, r3, r2
 8004b04:	009b      	lsls	r3, r3, #2
 8004b06:	440b      	add	r3, r1
 8004b08:	331a      	adds	r3, #26
 8004b0a:	781b      	ldrb	r3, [r3, #0]
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	f040 8437 	bne.w	8005380 <HCD_HC_OUT_IRQHandler+0x978>
 8004b12:	78fa      	ldrb	r2, [r7, #3]
 8004b14:	6879      	ldr	r1, [r7, #4]
 8004b16:	4613      	mov	r3, r2
 8004b18:	011b      	lsls	r3, r3, #4
 8004b1a:	1a9b      	subs	r3, r3, r2
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	440b      	add	r3, r1
 8004b20:	331b      	adds	r3, #27
 8004b22:	781b      	ldrb	r3, [r3, #0]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	f040 842b 	bne.w	8005380 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004b2a:	78fa      	ldrb	r2, [r7, #3]
 8004b2c:	6879      	ldr	r1, [r7, #4]
 8004b2e:	4613      	mov	r3, r2
 8004b30:	011b      	lsls	r3, r3, #4
 8004b32:	1a9b      	subs	r3, r3, r2
 8004b34:	009b      	lsls	r3, r3, #2
 8004b36:	440b      	add	r3, r1
 8004b38:	3326      	adds	r3, #38	@ 0x26
 8004b3a:	781b      	ldrb	r3, [r3, #0]
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d009      	beq.n	8004b54 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004b40:	78fa      	ldrb	r2, [r7, #3]
 8004b42:	6879      	ldr	r1, [r7, #4]
 8004b44:	4613      	mov	r3, r2
 8004b46:	011b      	lsls	r3, r3, #4
 8004b48:	1a9b      	subs	r3, r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	440b      	add	r3, r1
 8004b4e:	331b      	adds	r3, #27
 8004b50:	2201      	movs	r2, #1
 8004b52:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004b54:	78fa      	ldrb	r2, [r7, #3]
 8004b56:	6879      	ldr	r1, [r7, #4]
 8004b58:	4613      	mov	r3, r2
 8004b5a:	011b      	lsls	r3, r3, #4
 8004b5c:	1a9b      	subs	r3, r3, r2
 8004b5e:	009b      	lsls	r3, r3, #2
 8004b60:	440b      	add	r3, r1
 8004b62:	334d      	adds	r3, #77	@ 0x4d
 8004b64:	2203      	movs	r2, #3
 8004b66:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	78fa      	ldrb	r2, [r7, #3]
 8004b6e:	4611      	mov	r1, r2
 8004b70:	4618      	mov	r0, r3
 8004b72:	f003 fdfc 	bl	800876e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004b76:	78fa      	ldrb	r2, [r7, #3]
 8004b78:	6879      	ldr	r1, [r7, #4]
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	011b      	lsls	r3, r3, #4
 8004b7e:	1a9b      	subs	r3, r3, r2
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	440b      	add	r3, r1
 8004b84:	3344      	adds	r3, #68	@ 0x44
 8004b86:	2200      	movs	r2, #0
 8004b88:	601a      	str	r2, [r3, #0]
 8004b8a:	e3f9      	b.n	8005380 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	78fa      	ldrb	r2, [r7, #3]
 8004b92:	4611      	mov	r1, r2
 8004b94:	4618      	mov	r0, r3
 8004b96:	f003 f840 	bl	8007c1a <USB_ReadChInterrupts>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ba0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ba4:	d111      	bne.n	8004bca <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004ba6:	78fb      	ldrb	r3, [r7, #3]
 8004ba8:	015a      	lsls	r2, r3, #5
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	4413      	add	r3, r2
 8004bae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004bb8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	78fa      	ldrb	r2, [r7, #3]
 8004bc0:	4611      	mov	r1, r2
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f003 fdd3 	bl	800876e <USB_HC_Halt>
 8004bc8:	e3da      	b.n	8005380 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	78fa      	ldrb	r2, [r7, #3]
 8004bd0:	4611      	mov	r1, r2
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f003 f821 	bl	8007c1a <USB_ReadChInterrupts>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	f003 0301 	and.w	r3, r3, #1
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d168      	bne.n	8004cb4 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004be2:	78fa      	ldrb	r2, [r7, #3]
 8004be4:	6879      	ldr	r1, [r7, #4]
 8004be6:	4613      	mov	r3, r2
 8004be8:	011b      	lsls	r3, r3, #4
 8004bea:	1a9b      	subs	r3, r3, r2
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	440b      	add	r3, r1
 8004bf0:	3344      	adds	r3, #68	@ 0x44
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	78fa      	ldrb	r2, [r7, #3]
 8004bfc:	4611      	mov	r1, r2
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f003 f80b 	bl	8007c1a <USB_ReadChInterrupts>
 8004c04:	4603      	mov	r3, r0
 8004c06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c0a:	2b40      	cmp	r3, #64	@ 0x40
 8004c0c:	d112      	bne.n	8004c34 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004c0e:	78fa      	ldrb	r2, [r7, #3]
 8004c10:	6879      	ldr	r1, [r7, #4]
 8004c12:	4613      	mov	r3, r2
 8004c14:	011b      	lsls	r3, r3, #4
 8004c16:	1a9b      	subs	r3, r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	440b      	add	r3, r1
 8004c1c:	3319      	adds	r3, #25
 8004c1e:	2201      	movs	r2, #1
 8004c20:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004c22:	78fb      	ldrb	r3, [r7, #3]
 8004c24:	015a      	lsls	r2, r3, #5
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	4413      	add	r3, r2
 8004c2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c2e:	461a      	mov	r2, r3
 8004c30:	2340      	movs	r3, #64	@ 0x40
 8004c32:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004c34:	78fa      	ldrb	r2, [r7, #3]
 8004c36:	6879      	ldr	r1, [r7, #4]
 8004c38:	4613      	mov	r3, r2
 8004c3a:	011b      	lsls	r3, r3, #4
 8004c3c:	1a9b      	subs	r3, r3, r2
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	440b      	add	r3, r1
 8004c42:	331b      	adds	r3, #27
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d019      	beq.n	8004c7e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004c4a:	78fa      	ldrb	r2, [r7, #3]
 8004c4c:	6879      	ldr	r1, [r7, #4]
 8004c4e:	4613      	mov	r3, r2
 8004c50:	011b      	lsls	r3, r3, #4
 8004c52:	1a9b      	subs	r3, r3, r2
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	440b      	add	r3, r1
 8004c58:	331b      	adds	r3, #27
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004c5e:	78fb      	ldrb	r3, [r7, #3]
 8004c60:	015a      	lsls	r2, r3, #5
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	4413      	add	r3, r2
 8004c66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	78fa      	ldrb	r2, [r7, #3]
 8004c6e:	0151      	lsls	r1, r2, #5
 8004c70:	693a      	ldr	r2, [r7, #16]
 8004c72:	440a      	add	r2, r1
 8004c74:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004c78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c7c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004c7e:	78fb      	ldrb	r3, [r7, #3]
 8004c80:	015a      	lsls	r2, r3, #5
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	4413      	add	r3, r2
 8004c86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004c90:	78fa      	ldrb	r2, [r7, #3]
 8004c92:	6879      	ldr	r1, [r7, #4]
 8004c94:	4613      	mov	r3, r2
 8004c96:	011b      	lsls	r3, r3, #4
 8004c98:	1a9b      	subs	r3, r3, r2
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	440b      	add	r3, r1
 8004c9e:	334d      	adds	r3, #77	@ 0x4d
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	78fa      	ldrb	r2, [r7, #3]
 8004caa:	4611      	mov	r1, r2
 8004cac:	4618      	mov	r0, r3
 8004cae:	f003 fd5e 	bl	800876e <USB_HC_Halt>
 8004cb2:	e365      	b.n	8005380 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	78fa      	ldrb	r2, [r7, #3]
 8004cba:	4611      	mov	r1, r2
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f002 ffac 	bl	8007c1a <USB_ReadChInterrupts>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cc8:	2b40      	cmp	r3, #64	@ 0x40
 8004cca:	d139      	bne.n	8004d40 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004ccc:	78fa      	ldrb	r2, [r7, #3]
 8004cce:	6879      	ldr	r1, [r7, #4]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	011b      	lsls	r3, r3, #4
 8004cd4:	1a9b      	subs	r3, r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	440b      	add	r3, r1
 8004cda:	334d      	adds	r3, #77	@ 0x4d
 8004cdc:	2205      	movs	r2, #5
 8004cde:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004ce0:	78fa      	ldrb	r2, [r7, #3]
 8004ce2:	6879      	ldr	r1, [r7, #4]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	011b      	lsls	r3, r3, #4
 8004ce8:	1a9b      	subs	r3, r3, r2
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	440b      	add	r3, r1
 8004cee:	331a      	adds	r3, #26
 8004cf0:	781b      	ldrb	r3, [r3, #0]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d109      	bne.n	8004d0a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004cf6:	78fa      	ldrb	r2, [r7, #3]
 8004cf8:	6879      	ldr	r1, [r7, #4]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	011b      	lsls	r3, r3, #4
 8004cfe:	1a9b      	subs	r3, r3, r2
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	440b      	add	r3, r1
 8004d04:	3319      	adds	r3, #25
 8004d06:	2201      	movs	r2, #1
 8004d08:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8004d0a:	78fa      	ldrb	r2, [r7, #3]
 8004d0c:	6879      	ldr	r1, [r7, #4]
 8004d0e:	4613      	mov	r3, r2
 8004d10:	011b      	lsls	r3, r3, #4
 8004d12:	1a9b      	subs	r3, r3, r2
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	440b      	add	r3, r1
 8004d18:	3344      	adds	r3, #68	@ 0x44
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	78fa      	ldrb	r2, [r7, #3]
 8004d24:	4611      	mov	r1, r2
 8004d26:	4618      	mov	r0, r3
 8004d28:	f003 fd21 	bl	800876e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004d2c:	78fb      	ldrb	r3, [r7, #3]
 8004d2e:	015a      	lsls	r2, r3, #5
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	4413      	add	r3, r2
 8004d34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d38:	461a      	mov	r2, r3
 8004d3a:	2340      	movs	r3, #64	@ 0x40
 8004d3c:	6093      	str	r3, [r2, #8]
 8004d3e:	e31f      	b.n	8005380 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	78fa      	ldrb	r2, [r7, #3]
 8004d46:	4611      	mov	r1, r2
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f002 ff66 	bl	8007c1a <USB_ReadChInterrupts>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	f003 0308 	and.w	r3, r3, #8
 8004d54:	2b08      	cmp	r3, #8
 8004d56:	d11a      	bne.n	8004d8e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004d58:	78fb      	ldrb	r3, [r7, #3]
 8004d5a:	015a      	lsls	r2, r3, #5
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	4413      	add	r3, r2
 8004d60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d64:	461a      	mov	r2, r3
 8004d66:	2308      	movs	r3, #8
 8004d68:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004d6a:	78fa      	ldrb	r2, [r7, #3]
 8004d6c:	6879      	ldr	r1, [r7, #4]
 8004d6e:	4613      	mov	r3, r2
 8004d70:	011b      	lsls	r3, r3, #4
 8004d72:	1a9b      	subs	r3, r3, r2
 8004d74:	009b      	lsls	r3, r3, #2
 8004d76:	440b      	add	r3, r1
 8004d78:	334d      	adds	r3, #77	@ 0x4d
 8004d7a:	2206      	movs	r2, #6
 8004d7c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	78fa      	ldrb	r2, [r7, #3]
 8004d84:	4611      	mov	r1, r2
 8004d86:	4618      	mov	r0, r3
 8004d88:	f003 fcf1 	bl	800876e <USB_HC_Halt>
 8004d8c:	e2f8      	b.n	8005380 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	78fa      	ldrb	r2, [r7, #3]
 8004d94:	4611      	mov	r1, r2
 8004d96:	4618      	mov	r0, r3
 8004d98:	f002 ff3f 	bl	8007c1a <USB_ReadChInterrupts>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	f003 0310 	and.w	r3, r3, #16
 8004da2:	2b10      	cmp	r3, #16
 8004da4:	d144      	bne.n	8004e30 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004da6:	78fa      	ldrb	r2, [r7, #3]
 8004da8:	6879      	ldr	r1, [r7, #4]
 8004daa:	4613      	mov	r3, r2
 8004dac:	011b      	lsls	r3, r3, #4
 8004dae:	1a9b      	subs	r3, r3, r2
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	440b      	add	r3, r1
 8004db4:	3344      	adds	r3, #68	@ 0x44
 8004db6:	2200      	movs	r2, #0
 8004db8:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004dba:	78fa      	ldrb	r2, [r7, #3]
 8004dbc:	6879      	ldr	r1, [r7, #4]
 8004dbe:	4613      	mov	r3, r2
 8004dc0:	011b      	lsls	r3, r3, #4
 8004dc2:	1a9b      	subs	r3, r3, r2
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	440b      	add	r3, r1
 8004dc8:	334d      	adds	r3, #77	@ 0x4d
 8004dca:	2204      	movs	r2, #4
 8004dcc:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8004dce:	78fa      	ldrb	r2, [r7, #3]
 8004dd0:	6879      	ldr	r1, [r7, #4]
 8004dd2:	4613      	mov	r3, r2
 8004dd4:	011b      	lsls	r3, r3, #4
 8004dd6:	1a9b      	subs	r3, r3, r2
 8004dd8:	009b      	lsls	r3, r3, #2
 8004dda:	440b      	add	r3, r1
 8004ddc:	3319      	adds	r3, #25
 8004dde:	781b      	ldrb	r3, [r3, #0]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d114      	bne.n	8004e0e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004de4:	78fa      	ldrb	r2, [r7, #3]
 8004de6:	6879      	ldr	r1, [r7, #4]
 8004de8:	4613      	mov	r3, r2
 8004dea:	011b      	lsls	r3, r3, #4
 8004dec:	1a9b      	subs	r3, r3, r2
 8004dee:	009b      	lsls	r3, r3, #2
 8004df0:	440b      	add	r3, r1
 8004df2:	3318      	adds	r3, #24
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d109      	bne.n	8004e0e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8004dfa:	78fa      	ldrb	r2, [r7, #3]
 8004dfc:	6879      	ldr	r1, [r7, #4]
 8004dfe:	4613      	mov	r3, r2
 8004e00:	011b      	lsls	r3, r3, #4
 8004e02:	1a9b      	subs	r3, r3, r2
 8004e04:	009b      	lsls	r3, r3, #2
 8004e06:	440b      	add	r3, r1
 8004e08:	3319      	adds	r3, #25
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	78fa      	ldrb	r2, [r7, #3]
 8004e14:	4611      	mov	r1, r2
 8004e16:	4618      	mov	r0, r3
 8004e18:	f003 fca9 	bl	800876e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004e1c:	78fb      	ldrb	r3, [r7, #3]
 8004e1e:	015a      	lsls	r2, r3, #5
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	4413      	add	r3, r2
 8004e24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e28:	461a      	mov	r2, r3
 8004e2a:	2310      	movs	r3, #16
 8004e2c:	6093      	str	r3, [r2, #8]
 8004e2e:	e2a7      	b.n	8005380 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	78fa      	ldrb	r2, [r7, #3]
 8004e36:	4611      	mov	r1, r2
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f002 feee 	bl	8007c1a <USB_ReadChInterrupts>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e44:	2b80      	cmp	r3, #128	@ 0x80
 8004e46:	f040 8083 	bne.w	8004f50 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	799b      	ldrb	r3, [r3, #6]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d111      	bne.n	8004e76 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8004e52:	78fa      	ldrb	r2, [r7, #3]
 8004e54:	6879      	ldr	r1, [r7, #4]
 8004e56:	4613      	mov	r3, r2
 8004e58:	011b      	lsls	r3, r3, #4
 8004e5a:	1a9b      	subs	r3, r3, r2
 8004e5c:	009b      	lsls	r3, r3, #2
 8004e5e:	440b      	add	r3, r1
 8004e60:	334d      	adds	r3, #77	@ 0x4d
 8004e62:	2207      	movs	r2, #7
 8004e64:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	78fa      	ldrb	r2, [r7, #3]
 8004e6c:	4611      	mov	r1, r2
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f003 fc7d 	bl	800876e <USB_HC_Halt>
 8004e74:	e062      	b.n	8004f3c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8004e76:	78fa      	ldrb	r2, [r7, #3]
 8004e78:	6879      	ldr	r1, [r7, #4]
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	011b      	lsls	r3, r3, #4
 8004e7e:	1a9b      	subs	r3, r3, r2
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	440b      	add	r3, r1
 8004e84:	3344      	adds	r3, #68	@ 0x44
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	1c59      	adds	r1, r3, #1
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	4613      	mov	r3, r2
 8004e8e:	011b      	lsls	r3, r3, #4
 8004e90:	1a9b      	subs	r3, r3, r2
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	4403      	add	r3, r0
 8004e96:	3344      	adds	r3, #68	@ 0x44
 8004e98:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004e9a:	78fa      	ldrb	r2, [r7, #3]
 8004e9c:	6879      	ldr	r1, [r7, #4]
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	011b      	lsls	r3, r3, #4
 8004ea2:	1a9b      	subs	r3, r3, r2
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	440b      	add	r3, r1
 8004ea8:	3344      	adds	r3, #68	@ 0x44
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d922      	bls.n	8004ef6 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004eb0:	78fa      	ldrb	r2, [r7, #3]
 8004eb2:	6879      	ldr	r1, [r7, #4]
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	011b      	lsls	r3, r3, #4
 8004eb8:	1a9b      	subs	r3, r3, r2
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	440b      	add	r3, r1
 8004ebe:	3344      	adds	r3, #68	@ 0x44
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004ec4:	78fa      	ldrb	r2, [r7, #3]
 8004ec6:	6879      	ldr	r1, [r7, #4]
 8004ec8:	4613      	mov	r3, r2
 8004eca:	011b      	lsls	r3, r3, #4
 8004ecc:	1a9b      	subs	r3, r3, r2
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	440b      	add	r3, r1
 8004ed2:	334c      	adds	r3, #76	@ 0x4c
 8004ed4:	2204      	movs	r2, #4
 8004ed6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004ed8:	78fa      	ldrb	r2, [r7, #3]
 8004eda:	6879      	ldr	r1, [r7, #4]
 8004edc:	4613      	mov	r3, r2
 8004ede:	011b      	lsls	r3, r3, #4
 8004ee0:	1a9b      	subs	r3, r3, r2
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	440b      	add	r3, r1
 8004ee6:	334c      	adds	r3, #76	@ 0x4c
 8004ee8:	781a      	ldrb	r2, [r3, #0]
 8004eea:	78fb      	ldrb	r3, [r7, #3]
 8004eec:	4619      	mov	r1, r3
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f005 ff9c 	bl	800ae2c <HAL_HCD_HC_NotifyURBChange_Callback>
 8004ef4:	e022      	b.n	8004f3c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004ef6:	78fa      	ldrb	r2, [r7, #3]
 8004ef8:	6879      	ldr	r1, [r7, #4]
 8004efa:	4613      	mov	r3, r2
 8004efc:	011b      	lsls	r3, r3, #4
 8004efe:	1a9b      	subs	r3, r3, r2
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	440b      	add	r3, r1
 8004f04:	334c      	adds	r3, #76	@ 0x4c
 8004f06:	2202      	movs	r2, #2
 8004f08:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004f0a:	78fb      	ldrb	r3, [r7, #3]
 8004f0c:	015a      	lsls	r2, r3, #5
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	4413      	add	r3, r2
 8004f12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f20:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004f28:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004f2a:	78fb      	ldrb	r3, [r7, #3]
 8004f2c:	015a      	lsls	r2, r3, #5
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	4413      	add	r3, r2
 8004f32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f36:	461a      	mov	r2, r3
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004f3c:	78fb      	ldrb	r3, [r7, #3]
 8004f3e:	015a      	lsls	r2, r3, #5
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	4413      	add	r3, r2
 8004f44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f48:	461a      	mov	r2, r3
 8004f4a:	2380      	movs	r3, #128	@ 0x80
 8004f4c:	6093      	str	r3, [r2, #8]
 8004f4e:	e217      	b.n	8005380 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	78fa      	ldrb	r2, [r7, #3]
 8004f56:	4611      	mov	r1, r2
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f002 fe5e 	bl	8007c1a <USB_ReadChInterrupts>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f68:	d11b      	bne.n	8004fa2 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004f6a:	78fa      	ldrb	r2, [r7, #3]
 8004f6c:	6879      	ldr	r1, [r7, #4]
 8004f6e:	4613      	mov	r3, r2
 8004f70:	011b      	lsls	r3, r3, #4
 8004f72:	1a9b      	subs	r3, r3, r2
 8004f74:	009b      	lsls	r3, r3, #2
 8004f76:	440b      	add	r3, r1
 8004f78:	334d      	adds	r3, #77	@ 0x4d
 8004f7a:	2209      	movs	r2, #9
 8004f7c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	78fa      	ldrb	r2, [r7, #3]
 8004f84:	4611      	mov	r1, r2
 8004f86:	4618      	mov	r0, r3
 8004f88:	f003 fbf1 	bl	800876e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004f8c:	78fb      	ldrb	r3, [r7, #3]
 8004f8e:	015a      	lsls	r2, r3, #5
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	4413      	add	r3, r2
 8004f94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f98:	461a      	mov	r2, r3
 8004f9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f9e:	6093      	str	r3, [r2, #8]
 8004fa0:	e1ee      	b.n	8005380 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	78fa      	ldrb	r2, [r7, #3]
 8004fa8:	4611      	mov	r1, r2
 8004faa:	4618      	mov	r0, r3
 8004fac:	f002 fe35 	bl	8007c1a <USB_ReadChInterrupts>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	f003 0302 	and.w	r3, r3, #2
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	f040 81df 	bne.w	800537a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004fbc:	78fb      	ldrb	r3, [r7, #3]
 8004fbe:	015a      	lsls	r2, r3, #5
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	4413      	add	r3, r2
 8004fc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fc8:	461a      	mov	r2, r3
 8004fca:	2302      	movs	r3, #2
 8004fcc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004fce:	78fa      	ldrb	r2, [r7, #3]
 8004fd0:	6879      	ldr	r1, [r7, #4]
 8004fd2:	4613      	mov	r3, r2
 8004fd4:	011b      	lsls	r3, r3, #4
 8004fd6:	1a9b      	subs	r3, r3, r2
 8004fd8:	009b      	lsls	r3, r3, #2
 8004fda:	440b      	add	r3, r1
 8004fdc:	334d      	adds	r3, #77	@ 0x4d
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	f040 8093 	bne.w	800510c <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004fe6:	78fa      	ldrb	r2, [r7, #3]
 8004fe8:	6879      	ldr	r1, [r7, #4]
 8004fea:	4613      	mov	r3, r2
 8004fec:	011b      	lsls	r3, r3, #4
 8004fee:	1a9b      	subs	r3, r3, r2
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	440b      	add	r3, r1
 8004ff4:	334d      	adds	r3, #77	@ 0x4d
 8004ff6:	2202      	movs	r2, #2
 8004ff8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004ffa:	78fa      	ldrb	r2, [r7, #3]
 8004ffc:	6879      	ldr	r1, [r7, #4]
 8004ffe:	4613      	mov	r3, r2
 8005000:	011b      	lsls	r3, r3, #4
 8005002:	1a9b      	subs	r3, r3, r2
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	440b      	add	r3, r1
 8005008:	334c      	adds	r3, #76	@ 0x4c
 800500a:	2201      	movs	r2, #1
 800500c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800500e:	78fa      	ldrb	r2, [r7, #3]
 8005010:	6879      	ldr	r1, [r7, #4]
 8005012:	4613      	mov	r3, r2
 8005014:	011b      	lsls	r3, r3, #4
 8005016:	1a9b      	subs	r3, r3, r2
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	440b      	add	r3, r1
 800501c:	3326      	adds	r3, #38	@ 0x26
 800501e:	781b      	ldrb	r3, [r3, #0]
 8005020:	2b02      	cmp	r3, #2
 8005022:	d00b      	beq.n	800503c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8005024:	78fa      	ldrb	r2, [r7, #3]
 8005026:	6879      	ldr	r1, [r7, #4]
 8005028:	4613      	mov	r3, r2
 800502a:	011b      	lsls	r3, r3, #4
 800502c:	1a9b      	subs	r3, r3, r2
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	440b      	add	r3, r1
 8005032:	3326      	adds	r3, #38	@ 0x26
 8005034:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005036:	2b03      	cmp	r3, #3
 8005038:	f040 8190 	bne.w	800535c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	799b      	ldrb	r3, [r3, #6]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d115      	bne.n	8005070 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8005044:	78fa      	ldrb	r2, [r7, #3]
 8005046:	6879      	ldr	r1, [r7, #4]
 8005048:	4613      	mov	r3, r2
 800504a:	011b      	lsls	r3, r3, #4
 800504c:	1a9b      	subs	r3, r3, r2
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	440b      	add	r3, r1
 8005052:	333d      	adds	r3, #61	@ 0x3d
 8005054:	781b      	ldrb	r3, [r3, #0]
 8005056:	78fa      	ldrb	r2, [r7, #3]
 8005058:	f083 0301 	eor.w	r3, r3, #1
 800505c:	b2d8      	uxtb	r0, r3
 800505e:	6879      	ldr	r1, [r7, #4]
 8005060:	4613      	mov	r3, r2
 8005062:	011b      	lsls	r3, r3, #4
 8005064:	1a9b      	subs	r3, r3, r2
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	440b      	add	r3, r1
 800506a:	333d      	adds	r3, #61	@ 0x3d
 800506c:	4602      	mov	r2, r0
 800506e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	799b      	ldrb	r3, [r3, #6]
 8005074:	2b01      	cmp	r3, #1
 8005076:	f040 8171 	bne.w	800535c <HCD_HC_OUT_IRQHandler+0x954>
 800507a:	78fa      	ldrb	r2, [r7, #3]
 800507c:	6879      	ldr	r1, [r7, #4]
 800507e:	4613      	mov	r3, r2
 8005080:	011b      	lsls	r3, r3, #4
 8005082:	1a9b      	subs	r3, r3, r2
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	440b      	add	r3, r1
 8005088:	3334      	adds	r3, #52	@ 0x34
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	2b00      	cmp	r3, #0
 800508e:	f000 8165 	beq.w	800535c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8005092:	78fa      	ldrb	r2, [r7, #3]
 8005094:	6879      	ldr	r1, [r7, #4]
 8005096:	4613      	mov	r3, r2
 8005098:	011b      	lsls	r3, r3, #4
 800509a:	1a9b      	subs	r3, r3, r2
 800509c:	009b      	lsls	r3, r3, #2
 800509e:	440b      	add	r3, r1
 80050a0:	3334      	adds	r3, #52	@ 0x34
 80050a2:	6819      	ldr	r1, [r3, #0]
 80050a4:	78fa      	ldrb	r2, [r7, #3]
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	4613      	mov	r3, r2
 80050aa:	011b      	lsls	r3, r3, #4
 80050ac:	1a9b      	subs	r3, r3, r2
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	4403      	add	r3, r0
 80050b2:	3328      	adds	r3, #40	@ 0x28
 80050b4:	881b      	ldrh	r3, [r3, #0]
 80050b6:	440b      	add	r3, r1
 80050b8:	1e59      	subs	r1, r3, #1
 80050ba:	78fa      	ldrb	r2, [r7, #3]
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	4613      	mov	r3, r2
 80050c0:	011b      	lsls	r3, r3, #4
 80050c2:	1a9b      	subs	r3, r3, r2
 80050c4:	009b      	lsls	r3, r3, #2
 80050c6:	4403      	add	r3, r0
 80050c8:	3328      	adds	r3, #40	@ 0x28
 80050ca:	881b      	ldrh	r3, [r3, #0]
 80050cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80050d0:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	f003 0301 	and.w	r3, r3, #1
 80050d8:	2b00      	cmp	r3, #0
 80050da:	f000 813f 	beq.w	800535c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80050de:	78fa      	ldrb	r2, [r7, #3]
 80050e0:	6879      	ldr	r1, [r7, #4]
 80050e2:	4613      	mov	r3, r2
 80050e4:	011b      	lsls	r3, r3, #4
 80050e6:	1a9b      	subs	r3, r3, r2
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	440b      	add	r3, r1
 80050ec:	333d      	adds	r3, #61	@ 0x3d
 80050ee:	781b      	ldrb	r3, [r3, #0]
 80050f0:	78fa      	ldrb	r2, [r7, #3]
 80050f2:	f083 0301 	eor.w	r3, r3, #1
 80050f6:	b2d8      	uxtb	r0, r3
 80050f8:	6879      	ldr	r1, [r7, #4]
 80050fa:	4613      	mov	r3, r2
 80050fc:	011b      	lsls	r3, r3, #4
 80050fe:	1a9b      	subs	r3, r3, r2
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	440b      	add	r3, r1
 8005104:	333d      	adds	r3, #61	@ 0x3d
 8005106:	4602      	mov	r2, r0
 8005108:	701a      	strb	r2, [r3, #0]
 800510a:	e127      	b.n	800535c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800510c:	78fa      	ldrb	r2, [r7, #3]
 800510e:	6879      	ldr	r1, [r7, #4]
 8005110:	4613      	mov	r3, r2
 8005112:	011b      	lsls	r3, r3, #4
 8005114:	1a9b      	subs	r3, r3, r2
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	440b      	add	r3, r1
 800511a:	334d      	adds	r3, #77	@ 0x4d
 800511c:	781b      	ldrb	r3, [r3, #0]
 800511e:	2b03      	cmp	r3, #3
 8005120:	d120      	bne.n	8005164 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005122:	78fa      	ldrb	r2, [r7, #3]
 8005124:	6879      	ldr	r1, [r7, #4]
 8005126:	4613      	mov	r3, r2
 8005128:	011b      	lsls	r3, r3, #4
 800512a:	1a9b      	subs	r3, r3, r2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	440b      	add	r3, r1
 8005130:	334d      	adds	r3, #77	@ 0x4d
 8005132:	2202      	movs	r2, #2
 8005134:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005136:	78fa      	ldrb	r2, [r7, #3]
 8005138:	6879      	ldr	r1, [r7, #4]
 800513a:	4613      	mov	r3, r2
 800513c:	011b      	lsls	r3, r3, #4
 800513e:	1a9b      	subs	r3, r3, r2
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	440b      	add	r3, r1
 8005144:	331b      	adds	r3, #27
 8005146:	781b      	ldrb	r3, [r3, #0]
 8005148:	2b01      	cmp	r3, #1
 800514a:	f040 8107 	bne.w	800535c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800514e:	78fa      	ldrb	r2, [r7, #3]
 8005150:	6879      	ldr	r1, [r7, #4]
 8005152:	4613      	mov	r3, r2
 8005154:	011b      	lsls	r3, r3, #4
 8005156:	1a9b      	subs	r3, r3, r2
 8005158:	009b      	lsls	r3, r3, #2
 800515a:	440b      	add	r3, r1
 800515c:	334c      	adds	r3, #76	@ 0x4c
 800515e:	2202      	movs	r2, #2
 8005160:	701a      	strb	r2, [r3, #0]
 8005162:	e0fb      	b.n	800535c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005164:	78fa      	ldrb	r2, [r7, #3]
 8005166:	6879      	ldr	r1, [r7, #4]
 8005168:	4613      	mov	r3, r2
 800516a:	011b      	lsls	r3, r3, #4
 800516c:	1a9b      	subs	r3, r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	440b      	add	r3, r1
 8005172:	334d      	adds	r3, #77	@ 0x4d
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	2b04      	cmp	r3, #4
 8005178:	d13a      	bne.n	80051f0 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800517a:	78fa      	ldrb	r2, [r7, #3]
 800517c:	6879      	ldr	r1, [r7, #4]
 800517e:	4613      	mov	r3, r2
 8005180:	011b      	lsls	r3, r3, #4
 8005182:	1a9b      	subs	r3, r3, r2
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	440b      	add	r3, r1
 8005188:	334d      	adds	r3, #77	@ 0x4d
 800518a:	2202      	movs	r2, #2
 800518c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800518e:	78fa      	ldrb	r2, [r7, #3]
 8005190:	6879      	ldr	r1, [r7, #4]
 8005192:	4613      	mov	r3, r2
 8005194:	011b      	lsls	r3, r3, #4
 8005196:	1a9b      	subs	r3, r3, r2
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	440b      	add	r3, r1
 800519c:	334c      	adds	r3, #76	@ 0x4c
 800519e:	2202      	movs	r2, #2
 80051a0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80051a2:	78fa      	ldrb	r2, [r7, #3]
 80051a4:	6879      	ldr	r1, [r7, #4]
 80051a6:	4613      	mov	r3, r2
 80051a8:	011b      	lsls	r3, r3, #4
 80051aa:	1a9b      	subs	r3, r3, r2
 80051ac:	009b      	lsls	r3, r3, #2
 80051ae:	440b      	add	r3, r1
 80051b0:	331b      	adds	r3, #27
 80051b2:	781b      	ldrb	r3, [r3, #0]
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	f040 80d1 	bne.w	800535c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80051ba:	78fa      	ldrb	r2, [r7, #3]
 80051bc:	6879      	ldr	r1, [r7, #4]
 80051be:	4613      	mov	r3, r2
 80051c0:	011b      	lsls	r3, r3, #4
 80051c2:	1a9b      	subs	r3, r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	440b      	add	r3, r1
 80051c8:	331b      	adds	r3, #27
 80051ca:	2200      	movs	r2, #0
 80051cc:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80051ce:	78fb      	ldrb	r3, [r7, #3]
 80051d0:	015a      	lsls	r2, r3, #5
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	4413      	add	r3, r2
 80051d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	78fa      	ldrb	r2, [r7, #3]
 80051de:	0151      	lsls	r1, r2, #5
 80051e0:	693a      	ldr	r2, [r7, #16]
 80051e2:	440a      	add	r2, r1
 80051e4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80051e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051ec:	6053      	str	r3, [r2, #4]
 80051ee:	e0b5      	b.n	800535c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80051f0:	78fa      	ldrb	r2, [r7, #3]
 80051f2:	6879      	ldr	r1, [r7, #4]
 80051f4:	4613      	mov	r3, r2
 80051f6:	011b      	lsls	r3, r3, #4
 80051f8:	1a9b      	subs	r3, r3, r2
 80051fa:	009b      	lsls	r3, r3, #2
 80051fc:	440b      	add	r3, r1
 80051fe:	334d      	adds	r3, #77	@ 0x4d
 8005200:	781b      	ldrb	r3, [r3, #0]
 8005202:	2b05      	cmp	r3, #5
 8005204:	d114      	bne.n	8005230 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005206:	78fa      	ldrb	r2, [r7, #3]
 8005208:	6879      	ldr	r1, [r7, #4]
 800520a:	4613      	mov	r3, r2
 800520c:	011b      	lsls	r3, r3, #4
 800520e:	1a9b      	subs	r3, r3, r2
 8005210:	009b      	lsls	r3, r3, #2
 8005212:	440b      	add	r3, r1
 8005214:	334d      	adds	r3, #77	@ 0x4d
 8005216:	2202      	movs	r2, #2
 8005218:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800521a:	78fa      	ldrb	r2, [r7, #3]
 800521c:	6879      	ldr	r1, [r7, #4]
 800521e:	4613      	mov	r3, r2
 8005220:	011b      	lsls	r3, r3, #4
 8005222:	1a9b      	subs	r3, r3, r2
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	440b      	add	r3, r1
 8005228:	334c      	adds	r3, #76	@ 0x4c
 800522a:	2202      	movs	r2, #2
 800522c:	701a      	strb	r2, [r3, #0]
 800522e:	e095      	b.n	800535c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005230:	78fa      	ldrb	r2, [r7, #3]
 8005232:	6879      	ldr	r1, [r7, #4]
 8005234:	4613      	mov	r3, r2
 8005236:	011b      	lsls	r3, r3, #4
 8005238:	1a9b      	subs	r3, r3, r2
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	440b      	add	r3, r1
 800523e:	334d      	adds	r3, #77	@ 0x4d
 8005240:	781b      	ldrb	r3, [r3, #0]
 8005242:	2b06      	cmp	r3, #6
 8005244:	d114      	bne.n	8005270 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005246:	78fa      	ldrb	r2, [r7, #3]
 8005248:	6879      	ldr	r1, [r7, #4]
 800524a:	4613      	mov	r3, r2
 800524c:	011b      	lsls	r3, r3, #4
 800524e:	1a9b      	subs	r3, r3, r2
 8005250:	009b      	lsls	r3, r3, #2
 8005252:	440b      	add	r3, r1
 8005254:	334d      	adds	r3, #77	@ 0x4d
 8005256:	2202      	movs	r2, #2
 8005258:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800525a:	78fa      	ldrb	r2, [r7, #3]
 800525c:	6879      	ldr	r1, [r7, #4]
 800525e:	4613      	mov	r3, r2
 8005260:	011b      	lsls	r3, r3, #4
 8005262:	1a9b      	subs	r3, r3, r2
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	440b      	add	r3, r1
 8005268:	334c      	adds	r3, #76	@ 0x4c
 800526a:	2205      	movs	r2, #5
 800526c:	701a      	strb	r2, [r3, #0]
 800526e:	e075      	b.n	800535c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005270:	78fa      	ldrb	r2, [r7, #3]
 8005272:	6879      	ldr	r1, [r7, #4]
 8005274:	4613      	mov	r3, r2
 8005276:	011b      	lsls	r3, r3, #4
 8005278:	1a9b      	subs	r3, r3, r2
 800527a:	009b      	lsls	r3, r3, #2
 800527c:	440b      	add	r3, r1
 800527e:	334d      	adds	r3, #77	@ 0x4d
 8005280:	781b      	ldrb	r3, [r3, #0]
 8005282:	2b07      	cmp	r3, #7
 8005284:	d00a      	beq.n	800529c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005286:	78fa      	ldrb	r2, [r7, #3]
 8005288:	6879      	ldr	r1, [r7, #4]
 800528a:	4613      	mov	r3, r2
 800528c:	011b      	lsls	r3, r3, #4
 800528e:	1a9b      	subs	r3, r3, r2
 8005290:	009b      	lsls	r3, r3, #2
 8005292:	440b      	add	r3, r1
 8005294:	334d      	adds	r3, #77	@ 0x4d
 8005296:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005298:	2b09      	cmp	r3, #9
 800529a:	d170      	bne.n	800537e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800529c:	78fa      	ldrb	r2, [r7, #3]
 800529e:	6879      	ldr	r1, [r7, #4]
 80052a0:	4613      	mov	r3, r2
 80052a2:	011b      	lsls	r3, r3, #4
 80052a4:	1a9b      	subs	r3, r3, r2
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	440b      	add	r3, r1
 80052aa:	334d      	adds	r3, #77	@ 0x4d
 80052ac:	2202      	movs	r2, #2
 80052ae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80052b0:	78fa      	ldrb	r2, [r7, #3]
 80052b2:	6879      	ldr	r1, [r7, #4]
 80052b4:	4613      	mov	r3, r2
 80052b6:	011b      	lsls	r3, r3, #4
 80052b8:	1a9b      	subs	r3, r3, r2
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	440b      	add	r3, r1
 80052be:	3344      	adds	r3, #68	@ 0x44
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	1c59      	adds	r1, r3, #1
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	4613      	mov	r3, r2
 80052c8:	011b      	lsls	r3, r3, #4
 80052ca:	1a9b      	subs	r3, r3, r2
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	4403      	add	r3, r0
 80052d0:	3344      	adds	r3, #68	@ 0x44
 80052d2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80052d4:	78fa      	ldrb	r2, [r7, #3]
 80052d6:	6879      	ldr	r1, [r7, #4]
 80052d8:	4613      	mov	r3, r2
 80052da:	011b      	lsls	r3, r3, #4
 80052dc:	1a9b      	subs	r3, r3, r2
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	440b      	add	r3, r1
 80052e2:	3344      	adds	r3, #68	@ 0x44
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d914      	bls.n	8005314 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80052ea:	78fa      	ldrb	r2, [r7, #3]
 80052ec:	6879      	ldr	r1, [r7, #4]
 80052ee:	4613      	mov	r3, r2
 80052f0:	011b      	lsls	r3, r3, #4
 80052f2:	1a9b      	subs	r3, r3, r2
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	440b      	add	r3, r1
 80052f8:	3344      	adds	r3, #68	@ 0x44
 80052fa:	2200      	movs	r2, #0
 80052fc:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80052fe:	78fa      	ldrb	r2, [r7, #3]
 8005300:	6879      	ldr	r1, [r7, #4]
 8005302:	4613      	mov	r3, r2
 8005304:	011b      	lsls	r3, r3, #4
 8005306:	1a9b      	subs	r3, r3, r2
 8005308:	009b      	lsls	r3, r3, #2
 800530a:	440b      	add	r3, r1
 800530c:	334c      	adds	r3, #76	@ 0x4c
 800530e:	2204      	movs	r2, #4
 8005310:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005312:	e022      	b.n	800535a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005314:	78fa      	ldrb	r2, [r7, #3]
 8005316:	6879      	ldr	r1, [r7, #4]
 8005318:	4613      	mov	r3, r2
 800531a:	011b      	lsls	r3, r3, #4
 800531c:	1a9b      	subs	r3, r3, r2
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	440b      	add	r3, r1
 8005322:	334c      	adds	r3, #76	@ 0x4c
 8005324:	2202      	movs	r2, #2
 8005326:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005328:	78fb      	ldrb	r3, [r7, #3]
 800532a:	015a      	lsls	r2, r3, #5
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	4413      	add	r3, r2
 8005330:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800533e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005346:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005348:	78fb      	ldrb	r3, [r7, #3]
 800534a:	015a      	lsls	r2, r3, #5
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	4413      	add	r3, r2
 8005350:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005354:	461a      	mov	r2, r3
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800535a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800535c:	78fa      	ldrb	r2, [r7, #3]
 800535e:	6879      	ldr	r1, [r7, #4]
 8005360:	4613      	mov	r3, r2
 8005362:	011b      	lsls	r3, r3, #4
 8005364:	1a9b      	subs	r3, r3, r2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	440b      	add	r3, r1
 800536a:	334c      	adds	r3, #76	@ 0x4c
 800536c:	781a      	ldrb	r2, [r3, #0]
 800536e:	78fb      	ldrb	r3, [r7, #3]
 8005370:	4619      	mov	r1, r3
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f005 fd5a 	bl	800ae2c <HAL_HCD_HC_NotifyURBChange_Callback>
 8005378:	e002      	b.n	8005380 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800537a:	bf00      	nop
 800537c:	e000      	b.n	8005380 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800537e:	bf00      	nop
  }
}
 8005380:	3718      	adds	r7, #24
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}

08005386 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005386:	b580      	push	{r7, lr}
 8005388:	b08a      	sub	sp, #40	@ 0x28
 800538a:	af00      	add	r7, sp, #0
 800538c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005396:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	6a1b      	ldr	r3, [r3, #32]
 800539e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80053a0:	69fb      	ldr	r3, [r7, #28]
 80053a2:	f003 030f 	and.w	r3, r3, #15
 80053a6:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	0c5b      	lsrs	r3, r3, #17
 80053ac:	f003 030f 	and.w	r3, r3, #15
 80053b0:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	091b      	lsrs	r3, r3, #4
 80053b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80053ba:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	2b02      	cmp	r3, #2
 80053c0:	d004      	beq.n	80053cc <HCD_RXQLVL_IRQHandler+0x46>
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	2b05      	cmp	r3, #5
 80053c6:	f000 80b6 	beq.w	8005536 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80053ca:	e0b7      	b.n	800553c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	f000 80b3 	beq.w	800553a <HCD_RXQLVL_IRQHandler+0x1b4>
 80053d4:	6879      	ldr	r1, [r7, #4]
 80053d6:	69ba      	ldr	r2, [r7, #24]
 80053d8:	4613      	mov	r3, r2
 80053da:	011b      	lsls	r3, r3, #4
 80053dc:	1a9b      	subs	r3, r3, r2
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	440b      	add	r3, r1
 80053e2:	332c      	adds	r3, #44	@ 0x2c
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	f000 80a7 	beq.w	800553a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80053ec:	6879      	ldr	r1, [r7, #4]
 80053ee:	69ba      	ldr	r2, [r7, #24]
 80053f0:	4613      	mov	r3, r2
 80053f2:	011b      	lsls	r3, r3, #4
 80053f4:	1a9b      	subs	r3, r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	440b      	add	r3, r1
 80053fa:	3338      	adds	r3, #56	@ 0x38
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	18d1      	adds	r1, r2, r3
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	69ba      	ldr	r2, [r7, #24]
 8005406:	4613      	mov	r3, r2
 8005408:	011b      	lsls	r3, r3, #4
 800540a:	1a9b      	subs	r3, r3, r2
 800540c:	009b      	lsls	r3, r3, #2
 800540e:	4403      	add	r3, r0
 8005410:	3334      	adds	r3, #52	@ 0x34
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4299      	cmp	r1, r3
 8005416:	f200 8083 	bhi.w	8005520 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6818      	ldr	r0, [r3, #0]
 800541e:	6879      	ldr	r1, [r7, #4]
 8005420:	69ba      	ldr	r2, [r7, #24]
 8005422:	4613      	mov	r3, r2
 8005424:	011b      	lsls	r3, r3, #4
 8005426:	1a9b      	subs	r3, r3, r2
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	440b      	add	r3, r1
 800542c:	332c      	adds	r3, #44	@ 0x2c
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	b292      	uxth	r2, r2
 8005434:	4619      	mov	r1, r3
 8005436:	f002 fb85 	bl	8007b44 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800543a:	6879      	ldr	r1, [r7, #4]
 800543c:	69ba      	ldr	r2, [r7, #24]
 800543e:	4613      	mov	r3, r2
 8005440:	011b      	lsls	r3, r3, #4
 8005442:	1a9b      	subs	r3, r3, r2
 8005444:	009b      	lsls	r3, r3, #2
 8005446:	440b      	add	r3, r1
 8005448:	332c      	adds	r3, #44	@ 0x2c
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	18d1      	adds	r1, r2, r3
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	69ba      	ldr	r2, [r7, #24]
 8005454:	4613      	mov	r3, r2
 8005456:	011b      	lsls	r3, r3, #4
 8005458:	1a9b      	subs	r3, r3, r2
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	4403      	add	r3, r0
 800545e:	332c      	adds	r3, #44	@ 0x2c
 8005460:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8005462:	6879      	ldr	r1, [r7, #4]
 8005464:	69ba      	ldr	r2, [r7, #24]
 8005466:	4613      	mov	r3, r2
 8005468:	011b      	lsls	r3, r3, #4
 800546a:	1a9b      	subs	r3, r3, r2
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	440b      	add	r3, r1
 8005470:	3338      	adds	r3, #56	@ 0x38
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	18d1      	adds	r1, r2, r3
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	69ba      	ldr	r2, [r7, #24]
 800547c:	4613      	mov	r3, r2
 800547e:	011b      	lsls	r3, r3, #4
 8005480:	1a9b      	subs	r3, r3, r2
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	4403      	add	r3, r0
 8005486:	3338      	adds	r3, #56	@ 0x38
 8005488:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800548a:	69bb      	ldr	r3, [r7, #24]
 800548c:	015a      	lsls	r2, r3, #5
 800548e:	6a3b      	ldr	r3, [r7, #32]
 8005490:	4413      	add	r3, r2
 8005492:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005496:	691b      	ldr	r3, [r3, #16]
 8005498:	0cdb      	lsrs	r3, r3, #19
 800549a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800549e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80054a0:	6879      	ldr	r1, [r7, #4]
 80054a2:	69ba      	ldr	r2, [r7, #24]
 80054a4:	4613      	mov	r3, r2
 80054a6:	011b      	lsls	r3, r3, #4
 80054a8:	1a9b      	subs	r3, r3, r2
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	440b      	add	r3, r1
 80054ae:	3328      	adds	r3, #40	@ 0x28
 80054b0:	881b      	ldrh	r3, [r3, #0]
 80054b2:	461a      	mov	r2, r3
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d13f      	bne.n	800553a <HCD_RXQLVL_IRQHandler+0x1b4>
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d03c      	beq.n	800553a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	015a      	lsls	r2, r3, #5
 80054c4:	6a3b      	ldr	r3, [r7, #32]
 80054c6:	4413      	add	r3, r2
 80054c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80054d6:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80054de:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80054e0:	69bb      	ldr	r3, [r7, #24]
 80054e2:	015a      	lsls	r2, r3, #5
 80054e4:	6a3b      	ldr	r3, [r7, #32]
 80054e6:	4413      	add	r3, r2
 80054e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054ec:	461a      	mov	r2, r3
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80054f2:	6879      	ldr	r1, [r7, #4]
 80054f4:	69ba      	ldr	r2, [r7, #24]
 80054f6:	4613      	mov	r3, r2
 80054f8:	011b      	lsls	r3, r3, #4
 80054fa:	1a9b      	subs	r3, r3, r2
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	440b      	add	r3, r1
 8005500:	333c      	adds	r3, #60	@ 0x3c
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	f083 0301 	eor.w	r3, r3, #1
 8005508:	b2d8      	uxtb	r0, r3
 800550a:	6879      	ldr	r1, [r7, #4]
 800550c:	69ba      	ldr	r2, [r7, #24]
 800550e:	4613      	mov	r3, r2
 8005510:	011b      	lsls	r3, r3, #4
 8005512:	1a9b      	subs	r3, r3, r2
 8005514:	009b      	lsls	r3, r3, #2
 8005516:	440b      	add	r3, r1
 8005518:	333c      	adds	r3, #60	@ 0x3c
 800551a:	4602      	mov	r2, r0
 800551c:	701a      	strb	r2, [r3, #0]
      break;
 800551e:	e00c      	b.n	800553a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005520:	6879      	ldr	r1, [r7, #4]
 8005522:	69ba      	ldr	r2, [r7, #24]
 8005524:	4613      	mov	r3, r2
 8005526:	011b      	lsls	r3, r3, #4
 8005528:	1a9b      	subs	r3, r3, r2
 800552a:	009b      	lsls	r3, r3, #2
 800552c:	440b      	add	r3, r1
 800552e:	334c      	adds	r3, #76	@ 0x4c
 8005530:	2204      	movs	r2, #4
 8005532:	701a      	strb	r2, [r3, #0]
      break;
 8005534:	e001      	b.n	800553a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005536:	bf00      	nop
 8005538:	e000      	b.n	800553c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800553a:	bf00      	nop
  }
}
 800553c:	bf00      	nop
 800553e:	3728      	adds	r7, #40	@ 0x28
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}

08005544 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b086      	sub	sp, #24
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005552:	697b      	ldr	r3, [r7, #20]
 8005554:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005570:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f003 0302 	and.w	r3, r3, #2
 8005578:	2b02      	cmp	r3, #2
 800557a:	d10b      	bne.n	8005594 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f003 0301 	and.w	r3, r3, #1
 8005582:	2b01      	cmp	r3, #1
 8005584:	d102      	bne.n	800558c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f005 fc34 	bl	800adf4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	f043 0302 	orr.w	r3, r3, #2
 8005592:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f003 0308 	and.w	r3, r3, #8
 800559a:	2b08      	cmp	r3, #8
 800559c:	d132      	bne.n	8005604 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	f043 0308 	orr.w	r3, r3, #8
 80055a4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f003 0304 	and.w	r3, r3, #4
 80055ac:	2b04      	cmp	r3, #4
 80055ae:	d126      	bne.n	80055fe <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	7a5b      	ldrb	r3, [r3, #9]
 80055b4:	2b02      	cmp	r3, #2
 80055b6:	d113      	bne.n	80055e0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80055be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80055c2:	d106      	bne.n	80055d2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2102      	movs	r1, #2
 80055ca:	4618      	mov	r0, r3
 80055cc:	f002 fc50 	bl	8007e70 <USB_InitFSLSPClkSel>
 80055d0:	e011      	b.n	80055f6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2101      	movs	r1, #1
 80055d8:	4618      	mov	r0, r3
 80055da:	f002 fc49 	bl	8007e70 <USB_InitFSLSPClkSel>
 80055de:	e00a      	b.n	80055f6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	79db      	ldrb	r3, [r3, #7]
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d106      	bne.n	80055f6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80055ee:	461a      	mov	r2, r3
 80055f0:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80055f4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f005 fc26 	bl	800ae48 <HAL_HCD_PortEnabled_Callback>
 80055fc:	e002      	b.n	8005604 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f005 fc30 	bl	800ae64 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f003 0320 	and.w	r3, r3, #32
 800560a:	2b20      	cmp	r3, #32
 800560c:	d103      	bne.n	8005616 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	f043 0320 	orr.w	r3, r3, #32
 8005614:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800561c:	461a      	mov	r2, r3
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	6013      	str	r3, [r2, #0]
}
 8005622:	bf00      	nop
 8005624:	3718      	adds	r7, #24
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
	...

0800562c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b084      	sub	sp, #16
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d101      	bne.n	800563e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e12b      	b.n	8005896 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005644:	b2db      	uxtb	r3, r3
 8005646:	2b00      	cmp	r3, #0
 8005648:	d106      	bne.n	8005658 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f7fb ff6a 	bl	800152c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2224      	movs	r2, #36	@ 0x24
 800565c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f022 0201 	bic.w	r2, r2, #1
 800566e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800567e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800568e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005690:	f001 fc36 	bl	8006f00 <HAL_RCC_GetPCLK1Freq>
 8005694:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	4a81      	ldr	r2, [pc, #516]	@ (80058a0 <HAL_I2C_Init+0x274>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d807      	bhi.n	80056b0 <HAL_I2C_Init+0x84>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	4a80      	ldr	r2, [pc, #512]	@ (80058a4 <HAL_I2C_Init+0x278>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	bf94      	ite	ls
 80056a8:	2301      	movls	r3, #1
 80056aa:	2300      	movhi	r3, #0
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	e006      	b.n	80056be <HAL_I2C_Init+0x92>
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	4a7d      	ldr	r2, [pc, #500]	@ (80058a8 <HAL_I2C_Init+0x27c>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	bf94      	ite	ls
 80056b8:	2301      	movls	r3, #1
 80056ba:	2300      	movhi	r3, #0
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d001      	beq.n	80056c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e0e7      	b.n	8005896 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	4a78      	ldr	r2, [pc, #480]	@ (80058ac <HAL_I2C_Init+0x280>)
 80056ca:	fba2 2303 	umull	r2, r3, r2, r3
 80056ce:	0c9b      	lsrs	r3, r3, #18
 80056d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68ba      	ldr	r2, [r7, #8]
 80056e2:	430a      	orrs	r2, r1
 80056e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	6a1b      	ldr	r3, [r3, #32]
 80056ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	4a6a      	ldr	r2, [pc, #424]	@ (80058a0 <HAL_I2C_Init+0x274>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d802      	bhi.n	8005700 <HAL_I2C_Init+0xd4>
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	3301      	adds	r3, #1
 80056fe:	e009      	b.n	8005714 <HAL_I2C_Init+0xe8>
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005706:	fb02 f303 	mul.w	r3, r2, r3
 800570a:	4a69      	ldr	r2, [pc, #420]	@ (80058b0 <HAL_I2C_Init+0x284>)
 800570c:	fba2 2303 	umull	r2, r3, r2, r3
 8005710:	099b      	lsrs	r3, r3, #6
 8005712:	3301      	adds	r3, #1
 8005714:	687a      	ldr	r2, [r7, #4]
 8005716:	6812      	ldr	r2, [r2, #0]
 8005718:	430b      	orrs	r3, r1
 800571a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	69db      	ldr	r3, [r3, #28]
 8005722:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005726:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	495c      	ldr	r1, [pc, #368]	@ (80058a0 <HAL_I2C_Init+0x274>)
 8005730:	428b      	cmp	r3, r1
 8005732:	d819      	bhi.n	8005768 <HAL_I2C_Init+0x13c>
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	1e59      	subs	r1, r3, #1
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	005b      	lsls	r3, r3, #1
 800573e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005742:	1c59      	adds	r1, r3, #1
 8005744:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005748:	400b      	ands	r3, r1
 800574a:	2b00      	cmp	r3, #0
 800574c:	d00a      	beq.n	8005764 <HAL_I2C_Init+0x138>
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	1e59      	subs	r1, r3, #1
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	005b      	lsls	r3, r3, #1
 8005758:	fbb1 f3f3 	udiv	r3, r1, r3
 800575c:	3301      	adds	r3, #1
 800575e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005762:	e051      	b.n	8005808 <HAL_I2C_Init+0x1dc>
 8005764:	2304      	movs	r3, #4
 8005766:	e04f      	b.n	8005808 <HAL_I2C_Init+0x1dc>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d111      	bne.n	8005794 <HAL_I2C_Init+0x168>
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	1e58      	subs	r0, r3, #1
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6859      	ldr	r1, [r3, #4]
 8005778:	460b      	mov	r3, r1
 800577a:	005b      	lsls	r3, r3, #1
 800577c:	440b      	add	r3, r1
 800577e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005782:	3301      	adds	r3, #1
 8005784:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005788:	2b00      	cmp	r3, #0
 800578a:	bf0c      	ite	eq
 800578c:	2301      	moveq	r3, #1
 800578e:	2300      	movne	r3, #0
 8005790:	b2db      	uxtb	r3, r3
 8005792:	e012      	b.n	80057ba <HAL_I2C_Init+0x18e>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	1e58      	subs	r0, r3, #1
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6859      	ldr	r1, [r3, #4]
 800579c:	460b      	mov	r3, r1
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	440b      	add	r3, r1
 80057a2:	0099      	lsls	r1, r3, #2
 80057a4:	440b      	add	r3, r1
 80057a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80057aa:	3301      	adds	r3, #1
 80057ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	bf0c      	ite	eq
 80057b4:	2301      	moveq	r3, #1
 80057b6:	2300      	movne	r3, #0
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d001      	beq.n	80057c2 <HAL_I2C_Init+0x196>
 80057be:	2301      	movs	r3, #1
 80057c0:	e022      	b.n	8005808 <HAL_I2C_Init+0x1dc>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d10e      	bne.n	80057e8 <HAL_I2C_Init+0x1bc>
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	1e58      	subs	r0, r3, #1
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6859      	ldr	r1, [r3, #4]
 80057d2:	460b      	mov	r3, r1
 80057d4:	005b      	lsls	r3, r3, #1
 80057d6:	440b      	add	r3, r1
 80057d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80057dc:	3301      	adds	r3, #1
 80057de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057e6:	e00f      	b.n	8005808 <HAL_I2C_Init+0x1dc>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	1e58      	subs	r0, r3, #1
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6859      	ldr	r1, [r3, #4]
 80057f0:	460b      	mov	r3, r1
 80057f2:	009b      	lsls	r3, r3, #2
 80057f4:	440b      	add	r3, r1
 80057f6:	0099      	lsls	r1, r3, #2
 80057f8:	440b      	add	r3, r1
 80057fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80057fe:	3301      	adds	r3, #1
 8005800:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005804:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005808:	6879      	ldr	r1, [r7, #4]
 800580a:	6809      	ldr	r1, [r1, #0]
 800580c:	4313      	orrs	r3, r2
 800580e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	69da      	ldr	r2, [r3, #28]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a1b      	ldr	r3, [r3, #32]
 8005822:	431a      	orrs	r2, r3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	430a      	orrs	r2, r1
 800582a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005836:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800583a:	687a      	ldr	r2, [r7, #4]
 800583c:	6911      	ldr	r1, [r2, #16]
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	68d2      	ldr	r2, [r2, #12]
 8005842:	4311      	orrs	r1, r2
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	6812      	ldr	r2, [r2, #0]
 8005848:	430b      	orrs	r3, r1
 800584a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	695a      	ldr	r2, [r3, #20]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	431a      	orrs	r2, r3
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	430a      	orrs	r2, r1
 8005866:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f042 0201 	orr.w	r2, r2, #1
 8005876:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2220      	movs	r2, #32
 8005882:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2200      	movs	r2, #0
 800588a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005894:	2300      	movs	r3, #0
}
 8005896:	4618      	mov	r0, r3
 8005898:	3710      	adds	r7, #16
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}
 800589e:	bf00      	nop
 80058a0:	000186a0 	.word	0x000186a0
 80058a4:	001e847f 	.word	0x001e847f
 80058a8:	003d08ff 	.word	0x003d08ff
 80058ac:	431bde83 	.word	0x431bde83
 80058b0:	10624dd3 	.word	0x10624dd3

080058b4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b088      	sub	sp, #32
 80058b8:	af02      	add	r7, sp, #8
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	607a      	str	r2, [r7, #4]
 80058be:	461a      	mov	r2, r3
 80058c0:	460b      	mov	r3, r1
 80058c2:	817b      	strh	r3, [r7, #10]
 80058c4:	4613      	mov	r3, r2
 80058c6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80058c8:	f7fd f97a 	bl	8002bc0 <HAL_GetTick>
 80058cc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	2b20      	cmp	r3, #32
 80058d8:	f040 80e0 	bne.w	8005a9c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	9300      	str	r3, [sp, #0]
 80058e0:	2319      	movs	r3, #25
 80058e2:	2201      	movs	r2, #1
 80058e4:	4970      	ldr	r1, [pc, #448]	@ (8005aa8 <HAL_I2C_Master_Transmit+0x1f4>)
 80058e6:	68f8      	ldr	r0, [r7, #12]
 80058e8:	f000 fc64 	bl	80061b4 <I2C_WaitOnFlagUntilTimeout>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d001      	beq.n	80058f6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80058f2:	2302      	movs	r3, #2
 80058f4:	e0d3      	b.n	8005a9e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d101      	bne.n	8005904 <HAL_I2C_Master_Transmit+0x50>
 8005900:	2302      	movs	r3, #2
 8005902:	e0cc      	b.n	8005a9e <HAL_I2C_Master_Transmit+0x1ea>
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0301 	and.w	r3, r3, #1
 8005916:	2b01      	cmp	r3, #1
 8005918:	d007      	beq.n	800592a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f042 0201 	orr.w	r2, r2, #1
 8005928:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005938:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2221      	movs	r2, #33	@ 0x21
 800593e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2210      	movs	r2, #16
 8005946:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	893a      	ldrh	r2, [r7, #8]
 800595a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005960:	b29a      	uxth	r2, r3
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	4a50      	ldr	r2, [pc, #320]	@ (8005aac <HAL_I2C_Master_Transmit+0x1f8>)
 800596a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800596c:	8979      	ldrh	r1, [r7, #10]
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	6a3a      	ldr	r2, [r7, #32]
 8005972:	68f8      	ldr	r0, [r7, #12]
 8005974:	f000 face 	bl	8005f14 <I2C_MasterRequestWrite>
 8005978:	4603      	mov	r3, r0
 800597a:	2b00      	cmp	r3, #0
 800597c:	d001      	beq.n	8005982 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	e08d      	b.n	8005a9e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005982:	2300      	movs	r3, #0
 8005984:	613b      	str	r3, [r7, #16]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	695b      	ldr	r3, [r3, #20]
 800598c:	613b      	str	r3, [r7, #16]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	699b      	ldr	r3, [r3, #24]
 8005994:	613b      	str	r3, [r7, #16]
 8005996:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005998:	e066      	b.n	8005a68 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800599a:	697a      	ldr	r2, [r7, #20]
 800599c:	6a39      	ldr	r1, [r7, #32]
 800599e:	68f8      	ldr	r0, [r7, #12]
 80059a0:	f000 fd22 	bl	80063e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00d      	beq.n	80059c6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ae:	2b04      	cmp	r3, #4
 80059b0:	d107      	bne.n	80059c2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059c0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e06b      	b.n	8005a9e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ca:	781a      	ldrb	r2, [r3, #0]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d6:	1c5a      	adds	r2, r3, #1
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	3b01      	subs	r3, #1
 80059e4:	b29a      	uxth	r2, r3
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059ee:	3b01      	subs	r3, #1
 80059f0:	b29a      	uxth	r2, r3
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	695b      	ldr	r3, [r3, #20]
 80059fc:	f003 0304 	and.w	r3, r3, #4
 8005a00:	2b04      	cmp	r3, #4
 8005a02:	d11b      	bne.n	8005a3c <HAL_I2C_Master_Transmit+0x188>
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d017      	beq.n	8005a3c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a10:	781a      	ldrb	r2, [r3, #0]
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a1c:	1c5a      	adds	r2, r3, #1
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	3b01      	subs	r3, #1
 8005a2a:	b29a      	uxth	r2, r3
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a34:	3b01      	subs	r3, #1
 8005a36:	b29a      	uxth	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a3c:	697a      	ldr	r2, [r7, #20]
 8005a3e:	6a39      	ldr	r1, [r7, #32]
 8005a40:	68f8      	ldr	r0, [r7, #12]
 8005a42:	f000 fd19 	bl	8006478 <I2C_WaitOnBTFFlagUntilTimeout>
 8005a46:	4603      	mov	r3, r0
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00d      	beq.n	8005a68 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a50:	2b04      	cmp	r3, #4
 8005a52:	d107      	bne.n	8005a64 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a62:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	e01a      	b.n	8005a9e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d194      	bne.n	800599a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2220      	movs	r2, #32
 8005a84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	e000      	b.n	8005a9e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005a9c:	2302      	movs	r3, #2
  }
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3718      	adds	r7, #24
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
 8005aa6:	bf00      	nop
 8005aa8:	00100002 	.word	0x00100002
 8005aac:	ffff0000 	.word	0xffff0000

08005ab0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b08c      	sub	sp, #48	@ 0x30
 8005ab4:	af02      	add	r7, sp, #8
 8005ab6:	60f8      	str	r0, [r7, #12]
 8005ab8:	607a      	str	r2, [r7, #4]
 8005aba:	461a      	mov	r2, r3
 8005abc:	460b      	mov	r3, r1
 8005abe:	817b      	strh	r3, [r7, #10]
 8005ac0:	4613      	mov	r3, r2
 8005ac2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005ac4:	f7fd f87c 	bl	8002bc0 <HAL_GetTick>
 8005ac8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	2b20      	cmp	r3, #32
 8005ad4:	f040 8217 	bne.w	8005f06 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ada:	9300      	str	r3, [sp, #0]
 8005adc:	2319      	movs	r3, #25
 8005ade:	2201      	movs	r2, #1
 8005ae0:	497c      	ldr	r1, [pc, #496]	@ (8005cd4 <HAL_I2C_Master_Receive+0x224>)
 8005ae2:	68f8      	ldr	r0, [r7, #12]
 8005ae4:	f000 fb66 	bl	80061b4 <I2C_WaitOnFlagUntilTimeout>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d001      	beq.n	8005af2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005aee:	2302      	movs	r3, #2
 8005af0:	e20a      	b.n	8005f08 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d101      	bne.n	8005b00 <HAL_I2C_Master_Receive+0x50>
 8005afc:	2302      	movs	r3, #2
 8005afe:	e203      	b.n	8005f08 <HAL_I2C_Master_Receive+0x458>
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f003 0301 	and.w	r3, r3, #1
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d007      	beq.n	8005b26 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f042 0201 	orr.w	r2, r2, #1
 8005b24:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b34:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2222      	movs	r2, #34	@ 0x22
 8005b3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2210      	movs	r2, #16
 8005b42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	687a      	ldr	r2, [r7, #4]
 8005b50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	893a      	ldrh	r2, [r7, #8]
 8005b56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b5c:	b29a      	uxth	r2, r3
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	4a5c      	ldr	r2, [pc, #368]	@ (8005cd8 <HAL_I2C_Master_Receive+0x228>)
 8005b66:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005b68:	8979      	ldrh	r1, [r7, #10]
 8005b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b6e:	68f8      	ldr	r0, [r7, #12]
 8005b70:	f000 fa52 	bl	8006018 <I2C_MasterRequestRead>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d001      	beq.n	8005b7e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e1c4      	b.n	8005f08 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d113      	bne.n	8005bae <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b86:	2300      	movs	r3, #0
 8005b88:	623b      	str	r3, [r7, #32]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	695b      	ldr	r3, [r3, #20]
 8005b90:	623b      	str	r3, [r7, #32]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	699b      	ldr	r3, [r3, #24]
 8005b98:	623b      	str	r3, [r7, #32]
 8005b9a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005baa:	601a      	str	r2, [r3, #0]
 8005bac:	e198      	b.n	8005ee0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d11b      	bne.n	8005bee <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005bc4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	61fb      	str	r3, [r7, #28]
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	695b      	ldr	r3, [r3, #20]
 8005bd0:	61fb      	str	r3, [r7, #28]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	699b      	ldr	r3, [r3, #24]
 8005bd8:	61fb      	str	r3, [r7, #28]
 8005bda:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bea:	601a      	str	r2, [r3, #0]
 8005bec:	e178      	b.n	8005ee0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bf2:	2b02      	cmp	r3, #2
 8005bf4:	d11b      	bne.n	8005c2e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c04:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c16:	2300      	movs	r3, #0
 8005c18:	61bb      	str	r3, [r7, #24]
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	695b      	ldr	r3, [r3, #20]
 8005c20:	61bb      	str	r3, [r7, #24]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	699b      	ldr	r3, [r3, #24]
 8005c28:	61bb      	str	r3, [r7, #24]
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	e158      	b.n	8005ee0 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005c3c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c3e:	2300      	movs	r3, #0
 8005c40:	617b      	str	r3, [r7, #20]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	695b      	ldr	r3, [r3, #20]
 8005c48:	617b      	str	r3, [r7, #20]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	699b      	ldr	r3, [r3, #24]
 8005c50:	617b      	str	r3, [r7, #20]
 8005c52:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005c54:	e144      	b.n	8005ee0 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c5a:	2b03      	cmp	r3, #3
 8005c5c:	f200 80f1 	bhi.w	8005e42 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d123      	bne.n	8005cb0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c6a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005c6c:	68f8      	ldr	r0, [r7, #12]
 8005c6e:	f000 fc4b 	bl	8006508 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005c72:	4603      	mov	r3, r0
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d001      	beq.n	8005c7c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e145      	b.n	8005f08 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	691a      	ldr	r2, [r3, #16]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c86:	b2d2      	uxtb	r2, r2
 8005c88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c8e:	1c5a      	adds	r2, r3, #1
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c98:	3b01      	subs	r3, #1
 8005c9a:	b29a      	uxth	r2, r3
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ca4:	b29b      	uxth	r3, r3
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	b29a      	uxth	r2, r3
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005cae:	e117      	b.n	8005ee0 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cb4:	2b02      	cmp	r3, #2
 8005cb6:	d14e      	bne.n	8005d56 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cba:	9300      	str	r3, [sp, #0]
 8005cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	4906      	ldr	r1, [pc, #24]	@ (8005cdc <HAL_I2C_Master_Receive+0x22c>)
 8005cc2:	68f8      	ldr	r0, [r7, #12]
 8005cc4:	f000 fa76 	bl	80061b4 <I2C_WaitOnFlagUntilTimeout>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d008      	beq.n	8005ce0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	e11a      	b.n	8005f08 <HAL_I2C_Master_Receive+0x458>
 8005cd2:	bf00      	nop
 8005cd4:	00100002 	.word	0x00100002
 8005cd8:	ffff0000 	.word	0xffff0000
 8005cdc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	691a      	ldr	r2, [r3, #16]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cfa:	b2d2      	uxtb	r2, r2
 8005cfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d02:	1c5a      	adds	r2, r3, #1
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d0c:	3b01      	subs	r3, #1
 8005d0e:	b29a      	uxth	r2, r3
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	3b01      	subs	r3, #1
 8005d1c:	b29a      	uxth	r2, r3
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	691a      	ldr	r2, [r3, #16]
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d2c:	b2d2      	uxtb	r2, r2
 8005d2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d34:	1c5a      	adds	r2, r3, #1
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d3e:	3b01      	subs	r3, #1
 8005d40:	b29a      	uxth	r2, r3
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d4a:	b29b      	uxth	r3, r3
 8005d4c:	3b01      	subs	r3, #1
 8005d4e:	b29a      	uxth	r2, r3
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005d54:	e0c4      	b.n	8005ee0 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d58:	9300      	str	r3, [sp, #0]
 8005d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	496c      	ldr	r1, [pc, #432]	@ (8005f10 <HAL_I2C_Master_Receive+0x460>)
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	f000 fa27 	bl	80061b4 <I2C_WaitOnFlagUntilTimeout>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d001      	beq.n	8005d70 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e0cb      	b.n	8005f08 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	691a      	ldr	r2, [r3, #16]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d8a:	b2d2      	uxtb	r2, r2
 8005d8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d92:	1c5a      	adds	r2, r3, #1
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d9c:	3b01      	subs	r3, #1
 8005d9e:	b29a      	uxth	r2, r3
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	3b01      	subs	r3, #1
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db4:	9300      	str	r3, [sp, #0]
 8005db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db8:	2200      	movs	r2, #0
 8005dba:	4955      	ldr	r1, [pc, #340]	@ (8005f10 <HAL_I2C_Master_Receive+0x460>)
 8005dbc:	68f8      	ldr	r0, [r7, #12]
 8005dbe:	f000 f9f9 	bl	80061b4 <I2C_WaitOnFlagUntilTimeout>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d001      	beq.n	8005dcc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e09d      	b.n	8005f08 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005dda:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	691a      	ldr	r2, [r3, #16]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de6:	b2d2      	uxtb	r2, r2
 8005de8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dee:	1c5a      	adds	r2, r3, #1
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005df8:	3b01      	subs	r3, #1
 8005dfa:	b29a      	uxth	r2, r3
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	3b01      	subs	r3, #1
 8005e08:	b29a      	uxth	r2, r3
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	691a      	ldr	r2, [r3, #16]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e18:	b2d2      	uxtb	r2, r2
 8005e1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e20:	1c5a      	adds	r2, r3, #1
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e2a:	3b01      	subs	r3, #1
 8005e2c:	b29a      	uxth	r2, r3
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e36:	b29b      	uxth	r3, r3
 8005e38:	3b01      	subs	r3, #1
 8005e3a:	b29a      	uxth	r2, r3
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005e40:	e04e      	b.n	8005ee0 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e44:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005e46:	68f8      	ldr	r0, [r7, #12]
 8005e48:	f000 fb5e 	bl	8006508 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d001      	beq.n	8005e56 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e058      	b.n	8005f08 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	691a      	ldr	r2, [r3, #16]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e60:	b2d2      	uxtb	r2, r2
 8005e62:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e68:	1c5a      	adds	r2, r3, #1
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e72:	3b01      	subs	r3, #1
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	3b01      	subs	r3, #1
 8005e82:	b29a      	uxth	r2, r3
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	695b      	ldr	r3, [r3, #20]
 8005e8e:	f003 0304 	and.w	r3, r3, #4
 8005e92:	2b04      	cmp	r3, #4
 8005e94:	d124      	bne.n	8005ee0 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e9a:	2b03      	cmp	r3, #3
 8005e9c:	d107      	bne.n	8005eae <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005eac:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	691a      	ldr	r2, [r3, #16]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb8:	b2d2      	uxtb	r2, r2
 8005eba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ec0:	1c5a      	adds	r2, r3, #1
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eca:	3b01      	subs	r3, #1
 8005ecc:	b29a      	uxth	r2, r3
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	3b01      	subs	r3, #1
 8005eda:	b29a      	uxth	r2, r3
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	f47f aeb6 	bne.w	8005c56 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2220      	movs	r2, #32
 8005eee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005f02:	2300      	movs	r3, #0
 8005f04:	e000      	b.n	8005f08 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005f06:	2302      	movs	r3, #2
  }
}
 8005f08:	4618      	mov	r0, r3
 8005f0a:	3728      	adds	r7, #40	@ 0x28
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}
 8005f10:	00010004 	.word	0x00010004

08005f14 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b088      	sub	sp, #32
 8005f18:	af02      	add	r7, sp, #8
 8005f1a:	60f8      	str	r0, [r7, #12]
 8005f1c:	607a      	str	r2, [r7, #4]
 8005f1e:	603b      	str	r3, [r7, #0]
 8005f20:	460b      	mov	r3, r1
 8005f22:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f28:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	2b08      	cmp	r3, #8
 8005f2e:	d006      	beq.n	8005f3e <I2C_MasterRequestWrite+0x2a>
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d003      	beq.n	8005f3e <I2C_MasterRequestWrite+0x2a>
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005f3c:	d108      	bne.n	8005f50 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f4c:	601a      	str	r2, [r3, #0]
 8005f4e:	e00b      	b.n	8005f68 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f54:	2b12      	cmp	r3, #18
 8005f56:	d107      	bne.n	8005f68 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f66:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	9300      	str	r3, [sp, #0]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005f74:	68f8      	ldr	r0, [r7, #12]
 8005f76:	f000 f91d 	bl	80061b4 <I2C_WaitOnFlagUntilTimeout>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d00d      	beq.n	8005f9c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f8e:	d103      	bne.n	8005f98 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f96:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005f98:	2303      	movs	r3, #3
 8005f9a:	e035      	b.n	8006008 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	691b      	ldr	r3, [r3, #16]
 8005fa0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005fa4:	d108      	bne.n	8005fb8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005fa6:	897b      	ldrh	r3, [r7, #10]
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	461a      	mov	r2, r3
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005fb4:	611a      	str	r2, [r3, #16]
 8005fb6:	e01b      	b.n	8005ff0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005fb8:	897b      	ldrh	r3, [r7, #10]
 8005fba:	11db      	asrs	r3, r3, #7
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	f003 0306 	and.w	r3, r3, #6
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	f063 030f 	orn	r3, r3, #15
 8005fc8:	b2da      	uxtb	r2, r3
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	490e      	ldr	r1, [pc, #56]	@ (8006010 <I2C_MasterRequestWrite+0xfc>)
 8005fd6:	68f8      	ldr	r0, [r7, #12]
 8005fd8:	f000 f966 	bl	80062a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d001      	beq.n	8005fe6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e010      	b.n	8006008 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005fe6:	897b      	ldrh	r3, [r7, #10]
 8005fe8:	b2da      	uxtb	r2, r3
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	687a      	ldr	r2, [r7, #4]
 8005ff4:	4907      	ldr	r1, [pc, #28]	@ (8006014 <I2C_MasterRequestWrite+0x100>)
 8005ff6:	68f8      	ldr	r0, [r7, #12]
 8005ff8:	f000 f956 	bl	80062a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d001      	beq.n	8006006 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e000      	b.n	8006008 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006006:	2300      	movs	r3, #0
}
 8006008:	4618      	mov	r0, r3
 800600a:	3718      	adds	r7, #24
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}
 8006010:	00010008 	.word	0x00010008
 8006014:	00010002 	.word	0x00010002

08006018 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b088      	sub	sp, #32
 800601c:	af02      	add	r7, sp, #8
 800601e:	60f8      	str	r0, [r7, #12]
 8006020:	607a      	str	r2, [r7, #4]
 8006022:	603b      	str	r3, [r7, #0]
 8006024:	460b      	mov	r3, r1
 8006026:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800602c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800603c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	2b08      	cmp	r3, #8
 8006042:	d006      	beq.n	8006052 <I2C_MasterRequestRead+0x3a>
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	2b01      	cmp	r3, #1
 8006048:	d003      	beq.n	8006052 <I2C_MasterRequestRead+0x3a>
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006050:	d108      	bne.n	8006064 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006060:	601a      	str	r2, [r3, #0]
 8006062:	e00b      	b.n	800607c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006068:	2b11      	cmp	r3, #17
 800606a:	d107      	bne.n	800607c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800607a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f000 f893 	bl	80061b4 <I2C_WaitOnFlagUntilTimeout>
 800608e:	4603      	mov	r3, r0
 8006090:	2b00      	cmp	r3, #0
 8006092:	d00d      	beq.n	80060b0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800609e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060a2:	d103      	bne.n	80060ac <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80060aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80060ac:	2303      	movs	r3, #3
 80060ae:	e079      	b.n	80061a4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	691b      	ldr	r3, [r3, #16]
 80060b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80060b8:	d108      	bne.n	80060cc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80060ba:	897b      	ldrh	r3, [r7, #10]
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	f043 0301 	orr.w	r3, r3, #1
 80060c2:	b2da      	uxtb	r2, r3
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	611a      	str	r2, [r3, #16]
 80060ca:	e05f      	b.n	800618c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80060cc:	897b      	ldrh	r3, [r7, #10]
 80060ce:	11db      	asrs	r3, r3, #7
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	f003 0306 	and.w	r3, r3, #6
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	f063 030f 	orn	r3, r3, #15
 80060dc:	b2da      	uxtb	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	687a      	ldr	r2, [r7, #4]
 80060e8:	4930      	ldr	r1, [pc, #192]	@ (80061ac <I2C_MasterRequestRead+0x194>)
 80060ea:	68f8      	ldr	r0, [r7, #12]
 80060ec:	f000 f8dc 	bl	80062a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80060f0:	4603      	mov	r3, r0
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d001      	beq.n	80060fa <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e054      	b.n	80061a4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80060fa:	897b      	ldrh	r3, [r7, #10]
 80060fc:	b2da      	uxtb	r2, r3
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	687a      	ldr	r2, [r7, #4]
 8006108:	4929      	ldr	r1, [pc, #164]	@ (80061b0 <I2C_MasterRequestRead+0x198>)
 800610a:	68f8      	ldr	r0, [r7, #12]
 800610c:	f000 f8cc 	bl	80062a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006110:	4603      	mov	r3, r0
 8006112:	2b00      	cmp	r3, #0
 8006114:	d001      	beq.n	800611a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e044      	b.n	80061a4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800611a:	2300      	movs	r3, #0
 800611c:	613b      	str	r3, [r7, #16]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	695b      	ldr	r3, [r3, #20]
 8006124:	613b      	str	r3, [r7, #16]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	699b      	ldr	r3, [r3, #24]
 800612c:	613b      	str	r3, [r7, #16]
 800612e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800613e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	9300      	str	r3, [sp, #0]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800614c:	68f8      	ldr	r0, [r7, #12]
 800614e:	f000 f831 	bl	80061b4 <I2C_WaitOnFlagUntilTimeout>
 8006152:	4603      	mov	r3, r0
 8006154:	2b00      	cmp	r3, #0
 8006156:	d00d      	beq.n	8006174 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006162:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006166:	d103      	bne.n	8006170 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800616e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e017      	b.n	80061a4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006174:	897b      	ldrh	r3, [r7, #10]
 8006176:	11db      	asrs	r3, r3, #7
 8006178:	b2db      	uxtb	r3, r3
 800617a:	f003 0306 	and.w	r3, r3, #6
 800617e:	b2db      	uxtb	r3, r3
 8006180:	f063 030e 	orn	r3, r3, #14
 8006184:	b2da      	uxtb	r2, r3
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	4907      	ldr	r1, [pc, #28]	@ (80061b0 <I2C_MasterRequestRead+0x198>)
 8006192:	68f8      	ldr	r0, [r7, #12]
 8006194:	f000 f888 	bl	80062a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d001      	beq.n	80061a2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e000      	b.n	80061a4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3718      	adds	r7, #24
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}
 80061ac:	00010008 	.word	0x00010008
 80061b0:	00010002 	.word	0x00010002

080061b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b084      	sub	sp, #16
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	603b      	str	r3, [r7, #0]
 80061c0:	4613      	mov	r3, r2
 80061c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061c4:	e048      	b.n	8006258 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061cc:	d044      	beq.n	8006258 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061ce:	f7fc fcf7 	bl	8002bc0 <HAL_GetTick>
 80061d2:	4602      	mov	r2, r0
 80061d4:	69bb      	ldr	r3, [r7, #24]
 80061d6:	1ad3      	subs	r3, r2, r3
 80061d8:	683a      	ldr	r2, [r7, #0]
 80061da:	429a      	cmp	r2, r3
 80061dc:	d302      	bcc.n	80061e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d139      	bne.n	8006258 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	0c1b      	lsrs	r3, r3, #16
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d10d      	bne.n	800620a <I2C_WaitOnFlagUntilTimeout+0x56>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	695b      	ldr	r3, [r3, #20]
 80061f4:	43da      	mvns	r2, r3
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	4013      	ands	r3, r2
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	bf0c      	ite	eq
 8006200:	2301      	moveq	r3, #1
 8006202:	2300      	movne	r3, #0
 8006204:	b2db      	uxtb	r3, r3
 8006206:	461a      	mov	r2, r3
 8006208:	e00c      	b.n	8006224 <I2C_WaitOnFlagUntilTimeout+0x70>
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	699b      	ldr	r3, [r3, #24]
 8006210:	43da      	mvns	r2, r3
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	4013      	ands	r3, r2
 8006216:	b29b      	uxth	r3, r3
 8006218:	2b00      	cmp	r3, #0
 800621a:	bf0c      	ite	eq
 800621c:	2301      	moveq	r3, #1
 800621e:	2300      	movne	r3, #0
 8006220:	b2db      	uxtb	r3, r3
 8006222:	461a      	mov	r2, r3
 8006224:	79fb      	ldrb	r3, [r7, #7]
 8006226:	429a      	cmp	r2, r3
 8006228:	d116      	bne.n	8006258 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2200      	movs	r2, #0
 800622e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2220      	movs	r2, #32
 8006234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2200      	movs	r2, #0
 800623c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006244:	f043 0220 	orr.w	r2, r3, #32
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2200      	movs	r2, #0
 8006250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	e023      	b.n	80062a0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	0c1b      	lsrs	r3, r3, #16
 800625c:	b2db      	uxtb	r3, r3
 800625e:	2b01      	cmp	r3, #1
 8006260:	d10d      	bne.n	800627e <I2C_WaitOnFlagUntilTimeout+0xca>
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	695b      	ldr	r3, [r3, #20]
 8006268:	43da      	mvns	r2, r3
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	4013      	ands	r3, r2
 800626e:	b29b      	uxth	r3, r3
 8006270:	2b00      	cmp	r3, #0
 8006272:	bf0c      	ite	eq
 8006274:	2301      	moveq	r3, #1
 8006276:	2300      	movne	r3, #0
 8006278:	b2db      	uxtb	r3, r3
 800627a:	461a      	mov	r2, r3
 800627c:	e00c      	b.n	8006298 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	699b      	ldr	r3, [r3, #24]
 8006284:	43da      	mvns	r2, r3
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	4013      	ands	r3, r2
 800628a:	b29b      	uxth	r3, r3
 800628c:	2b00      	cmp	r3, #0
 800628e:	bf0c      	ite	eq
 8006290:	2301      	moveq	r3, #1
 8006292:	2300      	movne	r3, #0
 8006294:	b2db      	uxtb	r3, r3
 8006296:	461a      	mov	r2, r3
 8006298:	79fb      	ldrb	r3, [r7, #7]
 800629a:	429a      	cmp	r2, r3
 800629c:	d093      	beq.n	80061c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3710      	adds	r7, #16
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	607a      	str	r2, [r7, #4]
 80062b4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80062b6:	e071      	b.n	800639c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	695b      	ldr	r3, [r3, #20]
 80062be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062c6:	d123      	bne.n	8006310 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062d6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80062e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2200      	movs	r2, #0
 80062e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2220      	movs	r2, #32
 80062ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062fc:	f043 0204 	orr.w	r2, r3, #4
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2200      	movs	r2, #0
 8006308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800630c:	2301      	movs	r3, #1
 800630e:	e067      	b.n	80063e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006316:	d041      	beq.n	800639c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006318:	f7fc fc52 	bl	8002bc0 <HAL_GetTick>
 800631c:	4602      	mov	r2, r0
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	1ad3      	subs	r3, r2, r3
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	429a      	cmp	r2, r3
 8006326:	d302      	bcc.n	800632e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d136      	bne.n	800639c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	0c1b      	lsrs	r3, r3, #16
 8006332:	b2db      	uxtb	r3, r3
 8006334:	2b01      	cmp	r3, #1
 8006336:	d10c      	bne.n	8006352 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	43da      	mvns	r2, r3
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	4013      	ands	r3, r2
 8006344:	b29b      	uxth	r3, r3
 8006346:	2b00      	cmp	r3, #0
 8006348:	bf14      	ite	ne
 800634a:	2301      	movne	r3, #1
 800634c:	2300      	moveq	r3, #0
 800634e:	b2db      	uxtb	r3, r3
 8006350:	e00b      	b.n	800636a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	699b      	ldr	r3, [r3, #24]
 8006358:	43da      	mvns	r2, r3
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	4013      	ands	r3, r2
 800635e:	b29b      	uxth	r3, r3
 8006360:	2b00      	cmp	r3, #0
 8006362:	bf14      	ite	ne
 8006364:	2301      	movne	r3, #1
 8006366:	2300      	moveq	r3, #0
 8006368:	b2db      	uxtb	r3, r3
 800636a:	2b00      	cmp	r3, #0
 800636c:	d016      	beq.n	800639c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2200      	movs	r2, #0
 8006372:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2220      	movs	r2, #32
 8006378:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2200      	movs	r2, #0
 8006380:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006388:	f043 0220 	orr.w	r2, r3, #32
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2200      	movs	r2, #0
 8006394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006398:	2301      	movs	r3, #1
 800639a:	e021      	b.n	80063e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	0c1b      	lsrs	r3, r3, #16
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d10c      	bne.n	80063c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	43da      	mvns	r2, r3
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	4013      	ands	r3, r2
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	bf14      	ite	ne
 80063b8:	2301      	movne	r3, #1
 80063ba:	2300      	moveq	r3, #0
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	e00b      	b.n	80063d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	699b      	ldr	r3, [r3, #24]
 80063c6:	43da      	mvns	r2, r3
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	4013      	ands	r3, r2
 80063cc:	b29b      	uxth	r3, r3
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	bf14      	ite	ne
 80063d2:	2301      	movne	r3, #1
 80063d4:	2300      	moveq	r3, #0
 80063d6:	b2db      	uxtb	r3, r3
 80063d8:	2b00      	cmp	r3, #0
 80063da:	f47f af6d 	bne.w	80062b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80063de:	2300      	movs	r3, #0
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3710      	adds	r7, #16
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b084      	sub	sp, #16
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80063f4:	e034      	b.n	8006460 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80063f6:	68f8      	ldr	r0, [r7, #12]
 80063f8:	f000 f8e3 	bl	80065c2 <I2C_IsAcknowledgeFailed>
 80063fc:	4603      	mov	r3, r0
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d001      	beq.n	8006406 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	e034      	b.n	8006470 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800640c:	d028      	beq.n	8006460 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800640e:	f7fc fbd7 	bl	8002bc0 <HAL_GetTick>
 8006412:	4602      	mov	r2, r0
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	1ad3      	subs	r3, r2, r3
 8006418:	68ba      	ldr	r2, [r7, #8]
 800641a:	429a      	cmp	r2, r3
 800641c:	d302      	bcc.n	8006424 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d11d      	bne.n	8006460 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800642e:	2b80      	cmp	r3, #128	@ 0x80
 8006430:	d016      	beq.n	8006460 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2220      	movs	r2, #32
 800643c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2200      	movs	r2, #0
 8006444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800644c:	f043 0220 	orr.w	r2, r3, #32
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2200      	movs	r2, #0
 8006458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800645c:	2301      	movs	r3, #1
 800645e:	e007      	b.n	8006470 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	695b      	ldr	r3, [r3, #20]
 8006466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800646a:	2b80      	cmp	r3, #128	@ 0x80
 800646c:	d1c3      	bne.n	80063f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800646e:	2300      	movs	r3, #0
}
 8006470:	4618      	mov	r0, r3
 8006472:	3710      	adds	r7, #16
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}

08006478 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b084      	sub	sp, #16
 800647c:	af00      	add	r7, sp, #0
 800647e:	60f8      	str	r0, [r7, #12]
 8006480:	60b9      	str	r1, [r7, #8]
 8006482:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006484:	e034      	b.n	80064f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006486:	68f8      	ldr	r0, [r7, #12]
 8006488:	f000 f89b 	bl	80065c2 <I2C_IsAcknowledgeFailed>
 800648c:	4603      	mov	r3, r0
 800648e:	2b00      	cmp	r3, #0
 8006490:	d001      	beq.n	8006496 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e034      	b.n	8006500 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800649c:	d028      	beq.n	80064f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800649e:	f7fc fb8f 	bl	8002bc0 <HAL_GetTick>
 80064a2:	4602      	mov	r2, r0
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	68ba      	ldr	r2, [r7, #8]
 80064aa:	429a      	cmp	r2, r3
 80064ac:	d302      	bcc.n	80064b4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d11d      	bne.n	80064f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	695b      	ldr	r3, [r3, #20]
 80064ba:	f003 0304 	and.w	r3, r3, #4
 80064be:	2b04      	cmp	r3, #4
 80064c0:	d016      	beq.n	80064f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2200      	movs	r2, #0
 80064c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2220      	movs	r2, #32
 80064cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2200      	movs	r2, #0
 80064d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064dc:	f043 0220 	orr.w	r2, r3, #32
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2200      	movs	r2, #0
 80064e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80064ec:	2301      	movs	r3, #1
 80064ee:	e007      	b.n	8006500 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	695b      	ldr	r3, [r3, #20]
 80064f6:	f003 0304 	and.w	r3, r3, #4
 80064fa:	2b04      	cmp	r3, #4
 80064fc:	d1c3      	bne.n	8006486 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80064fe:	2300      	movs	r3, #0
}
 8006500:	4618      	mov	r0, r3
 8006502:	3710      	adds	r7, #16
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}

08006508 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	60f8      	str	r0, [r7, #12]
 8006510:	60b9      	str	r1, [r7, #8]
 8006512:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006514:	e049      	b.n	80065aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	695b      	ldr	r3, [r3, #20]
 800651c:	f003 0310 	and.w	r3, r3, #16
 8006520:	2b10      	cmp	r3, #16
 8006522:	d119      	bne.n	8006558 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f06f 0210 	mvn.w	r2, #16
 800652c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2200      	movs	r2, #0
 8006532:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2220      	movs	r2, #32
 8006538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2200      	movs	r2, #0
 8006540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2200      	movs	r2, #0
 8006550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	e030      	b.n	80065ba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006558:	f7fc fb32 	bl	8002bc0 <HAL_GetTick>
 800655c:	4602      	mov	r2, r0
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	1ad3      	subs	r3, r2, r3
 8006562:	68ba      	ldr	r2, [r7, #8]
 8006564:	429a      	cmp	r2, r3
 8006566:	d302      	bcc.n	800656e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d11d      	bne.n	80065aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	695b      	ldr	r3, [r3, #20]
 8006574:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006578:	2b40      	cmp	r3, #64	@ 0x40
 800657a:	d016      	beq.n	80065aa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2200      	movs	r2, #0
 8006580:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2220      	movs	r2, #32
 8006586:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2200      	movs	r2, #0
 800658e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006596:	f043 0220 	orr.w	r2, r3, #32
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2200      	movs	r2, #0
 80065a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e007      	b.n	80065ba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	695b      	ldr	r3, [r3, #20]
 80065b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065b4:	2b40      	cmp	r3, #64	@ 0x40
 80065b6:	d1ae      	bne.n	8006516 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3710      	adds	r7, #16
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}

080065c2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80065c2:	b480      	push	{r7}
 80065c4:	b083      	sub	sp, #12
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	695b      	ldr	r3, [r3, #20]
 80065d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065d8:	d11b      	bne.n	8006612 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80065e2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2220      	movs	r2, #32
 80065ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065fe:	f043 0204 	orr.w	r2, r3, #4
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2200      	movs	r2, #0
 800660a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	e000      	b.n	8006614 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006612:	2300      	movs	r3, #0
}
 8006614:	4618      	mov	r0, r3
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b086      	sub	sp, #24
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d101      	bne.n	8006632 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e267      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f003 0301 	and.w	r3, r3, #1
 800663a:	2b00      	cmp	r3, #0
 800663c:	d075      	beq.n	800672a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800663e:	4b88      	ldr	r3, [pc, #544]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	f003 030c 	and.w	r3, r3, #12
 8006646:	2b04      	cmp	r3, #4
 8006648:	d00c      	beq.n	8006664 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800664a:	4b85      	ldr	r3, [pc, #532]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006652:	2b08      	cmp	r3, #8
 8006654:	d112      	bne.n	800667c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006656:	4b82      	ldr	r3, [pc, #520]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800665e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006662:	d10b      	bne.n	800667c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006664:	4b7e      	ldr	r3, [pc, #504]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800666c:	2b00      	cmp	r3, #0
 800666e:	d05b      	beq.n	8006728 <HAL_RCC_OscConfig+0x108>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d157      	bne.n	8006728 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	e242      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006684:	d106      	bne.n	8006694 <HAL_RCC_OscConfig+0x74>
 8006686:	4b76      	ldr	r3, [pc, #472]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a75      	ldr	r2, [pc, #468]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 800668c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006690:	6013      	str	r3, [r2, #0]
 8006692:	e01d      	b.n	80066d0 <HAL_RCC_OscConfig+0xb0>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800669c:	d10c      	bne.n	80066b8 <HAL_RCC_OscConfig+0x98>
 800669e:	4b70      	ldr	r3, [pc, #448]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a6f      	ldr	r2, [pc, #444]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 80066a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80066a8:	6013      	str	r3, [r2, #0]
 80066aa:	4b6d      	ldr	r3, [pc, #436]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	4a6c      	ldr	r2, [pc, #432]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 80066b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066b4:	6013      	str	r3, [r2, #0]
 80066b6:	e00b      	b.n	80066d0 <HAL_RCC_OscConfig+0xb0>
 80066b8:	4b69      	ldr	r3, [pc, #420]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a68      	ldr	r2, [pc, #416]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 80066be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066c2:	6013      	str	r3, [r2, #0]
 80066c4:	4b66      	ldr	r3, [pc, #408]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a65      	ldr	r2, [pc, #404]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 80066ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80066ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d013      	beq.n	8006700 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066d8:	f7fc fa72 	bl	8002bc0 <HAL_GetTick>
 80066dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066de:	e008      	b.n	80066f2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066e0:	f7fc fa6e 	bl	8002bc0 <HAL_GetTick>
 80066e4:	4602      	mov	r2, r0
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	1ad3      	subs	r3, r2, r3
 80066ea:	2b64      	cmp	r3, #100	@ 0x64
 80066ec:	d901      	bls.n	80066f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80066ee:	2303      	movs	r3, #3
 80066f0:	e207      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066f2:	4b5b      	ldr	r3, [pc, #364]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d0f0      	beq.n	80066e0 <HAL_RCC_OscConfig+0xc0>
 80066fe:	e014      	b.n	800672a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006700:	f7fc fa5e 	bl	8002bc0 <HAL_GetTick>
 8006704:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006706:	e008      	b.n	800671a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006708:	f7fc fa5a 	bl	8002bc0 <HAL_GetTick>
 800670c:	4602      	mov	r2, r0
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	1ad3      	subs	r3, r2, r3
 8006712:	2b64      	cmp	r3, #100	@ 0x64
 8006714:	d901      	bls.n	800671a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006716:	2303      	movs	r3, #3
 8006718:	e1f3      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800671a:	4b51      	ldr	r3, [pc, #324]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006722:	2b00      	cmp	r3, #0
 8006724:	d1f0      	bne.n	8006708 <HAL_RCC_OscConfig+0xe8>
 8006726:	e000      	b.n	800672a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006728:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f003 0302 	and.w	r3, r3, #2
 8006732:	2b00      	cmp	r3, #0
 8006734:	d063      	beq.n	80067fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006736:	4b4a      	ldr	r3, [pc, #296]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	f003 030c 	and.w	r3, r3, #12
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00b      	beq.n	800675a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006742:	4b47      	ldr	r3, [pc, #284]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 8006744:	689b      	ldr	r3, [r3, #8]
 8006746:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800674a:	2b08      	cmp	r3, #8
 800674c:	d11c      	bne.n	8006788 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800674e:	4b44      	ldr	r3, [pc, #272]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006756:	2b00      	cmp	r3, #0
 8006758:	d116      	bne.n	8006788 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800675a:	4b41      	ldr	r3, [pc, #260]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f003 0302 	and.w	r3, r3, #2
 8006762:	2b00      	cmp	r3, #0
 8006764:	d005      	beq.n	8006772 <HAL_RCC_OscConfig+0x152>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	68db      	ldr	r3, [r3, #12]
 800676a:	2b01      	cmp	r3, #1
 800676c:	d001      	beq.n	8006772 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800676e:	2301      	movs	r3, #1
 8006770:	e1c7      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006772:	4b3b      	ldr	r3, [pc, #236]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	691b      	ldr	r3, [r3, #16]
 800677e:	00db      	lsls	r3, r3, #3
 8006780:	4937      	ldr	r1, [pc, #220]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 8006782:	4313      	orrs	r3, r2
 8006784:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006786:	e03a      	b.n	80067fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	68db      	ldr	r3, [r3, #12]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d020      	beq.n	80067d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006790:	4b34      	ldr	r3, [pc, #208]	@ (8006864 <HAL_RCC_OscConfig+0x244>)
 8006792:	2201      	movs	r2, #1
 8006794:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006796:	f7fc fa13 	bl	8002bc0 <HAL_GetTick>
 800679a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800679c:	e008      	b.n	80067b0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800679e:	f7fc fa0f 	bl	8002bc0 <HAL_GetTick>
 80067a2:	4602      	mov	r2, r0
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	1ad3      	subs	r3, r2, r3
 80067a8:	2b02      	cmp	r3, #2
 80067aa:	d901      	bls.n	80067b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80067ac:	2303      	movs	r3, #3
 80067ae:	e1a8      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067b0:	4b2b      	ldr	r3, [pc, #172]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f003 0302 	and.w	r3, r3, #2
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d0f0      	beq.n	800679e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067bc:	4b28      	ldr	r3, [pc, #160]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	691b      	ldr	r3, [r3, #16]
 80067c8:	00db      	lsls	r3, r3, #3
 80067ca:	4925      	ldr	r1, [pc, #148]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 80067cc:	4313      	orrs	r3, r2
 80067ce:	600b      	str	r3, [r1, #0]
 80067d0:	e015      	b.n	80067fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80067d2:	4b24      	ldr	r3, [pc, #144]	@ (8006864 <HAL_RCC_OscConfig+0x244>)
 80067d4:	2200      	movs	r2, #0
 80067d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067d8:	f7fc f9f2 	bl	8002bc0 <HAL_GetTick>
 80067dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80067de:	e008      	b.n	80067f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80067e0:	f7fc f9ee 	bl	8002bc0 <HAL_GetTick>
 80067e4:	4602      	mov	r2, r0
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	2b02      	cmp	r3, #2
 80067ec:	d901      	bls.n	80067f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80067ee:	2303      	movs	r3, #3
 80067f0:	e187      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80067f2:	4b1b      	ldr	r3, [pc, #108]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 0302 	and.w	r3, r3, #2
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d1f0      	bne.n	80067e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 0308 	and.w	r3, r3, #8
 8006806:	2b00      	cmp	r3, #0
 8006808:	d036      	beq.n	8006878 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	695b      	ldr	r3, [r3, #20]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d016      	beq.n	8006840 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006812:	4b15      	ldr	r3, [pc, #84]	@ (8006868 <HAL_RCC_OscConfig+0x248>)
 8006814:	2201      	movs	r2, #1
 8006816:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006818:	f7fc f9d2 	bl	8002bc0 <HAL_GetTick>
 800681c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800681e:	e008      	b.n	8006832 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006820:	f7fc f9ce 	bl	8002bc0 <HAL_GetTick>
 8006824:	4602      	mov	r2, r0
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	1ad3      	subs	r3, r2, r3
 800682a:	2b02      	cmp	r3, #2
 800682c:	d901      	bls.n	8006832 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800682e:	2303      	movs	r3, #3
 8006830:	e167      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006832:	4b0b      	ldr	r3, [pc, #44]	@ (8006860 <HAL_RCC_OscConfig+0x240>)
 8006834:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006836:	f003 0302 	and.w	r3, r3, #2
 800683a:	2b00      	cmp	r3, #0
 800683c:	d0f0      	beq.n	8006820 <HAL_RCC_OscConfig+0x200>
 800683e:	e01b      	b.n	8006878 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006840:	4b09      	ldr	r3, [pc, #36]	@ (8006868 <HAL_RCC_OscConfig+0x248>)
 8006842:	2200      	movs	r2, #0
 8006844:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006846:	f7fc f9bb 	bl	8002bc0 <HAL_GetTick>
 800684a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800684c:	e00e      	b.n	800686c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800684e:	f7fc f9b7 	bl	8002bc0 <HAL_GetTick>
 8006852:	4602      	mov	r2, r0
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	1ad3      	subs	r3, r2, r3
 8006858:	2b02      	cmp	r3, #2
 800685a:	d907      	bls.n	800686c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800685c:	2303      	movs	r3, #3
 800685e:	e150      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
 8006860:	40023800 	.word	0x40023800
 8006864:	42470000 	.word	0x42470000
 8006868:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800686c:	4b88      	ldr	r3, [pc, #544]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 800686e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006870:	f003 0302 	and.w	r3, r3, #2
 8006874:	2b00      	cmp	r3, #0
 8006876:	d1ea      	bne.n	800684e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f003 0304 	and.w	r3, r3, #4
 8006880:	2b00      	cmp	r3, #0
 8006882:	f000 8097 	beq.w	80069b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006886:	2300      	movs	r3, #0
 8006888:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800688a:	4b81      	ldr	r3, [pc, #516]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 800688c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800688e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006892:	2b00      	cmp	r3, #0
 8006894:	d10f      	bne.n	80068b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006896:	2300      	movs	r3, #0
 8006898:	60bb      	str	r3, [r7, #8]
 800689a:	4b7d      	ldr	r3, [pc, #500]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 800689c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800689e:	4a7c      	ldr	r2, [pc, #496]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 80068a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80068a6:	4b7a      	ldr	r3, [pc, #488]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 80068a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068ae:	60bb      	str	r3, [r7, #8]
 80068b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068b2:	2301      	movs	r3, #1
 80068b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068b6:	4b77      	ldr	r3, [pc, #476]	@ (8006a94 <HAL_RCC_OscConfig+0x474>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d118      	bne.n	80068f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068c2:	4b74      	ldr	r3, [pc, #464]	@ (8006a94 <HAL_RCC_OscConfig+0x474>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a73      	ldr	r2, [pc, #460]	@ (8006a94 <HAL_RCC_OscConfig+0x474>)
 80068c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068ce:	f7fc f977 	bl	8002bc0 <HAL_GetTick>
 80068d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068d4:	e008      	b.n	80068e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068d6:	f7fc f973 	bl	8002bc0 <HAL_GetTick>
 80068da:	4602      	mov	r2, r0
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	2b02      	cmp	r3, #2
 80068e2:	d901      	bls.n	80068e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80068e4:	2303      	movs	r3, #3
 80068e6:	e10c      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068e8:	4b6a      	ldr	r3, [pc, #424]	@ (8006a94 <HAL_RCC_OscConfig+0x474>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d0f0      	beq.n	80068d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d106      	bne.n	800690a <HAL_RCC_OscConfig+0x2ea>
 80068fc:	4b64      	ldr	r3, [pc, #400]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 80068fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006900:	4a63      	ldr	r2, [pc, #396]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 8006902:	f043 0301 	orr.w	r3, r3, #1
 8006906:	6713      	str	r3, [r2, #112]	@ 0x70
 8006908:	e01c      	b.n	8006944 <HAL_RCC_OscConfig+0x324>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	2b05      	cmp	r3, #5
 8006910:	d10c      	bne.n	800692c <HAL_RCC_OscConfig+0x30c>
 8006912:	4b5f      	ldr	r3, [pc, #380]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 8006914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006916:	4a5e      	ldr	r2, [pc, #376]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 8006918:	f043 0304 	orr.w	r3, r3, #4
 800691c:	6713      	str	r3, [r2, #112]	@ 0x70
 800691e:	4b5c      	ldr	r3, [pc, #368]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 8006920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006922:	4a5b      	ldr	r2, [pc, #364]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 8006924:	f043 0301 	orr.w	r3, r3, #1
 8006928:	6713      	str	r3, [r2, #112]	@ 0x70
 800692a:	e00b      	b.n	8006944 <HAL_RCC_OscConfig+0x324>
 800692c:	4b58      	ldr	r3, [pc, #352]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 800692e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006930:	4a57      	ldr	r2, [pc, #348]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 8006932:	f023 0301 	bic.w	r3, r3, #1
 8006936:	6713      	str	r3, [r2, #112]	@ 0x70
 8006938:	4b55      	ldr	r3, [pc, #340]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 800693a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800693c:	4a54      	ldr	r2, [pc, #336]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 800693e:	f023 0304 	bic.w	r3, r3, #4
 8006942:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d015      	beq.n	8006978 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800694c:	f7fc f938 	bl	8002bc0 <HAL_GetTick>
 8006950:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006952:	e00a      	b.n	800696a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006954:	f7fc f934 	bl	8002bc0 <HAL_GetTick>
 8006958:	4602      	mov	r2, r0
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	1ad3      	subs	r3, r2, r3
 800695e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006962:	4293      	cmp	r3, r2
 8006964:	d901      	bls.n	800696a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006966:	2303      	movs	r3, #3
 8006968:	e0cb      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800696a:	4b49      	ldr	r3, [pc, #292]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 800696c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800696e:	f003 0302 	and.w	r3, r3, #2
 8006972:	2b00      	cmp	r3, #0
 8006974:	d0ee      	beq.n	8006954 <HAL_RCC_OscConfig+0x334>
 8006976:	e014      	b.n	80069a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006978:	f7fc f922 	bl	8002bc0 <HAL_GetTick>
 800697c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800697e:	e00a      	b.n	8006996 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006980:	f7fc f91e 	bl	8002bc0 <HAL_GetTick>
 8006984:	4602      	mov	r2, r0
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800698e:	4293      	cmp	r3, r2
 8006990:	d901      	bls.n	8006996 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006992:	2303      	movs	r3, #3
 8006994:	e0b5      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006996:	4b3e      	ldr	r3, [pc, #248]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 8006998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800699a:	f003 0302 	and.w	r3, r3, #2
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d1ee      	bne.n	8006980 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80069a2:	7dfb      	ldrb	r3, [r7, #23]
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d105      	bne.n	80069b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069a8:	4b39      	ldr	r3, [pc, #228]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 80069aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ac:	4a38      	ldr	r2, [pc, #224]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 80069ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069b2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	699b      	ldr	r3, [r3, #24]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	f000 80a1 	beq.w	8006b00 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80069be:	4b34      	ldr	r3, [pc, #208]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	f003 030c 	and.w	r3, r3, #12
 80069c6:	2b08      	cmp	r3, #8
 80069c8:	d05c      	beq.n	8006a84 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	699b      	ldr	r3, [r3, #24]
 80069ce:	2b02      	cmp	r3, #2
 80069d0:	d141      	bne.n	8006a56 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069d2:	4b31      	ldr	r3, [pc, #196]	@ (8006a98 <HAL_RCC_OscConfig+0x478>)
 80069d4:	2200      	movs	r2, #0
 80069d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069d8:	f7fc f8f2 	bl	8002bc0 <HAL_GetTick>
 80069dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069de:	e008      	b.n	80069f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069e0:	f7fc f8ee 	bl	8002bc0 <HAL_GetTick>
 80069e4:	4602      	mov	r2, r0
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	1ad3      	subs	r3, r2, r3
 80069ea:	2b02      	cmp	r3, #2
 80069ec:	d901      	bls.n	80069f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80069ee:	2303      	movs	r3, #3
 80069f0:	e087      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069f2:	4b27      	ldr	r3, [pc, #156]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d1f0      	bne.n	80069e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	69da      	ldr	r2, [r3, #28]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6a1b      	ldr	r3, [r3, #32]
 8006a06:	431a      	orrs	r2, r3
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a0c:	019b      	lsls	r3, r3, #6
 8006a0e:	431a      	orrs	r2, r3
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a14:	085b      	lsrs	r3, r3, #1
 8006a16:	3b01      	subs	r3, #1
 8006a18:	041b      	lsls	r3, r3, #16
 8006a1a:	431a      	orrs	r2, r3
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a20:	061b      	lsls	r3, r3, #24
 8006a22:	491b      	ldr	r1, [pc, #108]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 8006a24:	4313      	orrs	r3, r2
 8006a26:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a28:	4b1b      	ldr	r3, [pc, #108]	@ (8006a98 <HAL_RCC_OscConfig+0x478>)
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a2e:	f7fc f8c7 	bl	8002bc0 <HAL_GetTick>
 8006a32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a34:	e008      	b.n	8006a48 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a36:	f7fc f8c3 	bl	8002bc0 <HAL_GetTick>
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	1ad3      	subs	r3, r2, r3
 8006a40:	2b02      	cmp	r3, #2
 8006a42:	d901      	bls.n	8006a48 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e05c      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a48:	4b11      	ldr	r3, [pc, #68]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d0f0      	beq.n	8006a36 <HAL_RCC_OscConfig+0x416>
 8006a54:	e054      	b.n	8006b00 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a56:	4b10      	ldr	r3, [pc, #64]	@ (8006a98 <HAL_RCC_OscConfig+0x478>)
 8006a58:	2200      	movs	r2, #0
 8006a5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a5c:	f7fc f8b0 	bl	8002bc0 <HAL_GetTick>
 8006a60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a62:	e008      	b.n	8006a76 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a64:	f7fc f8ac 	bl	8002bc0 <HAL_GetTick>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	1ad3      	subs	r3, r2, r3
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	d901      	bls.n	8006a76 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006a72:	2303      	movs	r3, #3
 8006a74:	e045      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a76:	4b06      	ldr	r3, [pc, #24]	@ (8006a90 <HAL_RCC_OscConfig+0x470>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d1f0      	bne.n	8006a64 <HAL_RCC_OscConfig+0x444>
 8006a82:	e03d      	b.n	8006b00 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	699b      	ldr	r3, [r3, #24]
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d107      	bne.n	8006a9c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	e038      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
 8006a90:	40023800 	.word	0x40023800
 8006a94:	40007000 	.word	0x40007000
 8006a98:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006a9c:	4b1b      	ldr	r3, [pc, #108]	@ (8006b0c <HAL_RCC_OscConfig+0x4ec>)
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	699b      	ldr	r3, [r3, #24]
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	d028      	beq.n	8006afc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d121      	bne.n	8006afc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d11a      	bne.n	8006afc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ac6:	68fa      	ldr	r2, [r7, #12]
 8006ac8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006acc:	4013      	ands	r3, r2
 8006ace:	687a      	ldr	r2, [r7, #4]
 8006ad0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006ad2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d111      	bne.n	8006afc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae2:	085b      	lsrs	r3, r3, #1
 8006ae4:	3b01      	subs	r3, #1
 8006ae6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d107      	bne.n	8006afc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006af6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006af8:	429a      	cmp	r2, r3
 8006afa:	d001      	beq.n	8006b00 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	e000      	b.n	8006b02 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006b00:	2300      	movs	r3, #0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3718      	adds	r7, #24
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop
 8006b0c:	40023800 	.word	0x40023800

08006b10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b084      	sub	sp, #16
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
 8006b18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d101      	bne.n	8006b24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	e0cc      	b.n	8006cbe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b24:	4b68      	ldr	r3, [pc, #416]	@ (8006cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f003 0307 	and.w	r3, r3, #7
 8006b2c:	683a      	ldr	r2, [r7, #0]
 8006b2e:	429a      	cmp	r2, r3
 8006b30:	d90c      	bls.n	8006b4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b32:	4b65      	ldr	r3, [pc, #404]	@ (8006cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8006b34:	683a      	ldr	r2, [r7, #0]
 8006b36:	b2d2      	uxtb	r2, r2
 8006b38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b3a:	4b63      	ldr	r3, [pc, #396]	@ (8006cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f003 0307 	and.w	r3, r3, #7
 8006b42:	683a      	ldr	r2, [r7, #0]
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d001      	beq.n	8006b4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e0b8      	b.n	8006cbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 0302 	and.w	r3, r3, #2
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d020      	beq.n	8006b9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f003 0304 	and.w	r3, r3, #4
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d005      	beq.n	8006b70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b64:	4b59      	ldr	r3, [pc, #356]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	4a58      	ldr	r2, [pc, #352]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006b6a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006b6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f003 0308 	and.w	r3, r3, #8
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d005      	beq.n	8006b88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006b7c:	4b53      	ldr	r3, [pc, #332]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	4a52      	ldr	r2, [pc, #328]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006b82:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006b86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b88:	4b50      	ldr	r3, [pc, #320]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006b8a:	689b      	ldr	r3, [r3, #8]
 8006b8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	494d      	ldr	r1, [pc, #308]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006b96:	4313      	orrs	r3, r2
 8006b98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f003 0301 	and.w	r3, r3, #1
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d044      	beq.n	8006c30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	d107      	bne.n	8006bbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bae:	4b47      	ldr	r3, [pc, #284]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d119      	bne.n	8006bee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	e07f      	b.n	8006cbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	2b02      	cmp	r3, #2
 8006bc4:	d003      	beq.n	8006bce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006bca:	2b03      	cmp	r3, #3
 8006bcc:	d107      	bne.n	8006bde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bce:	4b3f      	ldr	r3, [pc, #252]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d109      	bne.n	8006bee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e06f      	b.n	8006cbe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bde:	4b3b      	ldr	r3, [pc, #236]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f003 0302 	and.w	r3, r3, #2
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d101      	bne.n	8006bee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bea:	2301      	movs	r3, #1
 8006bec:	e067      	b.n	8006cbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006bee:	4b37      	ldr	r3, [pc, #220]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	f023 0203 	bic.w	r2, r3, #3
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	4934      	ldr	r1, [pc, #208]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c00:	f7fb ffde 	bl	8002bc0 <HAL_GetTick>
 8006c04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c06:	e00a      	b.n	8006c1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c08:	f7fb ffda 	bl	8002bc0 <HAL_GetTick>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	1ad3      	subs	r3, r2, r3
 8006c12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d901      	bls.n	8006c1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006c1a:	2303      	movs	r3, #3
 8006c1c:	e04f      	b.n	8006cbe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c1e:	4b2b      	ldr	r3, [pc, #172]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	f003 020c 	and.w	r2, r3, #12
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	009b      	lsls	r3, r3, #2
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d1eb      	bne.n	8006c08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c30:	4b25      	ldr	r3, [pc, #148]	@ (8006cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f003 0307 	and.w	r3, r3, #7
 8006c38:	683a      	ldr	r2, [r7, #0]
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d20c      	bcs.n	8006c58 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c3e:	4b22      	ldr	r3, [pc, #136]	@ (8006cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c40:	683a      	ldr	r2, [r7, #0]
 8006c42:	b2d2      	uxtb	r2, r2
 8006c44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c46:	4b20      	ldr	r3, [pc, #128]	@ (8006cc8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 0307 	and.w	r3, r3, #7
 8006c4e:	683a      	ldr	r2, [r7, #0]
 8006c50:	429a      	cmp	r2, r3
 8006c52:	d001      	beq.n	8006c58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	e032      	b.n	8006cbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f003 0304 	and.w	r3, r3, #4
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d008      	beq.n	8006c76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c64:	4b19      	ldr	r3, [pc, #100]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	4916      	ldr	r1, [pc, #88]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006c72:	4313      	orrs	r3, r2
 8006c74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f003 0308 	and.w	r3, r3, #8
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d009      	beq.n	8006c96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006c82:	4b12      	ldr	r3, [pc, #72]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006c84:	689b      	ldr	r3, [r3, #8]
 8006c86:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	691b      	ldr	r3, [r3, #16]
 8006c8e:	00db      	lsls	r3, r3, #3
 8006c90:	490e      	ldr	r1, [pc, #56]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006c92:	4313      	orrs	r3, r2
 8006c94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006c96:	f000 f821 	bl	8006cdc <HAL_RCC_GetSysClockFreq>
 8006c9a:	4602      	mov	r2, r0
 8006c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8006ccc <HAL_RCC_ClockConfig+0x1bc>)
 8006c9e:	689b      	ldr	r3, [r3, #8]
 8006ca0:	091b      	lsrs	r3, r3, #4
 8006ca2:	f003 030f 	and.w	r3, r3, #15
 8006ca6:	490a      	ldr	r1, [pc, #40]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1c0>)
 8006ca8:	5ccb      	ldrb	r3, [r1, r3]
 8006caa:	fa22 f303 	lsr.w	r3, r2, r3
 8006cae:	4a09      	ldr	r2, [pc, #36]	@ (8006cd4 <HAL_RCC_ClockConfig+0x1c4>)
 8006cb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006cb2:	4b09      	ldr	r3, [pc, #36]	@ (8006cd8 <HAL_RCC_ClockConfig+0x1c8>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f7fb ff3e 	bl	8002b38 <HAL_InitTick>

  return HAL_OK;
 8006cbc:	2300      	movs	r3, #0
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3710      	adds	r7, #16
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	40023c00 	.word	0x40023c00
 8006ccc:	40023800 	.word	0x40023800
 8006cd0:	0800b510 	.word	0x0800b510
 8006cd4:	20000554 	.word	0x20000554
 8006cd8:	20000610 	.word	0x20000610

08006cdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006cdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ce0:	b094      	sub	sp, #80	@ 0x50
 8006ce2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006cec:	2300      	movs	r3, #0
 8006cee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006cf4:	4b79      	ldr	r3, [pc, #484]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x200>)
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	f003 030c 	and.w	r3, r3, #12
 8006cfc:	2b08      	cmp	r3, #8
 8006cfe:	d00d      	beq.n	8006d1c <HAL_RCC_GetSysClockFreq+0x40>
 8006d00:	2b08      	cmp	r3, #8
 8006d02:	f200 80e1 	bhi.w	8006ec8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d002      	beq.n	8006d10 <HAL_RCC_GetSysClockFreq+0x34>
 8006d0a:	2b04      	cmp	r3, #4
 8006d0c:	d003      	beq.n	8006d16 <HAL_RCC_GetSysClockFreq+0x3a>
 8006d0e:	e0db      	b.n	8006ec8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d10:	4b73      	ldr	r3, [pc, #460]	@ (8006ee0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006d12:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d14:	e0db      	b.n	8006ece <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006d16:	4b73      	ldr	r3, [pc, #460]	@ (8006ee4 <HAL_RCC_GetSysClockFreq+0x208>)
 8006d18:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006d1a:	e0d8      	b.n	8006ece <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d1c:	4b6f      	ldr	r3, [pc, #444]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x200>)
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d24:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d26:	4b6d      	ldr	r3, [pc, #436]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x200>)
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d063      	beq.n	8006dfa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d32:	4b6a      	ldr	r3, [pc, #424]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x200>)
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	099b      	lsrs	r3, r3, #6
 8006d38:	2200      	movs	r2, #0
 8006d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d3c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d44:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d46:	2300      	movs	r3, #0
 8006d48:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d4a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006d4e:	4622      	mov	r2, r4
 8006d50:	462b      	mov	r3, r5
 8006d52:	f04f 0000 	mov.w	r0, #0
 8006d56:	f04f 0100 	mov.w	r1, #0
 8006d5a:	0159      	lsls	r1, r3, #5
 8006d5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d60:	0150      	lsls	r0, r2, #5
 8006d62:	4602      	mov	r2, r0
 8006d64:	460b      	mov	r3, r1
 8006d66:	4621      	mov	r1, r4
 8006d68:	1a51      	subs	r1, r2, r1
 8006d6a:	6139      	str	r1, [r7, #16]
 8006d6c:	4629      	mov	r1, r5
 8006d6e:	eb63 0301 	sbc.w	r3, r3, r1
 8006d72:	617b      	str	r3, [r7, #20]
 8006d74:	f04f 0200 	mov.w	r2, #0
 8006d78:	f04f 0300 	mov.w	r3, #0
 8006d7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006d80:	4659      	mov	r1, fp
 8006d82:	018b      	lsls	r3, r1, #6
 8006d84:	4651      	mov	r1, sl
 8006d86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006d8a:	4651      	mov	r1, sl
 8006d8c:	018a      	lsls	r2, r1, #6
 8006d8e:	4651      	mov	r1, sl
 8006d90:	ebb2 0801 	subs.w	r8, r2, r1
 8006d94:	4659      	mov	r1, fp
 8006d96:	eb63 0901 	sbc.w	r9, r3, r1
 8006d9a:	f04f 0200 	mov.w	r2, #0
 8006d9e:	f04f 0300 	mov.w	r3, #0
 8006da2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006da6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006daa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006dae:	4690      	mov	r8, r2
 8006db0:	4699      	mov	r9, r3
 8006db2:	4623      	mov	r3, r4
 8006db4:	eb18 0303 	adds.w	r3, r8, r3
 8006db8:	60bb      	str	r3, [r7, #8]
 8006dba:	462b      	mov	r3, r5
 8006dbc:	eb49 0303 	adc.w	r3, r9, r3
 8006dc0:	60fb      	str	r3, [r7, #12]
 8006dc2:	f04f 0200 	mov.w	r2, #0
 8006dc6:	f04f 0300 	mov.w	r3, #0
 8006dca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006dce:	4629      	mov	r1, r5
 8006dd0:	024b      	lsls	r3, r1, #9
 8006dd2:	4621      	mov	r1, r4
 8006dd4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006dd8:	4621      	mov	r1, r4
 8006dda:	024a      	lsls	r2, r1, #9
 8006ddc:	4610      	mov	r0, r2
 8006dde:	4619      	mov	r1, r3
 8006de0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006de2:	2200      	movs	r2, #0
 8006de4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006de6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006de8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006dec:	f7f9 f9ec 	bl	80001c8 <__aeabi_uldivmod>
 8006df0:	4602      	mov	r2, r0
 8006df2:	460b      	mov	r3, r1
 8006df4:	4613      	mov	r3, r2
 8006df6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006df8:	e058      	b.n	8006eac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006dfa:	4b38      	ldr	r3, [pc, #224]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x200>)
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	099b      	lsrs	r3, r3, #6
 8006e00:	2200      	movs	r2, #0
 8006e02:	4618      	mov	r0, r3
 8006e04:	4611      	mov	r1, r2
 8006e06:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006e0a:	623b      	str	r3, [r7, #32]
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e10:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006e14:	4642      	mov	r2, r8
 8006e16:	464b      	mov	r3, r9
 8006e18:	f04f 0000 	mov.w	r0, #0
 8006e1c:	f04f 0100 	mov.w	r1, #0
 8006e20:	0159      	lsls	r1, r3, #5
 8006e22:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e26:	0150      	lsls	r0, r2, #5
 8006e28:	4602      	mov	r2, r0
 8006e2a:	460b      	mov	r3, r1
 8006e2c:	4641      	mov	r1, r8
 8006e2e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006e32:	4649      	mov	r1, r9
 8006e34:	eb63 0b01 	sbc.w	fp, r3, r1
 8006e38:	f04f 0200 	mov.w	r2, #0
 8006e3c:	f04f 0300 	mov.w	r3, #0
 8006e40:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006e44:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006e48:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006e4c:	ebb2 040a 	subs.w	r4, r2, sl
 8006e50:	eb63 050b 	sbc.w	r5, r3, fp
 8006e54:	f04f 0200 	mov.w	r2, #0
 8006e58:	f04f 0300 	mov.w	r3, #0
 8006e5c:	00eb      	lsls	r3, r5, #3
 8006e5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006e62:	00e2      	lsls	r2, r4, #3
 8006e64:	4614      	mov	r4, r2
 8006e66:	461d      	mov	r5, r3
 8006e68:	4643      	mov	r3, r8
 8006e6a:	18e3      	adds	r3, r4, r3
 8006e6c:	603b      	str	r3, [r7, #0]
 8006e6e:	464b      	mov	r3, r9
 8006e70:	eb45 0303 	adc.w	r3, r5, r3
 8006e74:	607b      	str	r3, [r7, #4]
 8006e76:	f04f 0200 	mov.w	r2, #0
 8006e7a:	f04f 0300 	mov.w	r3, #0
 8006e7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006e82:	4629      	mov	r1, r5
 8006e84:	028b      	lsls	r3, r1, #10
 8006e86:	4621      	mov	r1, r4
 8006e88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006e8c:	4621      	mov	r1, r4
 8006e8e:	028a      	lsls	r2, r1, #10
 8006e90:	4610      	mov	r0, r2
 8006e92:	4619      	mov	r1, r3
 8006e94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e96:	2200      	movs	r2, #0
 8006e98:	61bb      	str	r3, [r7, #24]
 8006e9a:	61fa      	str	r2, [r7, #28]
 8006e9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ea0:	f7f9 f992 	bl	80001c8 <__aeabi_uldivmod>
 8006ea4:	4602      	mov	r2, r0
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	4613      	mov	r3, r2
 8006eaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006eac:	4b0b      	ldr	r3, [pc, #44]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x200>)
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	0c1b      	lsrs	r3, r3, #16
 8006eb2:	f003 0303 	and.w	r3, r3, #3
 8006eb6:	3301      	adds	r3, #1
 8006eb8:	005b      	lsls	r3, r3, #1
 8006eba:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006ebc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ebe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ec4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006ec6:	e002      	b.n	8006ece <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006ec8:	4b05      	ldr	r3, [pc, #20]	@ (8006ee0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006eca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006ecc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006ece:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	3750      	adds	r7, #80	@ 0x50
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006eda:	bf00      	nop
 8006edc:	40023800 	.word	0x40023800
 8006ee0:	00f42400 	.word	0x00f42400
 8006ee4:	007a1200 	.word	0x007a1200

08006ee8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006eec:	4b03      	ldr	r3, [pc, #12]	@ (8006efc <HAL_RCC_GetHCLKFreq+0x14>)
 8006eee:	681b      	ldr	r3, [r3, #0]
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr
 8006efa:	bf00      	nop
 8006efc:	20000554 	.word	0x20000554

08006f00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006f04:	f7ff fff0 	bl	8006ee8 <HAL_RCC_GetHCLKFreq>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	4b05      	ldr	r3, [pc, #20]	@ (8006f20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006f0c:	689b      	ldr	r3, [r3, #8]
 8006f0e:	0a9b      	lsrs	r3, r3, #10
 8006f10:	f003 0307 	and.w	r3, r3, #7
 8006f14:	4903      	ldr	r1, [pc, #12]	@ (8006f24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f16:	5ccb      	ldrb	r3, [r1, r3]
 8006f18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	bd80      	pop	{r7, pc}
 8006f20:	40023800 	.word	0x40023800
 8006f24:	0800b520 	.word	0x0800b520

08006f28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b082      	sub	sp, #8
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d101      	bne.n	8006f3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	e041      	b.n	8006fbe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f40:	b2db      	uxtb	r3, r3
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d106      	bne.n	8006f54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f7fa fb34 	bl	80015bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2202      	movs	r2, #2
 8006f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	3304      	adds	r3, #4
 8006f64:	4619      	mov	r1, r3
 8006f66:	4610      	mov	r0, r2
 8006f68:	f000 faac 	bl	80074c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2201      	movs	r2, #1
 8006f78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2201      	movs	r2, #1
 8006f88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006fbc:	2300      	movs	r3, #0
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3708      	adds	r7, #8
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}
	...

08006fc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b085      	sub	sp, #20
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fd6:	b2db      	uxtb	r3, r3
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d001      	beq.n	8006fe0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e04e      	b.n	800707e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2202      	movs	r2, #2
 8006fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	68da      	ldr	r2, [r3, #12]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f042 0201 	orr.w	r2, r2, #1
 8006ff6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a23      	ldr	r2, [pc, #140]	@ (800708c <HAL_TIM_Base_Start_IT+0xc4>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d022      	beq.n	8007048 <HAL_TIM_Base_Start_IT+0x80>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800700a:	d01d      	beq.n	8007048 <HAL_TIM_Base_Start_IT+0x80>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a1f      	ldr	r2, [pc, #124]	@ (8007090 <HAL_TIM_Base_Start_IT+0xc8>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d018      	beq.n	8007048 <HAL_TIM_Base_Start_IT+0x80>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a1e      	ldr	r2, [pc, #120]	@ (8007094 <HAL_TIM_Base_Start_IT+0xcc>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d013      	beq.n	8007048 <HAL_TIM_Base_Start_IT+0x80>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a1c      	ldr	r2, [pc, #112]	@ (8007098 <HAL_TIM_Base_Start_IT+0xd0>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d00e      	beq.n	8007048 <HAL_TIM_Base_Start_IT+0x80>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	4a1b      	ldr	r2, [pc, #108]	@ (800709c <HAL_TIM_Base_Start_IT+0xd4>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d009      	beq.n	8007048 <HAL_TIM_Base_Start_IT+0x80>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4a19      	ldr	r2, [pc, #100]	@ (80070a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d004      	beq.n	8007048 <HAL_TIM_Base_Start_IT+0x80>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4a18      	ldr	r2, [pc, #96]	@ (80070a4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d111      	bne.n	800706c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	f003 0307 	and.w	r3, r3, #7
 8007052:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2b06      	cmp	r3, #6
 8007058:	d010      	beq.n	800707c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f042 0201 	orr.w	r2, r2, #1
 8007068:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800706a:	e007      	b.n	800707c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f042 0201 	orr.w	r2, r2, #1
 800707a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800707c:	2300      	movs	r3, #0
}
 800707e:	4618      	mov	r0, r3
 8007080:	3714      	adds	r7, #20
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr
 800708a:	bf00      	nop
 800708c:	40010000 	.word	0x40010000
 8007090:	40000400 	.word	0x40000400
 8007094:	40000800 	.word	0x40000800
 8007098:	40000c00 	.word	0x40000c00
 800709c:	40010400 	.word	0x40010400
 80070a0:	40014000 	.word	0x40014000
 80070a4:	40001800 	.word	0x40001800

080070a8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b083      	sub	sp, #12
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	68da      	ldr	r2, [r3, #12]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f022 0201 	bic.w	r2, r2, #1
 80070be:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	6a1a      	ldr	r2, [r3, #32]
 80070c6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80070ca:	4013      	ands	r3, r2
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d10f      	bne.n	80070f0 <HAL_TIM_Base_Stop_IT+0x48>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	6a1a      	ldr	r2, [r3, #32]
 80070d6:	f240 4344 	movw	r3, #1092	@ 0x444
 80070da:	4013      	ands	r3, r2
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d107      	bne.n	80070f0 <HAL_TIM_Base_Stop_IT+0x48>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	681a      	ldr	r2, [r3, #0]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f022 0201 	bic.w	r2, r2, #1
 80070ee:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2201      	movs	r2, #1
 80070f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	370c      	adds	r7, #12
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr

08007106 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007106:	b580      	push	{r7, lr}
 8007108:	b084      	sub	sp, #16
 800710a:	af00      	add	r7, sp, #0
 800710c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	68db      	ldr	r3, [r3, #12]
 8007114:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	691b      	ldr	r3, [r3, #16]
 800711c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	f003 0302 	and.w	r3, r3, #2
 8007124:	2b00      	cmp	r3, #0
 8007126:	d020      	beq.n	800716a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f003 0302 	and.w	r3, r3, #2
 800712e:	2b00      	cmp	r3, #0
 8007130:	d01b      	beq.n	800716a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f06f 0202 	mvn.w	r2, #2
 800713a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2201      	movs	r2, #1
 8007140:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	699b      	ldr	r3, [r3, #24]
 8007148:	f003 0303 	and.w	r3, r3, #3
 800714c:	2b00      	cmp	r3, #0
 800714e:	d003      	beq.n	8007158 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 f999 	bl	8007488 <HAL_TIM_IC_CaptureCallback>
 8007156:	e005      	b.n	8007164 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f000 f98b 	bl	8007474 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 f99c 	bl	800749c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2200      	movs	r2, #0
 8007168:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	f003 0304 	and.w	r3, r3, #4
 8007170:	2b00      	cmp	r3, #0
 8007172:	d020      	beq.n	80071b6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f003 0304 	and.w	r3, r3, #4
 800717a:	2b00      	cmp	r3, #0
 800717c:	d01b      	beq.n	80071b6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f06f 0204 	mvn.w	r2, #4
 8007186:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2202      	movs	r2, #2
 800718c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	699b      	ldr	r3, [r3, #24]
 8007194:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007198:	2b00      	cmp	r3, #0
 800719a:	d003      	beq.n	80071a4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f000 f973 	bl	8007488 <HAL_TIM_IC_CaptureCallback>
 80071a2:	e005      	b.n	80071b0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f000 f965 	bl	8007474 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f000 f976 	bl	800749c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2200      	movs	r2, #0
 80071b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	f003 0308 	and.w	r3, r3, #8
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d020      	beq.n	8007202 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f003 0308 	and.w	r3, r3, #8
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d01b      	beq.n	8007202 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f06f 0208 	mvn.w	r2, #8
 80071d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2204      	movs	r2, #4
 80071d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	69db      	ldr	r3, [r3, #28]
 80071e0:	f003 0303 	and.w	r3, r3, #3
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d003      	beq.n	80071f0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f000 f94d 	bl	8007488 <HAL_TIM_IC_CaptureCallback>
 80071ee:	e005      	b.n	80071fc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f000 f93f 	bl	8007474 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f000 f950 	bl	800749c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	f003 0310 	and.w	r3, r3, #16
 8007208:	2b00      	cmp	r3, #0
 800720a:	d020      	beq.n	800724e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f003 0310 	and.w	r3, r3, #16
 8007212:	2b00      	cmp	r3, #0
 8007214:	d01b      	beq.n	800724e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f06f 0210 	mvn.w	r2, #16
 800721e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2208      	movs	r2, #8
 8007224:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	69db      	ldr	r3, [r3, #28]
 800722c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007230:	2b00      	cmp	r3, #0
 8007232:	d003      	beq.n	800723c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 f927 	bl	8007488 <HAL_TIM_IC_CaptureCallback>
 800723a:	e005      	b.n	8007248 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f000 f919 	bl	8007474 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f000 f92a 	bl	800749c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2200      	movs	r2, #0
 800724c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	f003 0301 	and.w	r3, r3, #1
 8007254:	2b00      	cmp	r3, #0
 8007256:	d00c      	beq.n	8007272 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	f003 0301 	and.w	r3, r3, #1
 800725e:	2b00      	cmp	r3, #0
 8007260:	d007      	beq.n	8007272 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f06f 0201 	mvn.w	r2, #1
 800726a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f7fa fc43 	bl	8001af8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007278:	2b00      	cmp	r3, #0
 800727a:	d00c      	beq.n	8007296 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007282:	2b00      	cmp	r3, #0
 8007284:	d007      	beq.n	8007296 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800728e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f000 fadd 	bl	8007850 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800729c:	2b00      	cmp	r3, #0
 800729e:	d00c      	beq.n	80072ba <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d007      	beq.n	80072ba <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80072b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f000 f8fb 	bl	80074b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80072ba:	68bb      	ldr	r3, [r7, #8]
 80072bc:	f003 0320 	and.w	r3, r3, #32
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d00c      	beq.n	80072de <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	f003 0320 	and.w	r3, r3, #32
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d007      	beq.n	80072de <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f06f 0220 	mvn.w	r2, #32
 80072d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f000 faaf 	bl	800783c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80072de:	bf00      	nop
 80072e0:	3710      	adds	r7, #16
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}

080072e6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80072e6:	b580      	push	{r7, lr}
 80072e8:	b084      	sub	sp, #16
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
 80072ee:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072f0:	2300      	movs	r3, #0
 80072f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d101      	bne.n	8007302 <HAL_TIM_ConfigClockSource+0x1c>
 80072fe:	2302      	movs	r3, #2
 8007300:	e0b4      	b.n	800746c <HAL_TIM_ConfigClockSource+0x186>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2201      	movs	r2, #1
 8007306:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2202      	movs	r2, #2
 800730e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007320:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007328:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	68ba      	ldr	r2, [r7, #8]
 8007330:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800733a:	d03e      	beq.n	80073ba <HAL_TIM_ConfigClockSource+0xd4>
 800733c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007340:	f200 8087 	bhi.w	8007452 <HAL_TIM_ConfigClockSource+0x16c>
 8007344:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007348:	f000 8086 	beq.w	8007458 <HAL_TIM_ConfigClockSource+0x172>
 800734c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007350:	d87f      	bhi.n	8007452 <HAL_TIM_ConfigClockSource+0x16c>
 8007352:	2b70      	cmp	r3, #112	@ 0x70
 8007354:	d01a      	beq.n	800738c <HAL_TIM_ConfigClockSource+0xa6>
 8007356:	2b70      	cmp	r3, #112	@ 0x70
 8007358:	d87b      	bhi.n	8007452 <HAL_TIM_ConfigClockSource+0x16c>
 800735a:	2b60      	cmp	r3, #96	@ 0x60
 800735c:	d050      	beq.n	8007400 <HAL_TIM_ConfigClockSource+0x11a>
 800735e:	2b60      	cmp	r3, #96	@ 0x60
 8007360:	d877      	bhi.n	8007452 <HAL_TIM_ConfigClockSource+0x16c>
 8007362:	2b50      	cmp	r3, #80	@ 0x50
 8007364:	d03c      	beq.n	80073e0 <HAL_TIM_ConfigClockSource+0xfa>
 8007366:	2b50      	cmp	r3, #80	@ 0x50
 8007368:	d873      	bhi.n	8007452 <HAL_TIM_ConfigClockSource+0x16c>
 800736a:	2b40      	cmp	r3, #64	@ 0x40
 800736c:	d058      	beq.n	8007420 <HAL_TIM_ConfigClockSource+0x13a>
 800736e:	2b40      	cmp	r3, #64	@ 0x40
 8007370:	d86f      	bhi.n	8007452 <HAL_TIM_ConfigClockSource+0x16c>
 8007372:	2b30      	cmp	r3, #48	@ 0x30
 8007374:	d064      	beq.n	8007440 <HAL_TIM_ConfigClockSource+0x15a>
 8007376:	2b30      	cmp	r3, #48	@ 0x30
 8007378:	d86b      	bhi.n	8007452 <HAL_TIM_ConfigClockSource+0x16c>
 800737a:	2b20      	cmp	r3, #32
 800737c:	d060      	beq.n	8007440 <HAL_TIM_ConfigClockSource+0x15a>
 800737e:	2b20      	cmp	r3, #32
 8007380:	d867      	bhi.n	8007452 <HAL_TIM_ConfigClockSource+0x16c>
 8007382:	2b00      	cmp	r3, #0
 8007384:	d05c      	beq.n	8007440 <HAL_TIM_ConfigClockSource+0x15a>
 8007386:	2b10      	cmp	r3, #16
 8007388:	d05a      	beq.n	8007440 <HAL_TIM_ConfigClockSource+0x15a>
 800738a:	e062      	b.n	8007452 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800739c:	f000 f9b2 	bl	8007704 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80073ae:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	68ba      	ldr	r2, [r7, #8]
 80073b6:	609a      	str	r2, [r3, #8]
      break;
 80073b8:	e04f      	b.n	800745a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80073ca:	f000 f99b 	bl	8007704 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	689a      	ldr	r2, [r3, #8]
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80073dc:	609a      	str	r2, [r3, #8]
      break;
 80073de:	e03c      	b.n	800745a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073ec:	461a      	mov	r2, r3
 80073ee:	f000 f90f 	bl	8007610 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	2150      	movs	r1, #80	@ 0x50
 80073f8:	4618      	mov	r0, r3
 80073fa:	f000 f968 	bl	80076ce <TIM_ITRx_SetConfig>
      break;
 80073fe:	e02c      	b.n	800745a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800740c:	461a      	mov	r2, r3
 800740e:	f000 f92e 	bl	800766e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	2160      	movs	r1, #96	@ 0x60
 8007418:	4618      	mov	r0, r3
 800741a:	f000 f958 	bl	80076ce <TIM_ITRx_SetConfig>
      break;
 800741e:	e01c      	b.n	800745a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800742c:	461a      	mov	r2, r3
 800742e:	f000 f8ef 	bl	8007610 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	2140      	movs	r1, #64	@ 0x40
 8007438:	4618      	mov	r0, r3
 800743a:	f000 f948 	bl	80076ce <TIM_ITRx_SetConfig>
      break;
 800743e:	e00c      	b.n	800745a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4619      	mov	r1, r3
 800744a:	4610      	mov	r0, r2
 800744c:	f000 f93f 	bl	80076ce <TIM_ITRx_SetConfig>
      break;
 8007450:	e003      	b.n	800745a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	73fb      	strb	r3, [r7, #15]
      break;
 8007456:	e000      	b.n	800745a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007458:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2201      	movs	r2, #1
 800745e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2200      	movs	r2, #0
 8007466:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800746a:	7bfb      	ldrb	r3, [r7, #15]
}
 800746c:	4618      	mov	r0, r3
 800746e:	3710      	adds	r7, #16
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}

08007474 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007474:	b480      	push	{r7}
 8007476:	b083      	sub	sp, #12
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800747c:	bf00      	nop
 800747e:	370c      	adds	r7, #12
 8007480:	46bd      	mov	sp, r7
 8007482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007486:	4770      	bx	lr

08007488 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007488:	b480      	push	{r7}
 800748a:	b083      	sub	sp, #12
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007490:	bf00      	nop
 8007492:	370c      	adds	r7, #12
 8007494:	46bd      	mov	sp, r7
 8007496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749a:	4770      	bx	lr

0800749c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800749c:	b480      	push	{r7}
 800749e:	b083      	sub	sp, #12
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80074a4:	bf00      	nop
 80074a6:	370c      	adds	r7, #12
 80074a8:	46bd      	mov	sp, r7
 80074aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ae:	4770      	bx	lr

080074b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b083      	sub	sp, #12
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80074b8:	bf00      	nop
 80074ba:	370c      	adds	r7, #12
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr

080074c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b085      	sub	sp, #20
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	4a43      	ldr	r2, [pc, #268]	@ (80075e4 <TIM_Base_SetConfig+0x120>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d013      	beq.n	8007504 <TIM_Base_SetConfig+0x40>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074e2:	d00f      	beq.n	8007504 <TIM_Base_SetConfig+0x40>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	4a40      	ldr	r2, [pc, #256]	@ (80075e8 <TIM_Base_SetConfig+0x124>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d00b      	beq.n	8007504 <TIM_Base_SetConfig+0x40>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	4a3f      	ldr	r2, [pc, #252]	@ (80075ec <TIM_Base_SetConfig+0x128>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d007      	beq.n	8007504 <TIM_Base_SetConfig+0x40>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	4a3e      	ldr	r2, [pc, #248]	@ (80075f0 <TIM_Base_SetConfig+0x12c>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d003      	beq.n	8007504 <TIM_Base_SetConfig+0x40>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	4a3d      	ldr	r2, [pc, #244]	@ (80075f4 <TIM_Base_SetConfig+0x130>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d108      	bne.n	8007516 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800750a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	68fa      	ldr	r2, [r7, #12]
 8007512:	4313      	orrs	r3, r2
 8007514:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	4a32      	ldr	r2, [pc, #200]	@ (80075e4 <TIM_Base_SetConfig+0x120>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d02b      	beq.n	8007576 <TIM_Base_SetConfig+0xb2>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007524:	d027      	beq.n	8007576 <TIM_Base_SetConfig+0xb2>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a2f      	ldr	r2, [pc, #188]	@ (80075e8 <TIM_Base_SetConfig+0x124>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d023      	beq.n	8007576 <TIM_Base_SetConfig+0xb2>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a2e      	ldr	r2, [pc, #184]	@ (80075ec <TIM_Base_SetConfig+0x128>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d01f      	beq.n	8007576 <TIM_Base_SetConfig+0xb2>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	4a2d      	ldr	r2, [pc, #180]	@ (80075f0 <TIM_Base_SetConfig+0x12c>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d01b      	beq.n	8007576 <TIM_Base_SetConfig+0xb2>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	4a2c      	ldr	r2, [pc, #176]	@ (80075f4 <TIM_Base_SetConfig+0x130>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d017      	beq.n	8007576 <TIM_Base_SetConfig+0xb2>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	4a2b      	ldr	r2, [pc, #172]	@ (80075f8 <TIM_Base_SetConfig+0x134>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d013      	beq.n	8007576 <TIM_Base_SetConfig+0xb2>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	4a2a      	ldr	r2, [pc, #168]	@ (80075fc <TIM_Base_SetConfig+0x138>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d00f      	beq.n	8007576 <TIM_Base_SetConfig+0xb2>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	4a29      	ldr	r2, [pc, #164]	@ (8007600 <TIM_Base_SetConfig+0x13c>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d00b      	beq.n	8007576 <TIM_Base_SetConfig+0xb2>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	4a28      	ldr	r2, [pc, #160]	@ (8007604 <TIM_Base_SetConfig+0x140>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d007      	beq.n	8007576 <TIM_Base_SetConfig+0xb2>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	4a27      	ldr	r2, [pc, #156]	@ (8007608 <TIM_Base_SetConfig+0x144>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d003      	beq.n	8007576 <TIM_Base_SetConfig+0xb2>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	4a26      	ldr	r2, [pc, #152]	@ (800760c <TIM_Base_SetConfig+0x148>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d108      	bne.n	8007588 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800757c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	68db      	ldr	r3, [r3, #12]
 8007582:	68fa      	ldr	r2, [r7, #12]
 8007584:	4313      	orrs	r3, r2
 8007586:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	695b      	ldr	r3, [r3, #20]
 8007592:	4313      	orrs	r3, r2
 8007594:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	689a      	ldr	r2, [r3, #8]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	4a0e      	ldr	r2, [pc, #56]	@ (80075e4 <TIM_Base_SetConfig+0x120>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d003      	beq.n	80075b6 <TIM_Base_SetConfig+0xf2>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	4a10      	ldr	r2, [pc, #64]	@ (80075f4 <TIM_Base_SetConfig+0x130>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d103      	bne.n	80075be <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	691a      	ldr	r2, [r3, #16]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f043 0204 	orr.w	r2, r3, #4
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2201      	movs	r2, #1
 80075ce:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	68fa      	ldr	r2, [r7, #12]
 80075d4:	601a      	str	r2, [r3, #0]
}
 80075d6:	bf00      	nop
 80075d8:	3714      	adds	r7, #20
 80075da:	46bd      	mov	sp, r7
 80075dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e0:	4770      	bx	lr
 80075e2:	bf00      	nop
 80075e4:	40010000 	.word	0x40010000
 80075e8:	40000400 	.word	0x40000400
 80075ec:	40000800 	.word	0x40000800
 80075f0:	40000c00 	.word	0x40000c00
 80075f4:	40010400 	.word	0x40010400
 80075f8:	40014000 	.word	0x40014000
 80075fc:	40014400 	.word	0x40014400
 8007600:	40014800 	.word	0x40014800
 8007604:	40001800 	.word	0x40001800
 8007608:	40001c00 	.word	0x40001c00
 800760c:	40002000 	.word	0x40002000

08007610 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007610:	b480      	push	{r7}
 8007612:	b087      	sub	sp, #28
 8007614:	af00      	add	r7, sp, #0
 8007616:	60f8      	str	r0, [r7, #12]
 8007618:	60b9      	str	r1, [r7, #8]
 800761a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6a1b      	ldr	r3, [r3, #32]
 8007620:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	6a1b      	ldr	r3, [r3, #32]
 8007626:	f023 0201 	bic.w	r2, r3, #1
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	699b      	ldr	r3, [r3, #24]
 8007632:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800763a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	011b      	lsls	r3, r3, #4
 8007640:	693a      	ldr	r2, [r7, #16]
 8007642:	4313      	orrs	r3, r2
 8007644:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	f023 030a 	bic.w	r3, r3, #10
 800764c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800764e:	697a      	ldr	r2, [r7, #20]
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	4313      	orrs	r3, r2
 8007654:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	693a      	ldr	r2, [r7, #16]
 800765a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	697a      	ldr	r2, [r7, #20]
 8007660:	621a      	str	r2, [r3, #32]
}
 8007662:	bf00      	nop
 8007664:	371c      	adds	r7, #28
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr

0800766e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800766e:	b480      	push	{r7}
 8007670:	b087      	sub	sp, #28
 8007672:	af00      	add	r7, sp, #0
 8007674:	60f8      	str	r0, [r7, #12]
 8007676:	60b9      	str	r1, [r7, #8]
 8007678:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	6a1b      	ldr	r3, [r3, #32]
 800767e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	6a1b      	ldr	r3, [r3, #32]
 8007684:	f023 0210 	bic.w	r2, r3, #16
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	699b      	ldr	r3, [r3, #24]
 8007690:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007698:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	031b      	lsls	r3, r3, #12
 800769e:	693a      	ldr	r2, [r7, #16]
 80076a0:	4313      	orrs	r3, r2
 80076a2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80076aa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	011b      	lsls	r3, r3, #4
 80076b0:	697a      	ldr	r2, [r7, #20]
 80076b2:	4313      	orrs	r3, r2
 80076b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	693a      	ldr	r2, [r7, #16]
 80076ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	697a      	ldr	r2, [r7, #20]
 80076c0:	621a      	str	r2, [r3, #32]
}
 80076c2:	bf00      	nop
 80076c4:	371c      	adds	r7, #28
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr

080076ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80076ce:	b480      	push	{r7}
 80076d0:	b085      	sub	sp, #20
 80076d2:	af00      	add	r7, sp, #0
 80076d4:	6078      	str	r0, [r7, #4]
 80076d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80076e6:	683a      	ldr	r2, [r7, #0]
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	4313      	orrs	r3, r2
 80076ec:	f043 0307 	orr.w	r3, r3, #7
 80076f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	68fa      	ldr	r2, [r7, #12]
 80076f6:	609a      	str	r2, [r3, #8]
}
 80076f8:	bf00      	nop
 80076fa:	3714      	adds	r7, #20
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr

08007704 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007704:	b480      	push	{r7}
 8007706:	b087      	sub	sp, #28
 8007708:	af00      	add	r7, sp, #0
 800770a:	60f8      	str	r0, [r7, #12]
 800770c:	60b9      	str	r1, [r7, #8]
 800770e:	607a      	str	r2, [r7, #4]
 8007710:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800771e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	021a      	lsls	r2, r3, #8
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	431a      	orrs	r2, r3
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	4313      	orrs	r3, r2
 800772c:	697a      	ldr	r2, [r7, #20]
 800772e:	4313      	orrs	r3, r2
 8007730:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	697a      	ldr	r2, [r7, #20]
 8007736:	609a      	str	r2, [r3, #8]
}
 8007738:	bf00      	nop
 800773a:	371c      	adds	r7, #28
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr

08007744 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007744:	b480      	push	{r7}
 8007746:	b085      	sub	sp, #20
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007754:	2b01      	cmp	r3, #1
 8007756:	d101      	bne.n	800775c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007758:	2302      	movs	r3, #2
 800775a:	e05a      	b.n	8007812 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2201      	movs	r2, #1
 8007760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2202      	movs	r2, #2
 8007768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007782:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	68fa      	ldr	r2, [r7, #12]
 800778a:	4313      	orrs	r3, r2
 800778c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a21      	ldr	r2, [pc, #132]	@ (8007820 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d022      	beq.n	80077e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077a8:	d01d      	beq.n	80077e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a1d      	ldr	r2, [pc, #116]	@ (8007824 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d018      	beq.n	80077e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4a1b      	ldr	r2, [pc, #108]	@ (8007828 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d013      	beq.n	80077e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a1a      	ldr	r2, [pc, #104]	@ (800782c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d00e      	beq.n	80077e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	4a18      	ldr	r2, [pc, #96]	@ (8007830 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d009      	beq.n	80077e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a17      	ldr	r2, [pc, #92]	@ (8007834 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d004      	beq.n	80077e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a15      	ldr	r2, [pc, #84]	@ (8007838 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d10c      	bne.n	8007800 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	68ba      	ldr	r2, [r7, #8]
 80077f4:	4313      	orrs	r3, r2
 80077f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	68ba      	ldr	r2, [r7, #8]
 80077fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2201      	movs	r2, #1
 8007804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2200      	movs	r2, #0
 800780c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007810:	2300      	movs	r3, #0
}
 8007812:	4618      	mov	r0, r3
 8007814:	3714      	adds	r7, #20
 8007816:	46bd      	mov	sp, r7
 8007818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781c:	4770      	bx	lr
 800781e:	bf00      	nop
 8007820:	40010000 	.word	0x40010000
 8007824:	40000400 	.word	0x40000400
 8007828:	40000800 	.word	0x40000800
 800782c:	40000c00 	.word	0x40000c00
 8007830:	40010400 	.word	0x40010400
 8007834:	40014000 	.word	0x40014000
 8007838:	40001800 	.word	0x40001800

0800783c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800783c:	b480      	push	{r7}
 800783e:	b083      	sub	sp, #12
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007844:	bf00      	nop
 8007846:	370c      	adds	r7, #12
 8007848:	46bd      	mov	sp, r7
 800784a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784e:	4770      	bx	lr

08007850 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007850:	b480      	push	{r7}
 8007852:	b083      	sub	sp, #12
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007858:	bf00      	nop
 800785a:	370c      	adds	r7, #12
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr

08007864 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007864:	b084      	sub	sp, #16
 8007866:	b580      	push	{r7, lr}
 8007868:	b084      	sub	sp, #16
 800786a:	af00      	add	r7, sp, #0
 800786c:	6078      	str	r0, [r7, #4]
 800786e:	f107 001c 	add.w	r0, r7, #28
 8007872:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007876:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800787a:	2b01      	cmp	r3, #1
 800787c:	d123      	bne.n	80078c6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007882:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	68db      	ldr	r3, [r3, #12]
 800788e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007892:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007896:	687a      	ldr	r2, [r7, #4]
 8007898:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80078a6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80078aa:	2b01      	cmp	r3, #1
 80078ac:	d105      	bne.n	80078ba <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	68db      	ldr	r3, [r3, #12]
 80078b2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f000 f9dc 	bl	8007c78 <USB_CoreReset>
 80078c0:	4603      	mov	r3, r0
 80078c2:	73fb      	strb	r3, [r7, #15]
 80078c4:	e01b      	b.n	80078fe <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	68db      	ldr	r3, [r3, #12]
 80078ca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f000 f9d0 	bl	8007c78 <USB_CoreReset>
 80078d8:	4603      	mov	r3, r0
 80078da:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80078dc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d106      	bne.n	80078f2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078e8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	639a      	str	r2, [r3, #56]	@ 0x38
 80078f0:	e005      	b.n	80078fe <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078f6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80078fe:	7fbb      	ldrb	r3, [r7, #30]
 8007900:	2b01      	cmp	r3, #1
 8007902:	d10b      	bne.n	800791c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	689b      	ldr	r3, [r3, #8]
 8007908:	f043 0206 	orr.w	r2, r3, #6
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	f043 0220 	orr.w	r2, r3, #32
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800791c:	7bfb      	ldrb	r3, [r7, #15]
}
 800791e:	4618      	mov	r0, r3
 8007920:	3710      	adds	r7, #16
 8007922:	46bd      	mov	sp, r7
 8007924:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007928:	b004      	add	sp, #16
 800792a:	4770      	bx	lr

0800792c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800792c:	b480      	push	{r7}
 800792e:	b083      	sub	sp, #12
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	689b      	ldr	r3, [r3, #8]
 8007938:	f043 0201 	orr.w	r2, r3, #1
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007940:	2300      	movs	r3, #0
}
 8007942:	4618      	mov	r0, r3
 8007944:	370c      	adds	r7, #12
 8007946:	46bd      	mov	sp, r7
 8007948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794c:	4770      	bx	lr

0800794e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800794e:	b480      	push	{r7}
 8007950:	b083      	sub	sp, #12
 8007952:	af00      	add	r7, sp, #0
 8007954:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	f023 0201 	bic.w	r2, r3, #1
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	370c      	adds	r7, #12
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b084      	sub	sp, #16
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
 8007978:	460b      	mov	r3, r1
 800797a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800797c:	2300      	movs	r3, #0
 800797e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	68db      	ldr	r3, [r3, #12]
 8007984:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800798c:	78fb      	ldrb	r3, [r7, #3]
 800798e:	2b01      	cmp	r3, #1
 8007990:	d115      	bne.n	80079be <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	68db      	ldr	r3, [r3, #12]
 8007996:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800799e:	200a      	movs	r0, #10
 80079a0:	f7fb f91a 	bl	8002bd8 <HAL_Delay>
      ms += 10U;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	330a      	adds	r3, #10
 80079a8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 f956 	bl	8007c5c <USB_GetMode>
 80079b0:	4603      	mov	r3, r0
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d01e      	beq.n	80079f4 <USB_SetCurrentMode+0x84>
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2bc7      	cmp	r3, #199	@ 0xc7
 80079ba:	d9f0      	bls.n	800799e <USB_SetCurrentMode+0x2e>
 80079bc:	e01a      	b.n	80079f4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80079be:	78fb      	ldrb	r3, [r7, #3]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d115      	bne.n	80079f0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	68db      	ldr	r3, [r3, #12]
 80079c8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80079d0:	200a      	movs	r0, #10
 80079d2:	f7fb f901 	bl	8002bd8 <HAL_Delay>
      ms += 10U;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	330a      	adds	r3, #10
 80079da:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f000 f93d 	bl	8007c5c <USB_GetMode>
 80079e2:	4603      	mov	r3, r0
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d005      	beq.n	80079f4 <USB_SetCurrentMode+0x84>
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2bc7      	cmp	r3, #199	@ 0xc7
 80079ec:	d9f0      	bls.n	80079d0 <USB_SetCurrentMode+0x60>
 80079ee:	e001      	b.n	80079f4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80079f0:	2301      	movs	r3, #1
 80079f2:	e005      	b.n	8007a00 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2bc8      	cmp	r3, #200	@ 0xc8
 80079f8:	d101      	bne.n	80079fe <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80079fa:	2301      	movs	r3, #1
 80079fc:	e000      	b.n	8007a00 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80079fe:	2300      	movs	r3, #0
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3710      	adds	r7, #16
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}

08007a08 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b085      	sub	sp, #20
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
 8007a10:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007a12:	2300      	movs	r3, #0
 8007a14:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	3301      	adds	r3, #1
 8007a1a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007a22:	d901      	bls.n	8007a28 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007a24:	2303      	movs	r3, #3
 8007a26:	e01b      	b.n	8007a60 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	691b      	ldr	r3, [r3, #16]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	daf2      	bge.n	8007a16 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007a30:	2300      	movs	r3, #0
 8007a32:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	019b      	lsls	r3, r3, #6
 8007a38:	f043 0220 	orr.w	r2, r3, #32
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	3301      	adds	r3, #1
 8007a44:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007a4c:	d901      	bls.n	8007a52 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007a4e:	2303      	movs	r3, #3
 8007a50:	e006      	b.n	8007a60 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	691b      	ldr	r3, [r3, #16]
 8007a56:	f003 0320 	and.w	r3, r3, #32
 8007a5a:	2b20      	cmp	r3, #32
 8007a5c:	d0f0      	beq.n	8007a40 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007a5e:	2300      	movs	r3, #0
}
 8007a60:	4618      	mov	r0, r3
 8007a62:	3714      	adds	r7, #20
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr

08007a6c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b085      	sub	sp, #20
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007a74:	2300      	movs	r3, #0
 8007a76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007a84:	d901      	bls.n	8007a8a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007a86:	2303      	movs	r3, #3
 8007a88:	e018      	b.n	8007abc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	691b      	ldr	r3, [r3, #16]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	daf2      	bge.n	8007a78 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007a92:	2300      	movs	r3, #0
 8007a94:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2210      	movs	r2, #16
 8007a9a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	3301      	adds	r3, #1
 8007aa0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007aa8:	d901      	bls.n	8007aae <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007aaa:	2303      	movs	r3, #3
 8007aac:	e006      	b.n	8007abc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	691b      	ldr	r3, [r3, #16]
 8007ab2:	f003 0310 	and.w	r3, r3, #16
 8007ab6:	2b10      	cmp	r3, #16
 8007ab8:	d0f0      	beq.n	8007a9c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007aba:	2300      	movs	r3, #0
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3714      	adds	r7, #20
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr

08007ac8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b089      	sub	sp, #36	@ 0x24
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	60f8      	str	r0, [r7, #12]
 8007ad0:	60b9      	str	r1, [r7, #8]
 8007ad2:	4611      	mov	r1, r2
 8007ad4:	461a      	mov	r2, r3
 8007ad6:	460b      	mov	r3, r1
 8007ad8:	71fb      	strb	r3, [r7, #7]
 8007ada:	4613      	mov	r3, r2
 8007adc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007ae6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d123      	bne.n	8007b36 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007aee:	88bb      	ldrh	r3, [r7, #4]
 8007af0:	3303      	adds	r3, #3
 8007af2:	089b      	lsrs	r3, r3, #2
 8007af4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007af6:	2300      	movs	r3, #0
 8007af8:	61bb      	str	r3, [r7, #24]
 8007afa:	e018      	b.n	8007b2e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007afc:	79fb      	ldrb	r3, [r7, #7]
 8007afe:	031a      	lsls	r2, r3, #12
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	4413      	add	r3, r2
 8007b04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b08:	461a      	mov	r2, r3
 8007b0a:	69fb      	ldr	r3, [r7, #28]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007b10:	69fb      	ldr	r3, [r7, #28]
 8007b12:	3301      	adds	r3, #1
 8007b14:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b16:	69fb      	ldr	r3, [r7, #28]
 8007b18:	3301      	adds	r3, #1
 8007b1a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b1c:	69fb      	ldr	r3, [r7, #28]
 8007b1e:	3301      	adds	r3, #1
 8007b20:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b22:	69fb      	ldr	r3, [r7, #28]
 8007b24:	3301      	adds	r3, #1
 8007b26:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007b28:	69bb      	ldr	r3, [r7, #24]
 8007b2a:	3301      	adds	r3, #1
 8007b2c:	61bb      	str	r3, [r7, #24]
 8007b2e:	69ba      	ldr	r2, [r7, #24]
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	429a      	cmp	r2, r3
 8007b34:	d3e2      	bcc.n	8007afc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007b36:	2300      	movs	r3, #0
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3724      	adds	r7, #36	@ 0x24
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b08b      	sub	sp, #44	@ 0x2c
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	60f8      	str	r0, [r7, #12]
 8007b4c:	60b9      	str	r1, [r7, #8]
 8007b4e:	4613      	mov	r3, r2
 8007b50:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007b5a:	88fb      	ldrh	r3, [r7, #6]
 8007b5c:	089b      	lsrs	r3, r3, #2
 8007b5e:	b29b      	uxth	r3, r3
 8007b60:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007b62:	88fb      	ldrh	r3, [r7, #6]
 8007b64:	f003 0303 	and.w	r3, r3, #3
 8007b68:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	623b      	str	r3, [r7, #32]
 8007b6e:	e014      	b.n	8007b9a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007b70:	69bb      	ldr	r3, [r7, #24]
 8007b72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b76:	681a      	ldr	r2, [r3, #0]
 8007b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b7a:	601a      	str	r2, [r3, #0]
    pDest++;
 8007b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b7e:	3301      	adds	r3, #1
 8007b80:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b84:	3301      	adds	r3, #1
 8007b86:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b8a:	3301      	adds	r3, #1
 8007b8c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b90:	3301      	adds	r3, #1
 8007b92:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007b94:	6a3b      	ldr	r3, [r7, #32]
 8007b96:	3301      	adds	r3, #1
 8007b98:	623b      	str	r3, [r7, #32]
 8007b9a:	6a3a      	ldr	r2, [r7, #32]
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	429a      	cmp	r2, r3
 8007ba0:	d3e6      	bcc.n	8007b70 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007ba2:	8bfb      	ldrh	r3, [r7, #30]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d01e      	beq.n	8007be6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007bac:	69bb      	ldr	r3, [r7, #24]
 8007bae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bb2:	461a      	mov	r2, r3
 8007bb4:	f107 0310 	add.w	r3, r7, #16
 8007bb8:	6812      	ldr	r2, [r2, #0]
 8007bba:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007bbc:	693a      	ldr	r2, [r7, #16]
 8007bbe:	6a3b      	ldr	r3, [r7, #32]
 8007bc0:	b2db      	uxtb	r3, r3
 8007bc2:	00db      	lsls	r3, r3, #3
 8007bc4:	fa22 f303 	lsr.w	r3, r2, r3
 8007bc8:	b2da      	uxtb	r2, r3
 8007bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bcc:	701a      	strb	r2, [r3, #0]
      i++;
 8007bce:	6a3b      	ldr	r3, [r7, #32]
 8007bd0:	3301      	adds	r3, #1
 8007bd2:	623b      	str	r3, [r7, #32]
      pDest++;
 8007bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd6:	3301      	adds	r3, #1
 8007bd8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007bda:	8bfb      	ldrh	r3, [r7, #30]
 8007bdc:	3b01      	subs	r3, #1
 8007bde:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007be0:	8bfb      	ldrh	r3, [r7, #30]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d1ea      	bne.n	8007bbc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007be8:	4618      	mov	r0, r3
 8007bea:	372c      	adds	r7, #44	@ 0x2c
 8007bec:	46bd      	mov	sp, r7
 8007bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf2:	4770      	bx	lr

08007bf4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	695b      	ldr	r3, [r3, #20]
 8007c00:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	699b      	ldr	r3, [r3, #24]
 8007c06:	68fa      	ldr	r2, [r7, #12]
 8007c08:	4013      	ands	r3, r2
 8007c0a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3714      	adds	r7, #20
 8007c12:	46bd      	mov	sp, r7
 8007c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c18:	4770      	bx	lr

08007c1a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8007c1a:	b480      	push	{r7}
 8007c1c:	b085      	sub	sp, #20
 8007c1e:	af00      	add	r7, sp, #0
 8007c20:	6078      	str	r0, [r7, #4]
 8007c22:	460b      	mov	r3, r1
 8007c24:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8007c2a:	78fb      	ldrb	r3, [r7, #3]
 8007c2c:	015a      	lsls	r2, r3, #5
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	4413      	add	r3, r2
 8007c32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c36:	689b      	ldr	r3, [r3, #8]
 8007c38:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8007c3a:	78fb      	ldrb	r3, [r7, #3]
 8007c3c:	015a      	lsls	r2, r3, #5
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	4413      	add	r3, r2
 8007c42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c46:	68db      	ldr	r3, [r3, #12]
 8007c48:	68ba      	ldr	r2, [r7, #8]
 8007c4a:	4013      	ands	r3, r2
 8007c4c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007c4e:	68bb      	ldr	r3, [r7, #8]
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3714      	adds	r7, #20
 8007c54:	46bd      	mov	sp, r7
 8007c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5a:	4770      	bx	lr

08007c5c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b083      	sub	sp, #12
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	695b      	ldr	r3, [r3, #20]
 8007c68:	f003 0301 	and.w	r3, r3, #1
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	370c      	adds	r7, #12
 8007c70:	46bd      	mov	sp, r7
 8007c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c76:	4770      	bx	lr

08007c78 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b085      	sub	sp, #20
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c80:	2300      	movs	r3, #0
 8007c82:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	3301      	adds	r3, #1
 8007c88:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c90:	d901      	bls.n	8007c96 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007c92:	2303      	movs	r3, #3
 8007c94:	e022      	b.n	8007cdc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	691b      	ldr	r3, [r3, #16]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	daf2      	bge.n	8007c84 <USB_CoreReset+0xc>

  count = 10U;
 8007c9e:	230a      	movs	r3, #10
 8007ca0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007ca2:	e002      	b.n	8007caa <USB_CoreReset+0x32>
  {
    count--;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	3b01      	subs	r3, #1
 8007ca8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d1f9      	bne.n	8007ca4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	691b      	ldr	r3, [r3, #16]
 8007cb4:	f043 0201 	orr.w	r2, r3, #1
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	3301      	adds	r3, #1
 8007cc0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007cc8:	d901      	bls.n	8007cce <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007cca:	2303      	movs	r3, #3
 8007ccc:	e006      	b.n	8007cdc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	691b      	ldr	r3, [r3, #16]
 8007cd2:	f003 0301 	and.w	r3, r3, #1
 8007cd6:	2b01      	cmp	r3, #1
 8007cd8:	d0f0      	beq.n	8007cbc <USB_CoreReset+0x44>

  return HAL_OK;
 8007cda:	2300      	movs	r3, #0
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3714      	adds	r7, #20
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ce8:	b084      	sub	sp, #16
 8007cea:	b580      	push	{r7, lr}
 8007cec:	b086      	sub	sp, #24
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	6078      	str	r0, [r7, #4]
 8007cf2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007cf6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007d08:	461a      	mov	r2, r3
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d12:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d1e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d2a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	68db      	ldr	r3, [r3, #12]
 8007d36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d119      	bne.n	8007d72 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007d3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	d10a      	bne.n	8007d5c <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	68fa      	ldr	r2, [r7, #12]
 8007d50:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007d54:	f043 0304 	orr.w	r3, r3, #4
 8007d58:	6013      	str	r3, [r2, #0]
 8007d5a:	e014      	b.n	8007d86 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	68fa      	ldr	r2, [r7, #12]
 8007d66:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007d6a:	f023 0304 	bic.w	r3, r3, #4
 8007d6e:	6013      	str	r3, [r2, #0]
 8007d70:	e009      	b.n	8007d86 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	68fa      	ldr	r2, [r7, #12]
 8007d7c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007d80:	f023 0304 	bic.w	r3, r3, #4
 8007d84:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007d86:	2110      	movs	r1, #16
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	f7ff fe3d 	bl	8007a08 <USB_FlushTxFifo>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d001      	beq.n	8007d98 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007d94:	2301      	movs	r3, #1
 8007d96:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f7ff fe67 	bl	8007a6c <USB_FlushRxFifo>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d001      	beq.n	8007da8 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007da8:	2300      	movs	r3, #0
 8007daa:	613b      	str	r3, [r7, #16]
 8007dac:	e015      	b.n	8007dda <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	015a      	lsls	r2, r3, #5
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	4413      	add	r3, r2
 8007db6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dba:	461a      	mov	r2, r3
 8007dbc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007dc0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	015a      	lsls	r2, r3, #5
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	4413      	add	r3, r2
 8007dca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dce:	461a      	mov	r2, r3
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007dd4:	693b      	ldr	r3, [r7, #16]
 8007dd6:	3301      	adds	r3, #1
 8007dd8:	613b      	str	r3, [r7, #16]
 8007dda:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007dde:	461a      	mov	r2, r3
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d3e3      	bcc.n	8007dae <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2200      	movs	r2, #0
 8007dea:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007df2:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	4a18      	ldr	r2, [pc, #96]	@ (8007e58 <USB_HostInit+0x170>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d10b      	bne.n	8007e14 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e02:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	4a15      	ldr	r2, [pc, #84]	@ (8007e5c <USB_HostInit+0x174>)
 8007e08:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	4a14      	ldr	r2, [pc, #80]	@ (8007e60 <USB_HostInit+0x178>)
 8007e0e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8007e12:	e009      	b.n	8007e28 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2280      	movs	r2, #128	@ 0x80
 8007e18:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	4a11      	ldr	r2, [pc, #68]	@ (8007e64 <USB_HostInit+0x17c>)
 8007e1e:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	4a11      	ldr	r2, [pc, #68]	@ (8007e68 <USB_HostInit+0x180>)
 8007e24:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007e28:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d105      	bne.n	8007e3c <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	699b      	ldr	r3, [r3, #24]
 8007e34:	f043 0210 	orr.w	r2, r3, #16
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	699a      	ldr	r2, [r3, #24]
 8007e40:	4b0a      	ldr	r3, [pc, #40]	@ (8007e6c <USB_HostInit+0x184>)
 8007e42:	4313      	orrs	r3, r2
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007e48:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3718      	adds	r7, #24
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007e54:	b004      	add	sp, #16
 8007e56:	4770      	bx	lr
 8007e58:	40040000 	.word	0x40040000
 8007e5c:	01000200 	.word	0x01000200
 8007e60:	00e00300 	.word	0x00e00300
 8007e64:	00600080 	.word	0x00600080
 8007e68:	004000e0 	.word	0x004000e0
 8007e6c:	a3200008 	.word	0xa3200008

08007e70 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b085      	sub	sp, #20
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	460b      	mov	r3, r1
 8007e7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	68fa      	ldr	r2, [r7, #12]
 8007e8a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007e8e:	f023 0303 	bic.w	r3, r3, #3
 8007e92:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007e9a:	681a      	ldr	r2, [r3, #0]
 8007e9c:	78fb      	ldrb	r3, [r7, #3]
 8007e9e:	f003 0303 	and.w	r3, r3, #3
 8007ea2:	68f9      	ldr	r1, [r7, #12]
 8007ea4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007eac:	78fb      	ldrb	r3, [r7, #3]
 8007eae:	2b01      	cmp	r3, #1
 8007eb0:	d107      	bne.n	8007ec2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007eb8:	461a      	mov	r2, r3
 8007eba:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007ebe:	6053      	str	r3, [r2, #4]
 8007ec0:	e00c      	b.n	8007edc <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8007ec2:	78fb      	ldrb	r3, [r7, #3]
 8007ec4:	2b02      	cmp	r3, #2
 8007ec6:	d107      	bne.n	8007ed8 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007ece:	461a      	mov	r2, r3
 8007ed0:	f241 7370 	movw	r3, #6000	@ 0x1770
 8007ed4:	6053      	str	r3, [r2, #4]
 8007ed6:	e001      	b.n	8007edc <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8007ed8:	2301      	movs	r3, #1
 8007eda:	e000      	b.n	8007ede <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007edc:	2300      	movs	r3, #0
}
 8007ede:	4618      	mov	r0, r3
 8007ee0:	3714      	adds	r7, #20
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee8:	4770      	bx	lr

08007eea <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8007eea:	b580      	push	{r7, lr}
 8007eec:	b084      	sub	sp, #16
 8007eee:	af00      	add	r7, sp, #0
 8007ef0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007f0a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	68fa      	ldr	r2, [r7, #12]
 8007f10:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007f14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f18:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007f1a:	2064      	movs	r0, #100	@ 0x64
 8007f1c:	f7fa fe5c 	bl	8002bd8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	68fa      	ldr	r2, [r7, #12]
 8007f24:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007f28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f2c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007f2e:	200a      	movs	r0, #10
 8007f30:	f7fa fe52 	bl	8002bd8 <HAL_Delay>

  return HAL_OK;
 8007f34:	2300      	movs	r3, #0
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3710      	adds	r7, #16
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}

08007f3e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007f3e:	b480      	push	{r7}
 8007f40:	b085      	sub	sp, #20
 8007f42:	af00      	add	r7, sp, #0
 8007f44:	6078      	str	r0, [r7, #4]
 8007f46:	460b      	mov	r3, r1
 8007f48:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007f62:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d109      	bne.n	8007f82 <USB_DriveVbus+0x44>
 8007f6e:	78fb      	ldrb	r3, [r7, #3]
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d106      	bne.n	8007f82 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	68fa      	ldr	r2, [r7, #12]
 8007f78:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007f7c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007f80:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007f88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f8c:	d109      	bne.n	8007fa2 <USB_DriveVbus+0x64>
 8007f8e:	78fb      	ldrb	r3, [r7, #3]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d106      	bne.n	8007fa2 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	68fa      	ldr	r2, [r7, #12]
 8007f98:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007f9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007fa0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007fa2:	2300      	movs	r3, #0
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3714      	adds	r7, #20
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr

08007fb0 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b085      	sub	sp, #20
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	0c5b      	lsrs	r3, r3, #17
 8007fce:	f003 0303 	and.w	r3, r3, #3
}
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	3714      	adds	r7, #20
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fdc:	4770      	bx	lr

08007fde <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8007fde:	b480      	push	{r7}
 8007fe0:	b085      	sub	sp, #20
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007ff0:	689b      	ldr	r3, [r3, #8]
 8007ff2:	b29b      	uxth	r3, r3
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3714      	adds	r7, #20
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffe:	4770      	bx	lr

08008000 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b088      	sub	sp, #32
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
 8008008:	4608      	mov	r0, r1
 800800a:	4611      	mov	r1, r2
 800800c:	461a      	mov	r2, r3
 800800e:	4603      	mov	r3, r0
 8008010:	70fb      	strb	r3, [r7, #3]
 8008012:	460b      	mov	r3, r1
 8008014:	70bb      	strb	r3, [r7, #2]
 8008016:	4613      	mov	r3, r2
 8008018:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800801a:	2300      	movs	r3, #0
 800801c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8008022:	78fb      	ldrb	r3, [r7, #3]
 8008024:	015a      	lsls	r2, r3, #5
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	4413      	add	r3, r2
 800802a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800802e:	461a      	mov	r2, r3
 8008030:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008034:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008036:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800803a:	2b03      	cmp	r3, #3
 800803c:	d87c      	bhi.n	8008138 <USB_HC_Init+0x138>
 800803e:	a201      	add	r2, pc, #4	@ (adr r2, 8008044 <USB_HC_Init+0x44>)
 8008040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008044:	08008055 	.word	0x08008055
 8008048:	080080fb 	.word	0x080080fb
 800804c:	08008055 	.word	0x08008055
 8008050:	080080bd 	.word	0x080080bd
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008054:	78fb      	ldrb	r3, [r7, #3]
 8008056:	015a      	lsls	r2, r3, #5
 8008058:	693b      	ldr	r3, [r7, #16]
 800805a:	4413      	add	r3, r2
 800805c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008060:	461a      	mov	r2, r3
 8008062:	f240 439d 	movw	r3, #1181	@ 0x49d
 8008066:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008068:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800806c:	2b00      	cmp	r3, #0
 800806e:	da10      	bge.n	8008092 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008070:	78fb      	ldrb	r3, [r7, #3]
 8008072:	015a      	lsls	r2, r3, #5
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	4413      	add	r3, r2
 8008078:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	78fa      	ldrb	r2, [r7, #3]
 8008080:	0151      	lsls	r1, r2, #5
 8008082:	693a      	ldr	r2, [r7, #16]
 8008084:	440a      	add	r2, r1
 8008086:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800808a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800808e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8008090:	e055      	b.n	800813e <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	4a6f      	ldr	r2, [pc, #444]	@ (8008254 <USB_HC_Init+0x254>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d151      	bne.n	800813e <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800809a:	78fb      	ldrb	r3, [r7, #3]
 800809c:	015a      	lsls	r2, r3, #5
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	4413      	add	r3, r2
 80080a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080a6:	68db      	ldr	r3, [r3, #12]
 80080a8:	78fa      	ldrb	r2, [r7, #3]
 80080aa:	0151      	lsls	r1, r2, #5
 80080ac:	693a      	ldr	r2, [r7, #16]
 80080ae:	440a      	add	r2, r1
 80080b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080b4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80080b8:	60d3      	str	r3, [r2, #12]
      break;
 80080ba:	e040      	b.n	800813e <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80080bc:	78fb      	ldrb	r3, [r7, #3]
 80080be:	015a      	lsls	r2, r3, #5
 80080c0:	693b      	ldr	r3, [r7, #16]
 80080c2:	4413      	add	r3, r2
 80080c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080c8:	461a      	mov	r2, r3
 80080ca:	f240 639d 	movw	r3, #1693	@ 0x69d
 80080ce:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80080d0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	da34      	bge.n	8008142 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80080d8:	78fb      	ldrb	r3, [r7, #3]
 80080da:	015a      	lsls	r2, r3, #5
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	4413      	add	r3, r2
 80080e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080e4:	68db      	ldr	r3, [r3, #12]
 80080e6:	78fa      	ldrb	r2, [r7, #3]
 80080e8:	0151      	lsls	r1, r2, #5
 80080ea:	693a      	ldr	r2, [r7, #16]
 80080ec:	440a      	add	r2, r1
 80080ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80080f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080f6:	60d3      	str	r3, [r2, #12]
      }

      break;
 80080f8:	e023      	b.n	8008142 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80080fa:	78fb      	ldrb	r3, [r7, #3]
 80080fc:	015a      	lsls	r2, r3, #5
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	4413      	add	r3, r2
 8008102:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008106:	461a      	mov	r2, r3
 8008108:	f240 2325 	movw	r3, #549	@ 0x225
 800810c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800810e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008112:	2b00      	cmp	r3, #0
 8008114:	da17      	bge.n	8008146 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008116:	78fb      	ldrb	r3, [r7, #3]
 8008118:	015a      	lsls	r2, r3, #5
 800811a:	693b      	ldr	r3, [r7, #16]
 800811c:	4413      	add	r3, r2
 800811e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008122:	68db      	ldr	r3, [r3, #12]
 8008124:	78fa      	ldrb	r2, [r7, #3]
 8008126:	0151      	lsls	r1, r2, #5
 8008128:	693a      	ldr	r2, [r7, #16]
 800812a:	440a      	add	r2, r1
 800812c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008130:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8008134:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008136:	e006      	b.n	8008146 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8008138:	2301      	movs	r3, #1
 800813a:	77fb      	strb	r3, [r7, #31]
      break;
 800813c:	e004      	b.n	8008148 <USB_HC_Init+0x148>
      break;
 800813e:	bf00      	nop
 8008140:	e002      	b.n	8008148 <USB_HC_Init+0x148>
      break;
 8008142:	bf00      	nop
 8008144:	e000      	b.n	8008148 <USB_HC_Init+0x148>
      break;
 8008146:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008148:	78fb      	ldrb	r3, [r7, #3]
 800814a:	015a      	lsls	r2, r3, #5
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	4413      	add	r3, r2
 8008150:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008154:	461a      	mov	r2, r3
 8008156:	2300      	movs	r3, #0
 8008158:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800815a:	78fb      	ldrb	r3, [r7, #3]
 800815c:	015a      	lsls	r2, r3, #5
 800815e:	693b      	ldr	r3, [r7, #16]
 8008160:	4413      	add	r3, r2
 8008162:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008166:	68db      	ldr	r3, [r3, #12]
 8008168:	78fa      	ldrb	r2, [r7, #3]
 800816a:	0151      	lsls	r1, r2, #5
 800816c:	693a      	ldr	r2, [r7, #16]
 800816e:	440a      	add	r2, r1
 8008170:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008174:	f043 0302 	orr.w	r3, r3, #2
 8008178:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800817a:	693b      	ldr	r3, [r7, #16]
 800817c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008180:	699a      	ldr	r2, [r3, #24]
 8008182:	78fb      	ldrb	r3, [r7, #3]
 8008184:	f003 030f 	and.w	r3, r3, #15
 8008188:	2101      	movs	r1, #1
 800818a:	fa01 f303 	lsl.w	r3, r1, r3
 800818e:	6939      	ldr	r1, [r7, #16]
 8008190:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008194:	4313      	orrs	r3, r2
 8008196:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	699b      	ldr	r3, [r3, #24]
 800819c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80081a4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	da03      	bge.n	80081b4 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80081ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081b0:	61bb      	str	r3, [r7, #24]
 80081b2:	e001      	b.n	80081b8 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80081b4:	2300      	movs	r3, #0
 80081b6:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f7ff fef9 	bl	8007fb0 <USB_GetHostSpeed>
 80081be:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80081c0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80081c4:	2b02      	cmp	r3, #2
 80081c6:	d106      	bne.n	80081d6 <USB_HC_Init+0x1d6>
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2b02      	cmp	r3, #2
 80081cc:	d003      	beq.n	80081d6 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80081ce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80081d2:	617b      	str	r3, [r7, #20]
 80081d4:	e001      	b.n	80081da <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80081d6:	2300      	movs	r3, #0
 80081d8:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80081da:	787b      	ldrb	r3, [r7, #1]
 80081dc:	059b      	lsls	r3, r3, #22
 80081de:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80081e2:	78bb      	ldrb	r3, [r7, #2]
 80081e4:	02db      	lsls	r3, r3, #11
 80081e6:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80081ea:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80081ec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80081f0:	049b      	lsls	r3, r3, #18
 80081f2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80081f6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80081f8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80081fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80081fe:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008200:	69bb      	ldr	r3, [r7, #24]
 8008202:	431a      	orrs	r2, r3
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008208:	78fa      	ldrb	r2, [r7, #3]
 800820a:	0151      	lsls	r1, r2, #5
 800820c:	693a      	ldr	r2, [r7, #16]
 800820e:	440a      	add	r2, r1
 8008210:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008214:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008218:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800821a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800821e:	2b03      	cmp	r3, #3
 8008220:	d003      	beq.n	800822a <USB_HC_Init+0x22a>
 8008222:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008226:	2b01      	cmp	r3, #1
 8008228:	d10f      	bne.n	800824a <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800822a:	78fb      	ldrb	r3, [r7, #3]
 800822c:	015a      	lsls	r2, r3, #5
 800822e:	693b      	ldr	r3, [r7, #16]
 8008230:	4413      	add	r3, r2
 8008232:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	78fa      	ldrb	r2, [r7, #3]
 800823a:	0151      	lsls	r1, r2, #5
 800823c:	693a      	ldr	r2, [r7, #16]
 800823e:	440a      	add	r2, r1
 8008240:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008244:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008248:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800824a:	7ffb      	ldrb	r3, [r7, #31]
}
 800824c:	4618      	mov	r0, r3
 800824e:	3720      	adds	r7, #32
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}
 8008254:	40040000 	.word	0x40040000

08008258 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b08c      	sub	sp, #48	@ 0x30
 800825c:	af02      	add	r7, sp, #8
 800825e:	60f8      	str	r0, [r7, #12]
 8008260:	60b9      	str	r1, [r7, #8]
 8008262:	4613      	mov	r3, r2
 8008264:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	785b      	ldrb	r3, [r3, #1]
 800826e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8008270:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008274:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	4a5d      	ldr	r2, [pc, #372]	@ (80083f0 <USB_HC_StartXfer+0x198>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d12f      	bne.n	80082de <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800827e:	79fb      	ldrb	r3, [r7, #7]
 8008280:	2b01      	cmp	r3, #1
 8008282:	d11c      	bne.n	80082be <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	7c9b      	ldrb	r3, [r3, #18]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d003      	beq.n	8008294 <USB_HC_StartXfer+0x3c>
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	7c9b      	ldrb	r3, [r3, #18]
 8008290:	2b02      	cmp	r3, #2
 8008292:	d124      	bne.n	80082de <USB_HC_StartXfer+0x86>
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	799b      	ldrb	r3, [r3, #6]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d120      	bne.n	80082de <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800829c:	69fb      	ldr	r3, [r7, #28]
 800829e:	015a      	lsls	r2, r3, #5
 80082a0:	6a3b      	ldr	r3, [r7, #32]
 80082a2:	4413      	add	r3, r2
 80082a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082a8:	68db      	ldr	r3, [r3, #12]
 80082aa:	69fa      	ldr	r2, [r7, #28]
 80082ac:	0151      	lsls	r1, r2, #5
 80082ae:	6a3a      	ldr	r2, [r7, #32]
 80082b0:	440a      	add	r2, r1
 80082b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80082b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082ba:	60d3      	str	r3, [r2, #12]
 80082bc:	e00f      	b.n	80082de <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	791b      	ldrb	r3, [r3, #4]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d10b      	bne.n	80082de <USB_HC_StartXfer+0x86>
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	795b      	ldrb	r3, [r3, #5]
 80082ca:	2b01      	cmp	r3, #1
 80082cc:	d107      	bne.n	80082de <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	785b      	ldrb	r3, [r3, #1]
 80082d2:	4619      	mov	r1, r3
 80082d4:	68f8      	ldr	r0, [r7, #12]
 80082d6:	f000 fb6b 	bl	80089b0 <USB_DoPing>
        return HAL_OK;
 80082da:	2300      	movs	r3, #0
 80082dc:	e232      	b.n	8008744 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	799b      	ldrb	r3, [r3, #6]
 80082e2:	2b01      	cmp	r3, #1
 80082e4:	d158      	bne.n	8008398 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80082e6:	2301      	movs	r3, #1
 80082e8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	78db      	ldrb	r3, [r3, #3]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d007      	beq.n	8008302 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80082f2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80082f4:	68ba      	ldr	r2, [r7, #8]
 80082f6:	8a92      	ldrh	r2, [r2, #20]
 80082f8:	fb03 f202 	mul.w	r2, r3, r2
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	61da      	str	r2, [r3, #28]
 8008300:	e07c      	b.n	80083fc <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	7c9b      	ldrb	r3, [r3, #18]
 8008306:	2b01      	cmp	r3, #1
 8008308:	d130      	bne.n	800836c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800830a:	68bb      	ldr	r3, [r7, #8]
 800830c:	6a1b      	ldr	r3, [r3, #32]
 800830e:	2bbc      	cmp	r3, #188	@ 0xbc
 8008310:	d918      	bls.n	8008344 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	8a9b      	ldrh	r3, [r3, #20]
 8008316:	461a      	mov	r2, r3
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	69da      	ldr	r2, [r3, #28]
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	68db      	ldr	r3, [r3, #12]
 8008328:	2b01      	cmp	r3, #1
 800832a:	d003      	beq.n	8008334 <USB_HC_StartXfer+0xdc>
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	68db      	ldr	r3, [r3, #12]
 8008330:	2b02      	cmp	r3, #2
 8008332:	d103      	bne.n	800833c <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	2202      	movs	r2, #2
 8008338:	60da      	str	r2, [r3, #12]
 800833a:	e05f      	b.n	80083fc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	2201      	movs	r2, #1
 8008340:	60da      	str	r2, [r3, #12]
 8008342:	e05b      	b.n	80083fc <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	6a1a      	ldr	r2, [r3, #32]
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	68db      	ldr	r3, [r3, #12]
 8008350:	2b01      	cmp	r3, #1
 8008352:	d007      	beq.n	8008364 <USB_HC_StartXfer+0x10c>
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	68db      	ldr	r3, [r3, #12]
 8008358:	2b02      	cmp	r3, #2
 800835a:	d003      	beq.n	8008364 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	2204      	movs	r2, #4
 8008360:	60da      	str	r2, [r3, #12]
 8008362:	e04b      	b.n	80083fc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	2203      	movs	r2, #3
 8008368:	60da      	str	r2, [r3, #12]
 800836a:	e047      	b.n	80083fc <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800836c:	79fb      	ldrb	r3, [r7, #7]
 800836e:	2b01      	cmp	r3, #1
 8008370:	d10d      	bne.n	800838e <USB_HC_StartXfer+0x136>
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	6a1b      	ldr	r3, [r3, #32]
 8008376:	68ba      	ldr	r2, [r7, #8]
 8008378:	8a92      	ldrh	r2, [r2, #20]
 800837a:	4293      	cmp	r3, r2
 800837c:	d907      	bls.n	800838e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800837e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008380:	68ba      	ldr	r2, [r7, #8]
 8008382:	8a92      	ldrh	r2, [r2, #20]
 8008384:	fb03 f202 	mul.w	r2, r3, r2
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	61da      	str	r2, [r3, #28]
 800838c:	e036      	b.n	80083fc <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	6a1a      	ldr	r2, [r3, #32]
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	61da      	str	r2, [r3, #28]
 8008396:	e031      	b.n	80083fc <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	6a1b      	ldr	r3, [r3, #32]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d018      	beq.n	80083d2 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	6a1b      	ldr	r3, [r3, #32]
 80083a4:	68ba      	ldr	r2, [r7, #8]
 80083a6:	8a92      	ldrh	r2, [r2, #20]
 80083a8:	4413      	add	r3, r2
 80083aa:	3b01      	subs	r3, #1
 80083ac:	68ba      	ldr	r2, [r7, #8]
 80083ae:	8a92      	ldrh	r2, [r2, #20]
 80083b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80083b4:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80083b6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80083b8:	8b7b      	ldrh	r3, [r7, #26]
 80083ba:	429a      	cmp	r2, r3
 80083bc:	d90b      	bls.n	80083d6 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 80083be:	8b7b      	ldrh	r3, [r7, #26]
 80083c0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80083c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80083c4:	68ba      	ldr	r2, [r7, #8]
 80083c6:	8a92      	ldrh	r2, [r2, #20]
 80083c8:	fb03 f202 	mul.w	r2, r3, r2
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	61da      	str	r2, [r3, #28]
 80083d0:	e001      	b.n	80083d6 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 80083d2:	2301      	movs	r3, #1
 80083d4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	78db      	ldrb	r3, [r3, #3]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d00a      	beq.n	80083f4 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80083de:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80083e0:	68ba      	ldr	r2, [r7, #8]
 80083e2:	8a92      	ldrh	r2, [r2, #20]
 80083e4:	fb03 f202 	mul.w	r2, r3, r2
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	61da      	str	r2, [r3, #28]
 80083ec:	e006      	b.n	80083fc <USB_HC_StartXfer+0x1a4>
 80083ee:	bf00      	nop
 80083f0:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	6a1a      	ldr	r2, [r3, #32]
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	69db      	ldr	r3, [r3, #28]
 8008400:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008404:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008406:	04d9      	lsls	r1, r3, #19
 8008408:	4ba3      	ldr	r3, [pc, #652]	@ (8008698 <USB_HC_StartXfer+0x440>)
 800840a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800840c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	7d9b      	ldrb	r3, [r3, #22]
 8008412:	075b      	lsls	r3, r3, #29
 8008414:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008418:	69f9      	ldr	r1, [r7, #28]
 800841a:	0148      	lsls	r0, r1, #5
 800841c:	6a39      	ldr	r1, [r7, #32]
 800841e:	4401      	add	r1, r0
 8008420:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008424:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008426:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008428:	79fb      	ldrb	r3, [r7, #7]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d009      	beq.n	8008442 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	6999      	ldr	r1, [r3, #24]
 8008432:	69fb      	ldr	r3, [r7, #28]
 8008434:	015a      	lsls	r2, r3, #5
 8008436:	6a3b      	ldr	r3, [r7, #32]
 8008438:	4413      	add	r3, r2
 800843a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800843e:	460a      	mov	r2, r1
 8008440:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008442:	6a3b      	ldr	r3, [r7, #32]
 8008444:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	f003 0301 	and.w	r3, r3, #1
 800844e:	2b00      	cmp	r3, #0
 8008450:	bf0c      	ite	eq
 8008452:	2301      	moveq	r3, #1
 8008454:	2300      	movne	r3, #0
 8008456:	b2db      	uxtb	r3, r3
 8008458:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800845a:	69fb      	ldr	r3, [r7, #28]
 800845c:	015a      	lsls	r2, r3, #5
 800845e:	6a3b      	ldr	r3, [r7, #32]
 8008460:	4413      	add	r3, r2
 8008462:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	69fa      	ldr	r2, [r7, #28]
 800846a:	0151      	lsls	r1, r2, #5
 800846c:	6a3a      	ldr	r2, [r7, #32]
 800846e:	440a      	add	r2, r1
 8008470:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008474:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008478:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800847a:	69fb      	ldr	r3, [r7, #28]
 800847c:	015a      	lsls	r2, r3, #5
 800847e:	6a3b      	ldr	r3, [r7, #32]
 8008480:	4413      	add	r3, r2
 8008482:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008486:	681a      	ldr	r2, [r3, #0]
 8008488:	7e7b      	ldrb	r3, [r7, #25]
 800848a:	075b      	lsls	r3, r3, #29
 800848c:	69f9      	ldr	r1, [r7, #28]
 800848e:	0148      	lsls	r0, r1, #5
 8008490:	6a39      	ldr	r1, [r7, #32]
 8008492:	4401      	add	r1, r0
 8008494:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8008498:	4313      	orrs	r3, r2
 800849a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	799b      	ldrb	r3, [r3, #6]
 80084a0:	2b01      	cmp	r3, #1
 80084a2:	f040 80c3 	bne.w	800862c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	7c5b      	ldrb	r3, [r3, #17]
 80084aa:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80084ac:	68ba      	ldr	r2, [r7, #8]
 80084ae:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80084b0:	4313      	orrs	r3, r2
 80084b2:	69fa      	ldr	r2, [r7, #28]
 80084b4:	0151      	lsls	r1, r2, #5
 80084b6:	6a3a      	ldr	r2, [r7, #32]
 80084b8:	440a      	add	r2, r1
 80084ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80084be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80084c2:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 80084c4:	69fb      	ldr	r3, [r7, #28]
 80084c6:	015a      	lsls	r2, r3, #5
 80084c8:	6a3b      	ldr	r3, [r7, #32]
 80084ca:	4413      	add	r3, r2
 80084cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084d0:	68db      	ldr	r3, [r3, #12]
 80084d2:	69fa      	ldr	r2, [r7, #28]
 80084d4:	0151      	lsls	r1, r2, #5
 80084d6:	6a3a      	ldr	r2, [r7, #32]
 80084d8:	440a      	add	r2, r1
 80084da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80084de:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80084e2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	79db      	ldrb	r3, [r3, #7]
 80084e8:	2b01      	cmp	r3, #1
 80084ea:	d123      	bne.n	8008534 <USB_HC_StartXfer+0x2dc>
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	78db      	ldrb	r3, [r3, #3]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d11f      	bne.n	8008534 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80084f4:	69fb      	ldr	r3, [r7, #28]
 80084f6:	015a      	lsls	r2, r3, #5
 80084f8:	6a3b      	ldr	r3, [r7, #32]
 80084fa:	4413      	add	r3, r2
 80084fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008500:	685b      	ldr	r3, [r3, #4]
 8008502:	69fa      	ldr	r2, [r7, #28]
 8008504:	0151      	lsls	r1, r2, #5
 8008506:	6a3a      	ldr	r2, [r7, #32]
 8008508:	440a      	add	r2, r1
 800850a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800850e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008512:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008514:	69fb      	ldr	r3, [r7, #28]
 8008516:	015a      	lsls	r2, r3, #5
 8008518:	6a3b      	ldr	r3, [r7, #32]
 800851a:	4413      	add	r3, r2
 800851c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008520:	68db      	ldr	r3, [r3, #12]
 8008522:	69fa      	ldr	r2, [r7, #28]
 8008524:	0151      	lsls	r1, r2, #5
 8008526:	6a3a      	ldr	r2, [r7, #32]
 8008528:	440a      	add	r2, r1
 800852a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800852e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008532:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	7c9b      	ldrb	r3, [r3, #18]
 8008538:	2b01      	cmp	r3, #1
 800853a:	d003      	beq.n	8008544 <USB_HC_StartXfer+0x2ec>
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	7c9b      	ldrb	r3, [r3, #18]
 8008540:	2b03      	cmp	r3, #3
 8008542:	d117      	bne.n	8008574 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008548:	2b01      	cmp	r3, #1
 800854a:	d113      	bne.n	8008574 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	78db      	ldrb	r3, [r3, #3]
 8008550:	2b01      	cmp	r3, #1
 8008552:	d10f      	bne.n	8008574 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008554:	69fb      	ldr	r3, [r7, #28]
 8008556:	015a      	lsls	r2, r3, #5
 8008558:	6a3b      	ldr	r3, [r7, #32]
 800855a:	4413      	add	r3, r2
 800855c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	69fa      	ldr	r2, [r7, #28]
 8008564:	0151      	lsls	r1, r2, #5
 8008566:	6a3a      	ldr	r2, [r7, #32]
 8008568:	440a      	add	r2, r1
 800856a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800856e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008572:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	7c9b      	ldrb	r3, [r3, #18]
 8008578:	2b01      	cmp	r3, #1
 800857a:	d162      	bne.n	8008642 <USB_HC_StartXfer+0x3ea>
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	78db      	ldrb	r3, [r3, #3]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d15e      	bne.n	8008642 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	68db      	ldr	r3, [r3, #12]
 8008588:	3b01      	subs	r3, #1
 800858a:	2b03      	cmp	r3, #3
 800858c:	d858      	bhi.n	8008640 <USB_HC_StartXfer+0x3e8>
 800858e:	a201      	add	r2, pc, #4	@ (adr r2, 8008594 <USB_HC_StartXfer+0x33c>)
 8008590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008594:	080085a5 	.word	0x080085a5
 8008598:	080085c7 	.word	0x080085c7
 800859c:	080085e9 	.word	0x080085e9
 80085a0:	0800860b 	.word	0x0800860b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80085a4:	69fb      	ldr	r3, [r7, #28]
 80085a6:	015a      	lsls	r2, r3, #5
 80085a8:	6a3b      	ldr	r3, [r7, #32]
 80085aa:	4413      	add	r3, r2
 80085ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80085b0:	685b      	ldr	r3, [r3, #4]
 80085b2:	69fa      	ldr	r2, [r7, #28]
 80085b4:	0151      	lsls	r1, r2, #5
 80085b6:	6a3a      	ldr	r2, [r7, #32]
 80085b8:	440a      	add	r2, r1
 80085ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80085be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80085c2:	6053      	str	r3, [r2, #4]
          break;
 80085c4:	e03d      	b.n	8008642 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 80085c6:	69fb      	ldr	r3, [r7, #28]
 80085c8:	015a      	lsls	r2, r3, #5
 80085ca:	6a3b      	ldr	r3, [r7, #32]
 80085cc:	4413      	add	r3, r2
 80085ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	69fa      	ldr	r2, [r7, #28]
 80085d6:	0151      	lsls	r1, r2, #5
 80085d8:	6a3a      	ldr	r2, [r7, #32]
 80085da:	440a      	add	r2, r1
 80085dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80085e0:	f043 030e 	orr.w	r3, r3, #14
 80085e4:	6053      	str	r3, [r2, #4]
          break;
 80085e6:	e02c      	b.n	8008642 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80085e8:	69fb      	ldr	r3, [r7, #28]
 80085ea:	015a      	lsls	r2, r3, #5
 80085ec:	6a3b      	ldr	r3, [r7, #32]
 80085ee:	4413      	add	r3, r2
 80085f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	69fa      	ldr	r2, [r7, #28]
 80085f8:	0151      	lsls	r1, r2, #5
 80085fa:	6a3a      	ldr	r2, [r7, #32]
 80085fc:	440a      	add	r2, r1
 80085fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008602:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008606:	6053      	str	r3, [r2, #4]
          break;
 8008608:	e01b      	b.n	8008642 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800860a:	69fb      	ldr	r3, [r7, #28]
 800860c:	015a      	lsls	r2, r3, #5
 800860e:	6a3b      	ldr	r3, [r7, #32]
 8008610:	4413      	add	r3, r2
 8008612:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	69fa      	ldr	r2, [r7, #28]
 800861a:	0151      	lsls	r1, r2, #5
 800861c:	6a3a      	ldr	r2, [r7, #32]
 800861e:	440a      	add	r2, r1
 8008620:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008624:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008628:	6053      	str	r3, [r2, #4]
          break;
 800862a:	e00a      	b.n	8008642 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800862c:	69fb      	ldr	r3, [r7, #28]
 800862e:	015a      	lsls	r2, r3, #5
 8008630:	6a3b      	ldr	r3, [r7, #32]
 8008632:	4413      	add	r3, r2
 8008634:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008638:	461a      	mov	r2, r3
 800863a:	2300      	movs	r3, #0
 800863c:	6053      	str	r3, [r2, #4]
 800863e:	e000      	b.n	8008642 <USB_HC_StartXfer+0x3ea>
          break;
 8008640:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008642:	69fb      	ldr	r3, [r7, #28]
 8008644:	015a      	lsls	r2, r3, #5
 8008646:	6a3b      	ldr	r3, [r7, #32]
 8008648:	4413      	add	r3, r2
 800864a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008652:	693b      	ldr	r3, [r7, #16]
 8008654:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008658:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	78db      	ldrb	r3, [r3, #3]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d004      	beq.n	800866c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008668:	613b      	str	r3, [r7, #16]
 800866a:	e003      	b.n	8008674 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008672:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800867a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800867c:	69fb      	ldr	r3, [r7, #28]
 800867e:	015a      	lsls	r2, r3, #5
 8008680:	6a3b      	ldr	r3, [r7, #32]
 8008682:	4413      	add	r3, r2
 8008684:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008688:	461a      	mov	r2, r3
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800868e:	79fb      	ldrb	r3, [r7, #7]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d003      	beq.n	800869c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8008694:	2300      	movs	r3, #0
 8008696:	e055      	b.n	8008744 <USB_HC_StartXfer+0x4ec>
 8008698:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	78db      	ldrb	r3, [r3, #3]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d14e      	bne.n	8008742 <USB_HC_StartXfer+0x4ea>
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	6a1b      	ldr	r3, [r3, #32]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d04a      	beq.n	8008742 <USB_HC_StartXfer+0x4ea>
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	79db      	ldrb	r3, [r3, #7]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d146      	bne.n	8008742 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	7c9b      	ldrb	r3, [r3, #18]
 80086b8:	2b03      	cmp	r3, #3
 80086ba:	d831      	bhi.n	8008720 <USB_HC_StartXfer+0x4c8>
 80086bc:	a201      	add	r2, pc, #4	@ (adr r2, 80086c4 <USB_HC_StartXfer+0x46c>)
 80086be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086c2:	bf00      	nop
 80086c4:	080086d5 	.word	0x080086d5
 80086c8:	080086f9 	.word	0x080086f9
 80086cc:	080086d5 	.word	0x080086d5
 80086d0:	080086f9 	.word	0x080086f9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	6a1b      	ldr	r3, [r3, #32]
 80086d8:	3303      	adds	r3, #3
 80086da:	089b      	lsrs	r3, r3, #2
 80086dc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80086de:	8afa      	ldrh	r2, [r7, #22]
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086e4:	b29b      	uxth	r3, r3
 80086e6:	429a      	cmp	r2, r3
 80086e8:	d91c      	bls.n	8008724 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	699b      	ldr	r3, [r3, #24]
 80086ee:	f043 0220 	orr.w	r2, r3, #32
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	619a      	str	r2, [r3, #24]
        }
        break;
 80086f6:	e015      	b.n	8008724 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	6a1b      	ldr	r3, [r3, #32]
 80086fc:	3303      	adds	r3, #3
 80086fe:	089b      	lsrs	r3, r3, #2
 8008700:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008702:	8afa      	ldrh	r2, [r7, #22]
 8008704:	6a3b      	ldr	r3, [r7, #32]
 8008706:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800870a:	691b      	ldr	r3, [r3, #16]
 800870c:	b29b      	uxth	r3, r3
 800870e:	429a      	cmp	r2, r3
 8008710:	d90a      	bls.n	8008728 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	699b      	ldr	r3, [r3, #24]
 8008716:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	619a      	str	r2, [r3, #24]
        }
        break;
 800871e:	e003      	b.n	8008728 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8008720:	bf00      	nop
 8008722:	e002      	b.n	800872a <USB_HC_StartXfer+0x4d2>
        break;
 8008724:	bf00      	nop
 8008726:	e000      	b.n	800872a <USB_HC_StartXfer+0x4d2>
        break;
 8008728:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	6999      	ldr	r1, [r3, #24]
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	785a      	ldrb	r2, [r3, #1]
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	6a1b      	ldr	r3, [r3, #32]
 8008736:	b29b      	uxth	r3, r3
 8008738:	2000      	movs	r0, #0
 800873a:	9000      	str	r0, [sp, #0]
 800873c:	68f8      	ldr	r0, [r7, #12]
 800873e:	f7ff f9c3 	bl	8007ac8 <USB_WritePacket>
  }

  return HAL_OK;
 8008742:	2300      	movs	r3, #0
}
 8008744:	4618      	mov	r0, r3
 8008746:	3728      	adds	r7, #40	@ 0x28
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}

0800874c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800874c:	b480      	push	{r7}
 800874e:	b085      	sub	sp, #20
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800875e:	695b      	ldr	r3, [r3, #20]
 8008760:	b29b      	uxth	r3, r3
}
 8008762:	4618      	mov	r0, r3
 8008764:	3714      	adds	r7, #20
 8008766:	46bd      	mov	sp, r7
 8008768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876c:	4770      	bx	lr

0800876e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800876e:	b480      	push	{r7}
 8008770:	b089      	sub	sp, #36	@ 0x24
 8008772:	af00      	add	r7, sp, #0
 8008774:	6078      	str	r0, [r7, #4]
 8008776:	460b      	mov	r3, r1
 8008778:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800877e:	78fb      	ldrb	r3, [r7, #3]
 8008780:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008782:	2300      	movs	r3, #0
 8008784:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008786:	69bb      	ldr	r3, [r7, #24]
 8008788:	015a      	lsls	r2, r3, #5
 800878a:	69fb      	ldr	r3, [r7, #28]
 800878c:	4413      	add	r3, r2
 800878e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	0c9b      	lsrs	r3, r3, #18
 8008796:	f003 0303 	and.w	r3, r3, #3
 800879a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800879c:	69bb      	ldr	r3, [r7, #24]
 800879e:	015a      	lsls	r2, r3, #5
 80087a0:	69fb      	ldr	r3, [r7, #28]
 80087a2:	4413      	add	r3, r2
 80087a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	0fdb      	lsrs	r3, r3, #31
 80087ac:	f003 0301 	and.w	r3, r3, #1
 80087b0:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80087b2:	69bb      	ldr	r3, [r7, #24]
 80087b4:	015a      	lsls	r2, r3, #5
 80087b6:	69fb      	ldr	r3, [r7, #28]
 80087b8:	4413      	add	r3, r2
 80087ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	0fdb      	lsrs	r3, r3, #31
 80087c2:	f003 0301 	and.w	r3, r3, #1
 80087c6:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	689b      	ldr	r3, [r3, #8]
 80087cc:	f003 0320 	and.w	r3, r3, #32
 80087d0:	2b20      	cmp	r3, #32
 80087d2:	d10d      	bne.n	80087f0 <USB_HC_Halt+0x82>
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d10a      	bne.n	80087f0 <USB_HC_Halt+0x82>
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d005      	beq.n	80087ec <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80087e0:	697b      	ldr	r3, [r7, #20]
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d002      	beq.n	80087ec <USB_HC_Halt+0x7e>
 80087e6:	697b      	ldr	r3, [r7, #20]
 80087e8:	2b03      	cmp	r3, #3
 80087ea:	d101      	bne.n	80087f0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80087ec:	2300      	movs	r3, #0
 80087ee:	e0d8      	b.n	80089a2 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d002      	beq.n	80087fc <USB_HC_Halt+0x8e>
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	2b02      	cmp	r3, #2
 80087fa:	d173      	bne.n	80088e4 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80087fc:	69bb      	ldr	r3, [r7, #24]
 80087fe:	015a      	lsls	r2, r3, #5
 8008800:	69fb      	ldr	r3, [r7, #28]
 8008802:	4413      	add	r3, r2
 8008804:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	69ba      	ldr	r2, [r7, #24]
 800880c:	0151      	lsls	r1, r2, #5
 800880e:	69fa      	ldr	r2, [r7, #28]
 8008810:	440a      	add	r2, r1
 8008812:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008816:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800881a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	689b      	ldr	r3, [r3, #8]
 8008820:	f003 0320 	and.w	r3, r3, #32
 8008824:	2b00      	cmp	r3, #0
 8008826:	d14a      	bne.n	80088be <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800882c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008830:	2b00      	cmp	r3, #0
 8008832:	d133      	bne.n	800889c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008834:	69bb      	ldr	r3, [r7, #24]
 8008836:	015a      	lsls	r2, r3, #5
 8008838:	69fb      	ldr	r3, [r7, #28]
 800883a:	4413      	add	r3, r2
 800883c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	69ba      	ldr	r2, [r7, #24]
 8008844:	0151      	lsls	r1, r2, #5
 8008846:	69fa      	ldr	r2, [r7, #28]
 8008848:	440a      	add	r2, r1
 800884a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800884e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008852:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008854:	69bb      	ldr	r3, [r7, #24]
 8008856:	015a      	lsls	r2, r3, #5
 8008858:	69fb      	ldr	r3, [r7, #28]
 800885a:	4413      	add	r3, r2
 800885c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	69ba      	ldr	r2, [r7, #24]
 8008864:	0151      	lsls	r1, r2, #5
 8008866:	69fa      	ldr	r2, [r7, #28]
 8008868:	440a      	add	r2, r1
 800886a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800886e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008872:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	3301      	adds	r3, #1
 8008878:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008880:	d82e      	bhi.n	80088e0 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008882:	69bb      	ldr	r3, [r7, #24]
 8008884:	015a      	lsls	r2, r3, #5
 8008886:	69fb      	ldr	r3, [r7, #28]
 8008888:	4413      	add	r3, r2
 800888a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008894:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008898:	d0ec      	beq.n	8008874 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800889a:	e081      	b.n	80089a0 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800889c:	69bb      	ldr	r3, [r7, #24]
 800889e:	015a      	lsls	r2, r3, #5
 80088a0:	69fb      	ldr	r3, [r7, #28]
 80088a2:	4413      	add	r3, r2
 80088a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	69ba      	ldr	r2, [r7, #24]
 80088ac:	0151      	lsls	r1, r2, #5
 80088ae:	69fa      	ldr	r2, [r7, #28]
 80088b0:	440a      	add	r2, r1
 80088b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80088b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80088ba:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80088bc:	e070      	b.n	80089a0 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80088be:	69bb      	ldr	r3, [r7, #24]
 80088c0:	015a      	lsls	r2, r3, #5
 80088c2:	69fb      	ldr	r3, [r7, #28]
 80088c4:	4413      	add	r3, r2
 80088c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	69ba      	ldr	r2, [r7, #24]
 80088ce:	0151      	lsls	r1, r2, #5
 80088d0:	69fa      	ldr	r2, [r7, #28]
 80088d2:	440a      	add	r2, r1
 80088d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80088d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80088dc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80088de:	e05f      	b.n	80089a0 <USB_HC_Halt+0x232>
            break;
 80088e0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80088e2:	e05d      	b.n	80089a0 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80088e4:	69bb      	ldr	r3, [r7, #24]
 80088e6:	015a      	lsls	r2, r3, #5
 80088e8:	69fb      	ldr	r3, [r7, #28]
 80088ea:	4413      	add	r3, r2
 80088ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	69ba      	ldr	r2, [r7, #24]
 80088f4:	0151      	lsls	r1, r2, #5
 80088f6:	69fa      	ldr	r2, [r7, #28]
 80088f8:	440a      	add	r2, r1
 80088fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80088fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008902:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008904:	69fb      	ldr	r3, [r7, #28]
 8008906:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800890a:	691b      	ldr	r3, [r3, #16]
 800890c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008910:	2b00      	cmp	r3, #0
 8008912:	d133      	bne.n	800897c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008914:	69bb      	ldr	r3, [r7, #24]
 8008916:	015a      	lsls	r2, r3, #5
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	4413      	add	r3, r2
 800891c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	69ba      	ldr	r2, [r7, #24]
 8008924:	0151      	lsls	r1, r2, #5
 8008926:	69fa      	ldr	r2, [r7, #28]
 8008928:	440a      	add	r2, r1
 800892a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800892e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008932:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008934:	69bb      	ldr	r3, [r7, #24]
 8008936:	015a      	lsls	r2, r3, #5
 8008938:	69fb      	ldr	r3, [r7, #28]
 800893a:	4413      	add	r3, r2
 800893c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	69ba      	ldr	r2, [r7, #24]
 8008944:	0151      	lsls	r1, r2, #5
 8008946:	69fa      	ldr	r2, [r7, #28]
 8008948:	440a      	add	r2, r1
 800894a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800894e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008952:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	3301      	adds	r3, #1
 8008958:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008960:	d81d      	bhi.n	800899e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008962:	69bb      	ldr	r3, [r7, #24]
 8008964:	015a      	lsls	r2, r3, #5
 8008966:	69fb      	ldr	r3, [r7, #28]
 8008968:	4413      	add	r3, r2
 800896a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008974:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008978:	d0ec      	beq.n	8008954 <USB_HC_Halt+0x1e6>
 800897a:	e011      	b.n	80089a0 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800897c:	69bb      	ldr	r3, [r7, #24]
 800897e:	015a      	lsls	r2, r3, #5
 8008980:	69fb      	ldr	r3, [r7, #28]
 8008982:	4413      	add	r3, r2
 8008984:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	69ba      	ldr	r2, [r7, #24]
 800898c:	0151      	lsls	r1, r2, #5
 800898e:	69fa      	ldr	r2, [r7, #28]
 8008990:	440a      	add	r2, r1
 8008992:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008996:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800899a:	6013      	str	r3, [r2, #0]
 800899c:	e000      	b.n	80089a0 <USB_HC_Halt+0x232>
          break;
 800899e:	bf00      	nop
    }
  }

  return HAL_OK;
 80089a0:	2300      	movs	r3, #0
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3724      	adds	r7, #36	@ 0x24
 80089a6:	46bd      	mov	sp, r7
 80089a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ac:	4770      	bx	lr
	...

080089b0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80089b0:	b480      	push	{r7}
 80089b2:	b087      	sub	sp, #28
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
 80089b8:	460b      	mov	r3, r1
 80089ba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80089c0:	78fb      	ldrb	r3, [r7, #3]
 80089c2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80089c4:	2301      	movs	r3, #1
 80089c6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	04da      	lsls	r2, r3, #19
 80089cc:	4b15      	ldr	r3, [pc, #84]	@ (8008a24 <USB_DoPing+0x74>)
 80089ce:	4013      	ands	r3, r2
 80089d0:	693a      	ldr	r2, [r7, #16]
 80089d2:	0151      	lsls	r1, r2, #5
 80089d4:	697a      	ldr	r2, [r7, #20]
 80089d6:	440a      	add	r2, r1
 80089d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80089dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80089e0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80089e2:	693b      	ldr	r3, [r7, #16]
 80089e4:	015a      	lsls	r2, r3, #5
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	4413      	add	r3, r2
 80089ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80089f8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008a00:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	015a      	lsls	r2, r3, #5
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	4413      	add	r3, r2
 8008a0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a0e:	461a      	mov	r2, r3
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008a14:	2300      	movs	r3, #0
}
 8008a16:	4618      	mov	r0, r3
 8008a18:	371c      	adds	r7, #28
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a20:	4770      	bx	lr
 8008a22:	bf00      	nop
 8008a24:	1ff80000 	.word	0x1ff80000

08008a28 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b088      	sub	sp, #32
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008a30:	2300      	movs	r3, #0
 8008a32:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f7fe ff86 	bl	800794e <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008a42:	2110      	movs	r1, #16
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f7fe ffdf 	bl	8007a08 <USB_FlushTxFifo>
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d001      	beq.n	8008a54 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008a50:	2301      	movs	r3, #1
 8008a52:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f7ff f809 	bl	8007a6c <USB_FlushRxFifo>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d001      	beq.n	8008a64 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008a60:	2301      	movs	r3, #1
 8008a62:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008a64:	2300      	movs	r3, #0
 8008a66:	61bb      	str	r3, [r7, #24]
 8008a68:	e01f      	b.n	8008aaa <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8008a6a:	69bb      	ldr	r3, [r7, #24]
 8008a6c:	015a      	lsls	r2, r3, #5
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	4413      	add	r3, r2
 8008a72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008a80:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008a88:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008a90:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008a92:	69bb      	ldr	r3, [r7, #24]
 8008a94:	015a      	lsls	r2, r3, #5
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	4413      	add	r3, r2
 8008a9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a9e:	461a      	mov	r2, r3
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008aa4:	69bb      	ldr	r3, [r7, #24]
 8008aa6:	3301      	adds	r3, #1
 8008aa8:	61bb      	str	r3, [r7, #24]
 8008aaa:	69bb      	ldr	r3, [r7, #24]
 8008aac:	2b0f      	cmp	r3, #15
 8008aae:	d9dc      	bls.n	8008a6a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	61bb      	str	r3, [r7, #24]
 8008ab4:	e034      	b.n	8008b20 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008ab6:	69bb      	ldr	r3, [r7, #24]
 8008ab8:	015a      	lsls	r2, r3, #5
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	4413      	add	r3, r2
 8008abe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008acc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008ad4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008adc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008ade:	69bb      	ldr	r3, [r7, #24]
 8008ae0:	015a      	lsls	r2, r3, #5
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	4413      	add	r3, r2
 8008ae6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008aea:	461a      	mov	r2, r3
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	3301      	adds	r3, #1
 8008af4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008afc:	d80c      	bhi.n	8008b18 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008afe:	69bb      	ldr	r3, [r7, #24]
 8008b00:	015a      	lsls	r2, r3, #5
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	4413      	add	r3, r2
 8008b06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008b10:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008b14:	d0ec      	beq.n	8008af0 <USB_StopHost+0xc8>
 8008b16:	e000      	b.n	8008b1a <USB_StopHost+0xf2>
        break;
 8008b18:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008b1a:	69bb      	ldr	r3, [r7, #24]
 8008b1c:	3301      	adds	r3, #1
 8008b1e:	61bb      	str	r3, [r7, #24]
 8008b20:	69bb      	ldr	r3, [r7, #24]
 8008b22:	2b0f      	cmp	r3, #15
 8008b24:	d9c7      	bls.n	8008ab6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008b32:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008b3a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f7fe fef5 	bl	800792c <USB_EnableGlobalInt>

  return ret;
 8008b42:	7ffb      	ldrb	r3, [r7, #31]
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3720      	adds	r7, #32
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}

08008b4c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008b4c:	b590      	push	{r4, r7, lr}
 8008b4e:	b089      	sub	sp, #36	@ 0x24
 8008b50:	af04      	add	r7, sp, #16
 8008b52:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008b54:	2301      	movs	r3, #1
 8008b56:	2202      	movs	r2, #2
 8008b58:	2102      	movs	r1, #2
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	f000 fc83 	bl	8009466 <USBH_FindInterface>
 8008b60:	4603      	mov	r3, r0
 8008b62:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008b64:	7bfb      	ldrb	r3, [r7, #15]
 8008b66:	2bff      	cmp	r3, #255	@ 0xff
 8008b68:	d002      	beq.n	8008b70 <USBH_CDC_InterfaceInit+0x24>
 8008b6a:	7bfb      	ldrb	r3, [r7, #15]
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	d901      	bls.n	8008b74 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008b70:	2302      	movs	r3, #2
 8008b72:	e13d      	b.n	8008df0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008b74:	7bfb      	ldrb	r3, [r7, #15]
 8008b76:	4619      	mov	r1, r3
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f000 fc58 	bl	800942e <USBH_SelectInterface>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008b82:	7bbb      	ldrb	r3, [r7, #14]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d001      	beq.n	8008b8c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008b88:	2302      	movs	r3, #2
 8008b8a:	e131      	b.n	8008df0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8008b92:	2050      	movs	r0, #80	@ 0x50
 8008b94:	f002 fb58 	bl	800b248 <malloc>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ba2:	69db      	ldr	r3, [r3, #28]
 8008ba4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d101      	bne.n	8008bb0 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008bac:	2302      	movs	r3, #2
 8008bae:	e11f      	b.n	8008df0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008bb0:	2250      	movs	r2, #80	@ 0x50
 8008bb2:	2100      	movs	r1, #0
 8008bb4:	68b8      	ldr	r0, [r7, #8]
 8008bb6:	f002 fc05 	bl	800b3c4 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008bba:	7bfb      	ldrb	r3, [r7, #15]
 8008bbc:	687a      	ldr	r2, [r7, #4]
 8008bbe:	211a      	movs	r1, #26
 8008bc0:	fb01 f303 	mul.w	r3, r1, r3
 8008bc4:	4413      	add	r3, r2
 8008bc6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008bca:	781b      	ldrb	r3, [r3, #0]
 8008bcc:	b25b      	sxtb	r3, r3
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	da15      	bge.n	8008bfe <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008bd2:	7bfb      	ldrb	r3, [r7, #15]
 8008bd4:	687a      	ldr	r2, [r7, #4]
 8008bd6:	211a      	movs	r1, #26
 8008bd8:	fb01 f303 	mul.w	r3, r1, r3
 8008bdc:	4413      	add	r3, r2
 8008bde:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008be2:	781a      	ldrb	r2, [r3, #0]
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008be8:	7bfb      	ldrb	r3, [r7, #15]
 8008bea:	687a      	ldr	r2, [r7, #4]
 8008bec:	211a      	movs	r1, #26
 8008bee:	fb01 f303 	mul.w	r3, r1, r3
 8008bf2:	4413      	add	r3, r2
 8008bf4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008bf8:	881a      	ldrh	r2, [r3, #0]
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	785b      	ldrb	r3, [r3, #1]
 8008c02:	4619      	mov	r1, r3
 8008c04:	6878      	ldr	r0, [r7, #4]
 8008c06:	f001 ffc4 	bl	800ab92 <USBH_AllocPipe>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	461a      	mov	r2, r3
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	7819      	ldrb	r1, [r3, #0]
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	7858      	ldrb	r0, [r3, #1]
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008c26:	68ba      	ldr	r2, [r7, #8]
 8008c28:	8952      	ldrh	r2, [r2, #10]
 8008c2a:	9202      	str	r2, [sp, #8]
 8008c2c:	2203      	movs	r2, #3
 8008c2e:	9201      	str	r2, [sp, #4]
 8008c30:	9300      	str	r3, [sp, #0]
 8008c32:	4623      	mov	r3, r4
 8008c34:	4602      	mov	r2, r0
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f001 ff7c 	bl	800ab34 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	781b      	ldrb	r3, [r3, #0]
 8008c40:	2200      	movs	r2, #0
 8008c42:	4619      	mov	r1, r3
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f002 fa79 	bl	800b13c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	210a      	movs	r1, #10
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f000 fc08 	bl	8009466 <USBH_FindInterface>
 8008c56:	4603      	mov	r3, r0
 8008c58:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008c5a:	7bfb      	ldrb	r3, [r7, #15]
 8008c5c:	2bff      	cmp	r3, #255	@ 0xff
 8008c5e:	d002      	beq.n	8008c66 <USBH_CDC_InterfaceInit+0x11a>
 8008c60:	7bfb      	ldrb	r3, [r7, #15]
 8008c62:	2b01      	cmp	r3, #1
 8008c64:	d901      	bls.n	8008c6a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008c66:	2302      	movs	r3, #2
 8008c68:	e0c2      	b.n	8008df0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008c6a:	7bfb      	ldrb	r3, [r7, #15]
 8008c6c:	687a      	ldr	r2, [r7, #4]
 8008c6e:	211a      	movs	r1, #26
 8008c70:	fb01 f303 	mul.w	r3, r1, r3
 8008c74:	4413      	add	r3, r2
 8008c76:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008c7a:	781b      	ldrb	r3, [r3, #0]
 8008c7c:	b25b      	sxtb	r3, r3
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	da16      	bge.n	8008cb0 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008c82:	7bfb      	ldrb	r3, [r7, #15]
 8008c84:	687a      	ldr	r2, [r7, #4]
 8008c86:	211a      	movs	r1, #26
 8008c88:	fb01 f303 	mul.w	r3, r1, r3
 8008c8c:	4413      	add	r3, r2
 8008c8e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008c92:	781a      	ldrb	r2, [r3, #0]
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008c98:	7bfb      	ldrb	r3, [r7, #15]
 8008c9a:	687a      	ldr	r2, [r7, #4]
 8008c9c:	211a      	movs	r1, #26
 8008c9e:	fb01 f303 	mul.w	r3, r1, r3
 8008ca2:	4413      	add	r3, r2
 8008ca4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008ca8:	881a      	ldrh	r2, [r3, #0]
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	835a      	strh	r2, [r3, #26]
 8008cae:	e015      	b.n	8008cdc <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008cb0:	7bfb      	ldrb	r3, [r7, #15]
 8008cb2:	687a      	ldr	r2, [r7, #4]
 8008cb4:	211a      	movs	r1, #26
 8008cb6:	fb01 f303 	mul.w	r3, r1, r3
 8008cba:	4413      	add	r3, r2
 8008cbc:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008cc0:	781a      	ldrb	r2, [r3, #0]
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008cc6:	7bfb      	ldrb	r3, [r7, #15]
 8008cc8:	687a      	ldr	r2, [r7, #4]
 8008cca:	211a      	movs	r1, #26
 8008ccc:	fb01 f303 	mul.w	r3, r1, r3
 8008cd0:	4413      	add	r3, r2
 8008cd2:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008cd6:	881a      	ldrh	r2, [r3, #0]
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008cdc:	7bfb      	ldrb	r3, [r7, #15]
 8008cde:	687a      	ldr	r2, [r7, #4]
 8008ce0:	211a      	movs	r1, #26
 8008ce2:	fb01 f303 	mul.w	r3, r1, r3
 8008ce6:	4413      	add	r3, r2
 8008ce8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008cec:	781b      	ldrb	r3, [r3, #0]
 8008cee:	b25b      	sxtb	r3, r3
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	da16      	bge.n	8008d22 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008cf4:	7bfb      	ldrb	r3, [r7, #15]
 8008cf6:	687a      	ldr	r2, [r7, #4]
 8008cf8:	211a      	movs	r1, #26
 8008cfa:	fb01 f303 	mul.w	r3, r1, r3
 8008cfe:	4413      	add	r3, r2
 8008d00:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008d04:	781a      	ldrb	r2, [r3, #0]
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008d0a:	7bfb      	ldrb	r3, [r7, #15]
 8008d0c:	687a      	ldr	r2, [r7, #4]
 8008d0e:	211a      	movs	r1, #26
 8008d10:	fb01 f303 	mul.w	r3, r1, r3
 8008d14:	4413      	add	r3, r2
 8008d16:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008d1a:	881a      	ldrh	r2, [r3, #0]
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	835a      	strh	r2, [r3, #26]
 8008d20:	e015      	b.n	8008d4e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008d22:	7bfb      	ldrb	r3, [r7, #15]
 8008d24:	687a      	ldr	r2, [r7, #4]
 8008d26:	211a      	movs	r1, #26
 8008d28:	fb01 f303 	mul.w	r3, r1, r3
 8008d2c:	4413      	add	r3, r2
 8008d2e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008d32:	781a      	ldrb	r2, [r3, #0]
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008d38:	7bfb      	ldrb	r3, [r7, #15]
 8008d3a:	687a      	ldr	r2, [r7, #4]
 8008d3c:	211a      	movs	r1, #26
 8008d3e:	fb01 f303 	mul.w	r3, r1, r3
 8008d42:	4413      	add	r3, r2
 8008d44:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008d48:	881a      	ldrh	r2, [r3, #0]
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008d4e:	68bb      	ldr	r3, [r7, #8]
 8008d50:	7b9b      	ldrb	r3, [r3, #14]
 8008d52:	4619      	mov	r1, r3
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f001 ff1c 	bl	800ab92 <USBH_AllocPipe>
 8008d5a:	4603      	mov	r3, r0
 8008d5c:	461a      	mov	r2, r3
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	7bdb      	ldrb	r3, [r3, #15]
 8008d66:	4619      	mov	r1, r3
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f001 ff12 	bl	800ab92 <USBH_AllocPipe>
 8008d6e:	4603      	mov	r3, r0
 8008d70:	461a      	mov	r2, r3
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	7b59      	ldrb	r1, [r3, #13]
 8008d7a:	68bb      	ldr	r3, [r7, #8]
 8008d7c:	7b98      	ldrb	r0, [r3, #14]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008d8a:	68ba      	ldr	r2, [r7, #8]
 8008d8c:	8b12      	ldrh	r2, [r2, #24]
 8008d8e:	9202      	str	r2, [sp, #8]
 8008d90:	2202      	movs	r2, #2
 8008d92:	9201      	str	r2, [sp, #4]
 8008d94:	9300      	str	r3, [sp, #0]
 8008d96:	4623      	mov	r3, r4
 8008d98:	4602      	mov	r2, r0
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f001 feca 	bl	800ab34 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	7b19      	ldrb	r1, [r3, #12]
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	7bd8      	ldrb	r0, [r3, #15]
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008db4:	68ba      	ldr	r2, [r7, #8]
 8008db6:	8b52      	ldrh	r2, [r2, #26]
 8008db8:	9202      	str	r2, [sp, #8]
 8008dba:	2202      	movs	r2, #2
 8008dbc:	9201      	str	r2, [sp, #4]
 8008dbe:	9300      	str	r3, [sp, #0]
 8008dc0:	4623      	mov	r3, r4
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f001 feb5 	bl	800ab34 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008dca:	68bb      	ldr	r3, [r7, #8]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	7b5b      	ldrb	r3, [r3, #13]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	4619      	mov	r1, r3
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f002 f9ae 	bl	800b13c <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	7b1b      	ldrb	r3, [r3, #12]
 8008de4:	2200      	movs	r2, #0
 8008de6:	4619      	mov	r1, r3
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f002 f9a7 	bl	800b13c <USBH_LL_SetToggle>

  return USBH_OK;
 8008dee:	2300      	movs	r3, #0
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3714      	adds	r7, #20
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd90      	pop	{r4, r7, pc}

08008df8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b084      	sub	sp, #16
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008e06:	69db      	ldr	r3, [r3, #28]
 8008e08:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	781b      	ldrb	r3, [r3, #0]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d00e      	beq.n	8008e30 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	781b      	ldrb	r3, [r3, #0]
 8008e16:	4619      	mov	r1, r3
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f001 feaa 	bl	800ab72 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	781b      	ldrb	r3, [r3, #0]
 8008e22:	4619      	mov	r1, r3
 8008e24:	6878      	ldr	r0, [r7, #4]
 8008e26:	f001 fed5 	bl	800abd4 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	7b1b      	ldrb	r3, [r3, #12]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d00e      	beq.n	8008e56 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	7b1b      	ldrb	r3, [r3, #12]
 8008e3c:	4619      	mov	r1, r3
 8008e3e:	6878      	ldr	r0, [r7, #4]
 8008e40:	f001 fe97 	bl	800ab72 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	7b1b      	ldrb	r3, [r3, #12]
 8008e48:	4619      	mov	r1, r3
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f001 fec2 	bl	800abd4 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	2200      	movs	r2, #0
 8008e54:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	7b5b      	ldrb	r3, [r3, #13]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d00e      	beq.n	8008e7c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	7b5b      	ldrb	r3, [r3, #13]
 8008e62:	4619      	mov	r1, r3
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f001 fe84 	bl	800ab72 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	7b5b      	ldrb	r3, [r3, #13]
 8008e6e:	4619      	mov	r1, r3
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f001 feaf 	bl	800abd4 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008e82:	69db      	ldr	r3, [r3, #28]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d00b      	beq.n	8008ea0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008e8e:	69db      	ldr	r3, [r3, #28]
 8008e90:	4618      	mov	r0, r3
 8008e92:	f002 f9e1 	bl	800b258 <free>
    phost->pActiveClass->pData = 0U;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008ea0:	2300      	movs	r3, #0
}
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	3710      	adds	r7, #16
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}

08008eaa <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008eaa:	b580      	push	{r7, lr}
 8008eac:	b084      	sub	sp, #16
 8008eae:	af00      	add	r7, sp, #0
 8008eb0:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008eb8:	69db      	ldr	r3, [r3, #28]
 8008eba:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	3340      	adds	r3, #64	@ 0x40
 8008ec0:	4619      	mov	r1, r3
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 f8b1 	bl	800902a <GetLineCoding>
 8008ec8:	4603      	mov	r3, r0
 8008eca:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008ecc:	7afb      	ldrb	r3, [r7, #11]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d105      	bne.n	8008ede <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008ed8:	2102      	movs	r1, #2
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008ede:	7afb      	ldrb	r3, [r7, #11]
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	3710      	adds	r7, #16
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd80      	pop	{r7, pc}

08008ee8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b084      	sub	sp, #16
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008ef0:	2301      	movs	r3, #1
 8008ef2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008efe:	69db      	ldr	r3, [r3, #28]
 8008f00:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008f08:	2b04      	cmp	r3, #4
 8008f0a:	d877      	bhi.n	8008ffc <USBH_CDC_Process+0x114>
 8008f0c:	a201      	add	r2, pc, #4	@ (adr r2, 8008f14 <USBH_CDC_Process+0x2c>)
 8008f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f12:	bf00      	nop
 8008f14:	08008f29 	.word	0x08008f29
 8008f18:	08008f2f 	.word	0x08008f2f
 8008f1c:	08008f5f 	.word	0x08008f5f
 8008f20:	08008fd3 	.word	0x08008fd3
 8008f24:	08008fe1 	.word	0x08008fe1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008f28:	2300      	movs	r3, #0
 8008f2a:	73fb      	strb	r3, [r7, #15]
      break;
 8008f2c:	e06d      	b.n	800900a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f32:	4619      	mov	r1, r3
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f000 f897 	bl	8009068 <SetLineCoding>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008f3e:	7bbb      	ldrb	r3, [r7, #14]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d104      	bne.n	8008f4e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008f44:	68bb      	ldr	r3, [r7, #8]
 8008f46:	2202      	movs	r2, #2
 8008f48:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008f4c:	e058      	b.n	8009000 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008f4e:	7bbb      	ldrb	r3, [r7, #14]
 8008f50:	2b01      	cmp	r3, #1
 8008f52:	d055      	beq.n	8009000 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	2204      	movs	r2, #4
 8008f58:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008f5c:	e050      	b.n	8009000 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	3340      	adds	r3, #64	@ 0x40
 8008f62:	4619      	mov	r1, r3
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	f000 f860 	bl	800902a <GetLineCoding>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008f6e:	7bbb      	ldrb	r3, [r7, #14]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d126      	bne.n	8008fc2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	2200      	movs	r2, #0
 8008f78:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f86:	791b      	ldrb	r3, [r3, #4]
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d13b      	bne.n	8009004 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f96:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008f98:	429a      	cmp	r2, r3
 8008f9a:	d133      	bne.n	8009004 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008fa6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008fa8:	429a      	cmp	r2, r3
 8008faa:	d12b      	bne.n	8009004 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008fb4:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	d124      	bne.n	8009004 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 f958 	bl	8009270 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008fc0:	e020      	b.n	8009004 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008fc2:	7bbb      	ldrb	r3, [r7, #14]
 8008fc4:	2b01      	cmp	r3, #1
 8008fc6:	d01d      	beq.n	8009004 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	2204      	movs	r2, #4
 8008fcc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008fd0:	e018      	b.n	8009004 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f000 f867 	bl	80090a6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 f8da 	bl	8009192 <CDC_ProcessReception>
      break;
 8008fde:	e014      	b.n	800900a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008fe0:	2100      	movs	r1, #0
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f001 f81e 	bl	800a024 <USBH_ClrFeature>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008fec:	7bbb      	ldrb	r3, [r7, #14]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d10a      	bne.n	8009008 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8008ffa:	e005      	b.n	8009008 <USBH_CDC_Process+0x120>

    default:
      break;
 8008ffc:	bf00      	nop
 8008ffe:	e004      	b.n	800900a <USBH_CDC_Process+0x122>
      break;
 8009000:	bf00      	nop
 8009002:	e002      	b.n	800900a <USBH_CDC_Process+0x122>
      break;
 8009004:	bf00      	nop
 8009006:	e000      	b.n	800900a <USBH_CDC_Process+0x122>
      break;
 8009008:	bf00      	nop

  }

  return status;
 800900a:	7bfb      	ldrb	r3, [r7, #15]
}
 800900c:	4618      	mov	r0, r3
 800900e:	3710      	adds	r7, #16
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}

08009014 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009014:	b480      	push	{r7}
 8009016:	b083      	sub	sp, #12
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800901c:	2300      	movs	r3, #0
}
 800901e:	4618      	mov	r0, r3
 8009020:	370c      	adds	r7, #12
 8009022:	46bd      	mov	sp, r7
 8009024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009028:	4770      	bx	lr

0800902a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800902a:	b580      	push	{r7, lr}
 800902c:	b082      	sub	sp, #8
 800902e:	af00      	add	r7, sp, #0
 8009030:	6078      	str	r0, [r7, #4]
 8009032:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	22a1      	movs	r2, #161	@ 0xa1
 8009038:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2221      	movs	r2, #33	@ 0x21
 800903e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2200      	movs	r2, #0
 8009044:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2200      	movs	r2, #0
 800904a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2207      	movs	r2, #7
 8009050:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	2207      	movs	r2, #7
 8009056:	4619      	mov	r1, r3
 8009058:	6878      	ldr	r0, [r7, #4]
 800905a:	f001 fb17 	bl	800a68c <USBH_CtlReq>
 800905e:	4603      	mov	r3, r0
}
 8009060:	4618      	mov	r0, r3
 8009062:	3708      	adds	r7, #8
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}

08009068 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b082      	sub	sp, #8
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
 8009070:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2221      	movs	r2, #33	@ 0x21
 8009076:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2220      	movs	r2, #32
 800907c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2200      	movs	r2, #0
 8009082:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2200      	movs	r2, #0
 8009088:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2207      	movs	r2, #7
 800908e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	2207      	movs	r2, #7
 8009094:	4619      	mov	r1, r3
 8009096:	6878      	ldr	r0, [r7, #4]
 8009098:	f001 faf8 	bl	800a68c <USBH_CtlReq>
 800909c:	4603      	mov	r3, r0
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3708      	adds	r7, #8
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}

080090a6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80090a6:	b580      	push	{r7, lr}
 80090a8:	b086      	sub	sp, #24
 80090aa:	af02      	add	r7, sp, #8
 80090ac:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80090b4:	69db      	ldr	r3, [r3, #28]
 80090b6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80090b8:	2300      	movs	r3, #0
 80090ba:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80090c2:	2b01      	cmp	r3, #1
 80090c4:	d002      	beq.n	80090cc <CDC_ProcessTransmission+0x26>
 80090c6:	2b02      	cmp	r3, #2
 80090c8:	d023      	beq.n	8009112 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80090ca:	e05e      	b.n	800918a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090d0:	68fa      	ldr	r2, [r7, #12]
 80090d2:	8b12      	ldrh	r2, [r2, #24]
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d90b      	bls.n	80090f0 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	69d9      	ldr	r1, [r3, #28]
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	8b1a      	ldrh	r2, [r3, #24]
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	7b5b      	ldrb	r3, [r3, #13]
 80090e4:	2001      	movs	r0, #1
 80090e6:	9000      	str	r0, [sp, #0]
 80090e8:	6878      	ldr	r0, [r7, #4]
 80090ea:	f001 fce0 	bl	800aaae <USBH_BulkSendData>
 80090ee:	e00b      	b.n	8009108 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80090f8:	b29a      	uxth	r2, r3
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	7b5b      	ldrb	r3, [r3, #13]
 80090fe:	2001      	movs	r0, #1
 8009100:	9000      	str	r0, [sp, #0]
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f001 fcd3 	bl	800aaae <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2202      	movs	r2, #2
 800910c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009110:	e03b      	b.n	800918a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	7b5b      	ldrb	r3, [r3, #13]
 8009116:	4619      	mov	r1, r3
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f001 ffe5 	bl	800b0e8 <USBH_LL_GetURBState>
 800911e:	4603      	mov	r3, r0
 8009120:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8009122:	7afb      	ldrb	r3, [r7, #11]
 8009124:	2b01      	cmp	r3, #1
 8009126:	d128      	bne.n	800917a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800912c:	68fa      	ldr	r2, [r7, #12]
 800912e:	8b12      	ldrh	r2, [r2, #24]
 8009130:	4293      	cmp	r3, r2
 8009132:	d90e      	bls.n	8009152 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009138:	68fa      	ldr	r2, [r7, #12]
 800913a:	8b12      	ldrh	r2, [r2, #24]
 800913c:	1a9a      	subs	r2, r3, r2
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	69db      	ldr	r3, [r3, #28]
 8009146:	68fa      	ldr	r2, [r7, #12]
 8009148:	8b12      	ldrh	r2, [r2, #24]
 800914a:	441a      	add	r2, r3
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	61da      	str	r2, [r3, #28]
 8009150:	e002      	b.n	8009158 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	2200      	movs	r2, #0
 8009156:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800915c:	2b00      	cmp	r3, #0
 800915e:	d004      	beq.n	800916a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	2201      	movs	r2, #1
 8009164:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009168:	e00e      	b.n	8009188 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	2200      	movs	r2, #0
 800916e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f000 f868 	bl	8009248 <USBH_CDC_TransmitCallback>
      break;
 8009178:	e006      	b.n	8009188 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800917a:	7afb      	ldrb	r3, [r7, #11]
 800917c:	2b02      	cmp	r3, #2
 800917e:	d103      	bne.n	8009188 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	2201      	movs	r2, #1
 8009184:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009188:	bf00      	nop
  }
}
 800918a:	bf00      	nop
 800918c:	3710      	adds	r7, #16
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}

08009192 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8009192:	b580      	push	{r7, lr}
 8009194:	b086      	sub	sp, #24
 8009196:	af00      	add	r7, sp, #0
 8009198:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80091a0:	69db      	ldr	r3, [r3, #28]
 80091a2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80091a4:	2300      	movs	r3, #0
 80091a6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80091ae:	2b03      	cmp	r3, #3
 80091b0:	d002      	beq.n	80091b8 <CDC_ProcessReception+0x26>
 80091b2:	2b04      	cmp	r3, #4
 80091b4:	d00e      	beq.n	80091d4 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 80091b6:	e043      	b.n	8009240 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80091b8:	697b      	ldr	r3, [r7, #20]
 80091ba:	6a19      	ldr	r1, [r3, #32]
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	8b5a      	ldrh	r2, [r3, #26]
 80091c0:	697b      	ldr	r3, [r7, #20]
 80091c2:	7b1b      	ldrb	r3, [r3, #12]
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f001 fc97 	bl	800aaf8 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80091ca:	697b      	ldr	r3, [r7, #20]
 80091cc:	2204      	movs	r2, #4
 80091ce:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80091d2:	e035      	b.n	8009240 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	7b1b      	ldrb	r3, [r3, #12]
 80091d8:	4619      	mov	r1, r3
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f001 ff84 	bl	800b0e8 <USBH_LL_GetURBState>
 80091e0:	4603      	mov	r3, r0
 80091e2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80091e4:	7cfb      	ldrb	r3, [r7, #19]
 80091e6:	2b01      	cmp	r3, #1
 80091e8:	d129      	bne.n	800923e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80091ea:	697b      	ldr	r3, [r7, #20]
 80091ec:	7b1b      	ldrb	r3, [r3, #12]
 80091ee:	4619      	mov	r1, r3
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f001 fef9 	bl	800afe8 <USBH_LL_GetLastXferSize>
 80091f6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80091f8:	697b      	ldr	r3, [r7, #20]
 80091fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091fc:	68fa      	ldr	r2, [r7, #12]
 80091fe:	429a      	cmp	r2, r3
 8009200:	d016      	beq.n	8009230 <CDC_ProcessReception+0x9e>
 8009202:	697b      	ldr	r3, [r7, #20]
 8009204:	8b5b      	ldrh	r3, [r3, #26]
 8009206:	461a      	mov	r2, r3
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	4293      	cmp	r3, r2
 800920c:	d110      	bne.n	8009230 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800920e:	697b      	ldr	r3, [r7, #20]
 8009210:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	1ad2      	subs	r2, r2, r3
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800921a:	697b      	ldr	r3, [r7, #20]
 800921c:	6a1a      	ldr	r2, [r3, #32]
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	441a      	add	r2, r3
 8009222:	697b      	ldr	r3, [r7, #20]
 8009224:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	2203      	movs	r2, #3
 800922a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800922e:	e006      	b.n	800923e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8009230:	697b      	ldr	r3, [r7, #20]
 8009232:	2200      	movs	r2, #0
 8009234:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	f000 f80f 	bl	800925c <USBH_CDC_ReceiveCallback>
      break;
 800923e:	bf00      	nop
  }
}
 8009240:	bf00      	nop
 8009242:	3718      	adds	r7, #24
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}

08009248 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009248:	b480      	push	{r7}
 800924a:	b083      	sub	sp, #12
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009250:	bf00      	nop
 8009252:	370c      	adds	r7, #12
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr

0800925c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800925c:	b480      	push	{r7}
 800925e:	b083      	sub	sp, #12
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009264:	bf00      	nop
 8009266:	370c      	adds	r7, #12
 8009268:	46bd      	mov	sp, r7
 800926a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926e:	4770      	bx	lr

08009270 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009270:	b480      	push	{r7}
 8009272:	b083      	sub	sp, #12
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009278:	bf00      	nop
 800927a:	370c      	adds	r7, #12
 800927c:	46bd      	mov	sp, r7
 800927e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009282:	4770      	bx	lr

08009284 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b084      	sub	sp, #16
 8009288:	af00      	add	r7, sp, #0
 800928a:	60f8      	str	r0, [r7, #12]
 800928c:	60b9      	str	r1, [r7, #8]
 800928e:	4613      	mov	r3, r2
 8009290:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d101      	bne.n	800929c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009298:	2302      	movs	r3, #2
 800929a:	e029      	b.n	80092f0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	79fa      	ldrb	r2, [r7, #7]
 80092a0:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	2200      	movs	r2, #0
 80092a8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	2200      	movs	r2, #0
 80092b0:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80092b4:	68f8      	ldr	r0, [r7, #12]
 80092b6:	f000 f81f 	bl	80092f8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	2200      	movs	r2, #0
 80092be:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	2200      	movs	r2, #0
 80092c6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	2200      	movs	r2, #0
 80092ce:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	2200      	movs	r2, #0
 80092d6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80092da:	68bb      	ldr	r3, [r7, #8]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d003      	beq.n	80092e8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	68ba      	ldr	r2, [r7, #8]
 80092e4:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80092e8:	68f8      	ldr	r0, [r7, #12]
 80092ea:	f001 fdc9 	bl	800ae80 <USBH_LL_Init>

  return USBH_OK;
 80092ee:	2300      	movs	r3, #0
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	3710      	adds	r7, #16
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b084      	sub	sp, #16
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009300:	2300      	movs	r3, #0
 8009302:	60fb      	str	r3, [r7, #12]
 8009304:	e009      	b.n	800931a <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8009306:	687a      	ldr	r2, [r7, #4]
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	33e0      	adds	r3, #224	@ 0xe0
 800930c:	009b      	lsls	r3, r3, #2
 800930e:	4413      	add	r3, r2
 8009310:	2200      	movs	r2, #0
 8009312:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	3301      	adds	r3, #1
 8009318:	60fb      	str	r3, [r7, #12]
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	2b0f      	cmp	r3, #15
 800931e:	d9f2      	bls.n	8009306 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009320:	2300      	movs	r3, #0
 8009322:	60fb      	str	r3, [r7, #12]
 8009324:	e009      	b.n	800933a <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8009326:	687a      	ldr	r2, [r7, #4]
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	4413      	add	r3, r2
 800932c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009330:	2200      	movs	r2, #0
 8009332:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	3301      	adds	r3, #1
 8009338:	60fb      	str	r3, [r7, #12]
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009340:	d3f1      	bcc.n	8009326 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2200      	movs	r2, #0
 8009346:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2200      	movs	r2, #0
 800934c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2201      	movs	r2, #1
 8009352:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2200      	movs	r2, #0
 8009358:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2201      	movs	r2, #1
 8009360:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2240      	movs	r2, #64	@ 0x40
 8009366:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2200      	movs	r2, #0
 800936c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2200      	movs	r2, #0
 8009372:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	2201      	movs	r2, #1
 800937a:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2200      	movs	r2, #0
 8009382:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2200      	movs	r2, #0
 800938a:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	331c      	adds	r3, #28
 8009392:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009396:	2100      	movs	r1, #0
 8009398:	4618      	mov	r0, r3
 800939a:	f002 f813 	bl	800b3c4 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80093a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80093a8:	2100      	movs	r1, #0
 80093aa:	4618      	mov	r0, r3
 80093ac:	f002 f80a 	bl	800b3c4 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80093b6:	2212      	movs	r2, #18
 80093b8:	2100      	movs	r1, #0
 80093ba:	4618      	mov	r0, r3
 80093bc:	f002 f802 	bl	800b3c4 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80093c6:	223e      	movs	r2, #62	@ 0x3e
 80093c8:	2100      	movs	r1, #0
 80093ca:	4618      	mov	r0, r3
 80093cc:	f001 fffa 	bl	800b3c4 <memset>

  return USBH_OK;
 80093d0:	2300      	movs	r3, #0
}
 80093d2:	4618      	mov	r0, r3
 80093d4:	3710      	adds	r7, #16
 80093d6:	46bd      	mov	sp, r7
 80093d8:	bd80      	pop	{r7, pc}

080093da <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80093da:	b480      	push	{r7}
 80093dc:	b085      	sub	sp, #20
 80093de:	af00      	add	r7, sp, #0
 80093e0:	6078      	str	r0, [r7, #4]
 80093e2:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80093e4:	2300      	movs	r3, #0
 80093e6:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d016      	beq.n	800941c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d10e      	bne.n	8009416 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80093fe:	1c59      	adds	r1, r3, #1
 8009400:	687a      	ldr	r2, [r7, #4]
 8009402:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8009406:	687a      	ldr	r2, [r7, #4]
 8009408:	33de      	adds	r3, #222	@ 0xde
 800940a:	6839      	ldr	r1, [r7, #0]
 800940c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8009410:	2300      	movs	r3, #0
 8009412:	73fb      	strb	r3, [r7, #15]
 8009414:	e004      	b.n	8009420 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009416:	2302      	movs	r3, #2
 8009418:	73fb      	strb	r3, [r7, #15]
 800941a:	e001      	b.n	8009420 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800941c:	2302      	movs	r3, #2
 800941e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009420:	7bfb      	ldrb	r3, [r7, #15]
}
 8009422:	4618      	mov	r0, r3
 8009424:	3714      	adds	r7, #20
 8009426:	46bd      	mov	sp, r7
 8009428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942c:	4770      	bx	lr

0800942e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800942e:	b480      	push	{r7}
 8009430:	b085      	sub	sp, #20
 8009432:	af00      	add	r7, sp, #0
 8009434:	6078      	str	r0, [r7, #4]
 8009436:	460b      	mov	r3, r1
 8009438:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800943a:	2300      	movs	r3, #0
 800943c:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8009444:	78fa      	ldrb	r2, [r7, #3]
 8009446:	429a      	cmp	r2, r3
 8009448:	d204      	bcs.n	8009454 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	78fa      	ldrb	r2, [r7, #3]
 800944e:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8009452:	e001      	b.n	8009458 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009454:	2302      	movs	r3, #2
 8009456:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009458:	7bfb      	ldrb	r3, [r7, #15]
}
 800945a:	4618      	mov	r0, r3
 800945c:	3714      	adds	r7, #20
 800945e:	46bd      	mov	sp, r7
 8009460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009464:	4770      	bx	lr

08009466 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009466:	b480      	push	{r7}
 8009468:	b087      	sub	sp, #28
 800946a:	af00      	add	r7, sp, #0
 800946c:	6078      	str	r0, [r7, #4]
 800946e:	4608      	mov	r0, r1
 8009470:	4611      	mov	r1, r2
 8009472:	461a      	mov	r2, r3
 8009474:	4603      	mov	r3, r0
 8009476:	70fb      	strb	r3, [r7, #3]
 8009478:	460b      	mov	r3, r1
 800947a:	70bb      	strb	r3, [r7, #2]
 800947c:	4613      	mov	r3, r2
 800947e:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009480:	2300      	movs	r3, #0
 8009482:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009484:	2300      	movs	r3, #0
 8009486:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800948e:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009490:	e025      	b.n	80094de <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009492:	7dfb      	ldrb	r3, [r7, #23]
 8009494:	221a      	movs	r2, #26
 8009496:	fb02 f303 	mul.w	r3, r2, r3
 800949a:	3308      	adds	r3, #8
 800949c:	68fa      	ldr	r2, [r7, #12]
 800949e:	4413      	add	r3, r2
 80094a0:	3302      	adds	r3, #2
 80094a2:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	795b      	ldrb	r3, [r3, #5]
 80094a8:	78fa      	ldrb	r2, [r7, #3]
 80094aa:	429a      	cmp	r2, r3
 80094ac:	d002      	beq.n	80094b4 <USBH_FindInterface+0x4e>
 80094ae:	78fb      	ldrb	r3, [r7, #3]
 80094b0:	2bff      	cmp	r3, #255	@ 0xff
 80094b2:	d111      	bne.n	80094d8 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80094b8:	78ba      	ldrb	r2, [r7, #2]
 80094ba:	429a      	cmp	r2, r3
 80094bc:	d002      	beq.n	80094c4 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80094be:	78bb      	ldrb	r3, [r7, #2]
 80094c0:	2bff      	cmp	r3, #255	@ 0xff
 80094c2:	d109      	bne.n	80094d8 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80094c8:	787a      	ldrb	r2, [r7, #1]
 80094ca:	429a      	cmp	r2, r3
 80094cc:	d002      	beq.n	80094d4 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80094ce:	787b      	ldrb	r3, [r7, #1]
 80094d0:	2bff      	cmp	r3, #255	@ 0xff
 80094d2:	d101      	bne.n	80094d8 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80094d4:	7dfb      	ldrb	r3, [r7, #23]
 80094d6:	e006      	b.n	80094e6 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80094d8:	7dfb      	ldrb	r3, [r7, #23]
 80094da:	3301      	adds	r3, #1
 80094dc:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80094de:	7dfb      	ldrb	r3, [r7, #23]
 80094e0:	2b01      	cmp	r3, #1
 80094e2:	d9d6      	bls.n	8009492 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80094e4:	23ff      	movs	r3, #255	@ 0xff
}
 80094e6:	4618      	mov	r0, r3
 80094e8:	371c      	adds	r7, #28
 80094ea:	46bd      	mov	sp, r7
 80094ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f0:	4770      	bx	lr

080094f2 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80094f2:	b580      	push	{r7, lr}
 80094f4:	b082      	sub	sp, #8
 80094f6:	af00      	add	r7, sp, #0
 80094f8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80094fa:	6878      	ldr	r0, [r7, #4]
 80094fc:	f001 fcfc 	bl	800aef8 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8009500:	2101      	movs	r1, #1
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f001 fe03 	bl	800b10e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009508:	2300      	movs	r3, #0
}
 800950a:	4618      	mov	r0, r3
 800950c:	3708      	adds	r7, #8
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}
	...

08009514 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b088      	sub	sp, #32
 8009518:	af04      	add	r7, sp, #16
 800951a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800951c:	2302      	movs	r3, #2
 800951e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009520:	2300      	movs	r3, #0
 8009522:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800952a:	b2db      	uxtb	r3, r3
 800952c:	2b01      	cmp	r3, #1
 800952e:	d102      	bne.n	8009536 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2203      	movs	r2, #3
 8009534:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	781b      	ldrb	r3, [r3, #0]
 800953a:	b2db      	uxtb	r3, r3
 800953c:	2b0b      	cmp	r3, #11
 800953e:	f200 81bc 	bhi.w	80098ba <USBH_Process+0x3a6>
 8009542:	a201      	add	r2, pc, #4	@ (adr r2, 8009548 <USBH_Process+0x34>)
 8009544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009548:	08009579 	.word	0x08009579
 800954c:	080095ab 	.word	0x080095ab
 8009550:	08009615 	.word	0x08009615
 8009554:	08009855 	.word	0x08009855
 8009558:	080098bb 	.word	0x080098bb
 800955c:	080096b5 	.word	0x080096b5
 8009560:	080097fb 	.word	0x080097fb
 8009564:	080096eb 	.word	0x080096eb
 8009568:	0800970b 	.word	0x0800970b
 800956c:	08009729 	.word	0x08009729
 8009570:	0800976d 	.word	0x0800976d
 8009574:	0800983d 	.word	0x0800983d
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800957e:	b2db      	uxtb	r3, r3
 8009580:	2b00      	cmp	r3, #0
 8009582:	f000 819c 	beq.w	80098be <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2201      	movs	r2, #1
 800958a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800958c:	20c8      	movs	r0, #200	@ 0xc8
 800958e:	f001 fe08 	bl	800b1a2 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f001 fd0d 	bl	800afb2 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2200      	movs	r2, #0
 800959c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2200      	movs	r2, #0
 80095a4:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80095a8:	e189      	b.n	80098be <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80095b0:	b2db      	uxtb	r3, r3
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	d107      	bne.n	80095c6 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2200      	movs	r2, #0
 80095ba:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2202      	movs	r2, #2
 80095c2:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80095c4:	e18a      	b.n	80098dc <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80095cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80095d0:	d914      	bls.n	80095fc <USBH_Process+0xe8>
          phost->device.RstCnt++;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80095d8:	3301      	adds	r3, #1
 80095da:	b2da      	uxtb	r2, r3
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80095e8:	2b03      	cmp	r3, #3
 80095ea:	d903      	bls.n	80095f4 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	220d      	movs	r2, #13
 80095f0:	701a      	strb	r2, [r3, #0]
      break;
 80095f2:	e173      	b.n	80098dc <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2200      	movs	r2, #0
 80095f8:	701a      	strb	r2, [r3, #0]
      break;
 80095fa:	e16f      	b.n	80098dc <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009602:	f103 020a 	add.w	r2, r3, #10
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800960c:	200a      	movs	r0, #10
 800960e:	f001 fdc8 	bl	800b1a2 <USBH_Delay>
      break;
 8009612:	e163      	b.n	80098dc <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800961a:	2b00      	cmp	r3, #0
 800961c:	d005      	beq.n	800962a <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009624:	2104      	movs	r1, #4
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800962a:	2064      	movs	r0, #100	@ 0x64
 800962c:	f001 fdb9 	bl	800b1a2 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f001 fc97 	bl	800af64 <USBH_LL_GetSpeed>
 8009636:	4603      	mov	r3, r0
 8009638:	461a      	mov	r2, r3
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2205      	movs	r2, #5
 8009644:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009646:	2100      	movs	r1, #0
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f001 faa2 	bl	800ab92 <USBH_AllocPipe>
 800964e:	4603      	mov	r3, r0
 8009650:	461a      	mov	r2, r3
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009656:	2180      	movs	r1, #128	@ 0x80
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f001 fa9a 	bl	800ab92 <USBH_AllocPipe>
 800965e:	4603      	mov	r3, r0
 8009660:	461a      	mov	r2, r3
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	7919      	ldrb	r1, [r3, #4]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009676:	687a      	ldr	r2, [r7, #4]
 8009678:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800967a:	9202      	str	r2, [sp, #8]
 800967c:	2200      	movs	r2, #0
 800967e:	9201      	str	r2, [sp, #4]
 8009680:	9300      	str	r3, [sp, #0]
 8009682:	4603      	mov	r3, r0
 8009684:	2280      	movs	r2, #128	@ 0x80
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f001 fa54 	bl	800ab34 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	7959      	ldrb	r1, [r3, #5]
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800969c:	687a      	ldr	r2, [r7, #4]
 800969e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80096a0:	9202      	str	r2, [sp, #8]
 80096a2:	2200      	movs	r2, #0
 80096a4:	9201      	str	r2, [sp, #4]
 80096a6:	9300      	str	r3, [sp, #0]
 80096a8:	4603      	mov	r3, r0
 80096aa:	2200      	movs	r2, #0
 80096ac:	6878      	ldr	r0, [r7, #4]
 80096ae:	f001 fa41 	bl	800ab34 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80096b2:	e113      	b.n	80098dc <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f000 f917 	bl	80098e8 <USBH_HandleEnum>
 80096ba:	4603      	mov	r3, r0
 80096bc:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80096be:	7bbb      	ldrb	r3, [r7, #14]
 80096c0:	b2db      	uxtb	r3, r3
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	f040 80fd 	bne.w	80098c2 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2200      	movs	r2, #0
 80096cc:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80096d6:	2b01      	cmp	r3, #1
 80096d8:	d103      	bne.n	80096e2 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2208      	movs	r2, #8
 80096de:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80096e0:	e0ef      	b.n	80098c2 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2207      	movs	r2, #7
 80096e6:	701a      	strb	r2, [r3, #0]
      break;
 80096e8:	e0eb      	b.n	80098c2 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	f000 80e8 	beq.w	80098c6 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80096fc:	2101      	movs	r1, #1
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2208      	movs	r2, #8
 8009706:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8009708:	e0dd      	b.n	80098c6 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8009710:	4619      	mov	r1, r3
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f000 fc3f 	bl	8009f96 <USBH_SetCfg>
 8009718:	4603      	mov	r3, r0
 800971a:	2b00      	cmp	r3, #0
 800971c:	f040 80d5 	bne.w	80098ca <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2209      	movs	r2, #9
 8009724:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009726:	e0d0      	b.n	80098ca <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800972e:	f003 0320 	and.w	r3, r3, #32
 8009732:	2b00      	cmp	r3, #0
 8009734:	d016      	beq.n	8009764 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8009736:	2101      	movs	r1, #1
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f000 fc4f 	bl	8009fdc <USBH_SetFeature>
 800973e:	4603      	mov	r3, r0
 8009740:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009742:	7bbb      	ldrb	r3, [r7, #14]
 8009744:	b2db      	uxtb	r3, r3
 8009746:	2b00      	cmp	r3, #0
 8009748:	d103      	bne.n	8009752 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	220a      	movs	r2, #10
 800974e:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009750:	e0bd      	b.n	80098ce <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 8009752:	7bbb      	ldrb	r3, [r7, #14]
 8009754:	b2db      	uxtb	r3, r3
 8009756:	2b03      	cmp	r3, #3
 8009758:	f040 80b9 	bne.w	80098ce <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	220a      	movs	r2, #10
 8009760:	701a      	strb	r2, [r3, #0]
      break;
 8009762:	e0b4      	b.n	80098ce <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	220a      	movs	r2, #10
 8009768:	701a      	strb	r2, [r3, #0]
      break;
 800976a:	e0b0      	b.n	80098ce <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009772:	2b00      	cmp	r3, #0
 8009774:	f000 80ad 	beq.w	80098d2 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2200      	movs	r2, #0
 800977c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009780:	2300      	movs	r3, #0
 8009782:	73fb      	strb	r3, [r7, #15]
 8009784:	e016      	b.n	80097b4 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009786:	7bfa      	ldrb	r2, [r7, #15]
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	32de      	adds	r2, #222	@ 0xde
 800978c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009790:	791a      	ldrb	r2, [r3, #4]
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8009798:	429a      	cmp	r2, r3
 800979a:	d108      	bne.n	80097ae <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800979c:	7bfa      	ldrb	r2, [r7, #15]
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	32de      	adds	r2, #222	@ 0xde
 80097a2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80097ac:	e005      	b.n	80097ba <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80097ae:	7bfb      	ldrb	r3, [r7, #15]
 80097b0:	3301      	adds	r3, #1
 80097b2:	73fb      	strb	r3, [r7, #15]
 80097b4:	7bfb      	ldrb	r3, [r7, #15]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d0e5      	beq.n	8009786 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d016      	beq.n	80097f2 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80097ca:	689b      	ldr	r3, [r3, #8]
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	4798      	blx	r3
 80097d0:	4603      	mov	r3, r0
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d109      	bne.n	80097ea <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2206      	movs	r2, #6
 80097da:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80097e2:	2103      	movs	r1, #3
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80097e8:	e073      	b.n	80098d2 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	220d      	movs	r2, #13
 80097ee:	701a      	strb	r2, [r3, #0]
      break;
 80097f0:	e06f      	b.n	80098d2 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	220d      	movs	r2, #13
 80097f6:	701a      	strb	r2, [r3, #0]
      break;
 80097f8:	e06b      	b.n	80098d2 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009800:	2b00      	cmp	r3, #0
 8009802:	d017      	beq.n	8009834 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800980a:	691b      	ldr	r3, [r3, #16]
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	4798      	blx	r3
 8009810:	4603      	mov	r3, r0
 8009812:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009814:	7bbb      	ldrb	r3, [r7, #14]
 8009816:	b2db      	uxtb	r3, r3
 8009818:	2b00      	cmp	r3, #0
 800981a:	d103      	bne.n	8009824 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	220b      	movs	r2, #11
 8009820:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009822:	e058      	b.n	80098d6 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 8009824:	7bbb      	ldrb	r3, [r7, #14]
 8009826:	b2db      	uxtb	r3, r3
 8009828:	2b02      	cmp	r3, #2
 800982a:	d154      	bne.n	80098d6 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	220d      	movs	r2, #13
 8009830:	701a      	strb	r2, [r3, #0]
      break;
 8009832:	e050      	b.n	80098d6 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	220d      	movs	r2, #13
 8009838:	701a      	strb	r2, [r3, #0]
      break;
 800983a:	e04c      	b.n	80098d6 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009842:	2b00      	cmp	r3, #0
 8009844:	d049      	beq.n	80098da <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800984c:	695b      	ldr	r3, [r3, #20]
 800984e:	6878      	ldr	r0, [r7, #4]
 8009850:	4798      	blx	r3
      }
      break;
 8009852:	e042      	b.n	80098da <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2200      	movs	r2, #0
 8009858:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	f7ff fd4b 	bl	80092f8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009868:	2b00      	cmp	r3, #0
 800986a:	d009      	beq.n	8009880 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009872:	68db      	ldr	r3, [r3, #12]
 8009874:	6878      	ldr	r0, [r7, #4]
 8009876:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2200      	movs	r2, #0
 800987c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009886:	2b00      	cmp	r3, #0
 8009888:	d005      	beq.n	8009896 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009890:	2105      	movs	r1, #5
 8009892:	6878      	ldr	r0, [r7, #4]
 8009894:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800989c:	b2db      	uxtb	r3, r3
 800989e:	2b01      	cmp	r3, #1
 80098a0:	d107      	bne.n	80098b2 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2200      	movs	r2, #0
 80098a6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80098aa:	6878      	ldr	r0, [r7, #4]
 80098ac:	f7ff fe21 	bl	80094f2 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80098b0:	e014      	b.n	80098dc <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f001 fb20 	bl	800aef8 <USBH_LL_Start>
      break;
 80098b8:	e010      	b.n	80098dc <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 80098ba:	bf00      	nop
 80098bc:	e00e      	b.n	80098dc <USBH_Process+0x3c8>
      break;
 80098be:	bf00      	nop
 80098c0:	e00c      	b.n	80098dc <USBH_Process+0x3c8>
      break;
 80098c2:	bf00      	nop
 80098c4:	e00a      	b.n	80098dc <USBH_Process+0x3c8>
    break;
 80098c6:	bf00      	nop
 80098c8:	e008      	b.n	80098dc <USBH_Process+0x3c8>
      break;
 80098ca:	bf00      	nop
 80098cc:	e006      	b.n	80098dc <USBH_Process+0x3c8>
      break;
 80098ce:	bf00      	nop
 80098d0:	e004      	b.n	80098dc <USBH_Process+0x3c8>
      break;
 80098d2:	bf00      	nop
 80098d4:	e002      	b.n	80098dc <USBH_Process+0x3c8>
      break;
 80098d6:	bf00      	nop
 80098d8:	e000      	b.n	80098dc <USBH_Process+0x3c8>
      break;
 80098da:	bf00      	nop
  }
  return USBH_OK;
 80098dc:	2300      	movs	r3, #0
}
 80098de:	4618      	mov	r0, r3
 80098e0:	3710      	adds	r7, #16
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
 80098e6:	bf00      	nop

080098e8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b088      	sub	sp, #32
 80098ec:	af04      	add	r7, sp, #16
 80098ee:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80098f0:	2301      	movs	r3, #1
 80098f2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80098f4:	2301      	movs	r3, #1
 80098f6:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	785b      	ldrb	r3, [r3, #1]
 80098fc:	2b07      	cmp	r3, #7
 80098fe:	f200 81bd 	bhi.w	8009c7c <USBH_HandleEnum+0x394>
 8009902:	a201      	add	r2, pc, #4	@ (adr r2, 8009908 <USBH_HandleEnum+0x20>)
 8009904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009908:	08009929 	.word	0x08009929
 800990c:	080099e3 	.word	0x080099e3
 8009910:	08009a4d 	.word	0x08009a4d
 8009914:	08009ad7 	.word	0x08009ad7
 8009918:	08009b41 	.word	0x08009b41
 800991c:	08009bb1 	.word	0x08009bb1
 8009920:	08009bf7 	.word	0x08009bf7
 8009924:	08009c3d 	.word	0x08009c3d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009928:	2108      	movs	r1, #8
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f000 fa50 	bl	8009dd0 <USBH_Get_DevDesc>
 8009930:	4603      	mov	r3, r0
 8009932:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009934:	7bbb      	ldrb	r3, [r7, #14]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d12e      	bne.n	8009998 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2201      	movs	r2, #1
 8009948:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	7919      	ldrb	r1, [r3, #4]
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800995a:	687a      	ldr	r2, [r7, #4]
 800995c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800995e:	9202      	str	r2, [sp, #8]
 8009960:	2200      	movs	r2, #0
 8009962:	9201      	str	r2, [sp, #4]
 8009964:	9300      	str	r3, [sp, #0]
 8009966:	4603      	mov	r3, r0
 8009968:	2280      	movs	r2, #128	@ 0x80
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f001 f8e2 	bl	800ab34 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	7959      	ldrb	r1, [r3, #5]
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009980:	687a      	ldr	r2, [r7, #4]
 8009982:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009984:	9202      	str	r2, [sp, #8]
 8009986:	2200      	movs	r2, #0
 8009988:	9201      	str	r2, [sp, #4]
 800998a:	9300      	str	r3, [sp, #0]
 800998c:	4603      	mov	r3, r0
 800998e:	2200      	movs	r2, #0
 8009990:	6878      	ldr	r0, [r7, #4]
 8009992:	f001 f8cf 	bl	800ab34 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009996:	e173      	b.n	8009c80 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009998:	7bbb      	ldrb	r3, [r7, #14]
 800999a:	2b03      	cmp	r3, #3
 800999c:	f040 8170 	bne.w	8009c80 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80099a6:	3301      	adds	r3, #1
 80099a8:	b2da      	uxtb	r2, r3
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80099b6:	2b03      	cmp	r3, #3
 80099b8:	d903      	bls.n	80099c2 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	220d      	movs	r2, #13
 80099be:	701a      	strb	r2, [r3, #0]
      break;
 80099c0:	e15e      	b.n	8009c80 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	795b      	ldrb	r3, [r3, #5]
 80099c6:	4619      	mov	r1, r3
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f001 f903 	bl	800abd4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	791b      	ldrb	r3, [r3, #4]
 80099d2:	4619      	mov	r1, r3
 80099d4:	6878      	ldr	r0, [r7, #4]
 80099d6:	f001 f8fd 	bl	800abd4 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2200      	movs	r2, #0
 80099de:	701a      	strb	r2, [r3, #0]
      break;
 80099e0:	e14e      	b.n	8009c80 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80099e2:	2112      	movs	r1, #18
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f000 f9f3 	bl	8009dd0 <USBH_Get_DevDesc>
 80099ea:	4603      	mov	r3, r0
 80099ec:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80099ee:	7bbb      	ldrb	r3, [r7, #14]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d103      	bne.n	80099fc <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2202      	movs	r2, #2
 80099f8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80099fa:	e143      	b.n	8009c84 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80099fc:	7bbb      	ldrb	r3, [r7, #14]
 80099fe:	2b03      	cmp	r3, #3
 8009a00:	f040 8140 	bne.w	8009c84 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009a0a:	3301      	adds	r3, #1
 8009a0c:	b2da      	uxtb	r2, r3
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009a1a:	2b03      	cmp	r3, #3
 8009a1c:	d903      	bls.n	8009a26 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	220d      	movs	r2, #13
 8009a22:	701a      	strb	r2, [r3, #0]
      break;
 8009a24:	e12e      	b.n	8009c84 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	795b      	ldrb	r3, [r3, #5]
 8009a2a:	4619      	mov	r1, r3
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f001 f8d1 	bl	800abd4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	791b      	ldrb	r3, [r3, #4]
 8009a36:	4619      	mov	r1, r3
 8009a38:	6878      	ldr	r0, [r7, #4]
 8009a3a:	f001 f8cb 	bl	800abd4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2200      	movs	r2, #0
 8009a42:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2200      	movs	r2, #0
 8009a48:	701a      	strb	r2, [r3, #0]
      break;
 8009a4a:	e11b      	b.n	8009c84 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8009a4c:	2101      	movs	r1, #1
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f000 fa7d 	bl	8009f4e <USBH_SetAddress>
 8009a54:	4603      	mov	r3, r0
 8009a56:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009a58:	7bbb      	ldrb	r3, [r7, #14]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d130      	bne.n	8009ac0 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8009a5e:	2002      	movs	r0, #2
 8009a60:	f001 fb9f 	bl	800b1a2 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2201      	movs	r2, #1
 8009a68:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2203      	movs	r2, #3
 8009a70:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	7919      	ldrb	r1, [r3, #4]
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009a82:	687a      	ldr	r2, [r7, #4]
 8009a84:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009a86:	9202      	str	r2, [sp, #8]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	9201      	str	r2, [sp, #4]
 8009a8c:	9300      	str	r3, [sp, #0]
 8009a8e:	4603      	mov	r3, r0
 8009a90:	2280      	movs	r2, #128	@ 0x80
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	f001 f84e 	bl	800ab34 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	7959      	ldrb	r1, [r3, #5]
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009aa8:	687a      	ldr	r2, [r7, #4]
 8009aaa:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009aac:	9202      	str	r2, [sp, #8]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	9201      	str	r2, [sp, #4]
 8009ab2:	9300      	str	r3, [sp, #0]
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f001 f83b 	bl	800ab34 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009abe:	e0e3      	b.n	8009c88 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009ac0:	7bbb      	ldrb	r3, [r7, #14]
 8009ac2:	2b03      	cmp	r3, #3
 8009ac4:	f040 80e0 	bne.w	8009c88 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	220d      	movs	r2, #13
 8009acc:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	705a      	strb	r2, [r3, #1]
      break;
 8009ad4:	e0d8      	b.n	8009c88 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8009ad6:	2109      	movs	r1, #9
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f000 f9a5 	bl	8009e28 <USBH_Get_CfgDesc>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009ae2:	7bbb      	ldrb	r3, [r7, #14]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d103      	bne.n	8009af0 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2204      	movs	r2, #4
 8009aec:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009aee:	e0cd      	b.n	8009c8c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009af0:	7bbb      	ldrb	r3, [r7, #14]
 8009af2:	2b03      	cmp	r3, #3
 8009af4:	f040 80ca 	bne.w	8009c8c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009afe:	3301      	adds	r3, #1
 8009b00:	b2da      	uxtb	r2, r3
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009b0e:	2b03      	cmp	r3, #3
 8009b10:	d903      	bls.n	8009b1a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	220d      	movs	r2, #13
 8009b16:	701a      	strb	r2, [r3, #0]
      break;
 8009b18:	e0b8      	b.n	8009c8c <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	795b      	ldrb	r3, [r3, #5]
 8009b1e:	4619      	mov	r1, r3
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f001 f857 	bl	800abd4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	791b      	ldrb	r3, [r3, #4]
 8009b2a:	4619      	mov	r1, r3
 8009b2c:	6878      	ldr	r0, [r7, #4]
 8009b2e:	f001 f851 	bl	800abd4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	2200      	movs	r2, #0
 8009b36:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	701a      	strb	r2, [r3, #0]
      break;
 8009b3e:	e0a5      	b.n	8009c8c <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8009b46:	4619      	mov	r1, r3
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f000 f96d 	bl	8009e28 <USBH_Get_CfgDesc>
 8009b4e:	4603      	mov	r3, r0
 8009b50:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009b52:	7bbb      	ldrb	r3, [r7, #14]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d103      	bne.n	8009b60 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2205      	movs	r2, #5
 8009b5c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009b5e:	e097      	b.n	8009c90 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009b60:	7bbb      	ldrb	r3, [r7, #14]
 8009b62:	2b03      	cmp	r3, #3
 8009b64:	f040 8094 	bne.w	8009c90 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009b6e:	3301      	adds	r3, #1
 8009b70:	b2da      	uxtb	r2, r3
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009b7e:	2b03      	cmp	r3, #3
 8009b80:	d903      	bls.n	8009b8a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	220d      	movs	r2, #13
 8009b86:	701a      	strb	r2, [r3, #0]
      break;
 8009b88:	e082      	b.n	8009c90 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	795b      	ldrb	r3, [r3, #5]
 8009b8e:	4619      	mov	r1, r3
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f001 f81f 	bl	800abd4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	791b      	ldrb	r3, [r3, #4]
 8009b9a:	4619      	mov	r1, r3
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f001 f819 	bl	800abd4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2200      	movs	r2, #0
 8009bac:	701a      	strb	r2, [r3, #0]
      break;
 8009bae:	e06f      	b.n	8009c90 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d019      	beq.n	8009bee <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009bc6:	23ff      	movs	r3, #255	@ 0xff
 8009bc8:	6878      	ldr	r0, [r7, #4]
 8009bca:	f000 f957 	bl	8009e7c <USBH_Get_StringDesc>
 8009bce:	4603      	mov	r3, r0
 8009bd0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009bd2:	7bbb      	ldrb	r3, [r7, #14]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d103      	bne.n	8009be0 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2206      	movs	r2, #6
 8009bdc:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009bde:	e059      	b.n	8009c94 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009be0:	7bbb      	ldrb	r3, [r7, #14]
 8009be2:	2b03      	cmp	r3, #3
 8009be4:	d156      	bne.n	8009c94 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2206      	movs	r2, #6
 8009bea:	705a      	strb	r2, [r3, #1]
      break;
 8009bec:	e052      	b.n	8009c94 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	2206      	movs	r2, #6
 8009bf2:	705a      	strb	r2, [r3, #1]
      break;
 8009bf4:	e04e      	b.n	8009c94 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d019      	beq.n	8009c34 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009c0c:	23ff      	movs	r3, #255	@ 0xff
 8009c0e:	6878      	ldr	r0, [r7, #4]
 8009c10:	f000 f934 	bl	8009e7c <USBH_Get_StringDesc>
 8009c14:	4603      	mov	r3, r0
 8009c16:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009c18:	7bbb      	ldrb	r3, [r7, #14]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d103      	bne.n	8009c26 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2207      	movs	r2, #7
 8009c22:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009c24:	e038      	b.n	8009c98 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009c26:	7bbb      	ldrb	r3, [r7, #14]
 8009c28:	2b03      	cmp	r3, #3
 8009c2a:	d135      	bne.n	8009c98 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2207      	movs	r2, #7
 8009c30:	705a      	strb	r2, [r3, #1]
      break;
 8009c32:	e031      	b.n	8009c98 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2207      	movs	r2, #7
 8009c38:	705a      	strb	r2, [r3, #1]
      break;
 8009c3a:	e02d      	b.n	8009c98 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d017      	beq.n	8009c76 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009c52:	23ff      	movs	r3, #255	@ 0xff
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f000 f911 	bl	8009e7c <USBH_Get_StringDesc>
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009c5e:	7bbb      	ldrb	r3, [r7, #14]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d102      	bne.n	8009c6a <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009c64:	2300      	movs	r3, #0
 8009c66:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009c68:	e018      	b.n	8009c9c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009c6a:	7bbb      	ldrb	r3, [r7, #14]
 8009c6c:	2b03      	cmp	r3, #3
 8009c6e:	d115      	bne.n	8009c9c <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8009c70:	2300      	movs	r3, #0
 8009c72:	73fb      	strb	r3, [r7, #15]
      break;
 8009c74:	e012      	b.n	8009c9c <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8009c76:	2300      	movs	r3, #0
 8009c78:	73fb      	strb	r3, [r7, #15]
      break;
 8009c7a:	e00f      	b.n	8009c9c <USBH_HandleEnum+0x3b4>

    default:
      break;
 8009c7c:	bf00      	nop
 8009c7e:	e00e      	b.n	8009c9e <USBH_HandleEnum+0x3b6>
      break;
 8009c80:	bf00      	nop
 8009c82:	e00c      	b.n	8009c9e <USBH_HandleEnum+0x3b6>
      break;
 8009c84:	bf00      	nop
 8009c86:	e00a      	b.n	8009c9e <USBH_HandleEnum+0x3b6>
      break;
 8009c88:	bf00      	nop
 8009c8a:	e008      	b.n	8009c9e <USBH_HandleEnum+0x3b6>
      break;
 8009c8c:	bf00      	nop
 8009c8e:	e006      	b.n	8009c9e <USBH_HandleEnum+0x3b6>
      break;
 8009c90:	bf00      	nop
 8009c92:	e004      	b.n	8009c9e <USBH_HandleEnum+0x3b6>
      break;
 8009c94:	bf00      	nop
 8009c96:	e002      	b.n	8009c9e <USBH_HandleEnum+0x3b6>
      break;
 8009c98:	bf00      	nop
 8009c9a:	e000      	b.n	8009c9e <USBH_HandleEnum+0x3b6>
      break;
 8009c9c:	bf00      	nop
  }
  return Status;
 8009c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3710      	adds	r7, #16
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	bd80      	pop	{r7, pc}

08009ca8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b083      	sub	sp, #12
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
 8009cb0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	683a      	ldr	r2, [r7, #0]
 8009cb6:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8009cba:	bf00      	nop
 8009cbc:	370c      	adds	r7, #12
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc4:	4770      	bx	lr

08009cc6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009cc6:	b580      	push	{r7, lr}
 8009cc8:	b082      	sub	sp, #8
 8009cca:	af00      	add	r7, sp, #0
 8009ccc:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009cd4:	1c5a      	adds	r2, r3, #1
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	f000 f804 	bl	8009cea <USBH_HandleSof>
}
 8009ce2:	bf00      	nop
 8009ce4:	3708      	adds	r7, #8
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	bd80      	pop	{r7, pc}

08009cea <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8009cea:	b580      	push	{r7, lr}
 8009cec:	b082      	sub	sp, #8
 8009cee:	af00      	add	r7, sp, #0
 8009cf0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	781b      	ldrb	r3, [r3, #0]
 8009cf6:	b2db      	uxtb	r3, r3
 8009cf8:	2b0b      	cmp	r3, #11
 8009cfa:	d10a      	bne.n	8009d12 <USBH_HandleSof+0x28>
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d005      	beq.n	8009d12 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009d0c:	699b      	ldr	r3, [r3, #24]
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	4798      	blx	r3
  }
}
 8009d12:	bf00      	nop
 8009d14:	3708      	adds	r7, #8
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}

08009d1a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009d1a:	b480      	push	{r7}
 8009d1c:	b083      	sub	sp, #12
 8009d1e:	af00      	add	r7, sp, #0
 8009d20:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2201      	movs	r2, #1
 8009d26:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8009d2a:	bf00      	nop
}
 8009d2c:	370c      	adds	r7, #12
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d34:	4770      	bx	lr

08009d36 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009d36:	b480      	push	{r7}
 8009d38:	b083      	sub	sp, #12
 8009d3a:	af00      	add	r7, sp, #0
 8009d3c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2200      	movs	r2, #0
 8009d42:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	2201      	movs	r2, #1
 8009d4a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8009d4e:	bf00      	nop
}
 8009d50:	370c      	adds	r7, #12
 8009d52:	46bd      	mov	sp, r7
 8009d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d58:	4770      	bx	lr

08009d5a <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009d5a:	b480      	push	{r7}
 8009d5c:	b083      	sub	sp, #12
 8009d5e:	af00      	add	r7, sp, #0
 8009d60:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2201      	movs	r2, #1
 8009d66:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2200      	movs	r2, #0
 8009d76:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009d7a:	2300      	movs	r3, #0
}
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	370c      	adds	r7, #12
 8009d80:	46bd      	mov	sp, r7
 8009d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d86:	4770      	bx	lr

08009d88 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b082      	sub	sp, #8
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	2201      	movs	r2, #1
 8009d94:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2200      	movs	r2, #0
 8009da4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f001 f8c0 	bl	800af2e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	791b      	ldrb	r3, [r3, #4]
 8009db2:	4619      	mov	r1, r3
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	f000 ff0d 	bl	800abd4 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	795b      	ldrb	r3, [r3, #5]
 8009dbe:	4619      	mov	r1, r3
 8009dc0:	6878      	ldr	r0, [r7, #4]
 8009dc2:	f000 ff07 	bl	800abd4 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009dc6:	2300      	movs	r3, #0
}
 8009dc8:	4618      	mov	r0, r3
 8009dca:	3708      	adds	r7, #8
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	bd80      	pop	{r7, pc}

08009dd0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b086      	sub	sp, #24
 8009dd4:	af02      	add	r7, sp, #8
 8009dd6:	6078      	str	r0, [r7, #4]
 8009dd8:	460b      	mov	r3, r1
 8009dda:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009ddc:	887b      	ldrh	r3, [r7, #2]
 8009dde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009de2:	d901      	bls.n	8009de8 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009de4:	2303      	movs	r3, #3
 8009de6:	e01b      	b.n	8009e20 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009dee:	887b      	ldrh	r3, [r7, #2]
 8009df0:	9300      	str	r3, [sp, #0]
 8009df2:	4613      	mov	r3, r2
 8009df4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009df8:	2100      	movs	r1, #0
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f000 f872 	bl	8009ee4 <USBH_GetDescriptor>
 8009e00:	4603      	mov	r3, r0
 8009e02:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8009e04:	7bfb      	ldrb	r3, [r7, #15]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d109      	bne.n	8009e1e <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009e10:	887a      	ldrh	r2, [r7, #2]
 8009e12:	4619      	mov	r1, r3
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f000 f929 	bl	800a06c <USBH_ParseDevDesc>
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	3710      	adds	r7, #16
 8009e24:	46bd      	mov	sp, r7
 8009e26:	bd80      	pop	{r7, pc}

08009e28 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b086      	sub	sp, #24
 8009e2c:	af02      	add	r7, sp, #8
 8009e2e:	6078      	str	r0, [r7, #4]
 8009e30:	460b      	mov	r3, r1
 8009e32:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	331c      	adds	r3, #28
 8009e38:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8009e3a:	887b      	ldrh	r3, [r7, #2]
 8009e3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e40:	d901      	bls.n	8009e46 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009e42:	2303      	movs	r3, #3
 8009e44:	e016      	b.n	8009e74 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009e46:	887b      	ldrh	r3, [r7, #2]
 8009e48:	9300      	str	r3, [sp, #0]
 8009e4a:	68bb      	ldr	r3, [r7, #8]
 8009e4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009e50:	2100      	movs	r1, #0
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 f846 	bl	8009ee4 <USBH_GetDescriptor>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8009e5c:	7bfb      	ldrb	r3, [r7, #15]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d107      	bne.n	8009e72 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8009e62:	887b      	ldrh	r3, [r7, #2]
 8009e64:	461a      	mov	r2, r3
 8009e66:	68b9      	ldr	r1, [r7, #8]
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f000 f9af 	bl	800a1cc <USBH_ParseCfgDesc>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009e72:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	3710      	adds	r7, #16
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b088      	sub	sp, #32
 8009e80:	af02      	add	r7, sp, #8
 8009e82:	60f8      	str	r0, [r7, #12]
 8009e84:	607a      	str	r2, [r7, #4]
 8009e86:	461a      	mov	r2, r3
 8009e88:	460b      	mov	r3, r1
 8009e8a:	72fb      	strb	r3, [r7, #11]
 8009e8c:	4613      	mov	r3, r2
 8009e8e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8009e90:	893b      	ldrh	r3, [r7, #8]
 8009e92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e96:	d802      	bhi.n	8009e9e <USBH_Get_StringDesc+0x22>
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d101      	bne.n	8009ea2 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009e9e:	2303      	movs	r3, #3
 8009ea0:	e01c      	b.n	8009edc <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8009ea2:	7afb      	ldrb	r3, [r7, #11]
 8009ea4:	b29b      	uxth	r3, r3
 8009ea6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009eaa:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009eb2:	893b      	ldrh	r3, [r7, #8]
 8009eb4:	9300      	str	r3, [sp, #0]
 8009eb6:	460b      	mov	r3, r1
 8009eb8:	2100      	movs	r1, #0
 8009eba:	68f8      	ldr	r0, [r7, #12]
 8009ebc:	f000 f812 	bl	8009ee4 <USBH_GetDescriptor>
 8009ec0:	4603      	mov	r3, r0
 8009ec2:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009ec4:	7dfb      	ldrb	r3, [r7, #23]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d107      	bne.n	8009eda <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009ed0:	893a      	ldrh	r2, [r7, #8]
 8009ed2:	6879      	ldr	r1, [r7, #4]
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	f000 fb8c 	bl	800a5f2 <USBH_ParseStringDesc>
  }

  return status;
 8009eda:	7dfb      	ldrb	r3, [r7, #23]
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3718      	adds	r7, #24
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b084      	sub	sp, #16
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	60f8      	str	r0, [r7, #12]
 8009eec:	607b      	str	r3, [r7, #4]
 8009eee:	460b      	mov	r3, r1
 8009ef0:	72fb      	strb	r3, [r7, #11]
 8009ef2:	4613      	mov	r3, r2
 8009ef4:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	789b      	ldrb	r3, [r3, #2]
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d11c      	bne.n	8009f38 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009efe:	7afb      	ldrb	r3, [r7, #11]
 8009f00:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009f04:	b2da      	uxtb	r2, r3
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	2206      	movs	r2, #6
 8009f0e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	893a      	ldrh	r2, [r7, #8]
 8009f14:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009f16:	893b      	ldrh	r3, [r7, #8]
 8009f18:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009f1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009f20:	d104      	bne.n	8009f2c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	f240 4209 	movw	r2, #1033	@ 0x409
 8009f28:	829a      	strh	r2, [r3, #20]
 8009f2a:	e002      	b.n	8009f32 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	8b3a      	ldrh	r2, [r7, #24]
 8009f36:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009f38:	8b3b      	ldrh	r3, [r7, #24]
 8009f3a:	461a      	mov	r2, r3
 8009f3c:	6879      	ldr	r1, [r7, #4]
 8009f3e:	68f8      	ldr	r0, [r7, #12]
 8009f40:	f000 fba4 	bl	800a68c <USBH_CtlReq>
 8009f44:	4603      	mov	r3, r0
}
 8009f46:	4618      	mov	r0, r3
 8009f48:	3710      	adds	r7, #16
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}

08009f4e <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009f4e:	b580      	push	{r7, lr}
 8009f50:	b082      	sub	sp, #8
 8009f52:	af00      	add	r7, sp, #0
 8009f54:	6078      	str	r0, [r7, #4]
 8009f56:	460b      	mov	r3, r1
 8009f58:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	789b      	ldrb	r3, [r3, #2]
 8009f5e:	2b01      	cmp	r3, #1
 8009f60:	d10f      	bne.n	8009f82 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	2200      	movs	r2, #0
 8009f66:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2205      	movs	r2, #5
 8009f6c:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009f6e:	78fb      	ldrb	r3, [r7, #3]
 8009f70:	b29a      	uxth	r2, r3
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2200      	movs	r2, #0
 8009f7a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2200      	movs	r2, #0
 8009f80:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009f82:	2200      	movs	r2, #0
 8009f84:	2100      	movs	r1, #0
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f000 fb80 	bl	800a68c <USBH_CtlReq>
 8009f8c:	4603      	mov	r3, r0
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3708      	adds	r7, #8
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}

08009f96 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009f96:	b580      	push	{r7, lr}
 8009f98:	b082      	sub	sp, #8
 8009f9a:	af00      	add	r7, sp, #0
 8009f9c:	6078      	str	r0, [r7, #4]
 8009f9e:	460b      	mov	r3, r1
 8009fa0:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	789b      	ldrb	r3, [r3, #2]
 8009fa6:	2b01      	cmp	r3, #1
 8009fa8:	d10e      	bne.n	8009fc8 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2200      	movs	r2, #0
 8009fae:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2209      	movs	r2, #9
 8009fb4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	887a      	ldrh	r2, [r7, #2]
 8009fba:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009fc8:	2200      	movs	r2, #0
 8009fca:	2100      	movs	r1, #0
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f000 fb5d 	bl	800a68c <USBH_CtlReq>
 8009fd2:	4603      	mov	r3, r0
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	3708      	adds	r7, #8
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}

08009fdc <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b082      	sub	sp, #8
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
 8009fe4:	460b      	mov	r3, r1
 8009fe6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	789b      	ldrb	r3, [r3, #2]
 8009fec:	2b01      	cmp	r3, #1
 8009fee:	d10f      	bne.n	800a010 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2203      	movs	r2, #3
 8009ffa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009ffc:	78fb      	ldrb	r3, [r7, #3]
 8009ffe:	b29a      	uxth	r2, r3
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2200      	movs	r2, #0
 800a008:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2200      	movs	r2, #0
 800a00e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a010:	2200      	movs	r2, #0
 800a012:	2100      	movs	r1, #0
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f000 fb39 	bl	800a68c <USBH_CtlReq>
 800a01a:	4603      	mov	r3, r0
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	3708      	adds	r7, #8
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}

0800a024 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b082      	sub	sp, #8
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
 800a02c:	460b      	mov	r3, r1
 800a02e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	789b      	ldrb	r3, [r3, #2]
 800a034:	2b01      	cmp	r3, #1
 800a036:	d10f      	bne.n	800a058 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2202      	movs	r2, #2
 800a03c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2201      	movs	r2, #1
 800a042:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2200      	movs	r2, #0
 800a048:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a04a:	78fb      	ldrb	r3, [r7, #3]
 800a04c:	b29a      	uxth	r2, r3
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2200      	movs	r2, #0
 800a056:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a058:	2200      	movs	r2, #0
 800a05a:	2100      	movs	r1, #0
 800a05c:	6878      	ldr	r0, [r7, #4]
 800a05e:	f000 fb15 	bl	800a68c <USBH_CtlReq>
 800a062:	4603      	mov	r3, r0
}
 800a064:	4618      	mov	r0, r3
 800a066:	3708      	adds	r7, #8
 800a068:	46bd      	mov	sp, r7
 800a06a:	bd80      	pop	{r7, pc}

0800a06c <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a06c:	b480      	push	{r7}
 800a06e:	b087      	sub	sp, #28
 800a070:	af00      	add	r7, sp, #0
 800a072:	60f8      	str	r0, [r7, #12]
 800a074:	60b9      	str	r1, [r7, #8]
 800a076:	4613      	mov	r3, r2
 800a078:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800a080:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800a082:	2300      	movs	r3, #0
 800a084:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800a086:	68bb      	ldr	r3, [r7, #8]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d101      	bne.n	800a090 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800a08c:	2302      	movs	r3, #2
 800a08e:	e094      	b.n	800a1ba <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800a090:	68bb      	ldr	r3, [r7, #8]
 800a092:	781a      	ldrb	r2, [r3, #0]
 800a094:	693b      	ldr	r3, [r7, #16]
 800a096:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	785a      	ldrb	r2, [r3, #1]
 800a09c:	693b      	ldr	r3, [r7, #16]
 800a09e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	3302      	adds	r3, #2
 800a0a4:	781b      	ldrb	r3, [r3, #0]
 800a0a6:	461a      	mov	r2, r3
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	3303      	adds	r3, #3
 800a0ac:	781b      	ldrb	r3, [r3, #0]
 800a0ae:	021b      	lsls	r3, r3, #8
 800a0b0:	b29b      	uxth	r3, r3
 800a0b2:	4313      	orrs	r3, r2
 800a0b4:	b29a      	uxth	r2, r3
 800a0b6:	693b      	ldr	r3, [r7, #16]
 800a0b8:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	791a      	ldrb	r2, [r3, #4]
 800a0be:	693b      	ldr	r3, [r7, #16]
 800a0c0:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800a0c2:	68bb      	ldr	r3, [r7, #8]
 800a0c4:	795a      	ldrb	r2, [r3, #5]
 800a0c6:	693b      	ldr	r3, [r7, #16]
 800a0c8:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	799a      	ldrb	r2, [r3, #6]
 800a0ce:	693b      	ldr	r3, [r7, #16]
 800a0d0:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	79da      	ldrb	r2, [r3, #7]
 800a0d6:	693b      	ldr	r3, [r7, #16]
 800a0d8:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d004      	beq.n	800a0ee <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800a0ea:	2b01      	cmp	r3, #1
 800a0ec:	d11b      	bne.n	800a126 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800a0ee:	693b      	ldr	r3, [r7, #16]
 800a0f0:	79db      	ldrb	r3, [r3, #7]
 800a0f2:	2b20      	cmp	r3, #32
 800a0f4:	dc0f      	bgt.n	800a116 <USBH_ParseDevDesc+0xaa>
 800a0f6:	2b08      	cmp	r3, #8
 800a0f8:	db0f      	blt.n	800a11a <USBH_ParseDevDesc+0xae>
 800a0fa:	3b08      	subs	r3, #8
 800a0fc:	4a32      	ldr	r2, [pc, #200]	@ (800a1c8 <USBH_ParseDevDesc+0x15c>)
 800a0fe:	fa22 f303 	lsr.w	r3, r2, r3
 800a102:	f003 0301 	and.w	r3, r3, #1
 800a106:	2b00      	cmp	r3, #0
 800a108:	bf14      	ite	ne
 800a10a:	2301      	movne	r3, #1
 800a10c:	2300      	moveq	r3, #0
 800a10e:	b2db      	uxtb	r3, r3
 800a110:	2b00      	cmp	r3, #0
 800a112:	d106      	bne.n	800a122 <USBH_ParseDevDesc+0xb6>
 800a114:	e001      	b.n	800a11a <USBH_ParseDevDesc+0xae>
 800a116:	2b40      	cmp	r3, #64	@ 0x40
 800a118:	d003      	beq.n	800a122 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	2208      	movs	r2, #8
 800a11e:	71da      	strb	r2, [r3, #7]
        break;
 800a120:	e000      	b.n	800a124 <USBH_ParseDevDesc+0xb8>
        break;
 800a122:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800a124:	e00e      	b.n	800a144 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a12c:	2b02      	cmp	r3, #2
 800a12e:	d107      	bne.n	800a140 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800a130:	693b      	ldr	r3, [r7, #16]
 800a132:	79db      	ldrb	r3, [r3, #7]
 800a134:	2b08      	cmp	r3, #8
 800a136:	d005      	beq.n	800a144 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800a138:	693b      	ldr	r3, [r7, #16]
 800a13a:	2208      	movs	r2, #8
 800a13c:	71da      	strb	r2, [r3, #7]
 800a13e:	e001      	b.n	800a144 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a140:	2303      	movs	r3, #3
 800a142:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800a144:	88fb      	ldrh	r3, [r7, #6]
 800a146:	2b08      	cmp	r3, #8
 800a148:	d936      	bls.n	800a1b8 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	3308      	adds	r3, #8
 800a14e:	781b      	ldrb	r3, [r3, #0]
 800a150:	461a      	mov	r2, r3
 800a152:	68bb      	ldr	r3, [r7, #8]
 800a154:	3309      	adds	r3, #9
 800a156:	781b      	ldrb	r3, [r3, #0]
 800a158:	021b      	lsls	r3, r3, #8
 800a15a:	b29b      	uxth	r3, r3
 800a15c:	4313      	orrs	r3, r2
 800a15e:	b29a      	uxth	r2, r3
 800a160:	693b      	ldr	r3, [r7, #16]
 800a162:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800a164:	68bb      	ldr	r3, [r7, #8]
 800a166:	330a      	adds	r3, #10
 800a168:	781b      	ldrb	r3, [r3, #0]
 800a16a:	461a      	mov	r2, r3
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	330b      	adds	r3, #11
 800a170:	781b      	ldrb	r3, [r3, #0]
 800a172:	021b      	lsls	r3, r3, #8
 800a174:	b29b      	uxth	r3, r3
 800a176:	4313      	orrs	r3, r2
 800a178:	b29a      	uxth	r2, r3
 800a17a:	693b      	ldr	r3, [r7, #16]
 800a17c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800a17e:	68bb      	ldr	r3, [r7, #8]
 800a180:	330c      	adds	r3, #12
 800a182:	781b      	ldrb	r3, [r3, #0]
 800a184:	461a      	mov	r2, r3
 800a186:	68bb      	ldr	r3, [r7, #8]
 800a188:	330d      	adds	r3, #13
 800a18a:	781b      	ldrb	r3, [r3, #0]
 800a18c:	021b      	lsls	r3, r3, #8
 800a18e:	b29b      	uxth	r3, r3
 800a190:	4313      	orrs	r3, r2
 800a192:	b29a      	uxth	r2, r3
 800a194:	693b      	ldr	r3, [r7, #16]
 800a196:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800a198:	68bb      	ldr	r3, [r7, #8]
 800a19a:	7b9a      	ldrb	r2, [r3, #14]
 800a19c:	693b      	ldr	r3, [r7, #16]
 800a19e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	7bda      	ldrb	r2, [r3, #15]
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	7c1a      	ldrb	r2, [r3, #16]
 800a1ac:	693b      	ldr	r3, [r7, #16]
 800a1ae:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800a1b0:	68bb      	ldr	r3, [r7, #8]
 800a1b2:	7c5a      	ldrb	r2, [r3, #17]
 800a1b4:	693b      	ldr	r3, [r7, #16]
 800a1b6:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800a1b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	371c      	adds	r7, #28
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c4:	4770      	bx	lr
 800a1c6:	bf00      	nop
 800a1c8:	01000101 	.word	0x01000101

0800a1cc <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b08c      	sub	sp, #48	@ 0x30
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	60f8      	str	r0, [r7, #12]
 800a1d4:	60b9      	str	r1, [r7, #8]
 800a1d6:	4613      	mov	r3, r2
 800a1d8:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800a1e0:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800a1f4:	68bb      	ldr	r3, [r7, #8]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d101      	bne.n	800a1fe <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800a1fa:	2302      	movs	r3, #2
 800a1fc:	e0de      	b.n	800a3bc <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800a202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a204:	781b      	ldrb	r3, [r3, #0]
 800a206:	2b09      	cmp	r3, #9
 800a208:	d002      	beq.n	800a210 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800a20a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a20c:	2209      	movs	r2, #9
 800a20e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	781a      	ldrb	r2, [r3, #0]
 800a214:	6a3b      	ldr	r3, [r7, #32]
 800a216:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800a218:	68bb      	ldr	r3, [r7, #8]
 800a21a:	785a      	ldrb	r2, [r3, #1]
 800a21c:	6a3b      	ldr	r3, [r7, #32]
 800a21e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800a220:	68bb      	ldr	r3, [r7, #8]
 800a222:	3302      	adds	r3, #2
 800a224:	781b      	ldrb	r3, [r3, #0]
 800a226:	461a      	mov	r2, r3
 800a228:	68bb      	ldr	r3, [r7, #8]
 800a22a:	3303      	adds	r3, #3
 800a22c:	781b      	ldrb	r3, [r3, #0]
 800a22e:	021b      	lsls	r3, r3, #8
 800a230:	b29b      	uxth	r3, r3
 800a232:	4313      	orrs	r3, r2
 800a234:	b29b      	uxth	r3, r3
 800a236:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a23a:	bf28      	it	cs
 800a23c:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800a240:	b29a      	uxth	r2, r3
 800a242:	6a3b      	ldr	r3, [r7, #32]
 800a244:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800a246:	68bb      	ldr	r3, [r7, #8]
 800a248:	791a      	ldrb	r2, [r3, #4]
 800a24a:	6a3b      	ldr	r3, [r7, #32]
 800a24c:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	795a      	ldrb	r2, [r3, #5]
 800a252:	6a3b      	ldr	r3, [r7, #32]
 800a254:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	799a      	ldrb	r2, [r3, #6]
 800a25a:	6a3b      	ldr	r3, [r7, #32]
 800a25c:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800a25e:	68bb      	ldr	r3, [r7, #8]
 800a260:	79da      	ldrb	r2, [r3, #7]
 800a262:	6a3b      	ldr	r3, [r7, #32]
 800a264:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800a266:	68bb      	ldr	r3, [r7, #8]
 800a268:	7a1a      	ldrb	r2, [r3, #8]
 800a26a:	6a3b      	ldr	r3, [r7, #32]
 800a26c:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a26e:	88fb      	ldrh	r3, [r7, #6]
 800a270:	2b09      	cmp	r3, #9
 800a272:	f240 80a1 	bls.w	800a3b8 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800a276:	2309      	movs	r3, #9
 800a278:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a27a:	2300      	movs	r3, #0
 800a27c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a27e:	e085      	b.n	800a38c <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a280:	f107 0316 	add.w	r3, r7, #22
 800a284:	4619      	mov	r1, r3
 800a286:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a288:	f000 f9e6 	bl	800a658 <USBH_GetNextDesc>
 800a28c:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800a28e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a290:	785b      	ldrb	r3, [r3, #1]
 800a292:	2b04      	cmp	r3, #4
 800a294:	d17a      	bne.n	800a38c <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800a296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a298:	781b      	ldrb	r3, [r3, #0]
 800a29a:	2b09      	cmp	r3, #9
 800a29c:	d002      	beq.n	800a2a4 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800a29e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2a0:	2209      	movs	r2, #9
 800a2a2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800a2a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a2a8:	221a      	movs	r2, #26
 800a2aa:	fb02 f303 	mul.w	r3, r2, r3
 800a2ae:	3308      	adds	r3, #8
 800a2b0:	6a3a      	ldr	r2, [r7, #32]
 800a2b2:	4413      	add	r3, r2
 800a2b4:	3302      	adds	r3, #2
 800a2b6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a2b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a2ba:	69f8      	ldr	r0, [r7, #28]
 800a2bc:	f000 f882 	bl	800a3c4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a2ca:	e043      	b.n	800a354 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a2cc:	f107 0316 	add.w	r3, r7, #22
 800a2d0:	4619      	mov	r1, r3
 800a2d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a2d4:	f000 f9c0 	bl	800a658 <USBH_GetNextDesc>
 800a2d8:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a2da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2dc:	785b      	ldrb	r3, [r3, #1]
 800a2de:	2b05      	cmp	r3, #5
 800a2e0:	d138      	bne.n	800a354 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800a2e2:	69fb      	ldr	r3, [r7, #28]
 800a2e4:	795b      	ldrb	r3, [r3, #5]
 800a2e6:	2b01      	cmp	r3, #1
 800a2e8:	d113      	bne.n	800a312 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a2ea:	69fb      	ldr	r3, [r7, #28]
 800a2ec:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800a2ee:	2b02      	cmp	r3, #2
 800a2f0:	d003      	beq.n	800a2fa <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a2f2:	69fb      	ldr	r3, [r7, #28]
 800a2f4:	799b      	ldrb	r3, [r3, #6]
 800a2f6:	2b03      	cmp	r3, #3
 800a2f8:	d10b      	bne.n	800a312 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a2fa:	69fb      	ldr	r3, [r7, #28]
 800a2fc:	79db      	ldrb	r3, [r3, #7]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d10b      	bne.n	800a31a <USBH_ParseCfgDesc+0x14e>
 800a302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a304:	781b      	ldrb	r3, [r3, #0]
 800a306:	2b09      	cmp	r3, #9
 800a308:	d007      	beq.n	800a31a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800a30a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a30c:	2209      	movs	r2, #9
 800a30e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a310:	e003      	b.n	800a31a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800a312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a314:	2207      	movs	r2, #7
 800a316:	701a      	strb	r2, [r3, #0]
 800a318:	e000      	b.n	800a31c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a31a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a31c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a320:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a324:	3201      	adds	r2, #1
 800a326:	00d2      	lsls	r2, r2, #3
 800a328:	211a      	movs	r1, #26
 800a32a:	fb01 f303 	mul.w	r3, r1, r3
 800a32e:	4413      	add	r3, r2
 800a330:	3308      	adds	r3, #8
 800a332:	6a3a      	ldr	r2, [r7, #32]
 800a334:	4413      	add	r3, r2
 800a336:	3304      	adds	r3, #4
 800a338:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800a33a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a33c:	69b9      	ldr	r1, [r7, #24]
 800a33e:	68f8      	ldr	r0, [r7, #12]
 800a340:	f000 f86f 	bl	800a422 <USBH_ParseEPDesc>
 800a344:	4603      	mov	r3, r0
 800a346:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800a34a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a34e:	3301      	adds	r3, #1
 800a350:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a354:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a358:	2b01      	cmp	r3, #1
 800a35a:	d80a      	bhi.n	800a372 <USBH_ParseCfgDesc+0x1a6>
 800a35c:	69fb      	ldr	r3, [r7, #28]
 800a35e:	791b      	ldrb	r3, [r3, #4]
 800a360:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a364:	429a      	cmp	r2, r3
 800a366:	d204      	bcs.n	800a372 <USBH_ParseCfgDesc+0x1a6>
 800a368:	6a3b      	ldr	r3, [r7, #32]
 800a36a:	885a      	ldrh	r2, [r3, #2]
 800a36c:	8afb      	ldrh	r3, [r7, #22]
 800a36e:	429a      	cmp	r2, r3
 800a370:	d8ac      	bhi.n	800a2cc <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800a372:	69fb      	ldr	r3, [r7, #28]
 800a374:	791b      	ldrb	r3, [r3, #4]
 800a376:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a37a:	429a      	cmp	r2, r3
 800a37c:	d201      	bcs.n	800a382 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800a37e:	2303      	movs	r3, #3
 800a380:	e01c      	b.n	800a3bc <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800a382:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a386:	3301      	adds	r3, #1
 800a388:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a38c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a390:	2b01      	cmp	r3, #1
 800a392:	d805      	bhi.n	800a3a0 <USBH_ParseCfgDesc+0x1d4>
 800a394:	6a3b      	ldr	r3, [r7, #32]
 800a396:	885a      	ldrh	r2, [r3, #2]
 800a398:	8afb      	ldrh	r3, [r7, #22]
 800a39a:	429a      	cmp	r2, r3
 800a39c:	f63f af70 	bhi.w	800a280 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800a3a0:	6a3b      	ldr	r3, [r7, #32]
 800a3a2:	791b      	ldrb	r3, [r3, #4]
 800a3a4:	2b02      	cmp	r3, #2
 800a3a6:	bf28      	it	cs
 800a3a8:	2302      	movcs	r3, #2
 800a3aa:	b2db      	uxtb	r3, r3
 800a3ac:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a3b0:	429a      	cmp	r2, r3
 800a3b2:	d201      	bcs.n	800a3b8 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800a3b4:	2303      	movs	r3, #3
 800a3b6:	e001      	b.n	800a3bc <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800a3b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a3bc:	4618      	mov	r0, r3
 800a3be:	3730      	adds	r7, #48	@ 0x30
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	bd80      	pop	{r7, pc}

0800a3c4 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b083      	sub	sp, #12
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
 800a3cc:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	781a      	ldrb	r2, [r3, #0]
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	785a      	ldrb	r2, [r3, #1]
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	789a      	ldrb	r2, [r3, #2]
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	78da      	ldrb	r2, [r3, #3]
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	791a      	ldrb	r2, [r3, #4]
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	795a      	ldrb	r2, [r3, #5]
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	799a      	ldrb	r2, [r3, #6]
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	79da      	ldrb	r2, [r3, #7]
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	7a1a      	ldrb	r2, [r3, #8]
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	721a      	strb	r2, [r3, #8]
}
 800a416:	bf00      	nop
 800a418:	370c      	adds	r7, #12
 800a41a:	46bd      	mov	sp, r7
 800a41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a420:	4770      	bx	lr

0800a422 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800a422:	b480      	push	{r7}
 800a424:	b087      	sub	sp, #28
 800a426:	af00      	add	r7, sp, #0
 800a428:	60f8      	str	r0, [r7, #12]
 800a42a:	60b9      	str	r1, [r7, #8]
 800a42c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800a42e:	2300      	movs	r3, #0
 800a430:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	781a      	ldrb	r2, [r3, #0]
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	785a      	ldrb	r2, [r3, #1]
 800a43e:	68bb      	ldr	r3, [r7, #8]
 800a440:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	789a      	ldrb	r2, [r3, #2]
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	78da      	ldrb	r2, [r3, #3]
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	3304      	adds	r3, #4
 800a456:	781b      	ldrb	r3, [r3, #0]
 800a458:	461a      	mov	r2, r3
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	3305      	adds	r3, #5
 800a45e:	781b      	ldrb	r3, [r3, #0]
 800a460:	021b      	lsls	r3, r3, #8
 800a462:	b29b      	uxth	r3, r3
 800a464:	4313      	orrs	r3, r2
 800a466:	b29a      	uxth	r2, r3
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	799a      	ldrb	r2, [r3, #6]
 800a470:	68bb      	ldr	r3, [r7, #8]
 800a472:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800a474:	68bb      	ldr	r3, [r7, #8]
 800a476:	889b      	ldrh	r3, [r3, #4]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d009      	beq.n	800a490 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800a480:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a484:	d804      	bhi.n	800a490 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800a48a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a48e:	d901      	bls.n	800a494 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800a490:	2303      	movs	r3, #3
 800a492:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d136      	bne.n	800a50c <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	78db      	ldrb	r3, [r3, #3]
 800a4a2:	f003 0303 	and.w	r3, r3, #3
 800a4a6:	2b02      	cmp	r3, #2
 800a4a8:	d108      	bne.n	800a4bc <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	889b      	ldrh	r3, [r3, #4]
 800a4ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4b2:	f240 8097 	bls.w	800a5e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a4b6:	2303      	movs	r3, #3
 800a4b8:	75fb      	strb	r3, [r7, #23]
 800a4ba:	e093      	b.n	800a5e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a4bc:	68bb      	ldr	r3, [r7, #8]
 800a4be:	78db      	ldrb	r3, [r3, #3]
 800a4c0:	f003 0303 	and.w	r3, r3, #3
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d107      	bne.n	800a4d8 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a4c8:	68bb      	ldr	r3, [r7, #8]
 800a4ca:	889b      	ldrh	r3, [r3, #4]
 800a4cc:	2b40      	cmp	r3, #64	@ 0x40
 800a4ce:	f240 8089 	bls.w	800a5e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a4d2:	2303      	movs	r3, #3
 800a4d4:	75fb      	strb	r3, [r7, #23]
 800a4d6:	e085      	b.n	800a5e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a4d8:	68bb      	ldr	r3, [r7, #8]
 800a4da:	78db      	ldrb	r3, [r3, #3]
 800a4dc:	f003 0303 	and.w	r3, r3, #3
 800a4e0:	2b01      	cmp	r3, #1
 800a4e2:	d005      	beq.n	800a4f0 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	78db      	ldrb	r3, [r3, #3]
 800a4e8:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a4ec:	2b03      	cmp	r3, #3
 800a4ee:	d10a      	bne.n	800a506 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a4f0:	68bb      	ldr	r3, [r7, #8]
 800a4f2:	799b      	ldrb	r3, [r3, #6]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d003      	beq.n	800a500 <USBH_ParseEPDesc+0xde>
 800a4f8:	68bb      	ldr	r3, [r7, #8]
 800a4fa:	799b      	ldrb	r3, [r3, #6]
 800a4fc:	2b10      	cmp	r3, #16
 800a4fe:	d970      	bls.n	800a5e2 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800a500:	2303      	movs	r3, #3
 800a502:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a504:	e06d      	b.n	800a5e2 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a506:	2303      	movs	r3, #3
 800a508:	75fb      	strb	r3, [r7, #23]
 800a50a:	e06b      	b.n	800a5e4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a512:	2b01      	cmp	r3, #1
 800a514:	d13c      	bne.n	800a590 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800a516:	68bb      	ldr	r3, [r7, #8]
 800a518:	78db      	ldrb	r3, [r3, #3]
 800a51a:	f003 0303 	and.w	r3, r3, #3
 800a51e:	2b02      	cmp	r3, #2
 800a520:	d005      	beq.n	800a52e <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800a522:	68bb      	ldr	r3, [r7, #8]
 800a524:	78db      	ldrb	r3, [r3, #3]
 800a526:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d106      	bne.n	800a53c <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a52e:	68bb      	ldr	r3, [r7, #8]
 800a530:	889b      	ldrh	r3, [r3, #4]
 800a532:	2b40      	cmp	r3, #64	@ 0x40
 800a534:	d956      	bls.n	800a5e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a536:	2303      	movs	r3, #3
 800a538:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a53a:	e053      	b.n	800a5e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	78db      	ldrb	r3, [r3, #3]
 800a540:	f003 0303 	and.w	r3, r3, #3
 800a544:	2b01      	cmp	r3, #1
 800a546:	d10e      	bne.n	800a566 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	799b      	ldrb	r3, [r3, #6]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d007      	beq.n	800a560 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800a554:	2b10      	cmp	r3, #16
 800a556:	d803      	bhi.n	800a560 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800a558:	68bb      	ldr	r3, [r7, #8]
 800a55a:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800a55c:	2b40      	cmp	r3, #64	@ 0x40
 800a55e:	d941      	bls.n	800a5e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a560:	2303      	movs	r3, #3
 800a562:	75fb      	strb	r3, [r7, #23]
 800a564:	e03e      	b.n	800a5e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a566:	68bb      	ldr	r3, [r7, #8]
 800a568:	78db      	ldrb	r3, [r3, #3]
 800a56a:	f003 0303 	and.w	r3, r3, #3
 800a56e:	2b03      	cmp	r3, #3
 800a570:	d10b      	bne.n	800a58a <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800a572:	68bb      	ldr	r3, [r7, #8]
 800a574:	799b      	ldrb	r3, [r3, #6]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d004      	beq.n	800a584 <USBH_ParseEPDesc+0x162>
 800a57a:	68bb      	ldr	r3, [r7, #8]
 800a57c:	889b      	ldrh	r3, [r3, #4]
 800a57e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a582:	d32f      	bcc.n	800a5e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a584:	2303      	movs	r3, #3
 800a586:	75fb      	strb	r3, [r7, #23]
 800a588:	e02c      	b.n	800a5e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a58a:	2303      	movs	r3, #3
 800a58c:	75fb      	strb	r3, [r7, #23]
 800a58e:	e029      	b.n	800a5e4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a596:	2b02      	cmp	r3, #2
 800a598:	d120      	bne.n	800a5dc <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a59a:	68bb      	ldr	r3, [r7, #8]
 800a59c:	78db      	ldrb	r3, [r3, #3]
 800a59e:	f003 0303 	and.w	r3, r3, #3
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d106      	bne.n	800a5b4 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800a5a6:	68bb      	ldr	r3, [r7, #8]
 800a5a8:	889b      	ldrh	r3, [r3, #4]
 800a5aa:	2b08      	cmp	r3, #8
 800a5ac:	d01a      	beq.n	800a5e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a5ae:	2303      	movs	r3, #3
 800a5b0:	75fb      	strb	r3, [r7, #23]
 800a5b2:	e017      	b.n	800a5e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a5b4:	68bb      	ldr	r3, [r7, #8]
 800a5b6:	78db      	ldrb	r3, [r3, #3]
 800a5b8:	f003 0303 	and.w	r3, r3, #3
 800a5bc:	2b03      	cmp	r3, #3
 800a5be:	d10a      	bne.n	800a5d6 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	799b      	ldrb	r3, [r3, #6]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d003      	beq.n	800a5d0 <USBH_ParseEPDesc+0x1ae>
 800a5c8:	68bb      	ldr	r3, [r7, #8]
 800a5ca:	889b      	ldrh	r3, [r3, #4]
 800a5cc:	2b08      	cmp	r3, #8
 800a5ce:	d909      	bls.n	800a5e4 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a5d0:	2303      	movs	r3, #3
 800a5d2:	75fb      	strb	r3, [r7, #23]
 800a5d4:	e006      	b.n	800a5e4 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a5d6:	2303      	movs	r3, #3
 800a5d8:	75fb      	strb	r3, [r7, #23]
 800a5da:	e003      	b.n	800a5e4 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a5dc:	2303      	movs	r3, #3
 800a5de:	75fb      	strb	r3, [r7, #23]
 800a5e0:	e000      	b.n	800a5e4 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a5e2:	bf00      	nop
  }

  return status;
 800a5e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	371c      	adds	r7, #28
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f0:	4770      	bx	lr

0800a5f2 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a5f2:	b480      	push	{r7}
 800a5f4:	b087      	sub	sp, #28
 800a5f6:	af00      	add	r7, sp, #0
 800a5f8:	60f8      	str	r0, [r7, #12]
 800a5fa:	60b9      	str	r1, [r7, #8]
 800a5fc:	4613      	mov	r3, r2
 800a5fe:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	3301      	adds	r3, #1
 800a604:	781b      	ldrb	r3, [r3, #0]
 800a606:	2b03      	cmp	r3, #3
 800a608:	d120      	bne.n	800a64c <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	781b      	ldrb	r3, [r3, #0]
 800a60e:	1e9a      	subs	r2, r3, #2
 800a610:	88fb      	ldrh	r3, [r7, #6]
 800a612:	4293      	cmp	r3, r2
 800a614:	bf28      	it	cs
 800a616:	4613      	movcs	r3, r2
 800a618:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	3302      	adds	r3, #2
 800a61e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a620:	2300      	movs	r3, #0
 800a622:	82fb      	strh	r3, [r7, #22]
 800a624:	e00b      	b.n	800a63e <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a626:	8afb      	ldrh	r3, [r7, #22]
 800a628:	68fa      	ldr	r2, [r7, #12]
 800a62a:	4413      	add	r3, r2
 800a62c:	781a      	ldrb	r2, [r3, #0]
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a632:	68bb      	ldr	r3, [r7, #8]
 800a634:	3301      	adds	r3, #1
 800a636:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a638:	8afb      	ldrh	r3, [r7, #22]
 800a63a:	3302      	adds	r3, #2
 800a63c:	82fb      	strh	r3, [r7, #22]
 800a63e:	8afa      	ldrh	r2, [r7, #22]
 800a640:	8abb      	ldrh	r3, [r7, #20]
 800a642:	429a      	cmp	r2, r3
 800a644:	d3ef      	bcc.n	800a626 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	2200      	movs	r2, #0
 800a64a:	701a      	strb	r2, [r3, #0]
  }
}
 800a64c:	bf00      	nop
 800a64e:	371c      	adds	r7, #28
 800a650:	46bd      	mov	sp, r7
 800a652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a656:	4770      	bx	lr

0800a658 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a658:	b480      	push	{r7}
 800a65a:	b085      	sub	sp, #20
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
 800a660:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	881b      	ldrh	r3, [r3, #0]
 800a666:	687a      	ldr	r2, [r7, #4]
 800a668:	7812      	ldrb	r2, [r2, #0]
 800a66a:	4413      	add	r3, r2
 800a66c:	b29a      	uxth	r2, r3
 800a66e:	683b      	ldr	r3, [r7, #0]
 800a670:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	781b      	ldrb	r3, [r3, #0]
 800a676:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	4413      	add	r3, r2
 800a67c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a67e:	68fb      	ldr	r3, [r7, #12]
}
 800a680:	4618      	mov	r0, r3
 800a682:	3714      	adds	r7, #20
 800a684:	46bd      	mov	sp, r7
 800a686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68a:	4770      	bx	lr

0800a68c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b086      	sub	sp, #24
 800a690:	af00      	add	r7, sp, #0
 800a692:	60f8      	str	r0, [r7, #12]
 800a694:	60b9      	str	r1, [r7, #8]
 800a696:	4613      	mov	r3, r2
 800a698:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a69a:	2301      	movs	r3, #1
 800a69c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	789b      	ldrb	r3, [r3, #2]
 800a6a2:	2b01      	cmp	r3, #1
 800a6a4:	d002      	beq.n	800a6ac <USBH_CtlReq+0x20>
 800a6a6:	2b02      	cmp	r3, #2
 800a6a8:	d00f      	beq.n	800a6ca <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800a6aa:	e027      	b.n	800a6fc <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	68ba      	ldr	r2, [r7, #8]
 800a6b0:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	88fa      	ldrh	r2, [r7, #6]
 800a6b6:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	2201      	movs	r2, #1
 800a6bc:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	2202      	movs	r2, #2
 800a6c2:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	75fb      	strb	r3, [r7, #23]
      break;
 800a6c8:	e018      	b.n	800a6fc <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800a6ca:	68f8      	ldr	r0, [r7, #12]
 800a6cc:	f000 f81c 	bl	800a708 <USBH_HandleControl>
 800a6d0:	4603      	mov	r3, r0
 800a6d2:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a6d4:	7dfb      	ldrb	r3, [r7, #23]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d002      	beq.n	800a6e0 <USBH_CtlReq+0x54>
 800a6da:	7dfb      	ldrb	r3, [r7, #23]
 800a6dc:	2b03      	cmp	r3, #3
 800a6de:	d106      	bne.n	800a6ee <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	2201      	movs	r2, #1
 800a6e4:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	761a      	strb	r2, [r3, #24]
      break;
 800a6ec:	e005      	b.n	800a6fa <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a6ee:	7dfb      	ldrb	r3, [r7, #23]
 800a6f0:	2b02      	cmp	r3, #2
 800a6f2:	d102      	bne.n	800a6fa <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	709a      	strb	r2, [r3, #2]
      break;
 800a6fa:	bf00      	nop
  }
  return status;
 800a6fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	3718      	adds	r7, #24
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}
	...

0800a708 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b086      	sub	sp, #24
 800a70c:	af02      	add	r7, sp, #8
 800a70e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a710:	2301      	movs	r3, #1
 800a712:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a714:	2300      	movs	r3, #0
 800a716:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	7e1b      	ldrb	r3, [r3, #24]
 800a71c:	3b01      	subs	r3, #1
 800a71e:	2b0a      	cmp	r3, #10
 800a720:	f200 8157 	bhi.w	800a9d2 <USBH_HandleControl+0x2ca>
 800a724:	a201      	add	r2, pc, #4	@ (adr r2, 800a72c <USBH_HandleControl+0x24>)
 800a726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a72a:	bf00      	nop
 800a72c:	0800a759 	.word	0x0800a759
 800a730:	0800a773 	.word	0x0800a773
 800a734:	0800a7dd 	.word	0x0800a7dd
 800a738:	0800a803 	.word	0x0800a803
 800a73c:	0800a83d 	.word	0x0800a83d
 800a740:	0800a867 	.word	0x0800a867
 800a744:	0800a8b9 	.word	0x0800a8b9
 800a748:	0800a8db 	.word	0x0800a8db
 800a74c:	0800a917 	.word	0x0800a917
 800a750:	0800a93d 	.word	0x0800a93d
 800a754:	0800a97b 	.word	0x0800a97b
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f103 0110 	add.w	r1, r3, #16
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	795b      	ldrb	r3, [r3, #5]
 800a762:	461a      	mov	r2, r3
 800a764:	6878      	ldr	r0, [r7, #4]
 800a766:	f000 f945 	bl	800a9f4 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	2202      	movs	r2, #2
 800a76e:	761a      	strb	r2, [r3, #24]
      break;
 800a770:	e13a      	b.n	800a9e8 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	795b      	ldrb	r3, [r3, #5]
 800a776:	4619      	mov	r1, r3
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f000 fcb5 	bl	800b0e8 <USBH_LL_GetURBState>
 800a77e:	4603      	mov	r3, r0
 800a780:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a782:	7bbb      	ldrb	r3, [r7, #14]
 800a784:	2b01      	cmp	r3, #1
 800a786:	d11e      	bne.n	800a7c6 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	7c1b      	ldrb	r3, [r3, #16]
 800a78c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a790:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	8adb      	ldrh	r3, [r3, #22]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d00a      	beq.n	800a7b0 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a79a:	7b7b      	ldrb	r3, [r7, #13]
 800a79c:	2b80      	cmp	r3, #128	@ 0x80
 800a79e:	d103      	bne.n	800a7a8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2203      	movs	r2, #3
 800a7a4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a7a6:	e116      	b.n	800a9d6 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2205      	movs	r2, #5
 800a7ac:	761a      	strb	r2, [r3, #24]
      break;
 800a7ae:	e112      	b.n	800a9d6 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800a7b0:	7b7b      	ldrb	r3, [r7, #13]
 800a7b2:	2b80      	cmp	r3, #128	@ 0x80
 800a7b4:	d103      	bne.n	800a7be <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2209      	movs	r2, #9
 800a7ba:	761a      	strb	r2, [r3, #24]
      break;
 800a7bc:	e10b      	b.n	800a9d6 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	2207      	movs	r2, #7
 800a7c2:	761a      	strb	r2, [r3, #24]
      break;
 800a7c4:	e107      	b.n	800a9d6 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a7c6:	7bbb      	ldrb	r3, [r7, #14]
 800a7c8:	2b04      	cmp	r3, #4
 800a7ca:	d003      	beq.n	800a7d4 <USBH_HandleControl+0xcc>
 800a7cc:	7bbb      	ldrb	r3, [r7, #14]
 800a7ce:	2b02      	cmp	r3, #2
 800a7d0:	f040 8101 	bne.w	800a9d6 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	220b      	movs	r2, #11
 800a7d8:	761a      	strb	r2, [r3, #24]
      break;
 800a7da:	e0fc      	b.n	800a9d6 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a7e2:	b29a      	uxth	r2, r3
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	6899      	ldr	r1, [r3, #8]
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	899a      	ldrh	r2, [r3, #12]
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	791b      	ldrb	r3, [r3, #4]
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f000 f93c 	bl	800aa72 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	2204      	movs	r2, #4
 800a7fe:	761a      	strb	r2, [r3, #24]
      break;
 800a800:	e0f2      	b.n	800a9e8 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	791b      	ldrb	r3, [r3, #4]
 800a806:	4619      	mov	r1, r3
 800a808:	6878      	ldr	r0, [r7, #4]
 800a80a:	f000 fc6d 	bl	800b0e8 <USBH_LL_GetURBState>
 800a80e:	4603      	mov	r3, r0
 800a810:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a812:	7bbb      	ldrb	r3, [r7, #14]
 800a814:	2b01      	cmp	r3, #1
 800a816:	d103      	bne.n	800a820 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2209      	movs	r2, #9
 800a81c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a81e:	e0dc      	b.n	800a9da <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800a820:	7bbb      	ldrb	r3, [r7, #14]
 800a822:	2b05      	cmp	r3, #5
 800a824:	d102      	bne.n	800a82c <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800a826:	2303      	movs	r3, #3
 800a828:	73fb      	strb	r3, [r7, #15]
      break;
 800a82a:	e0d6      	b.n	800a9da <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800a82c:	7bbb      	ldrb	r3, [r7, #14]
 800a82e:	2b04      	cmp	r3, #4
 800a830:	f040 80d3 	bne.w	800a9da <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	220b      	movs	r2, #11
 800a838:	761a      	strb	r2, [r3, #24]
      break;
 800a83a:	e0ce      	b.n	800a9da <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	6899      	ldr	r1, [r3, #8]
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	899a      	ldrh	r2, [r3, #12]
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	795b      	ldrb	r3, [r3, #5]
 800a848:	2001      	movs	r0, #1
 800a84a:	9000      	str	r0, [sp, #0]
 800a84c:	6878      	ldr	r0, [r7, #4]
 800a84e:	f000 f8eb 	bl	800aa28 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a858:	b29a      	uxth	r2, r3
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2206      	movs	r2, #6
 800a862:	761a      	strb	r2, [r3, #24]
      break;
 800a864:	e0c0      	b.n	800a9e8 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	795b      	ldrb	r3, [r3, #5]
 800a86a:	4619      	mov	r1, r3
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f000 fc3b 	bl	800b0e8 <USBH_LL_GetURBState>
 800a872:	4603      	mov	r3, r0
 800a874:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a876:	7bbb      	ldrb	r3, [r7, #14]
 800a878:	2b01      	cmp	r3, #1
 800a87a:	d103      	bne.n	800a884 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2207      	movs	r2, #7
 800a880:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a882:	e0ac      	b.n	800a9de <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800a884:	7bbb      	ldrb	r3, [r7, #14]
 800a886:	2b05      	cmp	r3, #5
 800a888:	d105      	bne.n	800a896 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	220c      	movs	r2, #12
 800a88e:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a890:	2303      	movs	r3, #3
 800a892:	73fb      	strb	r3, [r7, #15]
      break;
 800a894:	e0a3      	b.n	800a9de <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a896:	7bbb      	ldrb	r3, [r7, #14]
 800a898:	2b02      	cmp	r3, #2
 800a89a:	d103      	bne.n	800a8a4 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	2205      	movs	r2, #5
 800a8a0:	761a      	strb	r2, [r3, #24]
      break;
 800a8a2:	e09c      	b.n	800a9de <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800a8a4:	7bbb      	ldrb	r3, [r7, #14]
 800a8a6:	2b04      	cmp	r3, #4
 800a8a8:	f040 8099 	bne.w	800a9de <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	220b      	movs	r2, #11
 800a8b0:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a8b2:	2302      	movs	r3, #2
 800a8b4:	73fb      	strb	r3, [r7, #15]
      break;
 800a8b6:	e092      	b.n	800a9de <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	791b      	ldrb	r3, [r3, #4]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	2100      	movs	r1, #0
 800a8c0:	6878      	ldr	r0, [r7, #4]
 800a8c2:	f000 f8d6 	bl	800aa72 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a8cc:	b29a      	uxth	r2, r3
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2208      	movs	r2, #8
 800a8d6:	761a      	strb	r2, [r3, #24]

      break;
 800a8d8:	e086      	b.n	800a9e8 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	791b      	ldrb	r3, [r3, #4]
 800a8de:	4619      	mov	r1, r3
 800a8e0:	6878      	ldr	r0, [r7, #4]
 800a8e2:	f000 fc01 	bl	800b0e8 <USBH_LL_GetURBState>
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a8ea:	7bbb      	ldrb	r3, [r7, #14]
 800a8ec:	2b01      	cmp	r3, #1
 800a8ee:	d105      	bne.n	800a8fc <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	220d      	movs	r2, #13
 800a8f4:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a8fa:	e072      	b.n	800a9e2 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800a8fc:	7bbb      	ldrb	r3, [r7, #14]
 800a8fe:	2b04      	cmp	r3, #4
 800a900:	d103      	bne.n	800a90a <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	220b      	movs	r2, #11
 800a906:	761a      	strb	r2, [r3, #24]
      break;
 800a908:	e06b      	b.n	800a9e2 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800a90a:	7bbb      	ldrb	r3, [r7, #14]
 800a90c:	2b05      	cmp	r3, #5
 800a90e:	d168      	bne.n	800a9e2 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800a910:	2303      	movs	r3, #3
 800a912:	73fb      	strb	r3, [r7, #15]
      break;
 800a914:	e065      	b.n	800a9e2 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	795b      	ldrb	r3, [r3, #5]
 800a91a:	2201      	movs	r2, #1
 800a91c:	9200      	str	r2, [sp, #0]
 800a91e:	2200      	movs	r2, #0
 800a920:	2100      	movs	r1, #0
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f000 f880 	bl	800aa28 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a92e:	b29a      	uxth	r2, r3
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	220a      	movs	r2, #10
 800a938:	761a      	strb	r2, [r3, #24]
      break;
 800a93a:	e055      	b.n	800a9e8 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	795b      	ldrb	r3, [r3, #5]
 800a940:	4619      	mov	r1, r3
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	f000 fbd0 	bl	800b0e8 <USBH_LL_GetURBState>
 800a948:	4603      	mov	r3, r0
 800a94a:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a94c:	7bbb      	ldrb	r3, [r7, #14]
 800a94e:	2b01      	cmp	r3, #1
 800a950:	d105      	bne.n	800a95e <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800a952:	2300      	movs	r3, #0
 800a954:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	220d      	movs	r2, #13
 800a95a:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a95c:	e043      	b.n	800a9e6 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a95e:	7bbb      	ldrb	r3, [r7, #14]
 800a960:	2b02      	cmp	r3, #2
 800a962:	d103      	bne.n	800a96c <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2209      	movs	r2, #9
 800a968:	761a      	strb	r2, [r3, #24]
      break;
 800a96a:	e03c      	b.n	800a9e6 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800a96c:	7bbb      	ldrb	r3, [r7, #14]
 800a96e:	2b04      	cmp	r3, #4
 800a970:	d139      	bne.n	800a9e6 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	220b      	movs	r2, #11
 800a976:	761a      	strb	r2, [r3, #24]
      break;
 800a978:	e035      	b.n	800a9e6 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	7e5b      	ldrb	r3, [r3, #25]
 800a97e:	3301      	adds	r3, #1
 800a980:	b2da      	uxtb	r2, r3
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	765a      	strb	r2, [r3, #25]
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	7e5b      	ldrb	r3, [r3, #25]
 800a98a:	2b02      	cmp	r3, #2
 800a98c:	d806      	bhi.n	800a99c <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	2201      	movs	r2, #1
 800a992:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2201      	movs	r2, #1
 800a998:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a99a:	e025      	b.n	800a9e8 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a9a2:	2106      	movs	r1, #6
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	795b      	ldrb	r3, [r3, #5]
 800a9b2:	4619      	mov	r1, r3
 800a9b4:	6878      	ldr	r0, [r7, #4]
 800a9b6:	f000 f90d 	bl	800abd4 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	791b      	ldrb	r3, [r3, #4]
 800a9be:	4619      	mov	r1, r3
 800a9c0:	6878      	ldr	r0, [r7, #4]
 800a9c2:	f000 f907 	bl	800abd4 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a9cc:	2302      	movs	r3, #2
 800a9ce:	73fb      	strb	r3, [r7, #15]
      break;
 800a9d0:	e00a      	b.n	800a9e8 <USBH_HandleControl+0x2e0>

    default:
      break;
 800a9d2:	bf00      	nop
 800a9d4:	e008      	b.n	800a9e8 <USBH_HandleControl+0x2e0>
      break;
 800a9d6:	bf00      	nop
 800a9d8:	e006      	b.n	800a9e8 <USBH_HandleControl+0x2e0>
      break;
 800a9da:	bf00      	nop
 800a9dc:	e004      	b.n	800a9e8 <USBH_HandleControl+0x2e0>
      break;
 800a9de:	bf00      	nop
 800a9e0:	e002      	b.n	800a9e8 <USBH_HandleControl+0x2e0>
      break;
 800a9e2:	bf00      	nop
 800a9e4:	e000      	b.n	800a9e8 <USBH_HandleControl+0x2e0>
      break;
 800a9e6:	bf00      	nop
  }

  return status;
 800a9e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	3710      	adds	r7, #16
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	bd80      	pop	{r7, pc}
 800a9f2:	bf00      	nop

0800a9f4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b088      	sub	sp, #32
 800a9f8:	af04      	add	r7, sp, #16
 800a9fa:	60f8      	str	r0, [r7, #12]
 800a9fc:	60b9      	str	r1, [r7, #8]
 800a9fe:	4613      	mov	r3, r2
 800aa00:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800aa02:	79f9      	ldrb	r1, [r7, #7]
 800aa04:	2300      	movs	r3, #0
 800aa06:	9303      	str	r3, [sp, #12]
 800aa08:	2308      	movs	r3, #8
 800aa0a:	9302      	str	r3, [sp, #8]
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	9301      	str	r3, [sp, #4]
 800aa10:	2300      	movs	r3, #0
 800aa12:	9300      	str	r3, [sp, #0]
 800aa14:	2300      	movs	r3, #0
 800aa16:	2200      	movs	r2, #0
 800aa18:	68f8      	ldr	r0, [r7, #12]
 800aa1a:	f000 fb34 	bl	800b086 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800aa1e:	2300      	movs	r3, #0
}
 800aa20:	4618      	mov	r0, r3
 800aa22:	3710      	adds	r7, #16
 800aa24:	46bd      	mov	sp, r7
 800aa26:	bd80      	pop	{r7, pc}

0800aa28 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b088      	sub	sp, #32
 800aa2c:	af04      	add	r7, sp, #16
 800aa2e:	60f8      	str	r0, [r7, #12]
 800aa30:	60b9      	str	r1, [r7, #8]
 800aa32:	4611      	mov	r1, r2
 800aa34:	461a      	mov	r2, r3
 800aa36:	460b      	mov	r3, r1
 800aa38:	80fb      	strh	r3, [r7, #6]
 800aa3a:	4613      	mov	r3, r2
 800aa3c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d001      	beq.n	800aa4c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800aa4c:	7979      	ldrb	r1, [r7, #5]
 800aa4e:	7e3b      	ldrb	r3, [r7, #24]
 800aa50:	9303      	str	r3, [sp, #12]
 800aa52:	88fb      	ldrh	r3, [r7, #6]
 800aa54:	9302      	str	r3, [sp, #8]
 800aa56:	68bb      	ldr	r3, [r7, #8]
 800aa58:	9301      	str	r3, [sp, #4]
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	9300      	str	r3, [sp, #0]
 800aa5e:	2300      	movs	r3, #0
 800aa60:	2200      	movs	r2, #0
 800aa62:	68f8      	ldr	r0, [r7, #12]
 800aa64:	f000 fb0f 	bl	800b086 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800aa68:	2300      	movs	r3, #0
}
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	3710      	adds	r7, #16
 800aa6e:	46bd      	mov	sp, r7
 800aa70:	bd80      	pop	{r7, pc}

0800aa72 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800aa72:	b580      	push	{r7, lr}
 800aa74:	b088      	sub	sp, #32
 800aa76:	af04      	add	r7, sp, #16
 800aa78:	60f8      	str	r0, [r7, #12]
 800aa7a:	60b9      	str	r1, [r7, #8]
 800aa7c:	4611      	mov	r1, r2
 800aa7e:	461a      	mov	r2, r3
 800aa80:	460b      	mov	r3, r1
 800aa82:	80fb      	strh	r3, [r7, #6]
 800aa84:	4613      	mov	r3, r2
 800aa86:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800aa88:	7979      	ldrb	r1, [r7, #5]
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	9303      	str	r3, [sp, #12]
 800aa8e:	88fb      	ldrh	r3, [r7, #6]
 800aa90:	9302      	str	r3, [sp, #8]
 800aa92:	68bb      	ldr	r3, [r7, #8]
 800aa94:	9301      	str	r3, [sp, #4]
 800aa96:	2301      	movs	r3, #1
 800aa98:	9300      	str	r3, [sp, #0]
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	2201      	movs	r2, #1
 800aa9e:	68f8      	ldr	r0, [r7, #12]
 800aaa0:	f000 faf1 	bl	800b086 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800aaa4:	2300      	movs	r3, #0

}
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	3710      	adds	r7, #16
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	bd80      	pop	{r7, pc}

0800aaae <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800aaae:	b580      	push	{r7, lr}
 800aab0:	b088      	sub	sp, #32
 800aab2:	af04      	add	r7, sp, #16
 800aab4:	60f8      	str	r0, [r7, #12]
 800aab6:	60b9      	str	r1, [r7, #8]
 800aab8:	4611      	mov	r1, r2
 800aaba:	461a      	mov	r2, r3
 800aabc:	460b      	mov	r3, r1
 800aabe:	80fb      	strh	r3, [r7, #6]
 800aac0:	4613      	mov	r3, r2
 800aac2:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d001      	beq.n	800aad2 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800aace:	2300      	movs	r3, #0
 800aad0:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800aad2:	7979      	ldrb	r1, [r7, #5]
 800aad4:	7e3b      	ldrb	r3, [r7, #24]
 800aad6:	9303      	str	r3, [sp, #12]
 800aad8:	88fb      	ldrh	r3, [r7, #6]
 800aada:	9302      	str	r3, [sp, #8]
 800aadc:	68bb      	ldr	r3, [r7, #8]
 800aade:	9301      	str	r3, [sp, #4]
 800aae0:	2301      	movs	r3, #1
 800aae2:	9300      	str	r3, [sp, #0]
 800aae4:	2302      	movs	r3, #2
 800aae6:	2200      	movs	r2, #0
 800aae8:	68f8      	ldr	r0, [r7, #12]
 800aaea:	f000 facc 	bl	800b086 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800aaee:	2300      	movs	r3, #0
}
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	3710      	adds	r7, #16
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	bd80      	pop	{r7, pc}

0800aaf8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b088      	sub	sp, #32
 800aafc:	af04      	add	r7, sp, #16
 800aafe:	60f8      	str	r0, [r7, #12]
 800ab00:	60b9      	str	r1, [r7, #8]
 800ab02:	4611      	mov	r1, r2
 800ab04:	461a      	mov	r2, r3
 800ab06:	460b      	mov	r3, r1
 800ab08:	80fb      	strh	r3, [r7, #6]
 800ab0a:	4613      	mov	r3, r2
 800ab0c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ab0e:	7979      	ldrb	r1, [r7, #5]
 800ab10:	2300      	movs	r3, #0
 800ab12:	9303      	str	r3, [sp, #12]
 800ab14:	88fb      	ldrh	r3, [r7, #6]
 800ab16:	9302      	str	r3, [sp, #8]
 800ab18:	68bb      	ldr	r3, [r7, #8]
 800ab1a:	9301      	str	r3, [sp, #4]
 800ab1c:	2301      	movs	r3, #1
 800ab1e:	9300      	str	r3, [sp, #0]
 800ab20:	2302      	movs	r3, #2
 800ab22:	2201      	movs	r2, #1
 800ab24:	68f8      	ldr	r0, [r7, #12]
 800ab26:	f000 faae 	bl	800b086 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ab2a:	2300      	movs	r3, #0
}
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	3710      	adds	r7, #16
 800ab30:	46bd      	mov	sp, r7
 800ab32:	bd80      	pop	{r7, pc}

0800ab34 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b086      	sub	sp, #24
 800ab38:	af04      	add	r7, sp, #16
 800ab3a:	6078      	str	r0, [r7, #4]
 800ab3c:	4608      	mov	r0, r1
 800ab3e:	4611      	mov	r1, r2
 800ab40:	461a      	mov	r2, r3
 800ab42:	4603      	mov	r3, r0
 800ab44:	70fb      	strb	r3, [r7, #3]
 800ab46:	460b      	mov	r3, r1
 800ab48:	70bb      	strb	r3, [r7, #2]
 800ab4a:	4613      	mov	r3, r2
 800ab4c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800ab4e:	7878      	ldrb	r0, [r7, #1]
 800ab50:	78ba      	ldrb	r2, [r7, #2]
 800ab52:	78f9      	ldrb	r1, [r7, #3]
 800ab54:	8b3b      	ldrh	r3, [r7, #24]
 800ab56:	9302      	str	r3, [sp, #8]
 800ab58:	7d3b      	ldrb	r3, [r7, #20]
 800ab5a:	9301      	str	r3, [sp, #4]
 800ab5c:	7c3b      	ldrb	r3, [r7, #16]
 800ab5e:	9300      	str	r3, [sp, #0]
 800ab60:	4603      	mov	r3, r0
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	f000 fa53 	bl	800b00e <USBH_LL_OpenPipe>

  return USBH_OK;
 800ab68:	2300      	movs	r3, #0
}
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	3708      	adds	r7, #8
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}

0800ab72 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800ab72:	b580      	push	{r7, lr}
 800ab74:	b082      	sub	sp, #8
 800ab76:	af00      	add	r7, sp, #0
 800ab78:	6078      	str	r0, [r7, #4]
 800ab7a:	460b      	mov	r3, r1
 800ab7c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800ab7e:	78fb      	ldrb	r3, [r7, #3]
 800ab80:	4619      	mov	r1, r3
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f000 fa72 	bl	800b06c <USBH_LL_ClosePipe>

  return USBH_OK;
 800ab88:	2300      	movs	r3, #0
}
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	3708      	adds	r7, #8
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bd80      	pop	{r7, pc}

0800ab92 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800ab92:	b580      	push	{r7, lr}
 800ab94:	b084      	sub	sp, #16
 800ab96:	af00      	add	r7, sp, #0
 800ab98:	6078      	str	r0, [r7, #4]
 800ab9a:	460b      	mov	r3, r1
 800ab9c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800ab9e:	6878      	ldr	r0, [r7, #4]
 800aba0:	f000 f836 	bl	800ac10 <USBH_GetFreePipe>
 800aba4:	4603      	mov	r3, r0
 800aba6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800aba8:	89fb      	ldrh	r3, [r7, #14]
 800abaa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800abae:	4293      	cmp	r3, r2
 800abb0:	d00a      	beq.n	800abc8 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800abb2:	78fa      	ldrb	r2, [r7, #3]
 800abb4:	89fb      	ldrh	r3, [r7, #14]
 800abb6:	f003 030f 	and.w	r3, r3, #15
 800abba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800abbe:	6879      	ldr	r1, [r7, #4]
 800abc0:	33e0      	adds	r3, #224	@ 0xe0
 800abc2:	009b      	lsls	r3, r3, #2
 800abc4:	440b      	add	r3, r1
 800abc6:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800abc8:	89fb      	ldrh	r3, [r7, #14]
 800abca:	b2db      	uxtb	r3, r3
}
 800abcc:	4618      	mov	r0, r3
 800abce:	3710      	adds	r7, #16
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}

0800abd4 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800abd4:	b480      	push	{r7}
 800abd6:	b083      	sub	sp, #12
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
 800abdc:	460b      	mov	r3, r1
 800abde:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800abe0:	78fb      	ldrb	r3, [r7, #3]
 800abe2:	2b0f      	cmp	r3, #15
 800abe4:	d80d      	bhi.n	800ac02 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800abe6:	78fb      	ldrb	r3, [r7, #3]
 800abe8:	687a      	ldr	r2, [r7, #4]
 800abea:	33e0      	adds	r3, #224	@ 0xe0
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	4413      	add	r3, r2
 800abf0:	685a      	ldr	r2, [r3, #4]
 800abf2:	78fb      	ldrb	r3, [r7, #3]
 800abf4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800abf8:	6879      	ldr	r1, [r7, #4]
 800abfa:	33e0      	adds	r3, #224	@ 0xe0
 800abfc:	009b      	lsls	r3, r3, #2
 800abfe:	440b      	add	r3, r1
 800ac00:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800ac02:	2300      	movs	r3, #0
}
 800ac04:	4618      	mov	r0, r3
 800ac06:	370c      	adds	r7, #12
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0e:	4770      	bx	lr

0800ac10 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800ac10:	b480      	push	{r7}
 800ac12:	b085      	sub	sp, #20
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800ac18:	2300      	movs	r3, #0
 800ac1a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	73fb      	strb	r3, [r7, #15]
 800ac20:	e00f      	b.n	800ac42 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800ac22:	7bfb      	ldrb	r3, [r7, #15]
 800ac24:	687a      	ldr	r2, [r7, #4]
 800ac26:	33e0      	adds	r3, #224	@ 0xe0
 800ac28:	009b      	lsls	r3, r3, #2
 800ac2a:	4413      	add	r3, r2
 800ac2c:	685b      	ldr	r3, [r3, #4]
 800ac2e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d102      	bne.n	800ac3c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800ac36:	7bfb      	ldrb	r3, [r7, #15]
 800ac38:	b29b      	uxth	r3, r3
 800ac3a:	e007      	b.n	800ac4c <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800ac3c:	7bfb      	ldrb	r3, [r7, #15]
 800ac3e:	3301      	adds	r3, #1
 800ac40:	73fb      	strb	r3, [r7, #15]
 800ac42:	7bfb      	ldrb	r3, [r7, #15]
 800ac44:	2b0f      	cmp	r3, #15
 800ac46:	d9ec      	bls.n	800ac22 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800ac48:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	3714      	adds	r7, #20
 800ac50:	46bd      	mov	sp, r7
 800ac52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac56:	4770      	bx	lr

0800ac58 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800ac5c:	2201      	movs	r2, #1
 800ac5e:	490e      	ldr	r1, [pc, #56]	@ (800ac98 <MX_USB_HOST_Init+0x40>)
 800ac60:	480e      	ldr	r0, [pc, #56]	@ (800ac9c <MX_USB_HOST_Init+0x44>)
 800ac62:	f7fe fb0f 	bl	8009284 <USBH_Init>
 800ac66:	4603      	mov	r3, r0
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d001      	beq.n	800ac70 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800ac6c:	f7f6 fbe8 	bl	8001440 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800ac70:	490b      	ldr	r1, [pc, #44]	@ (800aca0 <MX_USB_HOST_Init+0x48>)
 800ac72:	480a      	ldr	r0, [pc, #40]	@ (800ac9c <MX_USB_HOST_Init+0x44>)
 800ac74:	f7fe fbb1 	bl	80093da <USBH_RegisterClass>
 800ac78:	4603      	mov	r3, r0
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d001      	beq.n	800ac82 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800ac7e:	f7f6 fbdf 	bl	8001440 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800ac82:	4806      	ldr	r0, [pc, #24]	@ (800ac9c <MX_USB_HOST_Init+0x44>)
 800ac84:	f7fe fc35 	bl	80094f2 <USBH_Start>
 800ac88:	4603      	mov	r3, r0
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d001      	beq.n	800ac92 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800ac8e:	f7f6 fbd7 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800ac92:	bf00      	nop
 800ac94:	bd80      	pop	{r7, pc}
 800ac96:	bf00      	nop
 800ac98:	0800acb9 	.word	0x0800acb9
 800ac9c:	20000800 	.word	0x20000800
 800aca0:	20000618 	.word	0x20000618

0800aca4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800aca8:	4802      	ldr	r0, [pc, #8]	@ (800acb4 <MX_USB_HOST_Process+0x10>)
 800acaa:	f7fe fc33 	bl	8009514 <USBH_Process>
}
 800acae:	bf00      	nop
 800acb0:	bd80      	pop	{r7, pc}
 800acb2:	bf00      	nop
 800acb4:	20000800 	.word	0x20000800

0800acb8 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800acb8:	b480      	push	{r7}
 800acba:	b083      	sub	sp, #12
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
 800acc0:	460b      	mov	r3, r1
 800acc2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800acc4:	78fb      	ldrb	r3, [r7, #3]
 800acc6:	3b01      	subs	r3, #1
 800acc8:	2b04      	cmp	r3, #4
 800acca:	d819      	bhi.n	800ad00 <USBH_UserProcess+0x48>
 800accc:	a201      	add	r2, pc, #4	@ (adr r2, 800acd4 <USBH_UserProcess+0x1c>)
 800acce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acd2:	bf00      	nop
 800acd4:	0800ad01 	.word	0x0800ad01
 800acd8:	0800acf1 	.word	0x0800acf1
 800acdc:	0800ad01 	.word	0x0800ad01
 800ace0:	0800acf9 	.word	0x0800acf9
 800ace4:	0800ace9 	.word	0x0800ace9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800ace8:	4b09      	ldr	r3, [pc, #36]	@ (800ad10 <USBH_UserProcess+0x58>)
 800acea:	2203      	movs	r2, #3
 800acec:	701a      	strb	r2, [r3, #0]
  break;
 800acee:	e008      	b.n	800ad02 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800acf0:	4b07      	ldr	r3, [pc, #28]	@ (800ad10 <USBH_UserProcess+0x58>)
 800acf2:	2202      	movs	r2, #2
 800acf4:	701a      	strb	r2, [r3, #0]
  break;
 800acf6:	e004      	b.n	800ad02 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800acf8:	4b05      	ldr	r3, [pc, #20]	@ (800ad10 <USBH_UserProcess+0x58>)
 800acfa:	2201      	movs	r2, #1
 800acfc:	701a      	strb	r2, [r3, #0]
  break;
 800acfe:	e000      	b.n	800ad02 <USBH_UserProcess+0x4a>

  default:
  break;
 800ad00:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800ad02:	bf00      	nop
 800ad04:	370c      	adds	r7, #12
 800ad06:	46bd      	mov	sp, r7
 800ad08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0c:	4770      	bx	lr
 800ad0e:	bf00      	nop
 800ad10:	20000bd8 	.word	0x20000bd8

0800ad14 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b08a      	sub	sp, #40	@ 0x28
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ad1c:	f107 0314 	add.w	r3, r7, #20
 800ad20:	2200      	movs	r2, #0
 800ad22:	601a      	str	r2, [r3, #0]
 800ad24:	605a      	str	r2, [r3, #4]
 800ad26:	609a      	str	r2, [r3, #8]
 800ad28:	60da      	str	r2, [r3, #12]
 800ad2a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad34:	d147      	bne.n	800adc6 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ad36:	2300      	movs	r3, #0
 800ad38:	613b      	str	r3, [r7, #16]
 800ad3a:	4b25      	ldr	r3, [pc, #148]	@ (800add0 <HAL_HCD_MspInit+0xbc>)
 800ad3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad3e:	4a24      	ldr	r2, [pc, #144]	@ (800add0 <HAL_HCD_MspInit+0xbc>)
 800ad40:	f043 0301 	orr.w	r3, r3, #1
 800ad44:	6313      	str	r3, [r2, #48]	@ 0x30
 800ad46:	4b22      	ldr	r3, [pc, #136]	@ (800add0 <HAL_HCD_MspInit+0xbc>)
 800ad48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad4a:	f003 0301 	and.w	r3, r3, #1
 800ad4e:	613b      	str	r3, [r7, #16]
 800ad50:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800ad52:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ad56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ad58:	2300      	movs	r3, #0
 800ad5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800ad60:	f107 0314 	add.w	r3, r7, #20
 800ad64:	4619      	mov	r1, r3
 800ad66:	481b      	ldr	r0, [pc, #108]	@ (800add4 <HAL_HCD_MspInit+0xc0>)
 800ad68:	f7f8 f968 	bl	800303c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800ad6c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800ad70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ad72:	2302      	movs	r3, #2
 800ad74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ad76:	2300      	movs	r3, #0
 800ad78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ad7e:	230a      	movs	r3, #10
 800ad80:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ad82:	f107 0314 	add.w	r3, r7, #20
 800ad86:	4619      	mov	r1, r3
 800ad88:	4812      	ldr	r0, [pc, #72]	@ (800add4 <HAL_HCD_MspInit+0xc0>)
 800ad8a:	f7f8 f957 	bl	800303c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ad8e:	4b10      	ldr	r3, [pc, #64]	@ (800add0 <HAL_HCD_MspInit+0xbc>)
 800ad90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad92:	4a0f      	ldr	r2, [pc, #60]	@ (800add0 <HAL_HCD_MspInit+0xbc>)
 800ad94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad98:	6353      	str	r3, [r2, #52]	@ 0x34
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	60fb      	str	r3, [r7, #12]
 800ad9e:	4b0c      	ldr	r3, [pc, #48]	@ (800add0 <HAL_HCD_MspInit+0xbc>)
 800ada0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ada2:	4a0b      	ldr	r2, [pc, #44]	@ (800add0 <HAL_HCD_MspInit+0xbc>)
 800ada4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ada8:	6453      	str	r3, [r2, #68]	@ 0x44
 800adaa:	4b09      	ldr	r3, [pc, #36]	@ (800add0 <HAL_HCD_MspInit+0xbc>)
 800adac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800adb2:	60fb      	str	r3, [r7, #12]
 800adb4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800adb6:	2200      	movs	r2, #0
 800adb8:	2100      	movs	r1, #0
 800adba:	2043      	movs	r0, #67	@ 0x43
 800adbc:	f7f8 f907 	bl	8002fce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800adc0:	2043      	movs	r0, #67	@ 0x43
 800adc2:	f7f8 f920 	bl	8003006 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800adc6:	bf00      	nop
 800adc8:	3728      	adds	r7, #40	@ 0x28
 800adca:	46bd      	mov	sp, r7
 800adcc:	bd80      	pop	{r7, pc}
 800adce:	bf00      	nop
 800add0:	40023800 	.word	0x40023800
 800add4:	40020000 	.word	0x40020000

0800add8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b082      	sub	sp, #8
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ade6:	4618      	mov	r0, r3
 800ade8:	f7fe ff6d 	bl	8009cc6 <USBH_LL_IncTimer>
}
 800adec:	bf00      	nop
 800adee:	3708      	adds	r7, #8
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}

0800adf4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b082      	sub	sp, #8
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ae02:	4618      	mov	r0, r3
 800ae04:	f7fe ffa9 	bl	8009d5a <USBH_LL_Connect>
}
 800ae08:	bf00      	nop
 800ae0a:	3708      	adds	r7, #8
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	bd80      	pop	{r7, pc}

0800ae10 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b082      	sub	sp, #8
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ae1e:	4618      	mov	r0, r3
 800ae20:	f7fe ffb2 	bl	8009d88 <USBH_LL_Disconnect>
}
 800ae24:	bf00      	nop
 800ae26:	3708      	adds	r7, #8
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	bd80      	pop	{r7, pc}

0800ae2c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800ae2c:	b480      	push	{r7}
 800ae2e:	b083      	sub	sp, #12
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
 800ae34:	460b      	mov	r3, r1
 800ae36:	70fb      	strb	r3, [r7, #3]
 800ae38:	4613      	mov	r3, r2
 800ae3a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800ae3c:	bf00      	nop
 800ae3e:	370c      	adds	r7, #12
 800ae40:	46bd      	mov	sp, r7
 800ae42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae46:	4770      	bx	lr

0800ae48 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	b082      	sub	sp, #8
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ae56:	4618      	mov	r0, r3
 800ae58:	f7fe ff5f 	bl	8009d1a <USBH_LL_PortEnabled>
}
 800ae5c:	bf00      	nop
 800ae5e:	3708      	adds	r7, #8
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bd80      	pop	{r7, pc}

0800ae64 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b082      	sub	sp, #8
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ae72:	4618      	mov	r0, r3
 800ae74:	f7fe ff5f 	bl	8009d36 <USBH_LL_PortDisabled>
}
 800ae78:	bf00      	nop
 800ae7a:	3708      	adds	r7, #8
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}

0800ae80 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b082      	sub	sp, #8
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800ae8e:	2b01      	cmp	r3, #1
 800ae90:	d12a      	bne.n	800aee8 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800ae92:	4a18      	ldr	r2, [pc, #96]	@ (800aef4 <USBH_LL_Init+0x74>)
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	4a15      	ldr	r2, [pc, #84]	@ (800aef4 <USBH_LL_Init+0x74>)
 800ae9e:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800aea2:	4b14      	ldr	r3, [pc, #80]	@ (800aef4 <USBH_LL_Init+0x74>)
 800aea4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800aea8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800aeaa:	4b12      	ldr	r3, [pc, #72]	@ (800aef4 <USBH_LL_Init+0x74>)
 800aeac:	2208      	movs	r2, #8
 800aeae:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800aeb0:	4b10      	ldr	r3, [pc, #64]	@ (800aef4 <USBH_LL_Init+0x74>)
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800aeb6:	4b0f      	ldr	r3, [pc, #60]	@ (800aef4 <USBH_LL_Init+0x74>)
 800aeb8:	2200      	movs	r2, #0
 800aeba:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800aebc:	4b0d      	ldr	r3, [pc, #52]	@ (800aef4 <USBH_LL_Init+0x74>)
 800aebe:	2202      	movs	r2, #2
 800aec0:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800aec2:	4b0c      	ldr	r3, [pc, #48]	@ (800aef4 <USBH_LL_Init+0x74>)
 800aec4:	2200      	movs	r2, #0
 800aec6:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800aec8:	480a      	ldr	r0, [pc, #40]	@ (800aef4 <USBH_LL_Init+0x74>)
 800aeca:	f7f8 fa9d 	bl	8003408 <HAL_HCD_Init>
 800aece:	4603      	mov	r3, r0
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d001      	beq.n	800aed8 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800aed4:	f7f6 fab4 	bl	8001440 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800aed8:	4806      	ldr	r0, [pc, #24]	@ (800aef4 <USBH_LL_Init+0x74>)
 800aeda:	f7f8 fedb 	bl	8003c94 <HAL_HCD_GetCurrentFrame>
 800aede:	4603      	mov	r3, r0
 800aee0:	4619      	mov	r1, r3
 800aee2:	6878      	ldr	r0, [r7, #4]
 800aee4:	f7fe fee0 	bl	8009ca8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800aee8:	2300      	movs	r3, #0
}
 800aeea:	4618      	mov	r0, r3
 800aeec:	3708      	adds	r7, #8
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}
 800aef2:	bf00      	nop
 800aef4:	20000bdc 	.word	0x20000bdc

0800aef8 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b084      	sub	sp, #16
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af00:	2300      	movs	r3, #0
 800af02:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800af04:	2300      	movs	r3, #0
 800af06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800af0e:	4618      	mov	r0, r3
 800af10:	f7f8 fe48 	bl	8003ba4 <HAL_HCD_Start>
 800af14:	4603      	mov	r3, r0
 800af16:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800af18:	7bfb      	ldrb	r3, [r7, #15]
 800af1a:	4618      	mov	r0, r3
 800af1c:	f000 f94c 	bl	800b1b8 <USBH_Get_USB_Status>
 800af20:	4603      	mov	r3, r0
 800af22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af24:	7bbb      	ldrb	r3, [r7, #14]
}
 800af26:	4618      	mov	r0, r3
 800af28:	3710      	adds	r7, #16
 800af2a:	46bd      	mov	sp, r7
 800af2c:	bd80      	pop	{r7, pc}

0800af2e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800af2e:	b580      	push	{r7, lr}
 800af30:	b084      	sub	sp, #16
 800af32:	af00      	add	r7, sp, #0
 800af34:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af36:	2300      	movs	r3, #0
 800af38:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800af3a:	2300      	movs	r3, #0
 800af3c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800af44:	4618      	mov	r0, r3
 800af46:	f7f8 fe50 	bl	8003bea <HAL_HCD_Stop>
 800af4a:	4603      	mov	r3, r0
 800af4c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800af4e:	7bfb      	ldrb	r3, [r7, #15]
 800af50:	4618      	mov	r0, r3
 800af52:	f000 f931 	bl	800b1b8 <USBH_Get_USB_Status>
 800af56:	4603      	mov	r3, r0
 800af58:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af5a:	7bbb      	ldrb	r3, [r7, #14]
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	3710      	adds	r7, #16
 800af60:	46bd      	mov	sp, r7
 800af62:	bd80      	pop	{r7, pc}

0800af64 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b084      	sub	sp, #16
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800af6c:	2301      	movs	r3, #1
 800af6e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800af76:	4618      	mov	r0, r3
 800af78:	f7f8 fe9a 	bl	8003cb0 <HAL_HCD_GetCurrentSpeed>
 800af7c:	4603      	mov	r3, r0
 800af7e:	2b02      	cmp	r3, #2
 800af80:	d00c      	beq.n	800af9c <USBH_LL_GetSpeed+0x38>
 800af82:	2b02      	cmp	r3, #2
 800af84:	d80d      	bhi.n	800afa2 <USBH_LL_GetSpeed+0x3e>
 800af86:	2b00      	cmp	r3, #0
 800af88:	d002      	beq.n	800af90 <USBH_LL_GetSpeed+0x2c>
 800af8a:	2b01      	cmp	r3, #1
 800af8c:	d003      	beq.n	800af96 <USBH_LL_GetSpeed+0x32>
 800af8e:	e008      	b.n	800afa2 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800af90:	2300      	movs	r3, #0
 800af92:	73fb      	strb	r3, [r7, #15]
    break;
 800af94:	e008      	b.n	800afa8 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800af96:	2301      	movs	r3, #1
 800af98:	73fb      	strb	r3, [r7, #15]
    break;
 800af9a:	e005      	b.n	800afa8 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800af9c:	2302      	movs	r3, #2
 800af9e:	73fb      	strb	r3, [r7, #15]
    break;
 800afa0:	e002      	b.n	800afa8 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800afa2:	2301      	movs	r3, #1
 800afa4:	73fb      	strb	r3, [r7, #15]
    break;
 800afa6:	bf00      	nop
  }
  return  speed;
 800afa8:	7bfb      	ldrb	r3, [r7, #15]
}
 800afaa:	4618      	mov	r0, r3
 800afac:	3710      	adds	r7, #16
 800afae:	46bd      	mov	sp, r7
 800afb0:	bd80      	pop	{r7, pc}

0800afb2 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800afb2:	b580      	push	{r7, lr}
 800afb4:	b084      	sub	sp, #16
 800afb6:	af00      	add	r7, sp, #0
 800afb8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afba:	2300      	movs	r3, #0
 800afbc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800afbe:	2300      	movs	r3, #0
 800afc0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800afc8:	4618      	mov	r0, r3
 800afca:	f7f8 fe2b 	bl	8003c24 <HAL_HCD_ResetPort>
 800afce:	4603      	mov	r3, r0
 800afd0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800afd2:	7bfb      	ldrb	r3, [r7, #15]
 800afd4:	4618      	mov	r0, r3
 800afd6:	f000 f8ef 	bl	800b1b8 <USBH_Get_USB_Status>
 800afda:	4603      	mov	r3, r0
 800afdc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800afde:	7bbb      	ldrb	r3, [r7, #14]
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	3710      	adds	r7, #16
 800afe4:	46bd      	mov	sp, r7
 800afe6:	bd80      	pop	{r7, pc}

0800afe8 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	b082      	sub	sp, #8
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
 800aff0:	460b      	mov	r3, r1
 800aff2:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800affa:	78fa      	ldrb	r2, [r7, #3]
 800affc:	4611      	mov	r1, r2
 800affe:	4618      	mov	r0, r3
 800b000:	f7f8 fe33 	bl	8003c6a <HAL_HCD_HC_GetXferCount>
 800b004:	4603      	mov	r3, r0
}
 800b006:	4618      	mov	r0, r3
 800b008:	3708      	adds	r7, #8
 800b00a:	46bd      	mov	sp, r7
 800b00c:	bd80      	pop	{r7, pc}

0800b00e <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800b00e:	b590      	push	{r4, r7, lr}
 800b010:	b089      	sub	sp, #36	@ 0x24
 800b012:	af04      	add	r7, sp, #16
 800b014:	6078      	str	r0, [r7, #4]
 800b016:	4608      	mov	r0, r1
 800b018:	4611      	mov	r1, r2
 800b01a:	461a      	mov	r2, r3
 800b01c:	4603      	mov	r3, r0
 800b01e:	70fb      	strb	r3, [r7, #3]
 800b020:	460b      	mov	r3, r1
 800b022:	70bb      	strb	r3, [r7, #2]
 800b024:	4613      	mov	r3, r2
 800b026:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b028:	2300      	movs	r3, #0
 800b02a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b02c:	2300      	movs	r3, #0
 800b02e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b036:	787c      	ldrb	r4, [r7, #1]
 800b038:	78ba      	ldrb	r2, [r7, #2]
 800b03a:	78f9      	ldrb	r1, [r7, #3]
 800b03c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b03e:	9302      	str	r3, [sp, #8]
 800b040:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b044:	9301      	str	r3, [sp, #4]
 800b046:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b04a:	9300      	str	r3, [sp, #0]
 800b04c:	4623      	mov	r3, r4
 800b04e:	f7f8 fa42 	bl	80034d6 <HAL_HCD_HC_Init>
 800b052:	4603      	mov	r3, r0
 800b054:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b056:	7bfb      	ldrb	r3, [r7, #15]
 800b058:	4618      	mov	r0, r3
 800b05a:	f000 f8ad 	bl	800b1b8 <USBH_Get_USB_Status>
 800b05e:	4603      	mov	r3, r0
 800b060:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b062:	7bbb      	ldrb	r3, [r7, #14]
}
 800b064:	4618      	mov	r0, r3
 800b066:	3714      	adds	r7, #20
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd90      	pop	{r4, r7, pc}

0800b06c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b06c:	b480      	push	{r7}
 800b06e:	b083      	sub	sp, #12
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
 800b074:	460b      	mov	r3, r1
 800b076:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800b078:	2300      	movs	r3, #0
}
 800b07a:	4618      	mov	r0, r3
 800b07c:	370c      	adds	r7, #12
 800b07e:	46bd      	mov	sp, r7
 800b080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b084:	4770      	bx	lr

0800b086 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b086:	b590      	push	{r4, r7, lr}
 800b088:	b089      	sub	sp, #36	@ 0x24
 800b08a:	af04      	add	r7, sp, #16
 800b08c:	6078      	str	r0, [r7, #4]
 800b08e:	4608      	mov	r0, r1
 800b090:	4611      	mov	r1, r2
 800b092:	461a      	mov	r2, r3
 800b094:	4603      	mov	r3, r0
 800b096:	70fb      	strb	r3, [r7, #3]
 800b098:	460b      	mov	r3, r1
 800b09a:	70bb      	strb	r3, [r7, #2]
 800b09c:	4613      	mov	r3, r2
 800b09e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b0ae:	787c      	ldrb	r4, [r7, #1]
 800b0b0:	78ba      	ldrb	r2, [r7, #2]
 800b0b2:	78f9      	ldrb	r1, [r7, #3]
 800b0b4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b0b8:	9303      	str	r3, [sp, #12]
 800b0ba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b0bc:	9302      	str	r3, [sp, #8]
 800b0be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0c0:	9301      	str	r3, [sp, #4]
 800b0c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b0c6:	9300      	str	r3, [sp, #0]
 800b0c8:	4623      	mov	r3, r4
 800b0ca:	f7f8 fabd 	bl	8003648 <HAL_HCD_HC_SubmitRequest>
 800b0ce:	4603      	mov	r3, r0
 800b0d0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800b0d2:	7bfb      	ldrb	r3, [r7, #15]
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	f000 f86f 	bl	800b1b8 <USBH_Get_USB_Status>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b0de:	7bbb      	ldrb	r3, [r7, #14]
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	3714      	adds	r7, #20
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bd90      	pop	{r4, r7, pc}

0800b0e8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b082      	sub	sp, #8
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
 800b0f0:	460b      	mov	r3, r1
 800b0f2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b0fa:	78fa      	ldrb	r2, [r7, #3]
 800b0fc:	4611      	mov	r1, r2
 800b0fe:	4618      	mov	r0, r3
 800b100:	f7f8 fd9e 	bl	8003c40 <HAL_HCD_HC_GetURBState>
 800b104:	4603      	mov	r3, r0
}
 800b106:	4618      	mov	r0, r3
 800b108:	3708      	adds	r7, #8
 800b10a:	46bd      	mov	sp, r7
 800b10c:	bd80      	pop	{r7, pc}

0800b10e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800b10e:	b580      	push	{r7, lr}
 800b110:	b082      	sub	sp, #8
 800b112:	af00      	add	r7, sp, #0
 800b114:	6078      	str	r0, [r7, #4]
 800b116:	460b      	mov	r3, r1
 800b118:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b120:	2b01      	cmp	r3, #1
 800b122:	d103      	bne.n	800b12c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800b124:	78fb      	ldrb	r3, [r7, #3]
 800b126:	4618      	mov	r0, r3
 800b128:	f000 f872 	bl	800b210 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800b12c:	20c8      	movs	r0, #200	@ 0xc8
 800b12e:	f7f7 fd53 	bl	8002bd8 <HAL_Delay>
  return USBH_OK;
 800b132:	2300      	movs	r3, #0
}
 800b134:	4618      	mov	r0, r3
 800b136:	3708      	adds	r7, #8
 800b138:	46bd      	mov	sp, r7
 800b13a:	bd80      	pop	{r7, pc}

0800b13c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800b13c:	b480      	push	{r7}
 800b13e:	b085      	sub	sp, #20
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
 800b144:	460b      	mov	r3, r1
 800b146:	70fb      	strb	r3, [r7, #3]
 800b148:	4613      	mov	r3, r2
 800b14a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b152:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800b154:	78fa      	ldrb	r2, [r7, #3]
 800b156:	68f9      	ldr	r1, [r7, #12]
 800b158:	4613      	mov	r3, r2
 800b15a:	011b      	lsls	r3, r3, #4
 800b15c:	1a9b      	subs	r3, r3, r2
 800b15e:	009b      	lsls	r3, r3, #2
 800b160:	440b      	add	r3, r1
 800b162:	3317      	adds	r3, #23
 800b164:	781b      	ldrb	r3, [r3, #0]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d00a      	beq.n	800b180 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800b16a:	78fa      	ldrb	r2, [r7, #3]
 800b16c:	68f9      	ldr	r1, [r7, #12]
 800b16e:	4613      	mov	r3, r2
 800b170:	011b      	lsls	r3, r3, #4
 800b172:	1a9b      	subs	r3, r3, r2
 800b174:	009b      	lsls	r3, r3, #2
 800b176:	440b      	add	r3, r1
 800b178:	333c      	adds	r3, #60	@ 0x3c
 800b17a:	78ba      	ldrb	r2, [r7, #2]
 800b17c:	701a      	strb	r2, [r3, #0]
 800b17e:	e009      	b.n	800b194 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800b180:	78fa      	ldrb	r2, [r7, #3]
 800b182:	68f9      	ldr	r1, [r7, #12]
 800b184:	4613      	mov	r3, r2
 800b186:	011b      	lsls	r3, r3, #4
 800b188:	1a9b      	subs	r3, r3, r2
 800b18a:	009b      	lsls	r3, r3, #2
 800b18c:	440b      	add	r3, r1
 800b18e:	333d      	adds	r3, #61	@ 0x3d
 800b190:	78ba      	ldrb	r2, [r7, #2]
 800b192:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800b194:	2300      	movs	r3, #0
}
 800b196:	4618      	mov	r0, r3
 800b198:	3714      	adds	r7, #20
 800b19a:	46bd      	mov	sp, r7
 800b19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a0:	4770      	bx	lr

0800b1a2 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800b1a2:	b580      	push	{r7, lr}
 800b1a4:	b082      	sub	sp, #8
 800b1a6:	af00      	add	r7, sp, #0
 800b1a8:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f7f7 fd14 	bl	8002bd8 <HAL_Delay>
}
 800b1b0:	bf00      	nop
 800b1b2:	3708      	adds	r7, #8
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	bd80      	pop	{r7, pc}

0800b1b8 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b1b8:	b480      	push	{r7}
 800b1ba:	b085      	sub	sp, #20
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	4603      	mov	r3, r0
 800b1c0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b1c6:	79fb      	ldrb	r3, [r7, #7]
 800b1c8:	2b03      	cmp	r3, #3
 800b1ca:	d817      	bhi.n	800b1fc <USBH_Get_USB_Status+0x44>
 800b1cc:	a201      	add	r2, pc, #4	@ (adr r2, 800b1d4 <USBH_Get_USB_Status+0x1c>)
 800b1ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1d2:	bf00      	nop
 800b1d4:	0800b1e5 	.word	0x0800b1e5
 800b1d8:	0800b1eb 	.word	0x0800b1eb
 800b1dc:	0800b1f1 	.word	0x0800b1f1
 800b1e0:	0800b1f7 	.word	0x0800b1f7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	73fb      	strb	r3, [r7, #15]
    break;
 800b1e8:	e00b      	b.n	800b202 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800b1ea:	2302      	movs	r3, #2
 800b1ec:	73fb      	strb	r3, [r7, #15]
    break;
 800b1ee:	e008      	b.n	800b202 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800b1f0:	2301      	movs	r3, #1
 800b1f2:	73fb      	strb	r3, [r7, #15]
    break;
 800b1f4:	e005      	b.n	800b202 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b1f6:	2302      	movs	r3, #2
 800b1f8:	73fb      	strb	r3, [r7, #15]
    break;
 800b1fa:	e002      	b.n	800b202 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b1fc:	2302      	movs	r3, #2
 800b1fe:	73fb      	strb	r3, [r7, #15]
    break;
 800b200:	bf00      	nop
  }
  return usb_status;
 800b202:	7bfb      	ldrb	r3, [r7, #15]
}
 800b204:	4618      	mov	r0, r3
 800b206:	3714      	adds	r7, #20
 800b208:	46bd      	mov	sp, r7
 800b20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20e:	4770      	bx	lr

0800b210 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b084      	sub	sp, #16
 800b214:	af00      	add	r7, sp, #0
 800b216:	4603      	mov	r3, r0
 800b218:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800b21a:	79fb      	ldrb	r3, [r7, #7]
 800b21c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800b21e:	79fb      	ldrb	r3, [r7, #7]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d102      	bne.n	800b22a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800b224:	2300      	movs	r3, #0
 800b226:	73fb      	strb	r3, [r7, #15]
 800b228:	e001      	b.n	800b22e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800b22a:	2301      	movs	r3, #1
 800b22c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800b22e:	7bfb      	ldrb	r3, [r7, #15]
 800b230:	461a      	mov	r2, r3
 800b232:	2101      	movs	r1, #1
 800b234:	4803      	ldr	r0, [pc, #12]	@ (800b244 <MX_DriverVbusFS+0x34>)
 800b236:	f7f8 f8b5 	bl	80033a4 <HAL_GPIO_WritePin>
}
 800b23a:	bf00      	nop
 800b23c:	3710      	adds	r7, #16
 800b23e:	46bd      	mov	sp, r7
 800b240:	bd80      	pop	{r7, pc}
 800b242:	bf00      	nop
 800b244:	40020800 	.word	0x40020800

0800b248 <malloc>:
 800b248:	4b02      	ldr	r3, [pc, #8]	@ (800b254 <malloc+0xc>)
 800b24a:	4601      	mov	r1, r0
 800b24c:	6818      	ldr	r0, [r3, #0]
 800b24e:	f000 b82d 	b.w	800b2ac <_malloc_r>
 800b252:	bf00      	nop
 800b254:	20000638 	.word	0x20000638

0800b258 <free>:
 800b258:	4b02      	ldr	r3, [pc, #8]	@ (800b264 <free+0xc>)
 800b25a:	4601      	mov	r1, r0
 800b25c:	6818      	ldr	r0, [r3, #0]
 800b25e:	f000 b8f5 	b.w	800b44c <_free_r>
 800b262:	bf00      	nop
 800b264:	20000638 	.word	0x20000638

0800b268 <sbrk_aligned>:
 800b268:	b570      	push	{r4, r5, r6, lr}
 800b26a:	4e0f      	ldr	r6, [pc, #60]	@ (800b2a8 <sbrk_aligned+0x40>)
 800b26c:	460c      	mov	r4, r1
 800b26e:	6831      	ldr	r1, [r6, #0]
 800b270:	4605      	mov	r5, r0
 800b272:	b911      	cbnz	r1, 800b27a <sbrk_aligned+0x12>
 800b274:	f000 f8ae 	bl	800b3d4 <_sbrk_r>
 800b278:	6030      	str	r0, [r6, #0]
 800b27a:	4621      	mov	r1, r4
 800b27c:	4628      	mov	r0, r5
 800b27e:	f000 f8a9 	bl	800b3d4 <_sbrk_r>
 800b282:	1c43      	adds	r3, r0, #1
 800b284:	d103      	bne.n	800b28e <sbrk_aligned+0x26>
 800b286:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b28a:	4620      	mov	r0, r4
 800b28c:	bd70      	pop	{r4, r5, r6, pc}
 800b28e:	1cc4      	adds	r4, r0, #3
 800b290:	f024 0403 	bic.w	r4, r4, #3
 800b294:	42a0      	cmp	r0, r4
 800b296:	d0f8      	beq.n	800b28a <sbrk_aligned+0x22>
 800b298:	1a21      	subs	r1, r4, r0
 800b29a:	4628      	mov	r0, r5
 800b29c:	f000 f89a 	bl	800b3d4 <_sbrk_r>
 800b2a0:	3001      	adds	r0, #1
 800b2a2:	d1f2      	bne.n	800b28a <sbrk_aligned+0x22>
 800b2a4:	e7ef      	b.n	800b286 <sbrk_aligned+0x1e>
 800b2a6:	bf00      	nop
 800b2a8:	20000fbc 	.word	0x20000fbc

0800b2ac <_malloc_r>:
 800b2ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2b0:	1ccd      	adds	r5, r1, #3
 800b2b2:	f025 0503 	bic.w	r5, r5, #3
 800b2b6:	3508      	adds	r5, #8
 800b2b8:	2d0c      	cmp	r5, #12
 800b2ba:	bf38      	it	cc
 800b2bc:	250c      	movcc	r5, #12
 800b2be:	2d00      	cmp	r5, #0
 800b2c0:	4606      	mov	r6, r0
 800b2c2:	db01      	blt.n	800b2c8 <_malloc_r+0x1c>
 800b2c4:	42a9      	cmp	r1, r5
 800b2c6:	d904      	bls.n	800b2d2 <_malloc_r+0x26>
 800b2c8:	230c      	movs	r3, #12
 800b2ca:	6033      	str	r3, [r6, #0]
 800b2cc:	2000      	movs	r0, #0
 800b2ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b3a8 <_malloc_r+0xfc>
 800b2d6:	f000 f869 	bl	800b3ac <__malloc_lock>
 800b2da:	f8d8 3000 	ldr.w	r3, [r8]
 800b2de:	461c      	mov	r4, r3
 800b2e0:	bb44      	cbnz	r4, 800b334 <_malloc_r+0x88>
 800b2e2:	4629      	mov	r1, r5
 800b2e4:	4630      	mov	r0, r6
 800b2e6:	f7ff ffbf 	bl	800b268 <sbrk_aligned>
 800b2ea:	1c43      	adds	r3, r0, #1
 800b2ec:	4604      	mov	r4, r0
 800b2ee:	d158      	bne.n	800b3a2 <_malloc_r+0xf6>
 800b2f0:	f8d8 4000 	ldr.w	r4, [r8]
 800b2f4:	4627      	mov	r7, r4
 800b2f6:	2f00      	cmp	r7, #0
 800b2f8:	d143      	bne.n	800b382 <_malloc_r+0xd6>
 800b2fa:	2c00      	cmp	r4, #0
 800b2fc:	d04b      	beq.n	800b396 <_malloc_r+0xea>
 800b2fe:	6823      	ldr	r3, [r4, #0]
 800b300:	4639      	mov	r1, r7
 800b302:	4630      	mov	r0, r6
 800b304:	eb04 0903 	add.w	r9, r4, r3
 800b308:	f000 f864 	bl	800b3d4 <_sbrk_r>
 800b30c:	4581      	cmp	r9, r0
 800b30e:	d142      	bne.n	800b396 <_malloc_r+0xea>
 800b310:	6821      	ldr	r1, [r4, #0]
 800b312:	1a6d      	subs	r5, r5, r1
 800b314:	4629      	mov	r1, r5
 800b316:	4630      	mov	r0, r6
 800b318:	f7ff ffa6 	bl	800b268 <sbrk_aligned>
 800b31c:	3001      	adds	r0, #1
 800b31e:	d03a      	beq.n	800b396 <_malloc_r+0xea>
 800b320:	6823      	ldr	r3, [r4, #0]
 800b322:	442b      	add	r3, r5
 800b324:	6023      	str	r3, [r4, #0]
 800b326:	f8d8 3000 	ldr.w	r3, [r8]
 800b32a:	685a      	ldr	r2, [r3, #4]
 800b32c:	bb62      	cbnz	r2, 800b388 <_malloc_r+0xdc>
 800b32e:	f8c8 7000 	str.w	r7, [r8]
 800b332:	e00f      	b.n	800b354 <_malloc_r+0xa8>
 800b334:	6822      	ldr	r2, [r4, #0]
 800b336:	1b52      	subs	r2, r2, r5
 800b338:	d420      	bmi.n	800b37c <_malloc_r+0xd0>
 800b33a:	2a0b      	cmp	r2, #11
 800b33c:	d917      	bls.n	800b36e <_malloc_r+0xc2>
 800b33e:	1961      	adds	r1, r4, r5
 800b340:	42a3      	cmp	r3, r4
 800b342:	6025      	str	r5, [r4, #0]
 800b344:	bf18      	it	ne
 800b346:	6059      	strne	r1, [r3, #4]
 800b348:	6863      	ldr	r3, [r4, #4]
 800b34a:	bf08      	it	eq
 800b34c:	f8c8 1000 	streq.w	r1, [r8]
 800b350:	5162      	str	r2, [r4, r5]
 800b352:	604b      	str	r3, [r1, #4]
 800b354:	4630      	mov	r0, r6
 800b356:	f000 f82f 	bl	800b3b8 <__malloc_unlock>
 800b35a:	f104 000b 	add.w	r0, r4, #11
 800b35e:	1d23      	adds	r3, r4, #4
 800b360:	f020 0007 	bic.w	r0, r0, #7
 800b364:	1ac2      	subs	r2, r0, r3
 800b366:	bf1c      	itt	ne
 800b368:	1a1b      	subne	r3, r3, r0
 800b36a:	50a3      	strne	r3, [r4, r2]
 800b36c:	e7af      	b.n	800b2ce <_malloc_r+0x22>
 800b36e:	6862      	ldr	r2, [r4, #4]
 800b370:	42a3      	cmp	r3, r4
 800b372:	bf0c      	ite	eq
 800b374:	f8c8 2000 	streq.w	r2, [r8]
 800b378:	605a      	strne	r2, [r3, #4]
 800b37a:	e7eb      	b.n	800b354 <_malloc_r+0xa8>
 800b37c:	4623      	mov	r3, r4
 800b37e:	6864      	ldr	r4, [r4, #4]
 800b380:	e7ae      	b.n	800b2e0 <_malloc_r+0x34>
 800b382:	463c      	mov	r4, r7
 800b384:	687f      	ldr	r7, [r7, #4]
 800b386:	e7b6      	b.n	800b2f6 <_malloc_r+0x4a>
 800b388:	461a      	mov	r2, r3
 800b38a:	685b      	ldr	r3, [r3, #4]
 800b38c:	42a3      	cmp	r3, r4
 800b38e:	d1fb      	bne.n	800b388 <_malloc_r+0xdc>
 800b390:	2300      	movs	r3, #0
 800b392:	6053      	str	r3, [r2, #4]
 800b394:	e7de      	b.n	800b354 <_malloc_r+0xa8>
 800b396:	230c      	movs	r3, #12
 800b398:	6033      	str	r3, [r6, #0]
 800b39a:	4630      	mov	r0, r6
 800b39c:	f000 f80c 	bl	800b3b8 <__malloc_unlock>
 800b3a0:	e794      	b.n	800b2cc <_malloc_r+0x20>
 800b3a2:	6005      	str	r5, [r0, #0]
 800b3a4:	e7d6      	b.n	800b354 <_malloc_r+0xa8>
 800b3a6:	bf00      	nop
 800b3a8:	20000fc0 	.word	0x20000fc0

0800b3ac <__malloc_lock>:
 800b3ac:	4801      	ldr	r0, [pc, #4]	@ (800b3b4 <__malloc_lock+0x8>)
 800b3ae:	f000 b84b 	b.w	800b448 <__retarget_lock_acquire_recursive>
 800b3b2:	bf00      	nop
 800b3b4:	200010fc 	.word	0x200010fc

0800b3b8 <__malloc_unlock>:
 800b3b8:	4801      	ldr	r0, [pc, #4]	@ (800b3c0 <__malloc_unlock+0x8>)
 800b3ba:	f000 b846 	b.w	800b44a <__retarget_lock_release_recursive>
 800b3be:	bf00      	nop
 800b3c0:	200010fc 	.word	0x200010fc

0800b3c4 <memset>:
 800b3c4:	4402      	add	r2, r0
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	4293      	cmp	r3, r2
 800b3ca:	d100      	bne.n	800b3ce <memset+0xa>
 800b3cc:	4770      	bx	lr
 800b3ce:	f803 1b01 	strb.w	r1, [r3], #1
 800b3d2:	e7f9      	b.n	800b3c8 <memset+0x4>

0800b3d4 <_sbrk_r>:
 800b3d4:	b538      	push	{r3, r4, r5, lr}
 800b3d6:	4d06      	ldr	r5, [pc, #24]	@ (800b3f0 <_sbrk_r+0x1c>)
 800b3d8:	2300      	movs	r3, #0
 800b3da:	4604      	mov	r4, r0
 800b3dc:	4608      	mov	r0, r1
 800b3de:	602b      	str	r3, [r5, #0]
 800b3e0:	f7f6 f986 	bl	80016f0 <_sbrk>
 800b3e4:	1c43      	adds	r3, r0, #1
 800b3e6:	d102      	bne.n	800b3ee <_sbrk_r+0x1a>
 800b3e8:	682b      	ldr	r3, [r5, #0]
 800b3ea:	b103      	cbz	r3, 800b3ee <_sbrk_r+0x1a>
 800b3ec:	6023      	str	r3, [r4, #0]
 800b3ee:	bd38      	pop	{r3, r4, r5, pc}
 800b3f0:	20001100 	.word	0x20001100

0800b3f4 <__errno>:
 800b3f4:	4b01      	ldr	r3, [pc, #4]	@ (800b3fc <__errno+0x8>)
 800b3f6:	6818      	ldr	r0, [r3, #0]
 800b3f8:	4770      	bx	lr
 800b3fa:	bf00      	nop
 800b3fc:	20000638 	.word	0x20000638

0800b400 <__libc_init_array>:
 800b400:	b570      	push	{r4, r5, r6, lr}
 800b402:	4d0d      	ldr	r5, [pc, #52]	@ (800b438 <__libc_init_array+0x38>)
 800b404:	4c0d      	ldr	r4, [pc, #52]	@ (800b43c <__libc_init_array+0x3c>)
 800b406:	1b64      	subs	r4, r4, r5
 800b408:	10a4      	asrs	r4, r4, #2
 800b40a:	2600      	movs	r6, #0
 800b40c:	42a6      	cmp	r6, r4
 800b40e:	d109      	bne.n	800b424 <__libc_init_array+0x24>
 800b410:	4d0b      	ldr	r5, [pc, #44]	@ (800b440 <__libc_init_array+0x40>)
 800b412:	4c0c      	ldr	r4, [pc, #48]	@ (800b444 <__libc_init_array+0x44>)
 800b414:	f000 f864 	bl	800b4e0 <_init>
 800b418:	1b64      	subs	r4, r4, r5
 800b41a:	10a4      	asrs	r4, r4, #2
 800b41c:	2600      	movs	r6, #0
 800b41e:	42a6      	cmp	r6, r4
 800b420:	d105      	bne.n	800b42e <__libc_init_array+0x2e>
 800b422:	bd70      	pop	{r4, r5, r6, pc}
 800b424:	f855 3b04 	ldr.w	r3, [r5], #4
 800b428:	4798      	blx	r3
 800b42a:	3601      	adds	r6, #1
 800b42c:	e7ee      	b.n	800b40c <__libc_init_array+0xc>
 800b42e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b432:	4798      	blx	r3
 800b434:	3601      	adds	r6, #1
 800b436:	e7f2      	b.n	800b41e <__libc_init_array+0x1e>
 800b438:	0800b530 	.word	0x0800b530
 800b43c:	0800b530 	.word	0x0800b530
 800b440:	0800b530 	.word	0x0800b530
 800b444:	0800b534 	.word	0x0800b534

0800b448 <__retarget_lock_acquire_recursive>:
 800b448:	4770      	bx	lr

0800b44a <__retarget_lock_release_recursive>:
 800b44a:	4770      	bx	lr

0800b44c <_free_r>:
 800b44c:	b538      	push	{r3, r4, r5, lr}
 800b44e:	4605      	mov	r5, r0
 800b450:	2900      	cmp	r1, #0
 800b452:	d041      	beq.n	800b4d8 <_free_r+0x8c>
 800b454:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b458:	1f0c      	subs	r4, r1, #4
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	bfb8      	it	lt
 800b45e:	18e4      	addlt	r4, r4, r3
 800b460:	f7ff ffa4 	bl	800b3ac <__malloc_lock>
 800b464:	4a1d      	ldr	r2, [pc, #116]	@ (800b4dc <_free_r+0x90>)
 800b466:	6813      	ldr	r3, [r2, #0]
 800b468:	b933      	cbnz	r3, 800b478 <_free_r+0x2c>
 800b46a:	6063      	str	r3, [r4, #4]
 800b46c:	6014      	str	r4, [r2, #0]
 800b46e:	4628      	mov	r0, r5
 800b470:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b474:	f7ff bfa0 	b.w	800b3b8 <__malloc_unlock>
 800b478:	42a3      	cmp	r3, r4
 800b47a:	d908      	bls.n	800b48e <_free_r+0x42>
 800b47c:	6820      	ldr	r0, [r4, #0]
 800b47e:	1821      	adds	r1, r4, r0
 800b480:	428b      	cmp	r3, r1
 800b482:	bf01      	itttt	eq
 800b484:	6819      	ldreq	r1, [r3, #0]
 800b486:	685b      	ldreq	r3, [r3, #4]
 800b488:	1809      	addeq	r1, r1, r0
 800b48a:	6021      	streq	r1, [r4, #0]
 800b48c:	e7ed      	b.n	800b46a <_free_r+0x1e>
 800b48e:	461a      	mov	r2, r3
 800b490:	685b      	ldr	r3, [r3, #4]
 800b492:	b10b      	cbz	r3, 800b498 <_free_r+0x4c>
 800b494:	42a3      	cmp	r3, r4
 800b496:	d9fa      	bls.n	800b48e <_free_r+0x42>
 800b498:	6811      	ldr	r1, [r2, #0]
 800b49a:	1850      	adds	r0, r2, r1
 800b49c:	42a0      	cmp	r0, r4
 800b49e:	d10b      	bne.n	800b4b8 <_free_r+0x6c>
 800b4a0:	6820      	ldr	r0, [r4, #0]
 800b4a2:	4401      	add	r1, r0
 800b4a4:	1850      	adds	r0, r2, r1
 800b4a6:	4283      	cmp	r3, r0
 800b4a8:	6011      	str	r1, [r2, #0]
 800b4aa:	d1e0      	bne.n	800b46e <_free_r+0x22>
 800b4ac:	6818      	ldr	r0, [r3, #0]
 800b4ae:	685b      	ldr	r3, [r3, #4]
 800b4b0:	6053      	str	r3, [r2, #4]
 800b4b2:	4408      	add	r0, r1
 800b4b4:	6010      	str	r0, [r2, #0]
 800b4b6:	e7da      	b.n	800b46e <_free_r+0x22>
 800b4b8:	d902      	bls.n	800b4c0 <_free_r+0x74>
 800b4ba:	230c      	movs	r3, #12
 800b4bc:	602b      	str	r3, [r5, #0]
 800b4be:	e7d6      	b.n	800b46e <_free_r+0x22>
 800b4c0:	6820      	ldr	r0, [r4, #0]
 800b4c2:	1821      	adds	r1, r4, r0
 800b4c4:	428b      	cmp	r3, r1
 800b4c6:	bf04      	itt	eq
 800b4c8:	6819      	ldreq	r1, [r3, #0]
 800b4ca:	685b      	ldreq	r3, [r3, #4]
 800b4cc:	6063      	str	r3, [r4, #4]
 800b4ce:	bf04      	itt	eq
 800b4d0:	1809      	addeq	r1, r1, r0
 800b4d2:	6021      	streq	r1, [r4, #0]
 800b4d4:	6054      	str	r4, [r2, #4]
 800b4d6:	e7ca      	b.n	800b46e <_free_r+0x22>
 800b4d8:	bd38      	pop	{r3, r4, r5, pc}
 800b4da:	bf00      	nop
 800b4dc:	20000fc0 	.word	0x20000fc0

0800b4e0 <_init>:
 800b4e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4e2:	bf00      	nop
 800b4e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4e6:	bc08      	pop	{r3}
 800b4e8:	469e      	mov	lr, r3
 800b4ea:	4770      	bx	lr

0800b4ec <_fini>:
 800b4ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4ee:	bf00      	nop
 800b4f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4f2:	bc08      	pop	{r3}
 800b4f4:	469e      	mov	lr, r3
 800b4f6:	4770      	bx	lr
