###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx17.ecn.purdue.edu)
#  Generated on:      Thu Mar  3 19:16:47 2016
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.879
- Setup                         4.511
+ Phase Shift                   5.000
= Required Time                 1.368
- Arrival Time                  3.058
= Slack Time                   -1.690
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   -0.574 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |   -0.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |   -0.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |   -0.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    0.035 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    0.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_106_0        | B v -> Y v     | AND2X2   | 0.139 | 0.460 |   2.621 |    0.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_105_0        | C v -> Y ^     | AOI21X1  | 0.198 | 0.110 |   2.731 |    1.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_102_0        | B ^ -> Y ^     | AND2X2   | 0.109 | 0.177 |   2.908 |    1.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_101_0        | D ^ -> Y v     | OAI22X1  | 0.371 | 0.150 |   3.057 |    1.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.371 | 0.001 |   3.058 |    1.368 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.790 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.928 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    2.246 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    2.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.319 | 0.015 |   0.879 |    2.569 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         3.912
+ Phase Shift                   5.000
= Required Time                 1.966
- Arrival Time                  2.884
= Slack Time                   -0.919
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    0.197 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    0.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    0.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    0.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    0.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_wenable_fif | A ^ -> Y v     | INVX2    | 0.480 | 0.381 |   2.107 |    1.188 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_63_0           | B v -> Y v     | AND2X2   | 0.106 | 0.371 |   2.477 |    1.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_62_0           | C v -> Y ^     | AOI21X1  | 0.181 | 0.124 |   2.601 |    1.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_59_0           | B ^ -> Y ^     | AND2X2   | 0.091 | 0.161 |   2.762 |    1.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | D ^ -> Y v     | OAI22X1  | 0.359 | 0.122 |   2.884 |    1.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.359 | 0.000 |   2.884 |    1.966 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.019 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    1.157 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    1.475 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |    1.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.343 | 0.023 |   0.877 |    1.796 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         2.584
+ Phase Shift                   5.000
= Required Time                 3.305
- Arrival Time                  3.212
= Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.209 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    1.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    1.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    1.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    1.818 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    2.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.318 | 0.259 |   2.420 |    2.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.640 | 0.606 |   3.026 |    3.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.283 | 0.185 |   3.212 |    3.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.283 | 0.001 |   3.212 |    3.305 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.007 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |    0.145 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.463 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    0.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.026 |   0.889 |    0.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
- Setup                         2.276
+ Phase Shift                   5.000
= Required Time                 3.611
- Arrival Time                  3.192
= Slack Time                    0.419
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.536 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    1.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    1.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    1.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.145 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    2.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.318 | 0.259 |   2.420 |    2.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.640 | 0.606 |   3.026 |    3.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | B ^ -> Y v     | MUX2X1   | 0.268 | 0.165 |   3.191 |    3.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.268 | 0.000 |   3.192 |    3.611 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.319 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.181 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.137 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    0.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.023 |   0.887 |    0.467 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.878
- Setup                         2.242
+ Phase Shift                   5.000
= Required Time                 3.637
- Arrival Time                  3.173
= Slack Time                    0.463
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.580 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    1.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    1.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    1.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.189 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    2.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.318 | 0.259 |   2.420 |    2.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.640 | 0.606 |   3.026 |    3.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.266 | 0.146 |   3.173 |    3.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.266 | 0.000 |   3.173 |    3.637 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.363 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.225 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.093 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    0.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.319 | 0.015 |   0.878 |    0.415 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.875
- Setup                         2.207
+ Phase Shift                   5.000
= Required Time                 3.668
- Arrival Time                  3.174
= Slack Time                    0.494
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.610 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    1.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    1.838 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    1.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.220 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    2.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.318 | 0.259 |   2.420 |    2.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.640 | 0.606 |   3.026 |    3.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.264 | 0.147 |   3.174 |    3.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.264 | 0.000 |   3.174 |    3.668 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.394 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.256 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |    0.062 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    0.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.318 | 0.012 |   0.875 |    0.381 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
- Setup                         2.190
+ Phase Shift                   5.000
= Required Time                 3.721
- Arrival Time                  3.157
= Slack Time                    0.564
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.681 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    1.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    1.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.290 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    2.726 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.295 | 0.229 |   2.390 |    2.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.651 | 0.589 |   2.979 |    3.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | B ^ -> Y v     | MUX2X1   | 0.285 | 0.177 |   3.156 |    3.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.285 | 0.000 |   3.157 |    3.721 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.464 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.326 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.008 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    0.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.378 | 0.068 |   0.911 |    0.347 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         2.126
+ Phase Shift                   5.000
= Required Time                 3.773
- Arrival Time                  3.153
= Slack Time                    0.620
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.736 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    1.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    1.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.346 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    2.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.295 | 0.229 |   2.390 |    3.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.651 | 0.589 |   2.979 |    3.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.282 | 0.174 |   3.153 |    3.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.282 | 0.000 |   3.153 |    3.773 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.520 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.382 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.064 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    0.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.379 | 0.056 |   0.899 |    0.279 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         2.119
+ Phase Shift                   5.000
= Required Time                 3.770
- Arrival Time                  3.145
= Slack Time                    0.625
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.741 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    1.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    1.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.351 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    2.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.289 | 0.231 |   2.393 |    3.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.572 | 0.578 |   2.971 |    3.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253               | B ^ -> Y v     | MUX2X1   | 0.269 | 0.173 |   3.144 |    3.769 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.269 | 0.001 |   3.145 |    3.770 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.525 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.387 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.069 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.333 | 0.317 |   0.873 |    0.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.347 | 0.016 |   0.889 |    0.264 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
- Setup                         1.706
+ Phase Shift                   5.000
= Required Time                 4.195
- Arrival Time                  3.492
= Slack Time                    0.704
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.820 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    1.960 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.430 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    2.865 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX2    | 0.191 | 0.194 |   2.356 |    3.059 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.248 | 0.233 |   2.589 |    3.293 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.125 | 0.238 |   2.827 |    3.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.525 | 0.496 |   3.323 |    4.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249                 | B ^ -> Y v     | MUX2X1   | 0.254 | 0.168 |   3.491 |    4.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D v            | DFFPOSX1 | 0.254 | 0.001 |   3.492 |    4.195 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.604 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.466 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.148 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.340 | 0.317 |   0.873 |    0.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.368 | 0.028 |   0.901 |    0.197 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
- Setup                         1.991
+ Phase Shift                   5.000
= Required Time                 3.915
- Arrival Time                  3.197
= Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.834 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    1.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    2.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.444 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    2.880 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.318 | 0.259 |   2.420 |    3.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.640 | 0.606 |   3.026 |    3.745 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.274 | 0.170 |   3.197 |    3.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.274 | 0.000 |   3.197 |    3.915 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.480 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.162 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    0.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.379 | 0.063 |   0.907 |    0.188 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         2.023
+ Phase Shift                   5.000
= Required Time                 3.876
- Arrival Time                  3.144
= Slack Time                    0.732
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.849 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    1.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.458 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    2.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.295 | 0.229 |   2.390 |    3.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.651 | 0.589 |   2.979 |    3.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.276 | 0.165 |   3.144 |    3.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.276 | 0.000 |   3.144 |    3.876 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.632 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.494 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.176 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    0.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.379 | 0.056 |   0.899 |    0.167 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
- Setup                         2.000
+ Phase Shift                   5.000
= Required Time                 3.908
- Arrival Time                  3.133
= Slack Time                    0.775
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.891 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.500 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    2.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.295 | 0.229 |   2.390 |    3.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.651 | 0.589 |   2.979 |    3.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | B ^ -> Y v     | MUX2X1   | 0.274 | 0.154 |   3.133 |    3.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.274 | 0.000 |   3.133 |    3.908 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.675 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.536 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.218 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    0.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.378 | 0.065 |   0.908 |    0.134 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
- Setup                         1.974
+ Phase Shift                   5.000
= Required Time                 3.911
- Arrival Time                  3.131
= Slack Time                    0.780
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.896 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.506 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    2.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.289 | 0.231 |   2.393 |    3.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.572 | 0.578 |   2.971 |    3.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | B ^ -> Y v     | MUX2X1   | 0.254 | 0.160 |   3.130 |    3.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.254 | 0.000 |   3.131 |    3.911 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.680 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.542 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.224 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |    0.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.321 | 0.022 |   0.885 |    0.105 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
- Setup                         1.909
+ Phase Shift                   5.000
= Required Time                 3.982
- Arrival Time                  3.192
= Slack Time                    0.791
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.907 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.516 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    2.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.318 | 0.259 |   2.420 |    3.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.640 | 0.606 |   3.026 |    3.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.269 | 0.165 |   3.191 |    3.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.269 | 0.000 |   3.192 |    3.982 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.691 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.553 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.235 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    0.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.379 | 0.048 |   0.891 |    0.100 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         1.891
+ Phase Shift                   5.000
= Required Time                 3.991
- Arrival Time                  3.190
= Slack Time                    0.802
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.918 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.527 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    2.963 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.318 | 0.259 |   2.420 |    3.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.640 | 0.606 |   3.026 |    3.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.268 | 0.163 |   3.190 |    3.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.268 | 0.000 |   3.190 |    3.991 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.702 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.563 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.245 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    0.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.377 | 0.038 |   0.882 |    0.081 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.914
- Setup                         1.974
+ Phase Shift                   5.000
= Required Time                 3.940
- Arrival Time                  3.133
= Slack Time                    0.808
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.924 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.533 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    2.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.295 | 0.229 |   2.390 |    3.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.651 | 0.589 |   2.979 |    3.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.272 | 0.154 |   3.133 |    3.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.272 | 0.000 |   3.133 |    3.940 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.708 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.570 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.252 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    0.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.377 | 0.071 |   0.914 |    0.107 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.914
- Setup                         1.950
+ Phase Shift                   5.000
= Required Time                 3.964
- Arrival Time                  3.133
= Slack Time                    0.831
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.948 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    2.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.557 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    2.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.295 | 0.229 |   2.390 |    3.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.651 | 0.589 |   2.979 |    3.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.271 | 0.154 |   3.133 |    3.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.271 | 0.000 |   3.133 |    3.964 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.731 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.593 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.275 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    0.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.377 | 0.071 |   0.914 |    0.083 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         1.924
+ Phase Shift                   5.000
= Required Time                 3.975
- Arrival Time                  3.136
= Slack Time                    0.839
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.955 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    2.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.564 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.295 | 0.229 |   2.390 |    3.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.651 | 0.589 |   2.979 |    3.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.270 | 0.157 |   3.136 |    3.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.270 | 0.000 |   3.136 |    3.975 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.739 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.601 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.283 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |    0.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.379 | 0.055 |   0.899 |    0.060 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.913
- Setup                         1.916
+ Phase Shift                   5.000
= Required Time                 3.997
- Arrival Time                  3.131
= Slack Time                    0.866
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.982 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.592 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | NOR3X1   | 0.295 | 0.229 |   2.390 |    3.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0         | A ^ -> Y ^     | OR2X2    | 0.651 | 0.589 |   2.979 |    3.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.269 | 0.152 |   3.131 |    3.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.269 | 0.000 |   3.131 |    3.997 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.766 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.628 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.310 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |   -0.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.377 | 0.070 |   0.913 |    0.047 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.867
- Setup                         1.879
+ Phase Shift                   5.000
= Required Time                 3.988
- Arrival Time                  3.116
= Slack Time                    0.872
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.988 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    2.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.598 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.289 | 0.231 |   2.393 |    3.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.572 | 0.578 |   2.971 |    3.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | B ^ -> Y v     | MUX2X1   | 0.248 | 0.145 |   3.116 |    3.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D v            | DFFPOSX1 | 0.248 | 0.000 |   3.116 |    3.988 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.772 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.634 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.316 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |   -0.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.313 | 0.004 |   0.867 |   -0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
- Setup                         1.551
+ Phase Shift                   5.000
= Required Time                 4.344
- Arrival Time                  3.471
= Slack Time                    0.873
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.989 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.365 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.599 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX2    | 0.191 | 0.194 |   2.356 |    3.228 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.248 | 0.233 |   2.589 |    3.462 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.125 | 0.238 |   2.827 |    3.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.525 | 0.496 |   3.323 |    4.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197                 | B ^ -> Y v     | MUX2X1   | 0.240 | 0.148 |   3.471 |    4.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D v            | DFFPOSX1 | 0.240 | 0.000 |   3.471 |    4.344 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.773 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.635 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.317 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |   -0.019 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.349 | 0.041 |   0.896 |    0.023 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         1.870
+ Phase Shift                   5.000
= Required Time                 4.019
- Arrival Time                  3.124
= Slack Time                    0.895
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.011 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    2.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.621 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.289 | 0.231 |   2.393 |    3.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.572 | 0.578 |   2.971 |    3.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B ^ -> Y v     | MUX2X1   | 0.249 | 0.153 |   3.123 |    4.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.249 | 0.000 |   3.124 |    4.019 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.795 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.657 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.339 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |   -0.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.321 | 0.025 |   0.889 |   -0.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
- Setup                         1.505
+ Phase Shift                   5.000
= Required Time                 4.379
- Arrival Time                  3.470
= Slack Time                    0.909
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.026 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    2.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.635 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX2    | 0.191 | 0.194 |   2.356 |    3.265 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.248 | 0.233 |   2.589 |    3.498 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.125 | 0.238 |   2.827 |    3.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.525 | 0.496 |   3.323 |    4.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232                 | B ^ -> Y v     | MUX2X1   | 0.237 | 0.147 |   3.470 |    4.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D v            | DFFPOSX1 | 0.237 | 0.000 |   3.470 |    4.379 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.809 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.671 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.353 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |   -0.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.346 | 0.030 |   0.884 |   -0.025 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
- Setup                         1.819
+ Phase Shift                   5.000
= Required Time                 4.088
- Arrival Time                  3.176
= Slack Time                    0.912
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.029 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.638 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0         | A v -> Y ^     | NOR3X1   | 0.318 | 0.259 |   2.420 |    3.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0         | A ^ -> Y ^     | OR2X2    | 0.640 | 0.606 |   3.026 |    3.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.264 | 0.149 |   3.176 |    4.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.264 | 0.000 |   3.176 |    4.088 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.812 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.674 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.356 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.336 | 0.287 |   0.844 |   -0.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.379 | 0.063 |   0.907 |   -0.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.901
- Setup                         1.418
+ Phase Shift                   5.000
= Required Time                 4.483
- Arrival Time                  3.470
= Slack Time                    1.013
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.129 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    2.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.738 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX2    | 0.191 | 0.194 |   2.356 |    3.368 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.248 | 0.233 |   2.589 |    3.601 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.125 | 0.238 |   2.827 |    3.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.525 | 0.496 |   3.323 |    4.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146                 | B ^ -> Y v     | MUX2X1   | 0.238 | 0.147 |   3.470 |    4.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D v            | DFFPOSX1 | 0.238 | 0.000 |   3.470 |    4.483 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.913 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.774 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.456 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.340 | 0.317 |   0.873 |   -0.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.368 | 0.028 |   0.901 |   -0.112 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.878
- Setup                         1.742
+ Phase Shift                   5.000
= Required Time                 4.137
- Arrival Time                  3.108
= Slack Time                    1.029
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.146 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    2.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.755 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A v -> Y ^     | NOR3X1   | 0.296 | 0.233 |   2.394 |    3.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.520 | 0.560 |   2.954 |    3.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | B ^ -> Y v     | MUX2X1   | 0.243 | 0.153 |   3.107 |    4.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D v            | DFFPOSX1 | 0.243 | 0.000 |   3.108 |    4.137 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.929 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.791 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.473 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |   -0.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.319 | 0.015 |   0.878 |   -0.151 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
- Setup                         1.733
+ Phase Shift                   5.000
= Required Time                 4.144
- Arrival Time                  3.108
= Slack Time                    1.036
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.152 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.761 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.289 | 0.231 |   2.393 |    3.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.572 | 0.578 |   2.971 |    4.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150               | B ^ -> Y v     | MUX2X1   | 0.242 | 0.137 |   3.108 |    4.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.242 | 0.000 |   3.108 |    4.144 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.936 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.798 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.480 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |   -0.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.318 | 0.013 |   0.876 |   -0.159 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.888
- Setup                         1.737
+ Phase Shift                   5.000
= Required Time                 4.151
- Arrival Time                  3.114
= Slack Time                    1.036
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.153 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.762 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.289 | 0.231 |   2.393 |    3.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.572 | 0.578 |   2.971 |    4.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | B ^ -> Y v     | MUX2X1   | 0.243 | 0.144 |   3.114 |    4.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.243 | 0.000 |   3.114 |    4.151 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.936 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.798 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.480 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |   -0.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.321 | 0.025 |   0.888 |   -0.148 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.875
- Setup                         1.701
+ Phase Shift                   5.000
= Required Time                 4.175
- Arrival Time                  3.106
= Slack Time                    1.069
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.185 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.794 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.289 | 0.231 |   2.393 |    3.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.572 | 0.578 |   2.971 |    4.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | B ^ -> Y v     | MUX2X1   | 0.241 | 0.135 |   3.106 |    4.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.241 | 0.000 |   3.106 |    4.175 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.969 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.831 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.513 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.309 | 0.307 |   0.863 |   -0.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.318 | 0.012 |   0.875 |   -0.193 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         1.363
+ Phase Shift                   5.000
= Required Time                 4.535
- Arrival Time                  3.458
= Slack Time                    1.078
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.194 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.803 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX2    | 0.191 | 0.194 |   2.356 |    3.433 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.248 | 0.233 |   2.589 |    3.666 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.125 | 0.238 |   2.827 |    3.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.525 | 0.496 |   3.323 |    4.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163                 | B ^ -> Y v     | MUX2X1   | 0.230 | 0.135 |   3.457 |    4.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D v            | DFFPOSX1 | 0.230 | 0.000 |   3.458 |    4.535 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.978 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.839 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.521 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |   -0.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.349 | 0.044 |   0.898 |   -0.180 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
- Setup                         1.329
+ Phase Shift                   5.000
= Required Time                 4.556
- Arrival Time                  3.458
= Slack Time                    1.097
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.213 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    2.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.823 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX2    | 0.191 | 0.194 |   2.356 |    3.453 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.248 | 0.233 |   2.589 |    3.686 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.125 | 0.238 |   2.827 |    3.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.525 | 0.496 |   3.323 |    4.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | B ^ -> Y v     | MUX2X1   | 0.228 | 0.135 |   3.458 |    4.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D v            | DFFPOSX1 | 0.228 | 0.000 |   3.458 |    4.556 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.997 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.859 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.541 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |   -0.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.346 | 0.031 |   0.885 |   -0.212 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
- Setup                         1.630
+ Phase Shift                   5.000
= Required Time                 4.254
- Arrival Time                  3.106
= Slack Time                    1.149
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.265 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.875 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A v -> Y ^     | NOR3X1   | 0.296 | 0.233 |   2.394 |    3.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.520 | 0.560 |   2.954 |    4.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | B ^ -> Y v     | MUX2X1   | 0.240 | 0.151 |   3.105 |    4.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.240 | 0.000 |   3.106 |    4.254 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.049 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.911 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.593 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.314 | 0.300 |   0.856 |   -0.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.331 | 0.028 |   0.884 |   -0.265 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
- Setup                         1.289
+ Phase Shift                   5.000
= Required Time                 4.615
- Arrival Time                  3.457
= Slack Time                    1.158
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.274 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.883 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX2    | 0.191 | 0.194 |   2.356 |    3.513 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.248 | 0.233 |   2.589 |    3.747 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.125 | 0.238 |   2.827 |    3.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.525 | 0.496 |   3.323 |    4.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | MUX2X1   | 0.231 | 0.134 |   3.457 |    4.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D v            | DFFPOSX1 | 0.231 | 0.000 |   3.457 |    4.615 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.058 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.920 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.602 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.340 | 0.317 |   0.873 |   -0.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.369 | 0.031 |   0.904 |   -0.254 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
- Setup                         1.260
+ Phase Shift                   5.000
= Required Time                 4.644
- Arrival Time                  3.454
= Slack Time                    1.190
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    2.306 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.916 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo         | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.352 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC45_wenable_fif | A v -> Y ^     | INVX2    | 0.191 | 0.194 |   2.356 |    3.546 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC46_wenable_fif | A ^ -> Y v     | INVX2    | 0.248 | 0.233 |   2.589 |    3.779 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.125 | 0.238 |   2.827 |    4.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.525 | 0.496 |   3.323 |    4.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214                 | B ^ -> Y v     | MUX2X1   | 0.229 | 0.131 |   3.454 |    4.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D v            | DFFPOSX1 | 0.229 | 0.000 |   3.454 |    4.644 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.090 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.952 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.634 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.340 | 0.317 |   0.873 |   -0.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.370 | 0.032 |   0.905 |   -0.285 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.891
- Setup                         1.563
+ Phase Shift                   5.000
= Required Time                 4.327
- Arrival Time                  3.110
= Slack Time                    1.217
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.333 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    2.943 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0         | A v -> Y ^     | NOR3X1   | 0.289 | 0.231 |   2.393 |    3.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0         | A ^ -> Y ^     | OR2X2    | 0.572 | 0.578 |   2.971 |    4.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201               | B ^ -> Y v     | MUX2X1   | 0.241 | 0.139 |   3.110 |    4.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.241 | 0.000 |   3.110 |    4.327 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.117 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -0.979 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.661 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.333 | 0.317 |   0.873 |   -0.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.347 | 0.018 |   0.891 |   -0.327 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         1.497
+ Phase Shift                   5.000
= Required Time                 4.380
- Arrival Time                  3.098
= Slack Time                    1.283
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.399 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    2.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    3.008 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A v -> Y ^     | NOR3X1   | 0.296 | 0.233 |   2.394 |    3.677 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.520 | 0.560 |   2.954 |    4.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222               | B ^ -> Y v     | MUX2X1   | 0.234 | 0.144 |   3.097 |    4.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.234 | 0.000 |   3.098 |    4.380 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.183 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -1.045 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.727 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.314 | 0.300 |   0.856 |   -0.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.329 | 0.021 |   0.877 |   -0.405 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
- Setup                         1.506
+ Phase Shift                   5.000
= Required Time                 4.378
- Arrival Time                  3.092
= Slack Time                    1.286
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.402 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.542 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    2.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    3.012 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A v -> Y ^     | NOR3X1   | 0.296 | 0.233 |   2.394 |    3.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.520 | 0.560 |   2.954 |    4.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | B ^ -> Y v     | MUX2X1   | 0.230 | 0.138 |   3.091 |    4.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.230 | 0.000 |   3.092 |    4.378 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.186 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -1.048 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.730 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -0.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.308 | 0.021 |   0.884 |   -0.402 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.904
- Setup                         1.482
+ Phase Shift                   5.000
= Required Time                 4.422
- Arrival Time                  3.099
= Slack Time                    1.323
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.440 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    3.049 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A v -> Y ^     | NOR3X1   | 0.296 | 0.233 |   2.394 |    3.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.520 | 0.560 |   2.954 |    4.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | B ^ -> Y v     | MUX2X1   | 0.237 | 0.145 |   3.098 |    4.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D v            | DFFPOSX1 | 0.237 | 0.000 |   3.099 |    4.422 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.223 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -1.085 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.767 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.333 | 0.317 |   0.873 |   -0.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.351 | 0.031 |   0.904 |   -0.419 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         0.128
+ Phase Shift                   5.000
= Required Time                 5.761
- Arrival Time                  4.436
= Slack Time                    1.325
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                    | write_enable v |         | 0.162 |       |   1.116 |    2.441 | 
     | U18                                                | YPAD v -> DI v | PADINC  | 0.040 | 0.140 |   1.256 |    2.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4   | 0.092 | 0.088 |   1.345 |    2.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1  | 0.240 | 0.147 |   1.492 |    2.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2   | 0.249 | 0.234 |   1.726 |    3.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OFC44_wenable_fi | A ^ -> Y v     | INVX1   | 0.215 | 0.221 |   1.946 |    3.271 | 
     | fo                                                 |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18                 | C v -> Y ^     | NAND3X1 | 0.223 | 0.174 |   2.121 |    3.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17                 | A ^ -> Y v     | INVX2   | 0.173 | 0.171 |   2.291 |    3.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13                 | B v -> Y ^     | NAND2X1 | 0.240 | 0.200 |   2.491 |    3.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12                 | A ^ -> Y ^     | XNOR2X1 | 0.671 | 0.527 |   3.018 |    4.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11                 | A ^ -> Y v     | XOR2X1  | 0.295 | 0.400 |   3.418 |    4.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U21                      | B v -> Y ^     | XOR2X1  | 0.453 | 0.419 |   3.837 |    5.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U20                      | B ^ -> Y v     | XOR2X1  | 0.185 | 0.289 |   4.126 |    5.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U19                      | B v -> Y ^     | NAND2X1 | 0.139 | 0.143 |   4.269 |    5.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U18                      | B ^ -> Y v     | NOR2X1  | 0.187 | 0.167 |   4.436 |    5.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg          | D v            | DFFSR   | 0.187 | 0.001 |   4.436 |    5.761 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -1.225 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -1.087 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.399 | 0.318 |   0.556 |   -0.769 | 
     | nclk__L2_I1                               | A v -> Y ^     | INVX8  | 0.321 | 0.304 |   0.860 |   -0.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.349 | 0.029 |   0.889 |   -0.436 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
- Setup                         1.463
+ Phase Shift                   5.000
= Required Time                 4.421
- Arrival Time                  3.086
= Slack Time                    1.335
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.451 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    2.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    3.060 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A v -> Y ^     | NOR3X1   | 0.296 | 0.233 |   2.394 |    3.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.520 | 0.560 |   2.954 |    4.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138               | B ^ -> Y v     | MUX2X1   | 0.228 | 0.132 |   3.086 |    4.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D v            | DFFPOSX1 | 0.228 | 0.000 |   3.086 |    4.421 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.235 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -1.097 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.779 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.863 |   -0.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.308 | 0.021 |   0.884 |   -0.451 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.883
- Setup                         1.447
+ Phase Shift                   5.000
= Required Time                 4.436
- Arrival Time                  3.095
= Slack Time                    1.342
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    2.458 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    2.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    2.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    2.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo  | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    3.067 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OFC43_wenable_fifo       | A ^ -> Y v     | INVX4    | 0.560 | 0.436 |   2.162 |    3.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | A v -> Y ^     | NOR3X1   | 0.296 | 0.233 |   2.394 |    3.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.520 | 0.560 |   2.954 |    4.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | B ^ -> Y v     | MUX2X1   | 0.231 | 0.141 |   3.094 |    4.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D v            | DFFPOSX1 | 0.231 | 0.000 |   3.095 |    4.436 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.242 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -1.103 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -0.785 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.314 | 0.300 |   0.856 |   -0.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.331 | 0.026 |   0.883 |   -0.459 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: write_enable                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.880
- Setup                         0.215
+ Phase Shift                   5.000
= Required Time                 5.665
- Arrival Time                  3.841
= Slack Time                    1.824
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                    | write_enable v |         | 0.162 |       |   1.116 |    2.940 | 
     | U18                                                | YPAD v -> DI v | PADINC  | 0.040 | 0.140 |   1.256 |    3.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4   | 0.092 | 0.088 |   1.345 |    3.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1  | 0.240 | 0.147 |   1.492 |    3.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2   | 0.249 | 0.234 |   1.726 |    3.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_OFC44_wenable_fi | A ^ -> Y v     | INVX1   | 0.215 | 0.221 |   1.946 |    3.770 | 
     | fo                                                 |                |         |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18                 | C v -> Y ^     | NAND3X1 | 0.223 | 0.174 |   2.121 |    3.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17                 | A ^ -> Y v     | INVX2   | 0.173 | 0.171 |   2.291 |    4.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13                 | B v -> Y ^     | NAND2X1 | 0.240 | 0.200 |   2.491 |    4.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12                 | A ^ -> Y ^     | XNOR2X1 | 0.671 | 0.527 |   3.018 |    4.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11                 | A ^ -> Y v     | XOR2X1  | 0.295 | 0.400 |   3.418 |    5.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U21                      | B v -> Y ^     | XOR2X1  | 0.453 | 0.419 |   3.837 |    5.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | D ^            | DFFSR   | 0.453 | 0.004 |   3.841 |    5.665 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |   -1.724 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.073 | 0.138 |   0.238 |   -1.586 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.399 | 0.318 |   0.556 |   -1.268 | 
     | nclk__L2_I2                             | A v -> Y ^     | INVX8  | 0.298 | 0.307 |   0.863 |   -0.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] | CLK ^          | DFFSR  | 0.307 | 0.017 |   0.880 |   -0.944 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.899
- Setup                         1.083
+ Phase Shift                   5.000
= Required Time                 4.816
- Arrival Time                  2.905
= Slack Time                    1.910
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    3.027 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    3.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    3.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    3.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    3.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_wenable_fif | A ^ -> Y v     | INVX2    | 0.480 | 0.381 |   2.107 |    4.017 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_67_0           | A v -> Y ^     | NOR3X1   | 0.225 | 0.158 |   2.264 |    4.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_66_0           | A ^ -> Y ^     | OR2X2    | 0.445 | 0.500 |   2.764 |    4.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165                 | B ^ -> Y v     | MUX2X1   | 0.216 | 0.141 |   2.905 |    4.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D v            | DFFPOSX1 | 0.216 | 0.000 |   2.905 |    4.816 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.810 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -1.672 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -1.354 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |   -1.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.349 | 0.045 |   0.899 |   -1.012 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.883
- Setup                         1.046
+ Phase Shift                   5.000
= Required Time                 4.838
- Arrival Time                  2.900
= Slack Time                    1.938
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    3.054 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    3.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    3.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    3.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    3.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_wenable_fif | A ^ -> Y v     | INVX2    | 0.480 | 0.381 |   2.107 |    4.045 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_67_0           | A v -> Y ^     | NOR3X1   | 0.225 | 0.158 |   2.264 |    4.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_66_0           | A ^ -> Y ^     | OR2X2    | 0.445 | 0.500 |   2.764 |    4.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148                 | B ^ -> Y v     | MUX2X1   | 0.214 | 0.136 |   2.900 |    4.838 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3]   | D v            | DFFPOSX1 | 0.214 | 0.000 |   2.900 |    4.838 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.838 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -1.700 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -1.382 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |   -1.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.346 | 0.029 |   0.883 |   -1.054 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         0.985
+ Phase Shift                   5.000
= Required Time                 4.897
- Arrival Time                  2.896
= Slack Time                    2.001
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    3.117 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    3.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.344 |    3.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    3.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    3.727 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_wenable_fif | A ^ -> Y v     | INVX2    | 0.480 | 0.381 |   2.107 |    4.108 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_67_0           | A v -> Y ^     | NOR3X1   | 0.225 | 0.158 |   2.264 |    4.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_66_0           | A ^ -> Y ^     | OR2X2    | 0.445 | 0.500 |   2.764 |    4.765 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275                 | B ^ -> Y v     | MUX2X1   | 0.210 | 0.132 |   2.895 |    4.896 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D v            | DFFPOSX1 | 0.210 | 0.000 |   2.896 |    4.897 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.901 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -1.763 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -1.445 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |   -1.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.345 | 0.027 |   0.882 |   -1.120 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.882
- Setup                         0.963
+ Phase Shift                   5.000
= Required Time                 4.919
- Arrival Time                  2.895
= Slack Time                    2.024
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    3.140 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    3.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    3.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    3.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    3.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_wenable_fif | A ^ -> Y v     | INVX2    | 0.480 | 0.381 |   2.107 |    4.130 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_67_0           | A v -> Y ^     | NOR3X1   | 0.225 | 0.158 |   2.264 |    4.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_66_0           | A ^ -> Y ^     | OR2X2    | 0.445 | 0.500 |   2.764 |    4.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | B ^ -> Y v     | MUX2X1   | 0.209 | 0.131 |   2.895 |    4.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D v            | DFFPOSX1 | 0.209 | 0.000 |   2.895 |    4.919 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.924 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -1.786 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -1.468 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |   -1.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.345 | 0.028 |   0.882 |   -1.142 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
- Setup                         0.970
+ Phase Shift                   5.000
= Required Time                 4.928
- Arrival Time                  2.898
= Slack Time                    2.031
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    3.147 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    3.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    3.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    3.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    3.757 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_wenable_fif | A ^ -> Y v     | INVX2    | 0.480 | 0.381 |   2.107 |    4.138 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_67_0           | A v -> Y ^     | NOR3X1   | 0.225 | 0.158 |   2.264 |    4.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_66_0           | A ^ -> Y ^     | OR2X2    | 0.445 | 0.500 |   2.764 |    4.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216                 | B ^ -> Y v     | MUX2X1   | 0.210 | 0.133 |   2.897 |    4.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D v            | DFFPOSX1 | 0.210 | 0.000 |   2.898 |    4.928 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.931 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -1.793 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -1.475 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |   -1.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.349 | 0.044 |   0.898 |   -1.132 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.892
- Setup                         0.944
+ Phase Shift                   5.000
= Required Time                 4.948
- Arrival Time                  2.896
= Slack Time                    2.052
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    3.168 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    3.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    3.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    3.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    3.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_wenable_fif | A ^ -> Y v     | INVX2    | 0.480 | 0.381 |   2.107 |    4.159 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_67_0           | A v -> Y ^     | NOR3X1   | 0.225 | 0.158 |   2.264 |    4.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_66_0           | A ^ -> Y ^     | OR2X2    | 0.445 | 0.500 |   2.764 |    4.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182                 | B ^ -> Y v     | MUX2X1   | 0.209 | 0.131 |   2.895 |    4.947 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3]   | D v            | DFFPOSX1 | 0.209 | 0.000 |   2.896 |    4.948 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.952 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -1.814 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -1.496 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.317 | 0.298 |   0.854 |   -1.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.348 | 0.038 |   0.892 |   -1.160 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
- Setup                         0.928
+ Phase Shift                   5.000
= Required Time                 4.957
- Arrival Time                  2.891
= Slack Time                    2.066
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    3.182 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.040 | 0.140 |   1.256 |    3.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX4    | 0.092 | 0.088 |   1.345 |    3.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.240 | 0.147 |   1.492 |    3.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC40_wenable_fifo    | A v -> Y ^     | INVX2    | 0.249 | 0.234 |   1.726 |    3.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC42_wenable_fif | A ^ -> Y v     | INVX2    | 0.480 | 0.381 |   2.107 |    4.172 | 
     | o                                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_67_0           | A v -> Y ^     | NOR3X1   | 0.225 | 0.158 |   2.264 |    4.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_66_0           | A ^ -> Y ^     | OR2X2    | 0.445 | 0.500 |   2.764 |    4.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251                 | B ^ -> Y v     | MUX2X1   | 0.206 | 0.127 |   2.891 |    4.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3]   | D v            | DFFPOSX1 | 0.206 | 0.000 |   2.891 |    4.957 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -1.966 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.073 | 0.138 |   0.238 |   -1.828 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.399 | 0.318 |   0.556 |   -1.510 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.314 | 0.300 |   0.856 |   -1.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.331 | 0.028 |   0.885 |   -1.181 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

