Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 16:45:44 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.067        0.000                      0                 1075        0.081        0.000                      0                 1075        3.750        0.000                       0                   420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.067        0.000                      0                 1071        0.081        0.000                      0                 1071        3.750        0.000                       0                   420  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    6.011        0.000                      0                    4        1.027        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.119ns  (logic 2.653ns (29.093%)  route 6.466ns (70.907%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=103, routed)         1.203     6.799    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X51Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.923 f  sm/D_decrease_timer_q_i_76/O
                         net (fo=5, routed)           0.567     7.489    sm/D_decrease_timer_q_i_76_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.613 f  sm/out_sig0_carry__1_i_24/O
                         net (fo=1, routed)           0.678     8.292    sm/out_sig0_carry__1_i_24_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=13, routed)          0.670     9.086    L_reg/M_sm_ra2[1]
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.210 f  L_reg/ram_reg_i_95/O
                         net (fo=14, routed)          0.837    10.047    sm/M_sm_rd2[1]
    SLICE_X51Y62         LUT4 (Prop_lut4_I3_O)        0.124    10.171 r  sm/out_sig0_carry_i_16/O
                         net (fo=3, routed)           0.624    10.795    sm/out_sig0_carry_i_16_n_0
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.124    10.919 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.919    alum/ram_reg_i_93_1[1]
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.469 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.469    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.583 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.583    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.917 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.654    12.570    sm/ram_reg_5[5]
    SLICE_X48Y67         LUT6 (Prop_lut6_I4_O)        0.303    12.873 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.651    13.524    sm/ram_reg_i_17_2
    SLICE_X48Y68         LUT5 (Prop_lut5_I4_O)        0.152    13.676 r  sm/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.583    14.259    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774    14.326    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -14.259    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 2.573ns (28.314%)  route 6.514ns (71.686%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X46Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDSE (Prop_fdse_C_Q)         0.518     5.652 f  sm/D_states_q_reg[7]/Q
                         net (fo=199, routed)         1.425     7.077    sm/D_states_q[7]
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.201 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.706     7.907    sm/out_sig0_carry_i_32_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.031 r  sm/out_sig0_carry_i_19/O
                         net (fo=1, routed)           0.788     8.819    sm/out_sig0_carry_i_19_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.943 r  sm/out_sig0_carry_i_10/O
                         net (fo=73, routed)          0.887     9.830    L_reg/M_sm_ra1[2]
    SLICE_X46Y65         MUXF7 (Prop_muxf7_S_O)       0.292    10.122 r  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          0.854    10.976    L_reg/D_states_q_reg[6]_0
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.297    11.273 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.273    alum/ram_reg_i_34_0[3]
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.674 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.674    alum/out_sig0_carry__0_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.913 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.670    12.583    sm/ram_reg_4[6]
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.302    12.885 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.511    13.396    sm/ram_reg_i_17_1
    SLICE_X47Y66         LUT5 (Prop_lut5_I4_O)        0.152    13.548 r  sm/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.674    14.221    brams/bram2/ram_reg_0[10]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.774    14.326    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -14.221    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 1.719ns (18.086%)  route 7.785ns (81.914%))
  Logic Levels:           9  (LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X46Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDSE (Prop_fdse_C_Q)         0.518     5.652 f  sm/D_states_q_reg[7]/Q
                         net (fo=199, routed)         1.425     7.077    sm/D_states_q[7]
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.201 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.706     7.907    sm/out_sig0_carry_i_32_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.031 r  sm/out_sig0_carry_i_19/O
                         net (fo=1, routed)           0.788     8.819    sm/out_sig0_carry_i_19_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.943 r  sm/out_sig0_carry_i_10/O
                         net (fo=73, routed)          1.406    10.349    sm/M_sm_ra1[2]
    SLICE_X49Y62         LUT6 (Prop_lut6_I2_O)        0.124    10.473 f  sm/D_states_q[4]_i_25/O
                         net (fo=7, routed)           0.687    11.161    sm/D_registers_q_reg[7][2]
    SLICE_X51Y61         LUT6 (Prop_lut6_I4_O)        0.124    11.285 f  sm/D_states_q[7]_i_47/O
                         net (fo=7, routed)           0.548    11.833    sm/D_states_q[5]_i_23_0
    SLICE_X50Y59         LUT6 (Prop_lut6_I4_O)        0.124    11.957 r  sm/D_states_q[2]_i_20/O
                         net (fo=1, routed)           0.748    12.705    sm/D_states_q[2]_i_20_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.829 r  sm/D_states_q[2]_i_6/O
                         net (fo=1, routed)           0.670    13.499    sm/D_states_q[2]_i_6_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I3_O)        0.124    13.623 r  sm/D_states_q[2]_i_2/O
                         net (fo=1, routed)           0.000    13.623    sm/D_states_q[2]_i_2_n_0
    SLICE_X50Y61         MUXF7 (Prop_muxf7_I0_O)      0.209    13.832 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.807    14.638    sm/D_states_d__0[2]
    SLICE_X49Y63         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X49Y63         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X49Y63         FDSE (Setup_fdse_C_D)       -0.231    14.832    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -14.638    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 2.545ns (27.688%)  route 6.647ns (72.312%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X46Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDSE (Prop_fdse_C_Q)         0.518     5.652 f  sm/D_states_q_reg[7]/Q
                         net (fo=199, routed)         1.425     7.077    sm/D_states_q[7]
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.201 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.706     7.907    sm/out_sig0_carry_i_32_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.031 r  sm/out_sig0_carry_i_19/O
                         net (fo=1, routed)           0.788     8.819    sm/out_sig0_carry_i_19_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.943 r  sm/out_sig0_carry_i_10/O
                         net (fo=73, routed)          0.887     9.830    L_reg/M_sm_ra1[2]
    SLICE_X46Y65         MUXF7 (Prop_muxf7_S_O)       0.292    10.122 r  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          0.854    10.976    L_reg/D_states_q_reg[6]_0
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.297    11.273 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.273    alum/ram_reg_i_34_0[3]
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.674 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.674    alum/out_sig0_carry__0_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.913 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.670    12.583    sm/ram_reg_4[6]
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.302    12.885 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.511    13.396    display/ram_reg
    SLICE_X47Y66         LUT5 (Prop_lut5_I2_O)        0.124    13.520 r  display/ram_reg_i_3/O
                         net (fo=1, routed)           0.806    14.326    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.326    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 2.270ns (24.873%)  route 6.856ns (75.127%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=103, routed)         1.203     6.799    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X51Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.923 f  sm/D_decrease_timer_q_i_76/O
                         net (fo=5, routed)           0.567     7.489    sm/D_decrease_timer_q_i_76_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.613 f  sm/out_sig0_carry__1_i_24/O
                         net (fo=1, routed)           0.678     8.292    sm/out_sig0_carry__1_i_24_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=13, routed)          0.670     9.086    L_reg/M_sm_ra2[1]
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.210 f  L_reg/ram_reg_i_95/O
                         net (fo=14, routed)          0.837    10.047    sm/M_sm_rd2[1]
    SLICE_X51Y62         LUT4 (Prop_lut4_I3_O)        0.124    10.171 r  sm/out_sig0_carry_i_16/O
                         net (fo=3, routed)           0.624    10.795    sm/out_sig0_carry_i_16_n_0
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.124    10.919 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.919    alum/ram_reg_i_93_1[1]
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.559 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.846    12.404    sm/ram_reg_5[1]
    SLICE_X46Y64         LUT6 (Prop_lut6_I4_O)        0.306    12.710 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.561    13.271    display/ram_reg_5
    SLICE_X44Y66         LUT5 (Prop_lut5_I2_O)        0.124    13.395 r  display/ram_reg_i_10/O
                         net (fo=1, routed)           0.872    14.267    brams/bram1/ADDRARDADDR[3]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.267    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 2.264ns (25.377%)  route 6.658ns (74.623%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=103, routed)         1.203     6.799    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X51Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.923 f  sm/D_decrease_timer_q_i_76/O
                         net (fo=5, routed)           0.567     7.489    sm/D_decrease_timer_q_i_76_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.613 f  sm/out_sig0_carry__1_i_24/O
                         net (fo=1, routed)           0.678     8.292    sm/out_sig0_carry__1_i_24_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=13, routed)          0.670     9.086    L_reg/M_sm_ra2[1]
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.210 f  L_reg/ram_reg_i_95/O
                         net (fo=14, routed)          0.837    10.047    sm/M_sm_rd2[1]
    SLICE_X51Y62         LUT4 (Prop_lut4_I3_O)        0.124    10.171 r  sm/out_sig0_carry_i_16/O
                         net (fo=3, routed)           0.624    10.795    sm/out_sig0_carry_i_16_n_0
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.124    10.919 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.919    alum/ram_reg_i_93_1[1]
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.559 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.846    12.404    sm/ram_reg_5[1]
    SLICE_X46Y64         LUT6 (Prop_lut6_I4_O)        0.306    12.710 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.561    13.271    sm/ram_reg_i_17_8
    SLICE_X44Y66         LUT5 (Prop_lut5_I4_O)        0.118    13.389 r  sm/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.673    14.062    brams/bram2/ram_reg_0[3]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.768    14.332    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 2.535ns (27.742%)  route 6.603ns (72.258%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X48Y62         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[6]/Q
                         net (fo=208, routed)         1.120     6.714    sm/D_states_q[6]
    SLICE_X51Y66         LUT3 (Prop_lut3_I0_O)        0.150     6.864 f  sm/ram_reg_i_132/O
                         net (fo=1, routed)           0.744     7.608    sm/ram_reg_i_132_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I5_O)        0.326     7.934 r  sm/ram_reg_i_117/O
                         net (fo=1, routed)           0.000     7.934    sm/ram_reg_i_117_n_0
    SLICE_X42Y62         MUXF7 (Prop_muxf7_I0_O)      0.209     8.143 r  sm/ram_reg_i_86/O
                         net (fo=35, routed)          1.471     9.614    sm/M_sm_ra1[1]
    SLICE_X50Y63         LUT6 (Prop_lut6_I4_O)        0.297     9.911 r  sm/ram_reg_i_42/O
                         net (fo=23, routed)          0.852    10.763    sm/ram_reg_i_40_0[0]
    SLICE_X49Y64         LUT2 (Prop_lut2_I0_O)        0.124    10.887 r  sm/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.887    alum/S[0]
    SLICE_X49Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.434 r  alum/out_sig0_carry/O[2]
                         net (fo=1, routed)           0.970    12.404    sm/ram_reg_4[0]
    SLICE_X46Y67         LUT6 (Prop_lut6_I2_O)        0.302    12.706 r  sm/ram_reg_i_38/O
                         net (fo=3, routed)           0.615    13.322    sm/ram_reg_i_17_9
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.124    13.446 r  sm/ram_reg_i_11__0/O
                         net (fo=1, routed)           0.830    14.276    brams/bram2/ram_reg_0[2]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.272    15.149    
                         clock uncertainty           -0.035    15.114    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.548    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                         -14.276    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 2.554ns (28.645%)  route 6.362ns (71.355%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X46Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDSE (Prop_fdse_C_Q)         0.518     5.652 f  sm/D_states_q_reg[7]/Q
                         net (fo=199, routed)         1.425     7.077    sm/D_states_q[7]
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.201 r  sm/out_sig0_carry_i_32/O
                         net (fo=1, routed)           0.706     7.907    sm/out_sig0_carry_i_32_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.031 r  sm/out_sig0_carry_i_19/O
                         net (fo=1, routed)           0.788     8.819    sm/out_sig0_carry_i_19_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.943 r  sm/out_sig0_carry_i_10/O
                         net (fo=73, routed)          0.887     9.830    L_reg/M_sm_ra1[2]
    SLICE_X46Y65         MUXF7 (Prop_muxf7_S_O)       0.292    10.122 r  L_reg/ram_reg_i_28/O
                         net (fo=13, routed)          0.854    10.976    L_reg/D_states_q_reg[6]_0
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.297    11.273 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.273    alum/ram_reg_i_34_0[3]
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.674 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.674    alum/out_sig0_carry__0_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.896 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.639    12.535    sm/ram_reg_4[4]
    SLICE_X47Y67         LUT6 (Prop_lut6_I2_O)        0.299    12.834 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.529    13.363    sm/ram_reg_i_17_3
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.153    13.516 r  sm/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.534    14.050    brams/bram2/ram_reg_0[8]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.773    14.327    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                         -14.050    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.100ns  (logic 2.625ns (28.847%)  route 6.475ns (71.153%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=103, routed)         1.203     6.799    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X51Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.923 f  sm/D_decrease_timer_q_i_76/O
                         net (fo=5, routed)           0.567     7.489    sm/D_decrease_timer_q_i_76_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.613 f  sm/out_sig0_carry__1_i_24/O
                         net (fo=1, routed)           0.678     8.292    sm/out_sig0_carry__1_i_24_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=13, routed)          0.670     9.086    L_reg/M_sm_ra2[1]
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.210 f  L_reg/ram_reg_i_95/O
                         net (fo=14, routed)          0.837    10.047    sm/M_sm_rd2[1]
    SLICE_X51Y62         LUT4 (Prop_lut4_I3_O)        0.124    10.171 r  sm/out_sig0_carry_i_16/O
                         net (fo=3, routed)           0.624    10.795    sm/out_sig0_carry_i_16_n_0
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.124    10.919 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.919    alum/ram_reg_i_93_1[1]
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.469 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.469    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.583 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.583    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.917 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.654    12.570    sm/ram_reg_5[5]
    SLICE_X48Y67         LUT6 (Prop_lut6_I4_O)        0.303    12.873 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.651    13.524    display/ram_reg_1
    SLICE_X48Y68         LUT5 (Prop_lut5_I2_O)        0.124    13.648 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.592    14.240    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 2.539ns (27.927%)  route 6.553ns (72.073%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=103, routed)         1.203     6.799    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X51Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.923 f  sm/D_decrease_timer_q_i_76/O
                         net (fo=5, routed)           0.567     7.489    sm/D_decrease_timer_q_i_76_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.613 f  sm/out_sig0_carry__1_i_24/O
                         net (fo=1, routed)           0.678     8.292    sm/out_sig0_carry__1_i_24_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  sm/out_sig0_carry__1_i_21/O
                         net (fo=13, routed)          0.670     9.086    L_reg/M_sm_ra2[1]
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.210 f  L_reg/ram_reg_i_95/O
                         net (fo=14, routed)          0.837    10.047    sm/M_sm_rd2[1]
    SLICE_X51Y62         LUT4 (Prop_lut4_I3_O)        0.124    10.171 r  sm/out_sig0_carry_i_16/O
                         net (fo=3, routed)           0.624    10.795    sm/out_sig0_carry_i_16_n_0
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.124    10.919 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.919    alum/ram_reg_i_93_1[1]
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.469 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.469    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.708 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.696    12.403    alum/data1[6]
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.302    12.705 r  alum/ram_reg_i_78/O
                         net (fo=1, routed)           0.292    12.998    sm/D_registers_q_reg[7][6]
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124    13.122 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.173    13.295    sm/ram_reg_i_17_5
    SLICE_X47Y69         LUT5 (Prop_lut5_I4_O)        0.124    13.419 r  sm/ram_reg_i_7/O
                         net (fo=1, routed)           0.813    14.232    brams/bram2/ram_reg_0[6]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.534    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                  0.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.166%)  route 0.284ns (66.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.284     1.926    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.825     2.015    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.536    
    SLICE_X56Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.845    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.166%)  route 0.284ns (66.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.284     1.926    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.825     2.015    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.536    
    SLICE_X56Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.845    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.166%)  route 0.284ns (66.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.284     1.926    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.825     2.015    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.536    
    SLICE_X56Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.845    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.166%)  route 0.284ns (66.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.284     1.926    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.825     2.015    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.536    
    SLICE_X56Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.845    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.943    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.854     2.043    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.544    
    SLICE_X60Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.943    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.854     2.043    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.544    
    SLICE_X60Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.943    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.854     2.043    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.544    
    SLICE_X60Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.586     1.530    sr2/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.943    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.854     2.043    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.544    
    SLICE_X60Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.396%)  route 0.281ns (66.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.281     1.928    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y65         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.828     2.018    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y65         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.520    
    SLICE_X56Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.396%)  route 0.281ns (66.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.281     1.928    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y65         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.828     2.018    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y65         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.520    
    SLICE_X56Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y60   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y60   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y60   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y60   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y61   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y66   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y67   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y67   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y67   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y67   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y67   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.954ns (26.750%)  route 2.612ns (73.250%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X51Y66         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=103, routed)         1.185     6.776    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X52Y64         LUT2 (Prop_lut2_I0_O)        0.150     6.926 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.801     7.727    sm/D_stage_q[3]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.348     8.075 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.626     8.701    fifo_reset_cond/AS[0]
    SLICE_X53Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.431    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X53Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    14.713    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.954ns (26.750%)  route 2.612ns (73.250%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X51Y66         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=103, routed)         1.185     6.776    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X52Y64         LUT2 (Prop_lut2_I0_O)        0.150     6.926 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.801     7.727    sm/D_stage_q[3]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.348     8.075 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.626     8.701    fifo_reset_cond/AS[0]
    SLICE_X53Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.431    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X53Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    14.713    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.954ns (26.750%)  route 2.612ns (73.250%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X51Y66         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=103, routed)         1.185     6.776    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X52Y64         LUT2 (Prop_lut2_I0_O)        0.150     6.926 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.801     7.727    sm/D_stage_q[3]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.348     8.075 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.626     8.701    fifo_reset_cond/AS[0]
    SLICE_X53Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.431    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X53Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    14.713    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.954ns (26.750%)  route 2.612ns (73.250%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X51Y66         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=103, routed)         1.185     6.776    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X52Y64         LUT2 (Prop_lut2_I0_O)        0.150     6.926 f  sm/D_stage_q[3]_i_2/O
                         net (fo=2, routed)           0.801     7.727    sm/D_stage_q[3]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.348     8.075 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.626     8.701    fifo_reset_cond/AS[0]
    SLICE_X53Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.431    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X53Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    14.713    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  6.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.231ns (24.021%)  route 0.731ns (75.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X49Y62         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDSE (Prop_fdse_C_Q)         0.141     1.646 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=116, routed)         0.332     1.978    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X51Y62         LUT2 (Prop_lut2_I0_O)        0.045     2.023 r  sm/D_debug_dff_q[5]_i_2/O
                         net (fo=18, routed)          0.138     2.161    sm/D_debug_dff_q[5]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.045     2.206 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.260     2.466    fifo_reset_cond/AS[0]
    SLICE_X53Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X53Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.231ns (24.021%)  route 0.731ns (75.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X49Y62         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDSE (Prop_fdse_C_Q)         0.141     1.646 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=116, routed)         0.332     1.978    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X51Y62         LUT2 (Prop_lut2_I0_O)        0.045     2.023 r  sm/D_debug_dff_q[5]_i_2/O
                         net (fo=18, routed)          0.138     2.161    sm/D_debug_dff_q[5]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.045     2.206 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.260     2.466    fifo_reset_cond/AS[0]
    SLICE_X53Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X53Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.231ns (24.021%)  route 0.731ns (75.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X49Y62         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDSE (Prop_fdse_C_Q)         0.141     1.646 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=116, routed)         0.332     1.978    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X51Y62         LUT2 (Prop_lut2_I0_O)        0.045     2.023 r  sm/D_debug_dff_q[5]_i_2/O
                         net (fo=18, routed)          0.138     2.161    sm/D_debug_dff_q[5]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.045     2.206 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.260     2.466    fifo_reset_cond/AS[0]
    SLICE_X53Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X53Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.231ns (24.021%)  route 0.731ns (75.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X49Y62         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDSE (Prop_fdse_C_Q)         0.141     1.646 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=116, routed)         0.332     1.978    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X51Y62         LUT2 (Prop_lut2_I0_O)        0.045     2.023 r  sm/D_debug_dff_q[5]_i_2/O
                         net (fo=18, routed)          0.138     2.161    sm/D_debug_dff_q[5]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I4_O)        0.045     2.206 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.260     2.466    fifo_reset_cond/AS[0]
    SLICE_X53Y69         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.824     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y69         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X53Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  1.027    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.911ns  (logic 11.478ns (32.877%)  route 23.433ns (67.123%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=3 LUT4=5 LUT5=2 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.419     5.547 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          1.138     6.685    L_reg/D_registers_q_reg[6][10]_0[7]
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.296     6.981 r  L_reg/L_531ef900_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           0.969     7.950    L_reg/L_531ef900_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.074 r  L_reg/L_531ef900_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           1.239     9.313    L_reg/L_531ef900_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.437 f  L_reg/L_531ef900_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.837    10.274    L_reg/L_531ef900_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I0_O)        0.152    10.426 r  L_reg/L_531ef900_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.873    11.299    L_reg/L_531ef900_remainder0__0_carry_i_8__1_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I2_O)        0.326    11.625 r  L_reg/L_531ef900_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    11.625    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[2]
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.023 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.023    timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.357 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.025    13.381    L_reg/L_531ef900_remainder0_3[5]
    SLICE_X38Y71         LUT3 (Prop_lut3_I2_O)        0.303    13.684 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          0.864    14.549    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124    14.673 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.455    15.128    L_reg/i__carry__1_i_8_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.150    15.278 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.989    16.266    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.352    16.618 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.819    17.437    L_reg/i__carry_i_19__4_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.356    17.793 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.817    18.611    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X37Y69         LUT2 (Prop_lut2_I0_O)        0.352    18.963 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.827    19.790    L_reg/i__carry_i_12__1_n_0
    SLICE_X37Y69         LUT2 (Prop_lut2_I1_O)        0.332    20.122 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.496    20.617    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X36Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.143    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.382 f  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=5, routed)           0.974    22.356    L_reg/L_531ef900_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X35Y69         LUT4 (Prop_lut4_I1_O)        0.330    22.686 r  L_reg/i__carry_i_25__1/O
                         net (fo=4, routed)           1.160    23.846    L_reg/i__carry_i_25__1_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I5_O)        0.326    24.172 f  L_reg/i__carry_i_14__3/O
                         net (fo=5, routed)           0.788    24.961    L_reg/i__carry_i_14__3_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.124    25.085 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.105    26.190    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    26.314 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.688    27.001    L_reg/i__carry_i_12__2_n_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I0_O)        0.124    27.125 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.659 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.659    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.776 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.776    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.091 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    28.713    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.307    29.020 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           1.016    30.036    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    30.160 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.843    31.002    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X35Y66         LUT3 (Prop_lut3_I2_O)        0.150    31.152 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.448    31.600    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I4_O)        0.326    31.926 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.211    33.137    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I4_O)        0.124    33.261 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.231    36.492    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    40.039 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.039    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.787ns  (logic 11.510ns (33.088%)  route 23.277ns (66.912%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=3 LUT4=5 LUT5=1 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.419     5.547 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          1.138     6.685    L_reg/D_registers_q_reg[6][10]_0[7]
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.296     6.981 r  L_reg/L_531ef900_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           0.969     7.950    L_reg/L_531ef900_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.074 r  L_reg/L_531ef900_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           1.239     9.313    L_reg/L_531ef900_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.437 f  L_reg/L_531ef900_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.837    10.274    L_reg/L_531ef900_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I0_O)        0.152    10.426 r  L_reg/L_531ef900_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.873    11.299    L_reg/L_531ef900_remainder0__0_carry_i_8__1_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I2_O)        0.326    11.625 r  L_reg/L_531ef900_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    11.625    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[2]
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.023 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.023    timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.357 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.025    13.381    L_reg/L_531ef900_remainder0_3[5]
    SLICE_X38Y71         LUT3 (Prop_lut3_I2_O)        0.303    13.684 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          0.864    14.549    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124    14.673 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.455    15.128    L_reg/i__carry__1_i_8_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.150    15.278 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.989    16.266    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.352    16.618 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.819    17.437    L_reg/i__carry_i_19__4_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.356    17.793 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.817    18.611    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X37Y69         LUT2 (Prop_lut2_I0_O)        0.352    18.963 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.827    19.790    L_reg/i__carry_i_12__1_n_0
    SLICE_X37Y69         LUT2 (Prop_lut2_I1_O)        0.332    20.122 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.496    20.617    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X36Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.143    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.382 f  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=5, routed)           0.974    22.356    L_reg/L_531ef900_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X35Y69         LUT4 (Prop_lut4_I1_O)        0.330    22.686 r  L_reg/i__carry_i_25__1/O
                         net (fo=4, routed)           1.160    23.846    L_reg/i__carry_i_25__1_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I5_O)        0.326    24.172 f  L_reg/i__carry_i_14__3/O
                         net (fo=5, routed)           0.788    24.961    L_reg/i__carry_i_14__3_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.124    25.085 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.105    26.190    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    26.314 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.688    27.001    L_reg/i__carry_i_12__2_n_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I0_O)        0.124    27.125 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.659 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.659    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.776 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.776    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.091 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    28.713    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.307    29.020 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           1.016    30.036    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    30.160 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.843    31.002    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X35Y66         LUT3 (Prop_lut3_I2_O)        0.150    31.152 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.448    31.600    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I4_O)        0.326    31.926 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.365    33.291    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I3_O)        0.124    33.415 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.921    36.336    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    39.915 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.915    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.646ns  (logic 11.457ns (33.069%)  route 23.189ns (66.931%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=3 LUT4=5 LUT5=1 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.419     5.547 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          1.138     6.685    L_reg/D_registers_q_reg[6][10]_0[7]
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.296     6.981 r  L_reg/L_531ef900_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           0.969     7.950    L_reg/L_531ef900_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.074 r  L_reg/L_531ef900_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           1.239     9.313    L_reg/L_531ef900_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.437 f  L_reg/L_531ef900_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.837    10.274    L_reg/L_531ef900_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I0_O)        0.152    10.426 r  L_reg/L_531ef900_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.873    11.299    L_reg/L_531ef900_remainder0__0_carry_i_8__1_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I2_O)        0.326    11.625 r  L_reg/L_531ef900_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    11.625    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[2]
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.023 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.023    timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.357 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.025    13.381    L_reg/L_531ef900_remainder0_3[5]
    SLICE_X38Y71         LUT3 (Prop_lut3_I2_O)        0.303    13.684 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          0.864    14.549    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124    14.673 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.455    15.128    L_reg/i__carry__1_i_8_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.150    15.278 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.989    16.266    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.352    16.618 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.819    17.437    L_reg/i__carry_i_19__4_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.356    17.793 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.817    18.611    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X37Y69         LUT2 (Prop_lut2_I0_O)        0.352    18.963 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.827    19.790    L_reg/i__carry_i_12__1_n_0
    SLICE_X37Y69         LUT2 (Prop_lut2_I1_O)        0.332    20.122 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.496    20.617    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X36Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.143    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.382 f  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=5, routed)           0.974    22.356    L_reg/L_531ef900_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X35Y69         LUT4 (Prop_lut4_I1_O)        0.330    22.686 r  L_reg/i__carry_i_25__1/O
                         net (fo=4, routed)           1.160    23.846    L_reg/i__carry_i_25__1_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I5_O)        0.326    24.172 f  L_reg/i__carry_i_14__3/O
                         net (fo=5, routed)           0.788    24.961    L_reg/i__carry_i_14__3_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.124    25.085 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.105    26.190    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    26.314 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.688    27.001    L_reg/i__carry_i_12__2_n_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I0_O)        0.124    27.125 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.659 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.659    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.776 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.776    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.091 f  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    28.713    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.307    29.020 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           1.016    30.036    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.843    31.002    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X35Y66         LUT3 (Prop_lut3_I2_O)        0.150    31.152 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.448    31.600    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I4_O)        0.326    31.926 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.164    33.091    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.215 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.033    36.248    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    39.774 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.774    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.611ns  (logic 11.505ns (33.240%)  route 23.106ns (66.760%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=3 LUT4=5 LUT5=1 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.419     5.547 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          1.138     6.685    L_reg/D_registers_q_reg[6][10]_0[7]
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.296     6.981 r  L_reg/L_531ef900_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           0.969     7.950    L_reg/L_531ef900_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.074 r  L_reg/L_531ef900_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           1.239     9.313    L_reg/L_531ef900_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.437 f  L_reg/L_531ef900_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.837    10.274    L_reg/L_531ef900_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I0_O)        0.152    10.426 r  L_reg/L_531ef900_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.873    11.299    L_reg/L_531ef900_remainder0__0_carry_i_8__1_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I2_O)        0.326    11.625 r  L_reg/L_531ef900_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    11.625    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[2]
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.023 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.023    timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.357 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.025    13.381    L_reg/L_531ef900_remainder0_3[5]
    SLICE_X38Y71         LUT3 (Prop_lut3_I2_O)        0.303    13.684 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          0.864    14.549    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124    14.673 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.455    15.128    L_reg/i__carry__1_i_8_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.150    15.278 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.989    16.266    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.352    16.618 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.819    17.437    L_reg/i__carry_i_19__4_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.356    17.793 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.817    18.611    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X37Y69         LUT2 (Prop_lut2_I0_O)        0.352    18.963 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.827    19.790    L_reg/i__carry_i_12__1_n_0
    SLICE_X37Y69         LUT2 (Prop_lut2_I1_O)        0.332    20.122 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.496    20.617    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X36Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.143    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.382 f  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=5, routed)           0.974    22.356    L_reg/L_531ef900_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X35Y69         LUT4 (Prop_lut4_I1_O)        0.330    22.686 r  L_reg/i__carry_i_25__1/O
                         net (fo=4, routed)           1.160    23.846    L_reg/i__carry_i_25__1_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I5_O)        0.326    24.172 f  L_reg/i__carry_i_14__3/O
                         net (fo=5, routed)           0.788    24.961    L_reg/i__carry_i_14__3_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.124    25.085 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.105    26.190    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    26.314 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.688    27.001    L_reg/i__carry_i_12__2_n_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I0_O)        0.124    27.125 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.659 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.659    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.776 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.776    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.091 f  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    28.713    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.307    29.020 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           1.016    30.036    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.843    31.002    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X35Y66         LUT3 (Prop_lut3_I2_O)        0.150    31.152 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.448    31.600    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I4_O)        0.326    31.926 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.162    33.088    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.212 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.953    36.165    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    39.739 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.739    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.559ns  (logic 11.475ns (33.203%)  route 23.085ns (66.797%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=3 LUT4=5 LUT5=1 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.419     5.547 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          1.138     6.685    L_reg/D_registers_q_reg[6][10]_0[7]
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.296     6.981 r  L_reg/L_531ef900_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           0.969     7.950    L_reg/L_531ef900_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.074 r  L_reg/L_531ef900_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           1.239     9.313    L_reg/L_531ef900_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.437 f  L_reg/L_531ef900_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.837    10.274    L_reg/L_531ef900_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I0_O)        0.152    10.426 r  L_reg/L_531ef900_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.873    11.299    L_reg/L_531ef900_remainder0__0_carry_i_8__1_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I2_O)        0.326    11.625 r  L_reg/L_531ef900_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    11.625    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[2]
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.023 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.023    timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.357 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.025    13.381    L_reg/L_531ef900_remainder0_3[5]
    SLICE_X38Y71         LUT3 (Prop_lut3_I2_O)        0.303    13.684 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          0.864    14.549    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124    14.673 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.455    15.128    L_reg/i__carry__1_i_8_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.150    15.278 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.989    16.266    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.352    16.618 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.819    17.437    L_reg/i__carry_i_19__4_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.356    17.793 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.817    18.611    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X37Y69         LUT2 (Prop_lut2_I0_O)        0.352    18.963 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.827    19.790    L_reg/i__carry_i_12__1_n_0
    SLICE_X37Y69         LUT2 (Prop_lut2_I1_O)        0.332    20.122 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.496    20.617    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X36Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.143    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.382 f  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=5, routed)           0.974    22.356    L_reg/L_531ef900_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X35Y69         LUT4 (Prop_lut4_I1_O)        0.330    22.686 r  L_reg/i__carry_i_25__1/O
                         net (fo=4, routed)           1.160    23.846    L_reg/i__carry_i_25__1_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I5_O)        0.326    24.172 f  L_reg/i__carry_i_14__3/O
                         net (fo=5, routed)           0.788    24.961    L_reg/i__carry_i_14__3_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.124    25.085 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.105    26.190    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    26.314 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.688    27.001    L_reg/i__carry_i_12__2_n_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I0_O)        0.124    27.125 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.659 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.659    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.776 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.776    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.091 f  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    28.713    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.307    29.020 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           1.016    30.036    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    30.160 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.843    31.002    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X35Y66         LUT3 (Prop_lut3_I2_O)        0.150    31.152 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.448    31.600    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I4_O)        0.326    31.926 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.976    32.902    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.026 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.117    36.144    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    39.687 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.687    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.540ns  (logic 11.220ns (32.483%)  route 23.320ns (67.517%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=2 LUT4=5 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.419     5.547 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          1.138     6.685    L_reg/D_registers_q_reg[6][10]_0[7]
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.296     6.981 r  L_reg/L_531ef900_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           0.969     7.950    L_reg/L_531ef900_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.074 r  L_reg/L_531ef900_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           1.239     9.313    L_reg/L_531ef900_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.437 f  L_reg/L_531ef900_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.837    10.274    L_reg/L_531ef900_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I0_O)        0.152    10.426 r  L_reg/L_531ef900_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.873    11.299    L_reg/L_531ef900_remainder0__0_carry_i_8__1_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I2_O)        0.326    11.625 r  L_reg/L_531ef900_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    11.625    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[2]
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.023 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.023    timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.357 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.025    13.381    L_reg/L_531ef900_remainder0_3[5]
    SLICE_X38Y71         LUT3 (Prop_lut3_I2_O)        0.303    13.684 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          0.864    14.549    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124    14.673 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.455    15.128    L_reg/i__carry__1_i_8_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.150    15.278 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.989    16.266    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.352    16.618 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.819    17.437    L_reg/i__carry_i_19__4_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.356    17.793 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.817    18.611    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X37Y69         LUT2 (Prop_lut2_I0_O)        0.352    18.963 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.827    19.790    L_reg/i__carry_i_12__1_n_0
    SLICE_X37Y69         LUT2 (Prop_lut2_I1_O)        0.332    20.122 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.496    20.617    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X36Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.143    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.382 f  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=5, routed)           0.974    22.356    L_reg/L_531ef900_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X35Y69         LUT4 (Prop_lut4_I1_O)        0.330    22.686 r  L_reg/i__carry_i_25__1/O
                         net (fo=4, routed)           1.160    23.846    L_reg/i__carry_i_25__1_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I5_O)        0.326    24.172 f  L_reg/i__carry_i_14__3/O
                         net (fo=5, routed)           0.788    24.961    L_reg/i__carry_i_14__3_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.124    25.085 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.105    26.190    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    26.314 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.688    27.001    L_reg/i__carry_i_12__2_n_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I0_O)        0.124    27.125 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.659 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.659    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.776 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.776    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.091 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    28.713    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.307    29.020 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           1.016    30.036    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    30.160 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.982    31.142    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X35Y65         LUT5 (Prop_lut5_I0_O)        0.124    31.266 r  L_reg/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.670    31.937    L_reg/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I1_O)        0.124    32.061 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.046    33.106    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    33.230 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.921    36.151    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    39.668 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.668    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.342ns  (logic 11.226ns (32.689%)  route 23.116ns (67.311%))
  Logic Levels:           30  (CARRY4=7 LUT2=5 LUT3=2 LUT4=5 LUT5=2 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.419     5.547 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          1.138     6.685    L_reg/D_registers_q_reg[6][10]_0[7]
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.296     6.981 r  L_reg/L_531ef900_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           0.969     7.950    L_reg/L_531ef900_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.074 r  L_reg/L_531ef900_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           1.239     9.313    L_reg/L_531ef900_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X40Y70         LUT2 (Prop_lut2_I1_O)        0.124     9.437 f  L_reg/L_531ef900_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.837    10.274    L_reg/L_531ef900_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X40Y68         LUT4 (Prop_lut4_I0_O)        0.152    10.426 r  L_reg/L_531ef900_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.873    11.299    L_reg/L_531ef900_remainder0__0_carry_i_8__1_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I2_O)        0.326    11.625 r  L_reg/L_531ef900_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    11.625    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[2]
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.023 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.023    timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.357 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           1.025    13.381    L_reg/L_531ef900_remainder0_3[5]
    SLICE_X38Y71         LUT3 (Prop_lut3_I2_O)        0.303    13.684 r  L_reg/i__carry__0_i_12__4/O
                         net (fo=11, routed)          0.864    14.549    L_reg/i__carry__0_i_12__4_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.124    14.673 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.455    15.128    L_reg/i__carry__1_i_8_n_0
    SLICE_X40Y70         LUT4 (Prop_lut4_I3_O)        0.150    15.278 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.989    16.266    L_reg/i__carry_i_16__4_n_0
    SLICE_X38Y70         LUT2 (Prop_lut2_I1_O)        0.352    16.618 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.819    17.437    L_reg/i__carry_i_19__4_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.356    17.793 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.817    18.611    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X37Y69         LUT2 (Prop_lut2_I0_O)        0.352    18.963 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.827    19.790    L_reg/i__carry_i_12__1_n_0
    SLICE_X37Y69         LUT2 (Prop_lut2_I1_O)        0.332    20.122 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.496    20.617    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X36Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.143 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.143    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.382 f  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=5, routed)           0.974    22.356    L_reg/L_531ef900_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X35Y69         LUT4 (Prop_lut4_I1_O)        0.330    22.686 r  L_reg/i__carry_i_25__1/O
                         net (fo=4, routed)           1.160    23.846    L_reg/i__carry_i_25__1_n_0
    SLICE_X35Y68         LUT6 (Prop_lut6_I5_O)        0.326    24.172 f  L_reg/i__carry_i_14__3/O
                         net (fo=5, routed)           0.788    24.961    L_reg/i__carry_i_14__3_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.124    25.085 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.105    26.190    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I5_O)        0.124    26.314 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.688    27.001    L_reg/i__carry_i_12__2_n_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I0_O)        0.124    27.125 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.659 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.659    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.776 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.776    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.091 r  timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    28.713    timerseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.307    29.020 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           1.016    30.036    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.124    30.160 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.982    31.142    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X35Y65         LUT5 (Prop_lut5_I0_O)        0.124    31.266 r  L_reg/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.670    31.937    L_reg/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I1_O)        0.124    32.061 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.038    33.099    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I4_O)        0.124    33.223 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.724    35.947    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    39.470 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.470    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.836ns  (logic 10.592ns (31.304%)  route 23.244ns (68.696%))
  Logic Levels:           30  (CARRY4=8 LUT2=1 LUT4=6 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=13, routed)          2.201     7.788    L_reg/D_registers_q_reg[3][10]_0[5]
    SLICE_X31Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.912 f  L_reg/L_531ef900_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.877     8.789    L_reg/L_531ef900_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.913 f  L_reg/L_531ef900_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.486     9.398    L_reg/L_531ef900_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.522 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.843    10.366    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I2_O)        0.152    10.518 r  L_reg/L_531ef900_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.882    11.400    L_reg/L_531ef900_remainder0__0_carry_i_9__0_n_0
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.332    11.732 r  L_reg/L_531ef900_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.732    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X32Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.282 r  bseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.282    bseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  bseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.396    bseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry__0_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.730 r  bseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.274    14.003    L_reg/L_531ef900_remainder0_1[9]
    SLICE_X35Y56         LUT5 (Prop_lut5_I3_O)        0.303    14.306 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.694    15.000    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X34Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.124 f  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           1.126    16.250    L_reg/i__carry_i_15__1_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.124    16.374 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.815    17.189    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.152    17.341 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.857    18.198    L_reg/i__carry_i_19__2_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I4_O)        0.326    18.524 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.841    19.366    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I3_O)        0.152    19.518 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.572    20.089    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X32Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.695 r  bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.695    bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.008 r  bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.163    22.171    L_reg/L_531ef900_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.306    22.477 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          0.680    23.157    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X30Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.281 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.704    23.985    L_reg/i__carry_i_12__0_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I1_O)        0.124    24.109 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.817    24.926    L_reg/i__carry_i_14__1_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I3_O)        0.124    25.050 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.657    25.707    L_reg/i__carry_i_9__1_n_0
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.119    25.826 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.198    26.024    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X29Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    26.617 r  bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.617    bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.731 r  bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.731    bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.065 f  bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    27.884    bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.303    28.187 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.279    28.466    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X28Y53         LUT5 (Prop_lut5_I4_O)        0.124    28.590 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.247    29.836    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I1_O)        0.124    29.960 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           1.031    30.991    L_reg/bseg_OBUF[0]_inst_i_1_1
    SLICE_X33Y52         LUT6 (Prop_lut6_I2_O)        0.124    31.115 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.216    32.331    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124    32.455 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.967    35.422    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    38.967 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.967    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.813ns  (logic 10.815ns (31.986%)  route 22.998ns (68.014%))
  Logic Levels:           30  (CARRY4=8 LUT2=1 LUT4=6 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=13, routed)          2.201     7.788    L_reg/D_registers_q_reg[3][10]_0[5]
    SLICE_X31Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.912 f  L_reg/L_531ef900_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.877     8.789    L_reg/L_531ef900_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.913 f  L_reg/L_531ef900_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.486     9.398    L_reg/L_531ef900_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.522 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.843    10.366    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I2_O)        0.152    10.518 r  L_reg/L_531ef900_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.882    11.400    L_reg/L_531ef900_remainder0__0_carry_i_9__0_n_0
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.332    11.732 r  L_reg/L_531ef900_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.732    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X32Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.282 r  bseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.282    bseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  bseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.396    bseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry__0_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.730 r  bseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.274    14.003    L_reg/L_531ef900_remainder0_1[9]
    SLICE_X35Y56         LUT5 (Prop_lut5_I3_O)        0.303    14.306 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.694    15.000    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X34Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.124 f  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           1.126    16.250    L_reg/i__carry_i_15__1_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.124    16.374 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.815    17.189    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.152    17.341 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.857    18.198    L_reg/i__carry_i_19__2_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I4_O)        0.326    18.524 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.841    19.366    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I3_O)        0.152    19.518 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.572    20.089    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X32Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.695 r  bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.695    bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.008 r  bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.163    22.171    L_reg/L_531ef900_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.306    22.477 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          0.680    23.157    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X30Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.281 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.704    23.985    L_reg/i__carry_i_12__0_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I1_O)        0.124    24.109 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.817    24.926    L_reg/i__carry_i_14__1_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I3_O)        0.124    25.050 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.657    25.707    L_reg/i__carry_i_9__1_n_0
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.119    25.826 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.198    26.024    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X29Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    26.617 r  bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.617    bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.731 r  bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.731    bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.065 r  bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    27.884    bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.303    28.187 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.279    28.466    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X28Y53         LUT5 (Prop_lut5_I4_O)        0.124    28.590 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.247    29.836    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I1_O)        0.124    29.960 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           1.031    30.991    L_reg/bseg_OBUF[0]_inst_i_1_1
    SLICE_X33Y52         LUT6 (Prop_lut6_I2_O)        0.124    31.115 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.204    32.320    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.150    32.470 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.732    35.202    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.742    38.944 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.944    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.720ns  (logic 10.835ns (32.133%)  route 22.885ns (67.867%))
  Logic Levels:           30  (CARRY4=8 LUT2=1 LUT4=6 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.547     5.131    L_reg/clk_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=13, routed)          2.201     7.788    L_reg/D_registers_q_reg[3][10]_0[5]
    SLICE_X31Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.912 f  L_reg/L_531ef900_remainder0__0_carry__1_i_12__0/O
                         net (fo=1, routed)           0.877     8.789    L_reg/L_531ef900_remainder0__0_carry__1_i_12__0_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.913 f  L_reg/L_531ef900_remainder0__0_carry__1_i_6__0/O
                         net (fo=6, routed)           0.486     9.398    L_reg/L_531ef900_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.522 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.843    10.366    L_reg/D_registers_q_reg[3][6]_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I2_O)        0.152    10.518 r  L_reg/L_531ef900_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.882    11.400    L_reg/L_531ef900_remainder0__0_carry_i_9__0_n_0
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.332    11.732 r  L_reg/L_531ef900_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.732    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X32Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.282 r  bseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.282    bseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  bseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.396    bseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry__0_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.730 r  bseg_driver/decimal_renderer/L_531ef900_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.274    14.003    L_reg/L_531ef900_remainder0_1[9]
    SLICE_X35Y56         LUT5 (Prop_lut5_I3_O)        0.303    14.306 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.694    15.000    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X34Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.124 f  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           1.126    16.250    L_reg/i__carry_i_15__1_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.124    16.374 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.815    17.189    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I0_O)        0.152    17.341 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           0.857    18.198    L_reg/i__carry_i_19__2_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I4_O)        0.326    18.524 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.841    19.366    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I3_O)        0.152    19.518 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.572    20.089    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X32Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    20.695 r  bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.695    bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.008 r  bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.163    22.171    L_reg/L_531ef900_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X30Y54         LUT5 (Prop_lut5_I2_O)        0.306    22.477 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          0.680    23.157    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X30Y54         LUT5 (Prop_lut5_I0_O)        0.124    23.281 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.704    23.985    L_reg/i__carry_i_12__0_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I1_O)        0.124    24.109 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.817    24.926    L_reg/i__carry_i_14__1_n_0
    SLICE_X30Y51         LUT5 (Prop_lut5_I3_O)        0.124    25.050 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.657    25.707    L_reg/i__carry_i_9__1_n_0
    SLICE_X28Y52         LUT2 (Prop_lut2_I1_O)        0.119    25.826 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.198    26.024    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X29Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    26.617 r  bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.617    bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.731 r  bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.731    bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.065 f  bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    27.884    bseg_driver/decimal_renderer/L_531ef900_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X28Y53         LUT6 (Prop_lut6_I5_O)        0.303    28.187 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.279    28.466    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X28Y53         LUT5 (Prop_lut5_I4_O)        0.124    28.590 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           1.247    29.836    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I1_O)        0.124    29.960 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           1.031    30.991    L_reg/bseg_OBUF[0]_inst_i_1_1
    SLICE_X33Y52         LUT6 (Prop_lut6_I2_O)        0.124    31.115 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.216    32.331    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X34Y47         LUT4 (Prop_lut4_I3_O)        0.152    32.483 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.608    35.091    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    38.851 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.851    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.363ns (82.378%)  route 0.292ns (17.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.292     1.967    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.190 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.190    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.409ns (78.929%)  route 0.376ns (21.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.376     2.039    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.319 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.319    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.367ns (75.541%)  route 0.443ns (24.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.443     2.118    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.344 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.344    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.404ns (77.446%)  route 0.409ns (22.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.409     2.072    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.348 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.348    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.396ns (76.926%)  route 0.419ns (23.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.419     2.119    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.351 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.351    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.392ns (71.090%)  route 0.566ns (28.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.566     2.232    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.459 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.459    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.456ns (74.504%)  route 0.498ns (25.496%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.779    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.098     1.877 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.384     2.261    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.491 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.491    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.406ns (70.645%)  route 0.584ns (29.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.584     2.250    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.492 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.492    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.373ns (68.108%)  route 0.643ns (31.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X49Y68         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.643     2.285    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.517 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.517    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.409ns (68.470%)  route 0.649ns (31.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.649     2.314    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.559 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.559    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1184954404[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.284ns  (logic 1.615ns (37.695%)  route 2.669ns (62.305%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.986     3.477    forLoop_idx_0_1184954404[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.601 r  forLoop_idx_0_1184954404[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.684     4.284    forLoop_idx_0_1184954404[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y65         SRLC32E                                      r  forLoop_idx_0_1184954404[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.502     4.906    forLoop_idx_0_1184954404[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y65         SRLC32E                                      r  forLoop_idx_0_1184954404[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1184954404[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.185ns  (logic 1.617ns (38.647%)  route 2.568ns (61.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.954     3.447    forLoop_idx_0_1184954404[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.571 r  forLoop_idx_0_1184954404[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.614     4.185    forLoop_idx_0_1184954404[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y65         SRLC32E                                      r  forLoop_idx_0_1184954404[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.502     4.906    forLoop_idx_0_1184954404[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y65         SRLC32E                                      r  forLoop_idx_0_1184954404[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1184954404[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.118ns  (logic 1.619ns (39.312%)  route 2.499ns (60.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.934     3.429    forLoop_idx_0_1184954404[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.553 r  forLoop_idx_0_1184954404[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.565     4.118    forLoop_idx_0_1184954404[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y48         SRLC32E                                      r  forLoop_idx_0_1184954404[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.454     4.859    forLoop_idx_0_1184954404[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y48         SRLC32E                                      r  forLoop_idx_0_1184954404[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1184954404[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.102ns  (logic 1.625ns (39.610%)  route 2.477ns (60.390%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.003     3.504    forLoop_idx_0_1184954404[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.628 r  forLoop_idx_0_1184954404[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.474     4.102    forLoop_idx_0_1184954404[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y70         SRLC32E                                      r  forLoop_idx_0_1184954404[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.497     4.901    forLoop_idx_0_1184954404[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y70         SRLC32E                                      r  forLoop_idx_0_1184954404[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.884ns  (logic 1.622ns (41.771%)  route 2.262ns (58.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.788     3.286    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.410 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.474     3.884    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.811ns  (logic 1.628ns (42.712%)  route 2.183ns (57.288%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.480     2.984    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.108 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.703     3.811    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.811ns  (logic 1.628ns (42.712%)  route 2.183ns (57.288%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.480     2.984    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.108 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.703     3.811    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.811ns  (logic 1.628ns (42.712%)  route 2.183ns (57.288%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.480     2.984    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.108 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.703     3.811    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.811ns  (logic 1.628ns (42.712%)  route 2.183ns (57.288%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.480     2.984    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.108 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.703     3.811    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.811ns  (logic 1.628ns (42.712%)  route 2.183ns (57.288%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.480     2.984    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.108 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.703     3.811    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1032689803[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.300ns (30.715%)  route 0.676ns (69.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.453     0.707    forLoop_idx_0_1032689803[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.752 r  forLoop_idx_0_1032689803[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.223     0.976    forLoop_idx_0_1032689803[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y64         SRLC32E                                      r  forLoop_idx_0_1032689803[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.858     2.048    forLoop_idx_0_1032689803[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y64         SRLC32E                                      r  forLoop_idx_0_1032689803[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1032689803[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.307ns (29.334%)  route 0.740ns (70.666%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.570     0.832    forLoop_idx_0_1032689803[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.877 r  forLoop_idx_0_1032689803[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.170     1.047    forLoop_idx_0_1032689803[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_1032689803[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.863     2.053    forLoop_idx_0_1032689803[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  forLoop_idx_0_1032689803[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.316ns (26.460%)  route 0.879ns (73.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.613     0.885    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.930 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.266     1.196    reset_cond/M_reset_cond_in
    SLICE_X65Y59         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y59         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.316ns (26.460%)  route 0.879ns (73.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.613     0.885    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.930 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.266     1.196    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.316ns (26.460%)  route 0.879ns (73.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.613     0.885    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.930 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.266     1.196    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.316ns (26.460%)  route 0.879ns (73.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.613     0.885    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.930 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.266     1.196    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.316ns (26.460%)  route 0.879ns (73.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.613     0.885    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.930 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.266     1.196    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.311ns (25.909%)  route 0.890ns (74.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.721     0.987    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.032 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.169     1.201    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1184954404[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.313ns (24.246%)  route 0.979ns (75.754%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.810     1.078    forLoop_idx_0_1184954404[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.123 r  forLoop_idx_0_1184954404[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.169     1.293    forLoop_idx_0_1184954404[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y70         SRLC32E                                      r  forLoop_idx_0_1184954404[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.850     2.040    forLoop_idx_0_1184954404[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y70         SRLC32E                                      r  forLoop_idx_0_1184954404[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1184954404[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.307ns (23.768%)  route 0.986ns (76.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.749     1.011    forLoop_idx_0_1184954404[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  forLoop_idx_0_1184954404[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.237     1.293    forLoop_idx_0_1184954404[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y48         SRLC32E                                      r  forLoop_idx_0_1184954404[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.838     2.028    forLoop_idx_0_1184954404[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y48         SRLC32E                                      r  forLoop_idx_0_1184954404[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





