
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v' to AST representation.
Generating RTLIL representation for module `\SizedFIFO_a'.
Generating RTLIL representation for module `\generic_fifo_sc_f'.
Generating RTLIL representation for module `\dual_port_ram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: dual_port_ram       
root of   1 design levels: generic_fifo_sc_f   
root of   2 design levels: SizedFIFO_a         
Automatically selected SizedFIFO_a as design top module.

2.2. Analyzing design hierarchy..
Top module:  \SizedFIFO_a
Used module:     \generic_fifo_sc_f
Used module:         \dual_port_ram
Parameter \DATA_WIDTH = 60
Parameter \ADDR_WIDTH = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 60
Parameter \ADDR_WIDTH = 3
Generating RTLIL representation for module `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram'.

2.4. Analyzing design hierarchy..
Top module:  \SizedFIFO_a
Used module:     \generic_fifo_sc_f
Used module:         $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram

2.5. Analyzing design hierarchy..
Top module:  \SizedFIFO_a
Used module:     \generic_fifo_sc_f
Used module:         $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram
Removing unused module `\dual_port_ram'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:308$109 in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:299$101 in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:262$71 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:253$61 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:239$53 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:220$36 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:211$23 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:202$17 in module generic_fifo_sc_f.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:187$13 in module generic_fifo_sc_f.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:169$5 in module generic_fifo_sc_f.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:159$1 in module generic_fifo_sc_f.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:308$109'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:310$100_EN[59:0]$115
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:310$100_DATA[59:0]$114
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:310$100_ADDR[2:0]$113
     4/4: $0\out2[59:0]
Creating decoders for process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:299$101'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:301$99_EN[59:0]$107
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:301$99_DATA[59:0]$106
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:301$99_ADDR[2:0]$105
     4/4: $0\out1[59:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:262$71'.
     1/1: $0\full_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:253$61'.
     1/1: $0\empty_n_r[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:239$53'.
     1/1: $0\cnt[3:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:220$36'.
     1/1: $0\empty_r[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:211$23'.
     1/1: $0\full_r[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:202$17'.
     1/1: $0\gb2[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:187$13'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:169$5'.
     1/1: $0\rp[2:0]
Creating decoders for process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:159$1'.
     1/1: $0\wp[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.\out2' using process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:308$109'.
  created $dff cell `$procdff$234' with positive edge clock.
Creating register for signal `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:310$100_ADDR' using process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:308$109'.
  created $dff cell `$procdff$235' with positive edge clock.
Creating register for signal `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:310$100_DATA' using process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:308$109'.
  created $dff cell `$procdff$236' with positive edge clock.
Creating register for signal `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:310$100_EN' using process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:308$109'.
  created $dff cell `$procdff$237' with positive edge clock.
Creating register for signal `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.\out1' using process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:299$101'.
  created $dff cell `$procdff$238' with positive edge clock.
Creating register for signal `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:301$99_ADDR' using process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:299$101'.
  created $dff cell `$procdff$239' with positive edge clock.
Creating register for signal `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:301$99_DATA' using process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:299$101'.
  created $dff cell `$procdff$240' with positive edge clock.
Creating register for signal `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:301$99_EN' using process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:299$101'.
  created $dff cell `$procdff$241' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\full_n_r' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:262$71'.
  created $dff cell `$procdff$242' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\empty_n_r' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:253$61'.
  created $dff cell `$procdff$243' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\cnt' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:239$53'.
  created $dff cell `$procdff$244' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\empty_r' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:220$36'.
  created $dff cell `$procdff$245' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\full_r' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:211$23'.
  created $dff cell `$procdff$246' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\gb2' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:202$17'.
  created $dff cell `$procdff$247' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\gb' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:187$13'.
  created $dff cell `$procdff$248' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\rp' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:169$5'.
  created $dff cell `$procdff$249' with positive edge clock.
Creating register for signal `\generic_fifo_sc_f.\wp' using process `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:159$1'.
  created $dff cell `$procdff$250' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:308$109'.
Removing empty process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:308$109'.
Found and cleaned up 1 empty switch in `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:299$101'.
Removing empty process `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:299$101'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:262$71'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:262$71'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:253$61'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:253$61'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:239$53'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:239$53'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:220$36'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:220$36'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:211$23'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:211$23'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:202$17'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:202$17'.
Found and cleaned up 4 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:187$13'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:187$13'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:169$5'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:169$5'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:159$1'.
Removing empty process `generic_fifo_sc_f.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:159$1'.
Cleaned up 36 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
Optimizing module generic_fifo_sc_f.
<suppressed ~9 debug messages>
Optimizing module SizedFIFO_a.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
Optimizing module generic_fifo_sc_f.
Optimizing module SizedFIFO_a.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram'.
Finding identical cells in module `\generic_fifo_sc_f'.
<suppressed ~57 debug messages>
Finding identical cells in module `\SizedFIFO_a'.
Removed a total of 19 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_f..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$130:
      Old ports: A=60'000000000000000000000000000000000000000000000000000000000000, B=60'111111111111111111111111111111111111111111111111111111111111, Y=$procmux$130_Y
      New ports: A=1'0, B=1'1, Y=$procmux$130_Y [0]
      New connections: $procmux$130_Y [59:1] = { $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] $procmux$130_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$118:
      Old ports: A=60'000000000000000000000000000000000000000000000000000000000000, B=60'111111111111111111111111111111111111111111111111111111111111, Y=$procmux$118_Y
      New ports: A=1'0, B=1'1, Y=$procmux$118_Y [0]
      New connections: $procmux$118_Y [59:1] = { $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] $procmux$118_Y [0] }
  Optimizing cells in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
  Optimizing cells in module \generic_fifo_sc_f.
  Optimizing cells in module \SizedFIFO_a.
Performed a total of 2 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram'.
Finding identical cells in module `\generic_fifo_sc_f'.
Finding identical cells in module `\SizedFIFO_a'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$234 ($dff) from module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:313$116_DATA, Q = \out2).
Adding EN signal on $procdff$238 ($dff) from module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:304$108_DATA, Q = \out1).
Adding SRST signal on $procdff$242 ($dff) from module generic_fifo_sc_f (D = $procmux$144_Y, Q = \full_n_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$255 ($sdff) from module generic_fifo_sc_f (D = $procmux$144_Y, Q = \full_n_r).
Adding SRST signal on $procdff$243 ($dff) from module generic_fifo_sc_f (D = $procmux$155_Y, Q = \empty_n_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$263 ($sdff) from module generic_fifo_sc_f (D = $procmux$155_Y, Q = \empty_n_r).
Adding SRST signal on $procdff$244 ($dff) from module generic_fifo_sc_f (D = $procmux$166_Y, Q = \cnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$271 ($sdff) from module generic_fifo_sc_f (D = $procmux$166_Y, Q = \cnt).
Adding SRST signal on $procdff$245 ($dff) from module generic_fifo_sc_f (D = $procmux$177_Y, Q = \empty_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$279 ($sdff) from module generic_fifo_sc_f (D = $procmux$177_Y, Q = \empty_r).
Adding SRST signal on $procdff$246 ($dff) from module generic_fifo_sc_f (D = $procmux$188_Y, Q = \full_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$287 ($sdff) from module generic_fifo_sc_f (D = $procmux$188_Y, Q = \full_r).
Adding SRST signal on $procdff$247 ($dff) from module generic_fifo_sc_f (D = $procmux$199_Y, Q = \gb2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$295 ($sdff) from module generic_fifo_sc_f (D = $procmux$199_Y, Q = \gb2).
Adding SRST signal on $procdff$248 ($dff) from module generic_fifo_sc_f (D = $procmux$210_Y, Q = \gb, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$303 ($sdff) from module generic_fifo_sc_f (D = $procmux$210_Y, Q = \gb).
Adding SRST signal on $procdff$249 ($dff) from module generic_fifo_sc_f (D = $procmux$218_Y, Q = \rp, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$311 ($sdff) from module generic_fifo_sc_f (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:176$7_Y, Q = \rp).
Adding SRST signal on $procdff$250 ($dff) from module generic_fifo_sc_f (D = $procmux$226_Y, Q = \wp, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$317 ($sdff) from module generic_fifo_sc_f (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v:166$3_Y, Q = \wp).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram..
Finding unused cells or wires in module \generic_fifo_sc_f..
Finding unused cells or wires in module \SizedFIFO_a..
Removed 29 unused cells and 121 unused wires.
<suppressed ~31 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
Optimizing module SizedFIFO_a.
Optimizing module generic_fifo_sc_f.
<suppressed ~7 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_f..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \generic_fifo_sc_f.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\generic_fifo_sc_f'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \generic_fifo_sc_f..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
Optimizing module SizedFIFO_a.
Optimizing module generic_fifo_sc_f.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \SizedFIFO_a..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \generic_fifo_sc_f..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
  Optimizing cells in module \SizedFIFO_a.
  Optimizing cells in module \generic_fifo_sc_f.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram'.
Finding identical cells in module `\SizedFIFO_a'.
Finding identical cells in module `\generic_fifo_sc_f'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram..
Finding unused cells or wires in module \SizedFIFO_a..
Finding unused cells or wires in module \generic_fifo_sc_f..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram.
Optimizing module SizedFIFO_a.
Optimizing module generic_fifo_sc_f.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            615
   Number of public wires:           9
   Number of public wire bits:     249
   Number of memories:               1
   Number of memory bits:          180
   Number of processes:              0
   Number of cells:                 12
     $dffe                         120
     $mux                          128

=== SizedFIFO_a ===

   Number of wires:                 17
   Number of wire bits:            136
   Number of public wires:          17
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== generic_fifo_sc_f ===

   Number of wires:                 93
   Number of wire bits:            355
   Number of public wires:          27
   Number of public wire bits:     277
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                           17
     $and                           25
     $eq                            12
     $ge                            64
     $le                            64
     $logic_not                      5
     $lt                            64
     $mux                           20
     $ne                             9
     $not                            1
     $or                             4
     $reduce_bool                   14
     $reduce_or                      2
     $sdffe                         16

=== design hierarchy ===

   SizedFIFO_a                       1
     generic_fifo_sc_f               0
       $paramod$17b29d3f804c36b130a09071f0e00c567b827562\dual_port_ram      0

   Number of wires:                 17
   Number of wire bits:            136
   Number of public wires:          17
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

End of script. Logfile hash: df849e0dee, CPU: user 0.14s system 0.00s, MEM: 12.48 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 25% 5x opt_expr (0 sec), 19% 2x read_verilog (0 sec), ...
