
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.cache/ip 
Command: synth_design -top system_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4576
WARNING: [Synth 8-2507] parameter declaration becomes local in fdma_test with formal parameter declaration list [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/fdma_test.v:52]
WARNING: [Synth 8-2507] parameter declaration becomes local in fdma_test with formal parameter declaration list [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/fdma_test.v:53]
WARNING: [Synth 8-2507] parameter declaration becomes local in fdma_test with formal parameter declaration list [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/fdma_test.v:54]
WARNING: [Synth 8-2507] parameter declaration becomes local in fdma_test with formal parameter declaration list [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/fdma_test.v:55]
WARNING: [Synth 8-2507] parameter declaration becomes local in fdma_test with formal parameter declaration list [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/fdma_test.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1194.051 ; gain = 81.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:4]
INFO: [Synth 8-6157] synthesizing module 'fdma_test' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/fdma_test.v:23]
	Parameter TEST_MEM_SIZE bound to: 999999999 - type: integer 
	Parameter FDMA_BURST_LEN bound to: 16'b0000000000000100 
	Parameter ADDR_MEM_OFFSET bound to: 1048576 - type: integer 
	Parameter WRITE1 bound to: 0 - type: integer 
	Parameter WRITE2 bound to: 1 - type: integer 
	Parameter READ1 bound to: 2 - type: integer 
	Parameter READ2 bound to: 3 - type: integer 
	Parameter ADDR_INC bound to: 64 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/fdma_test.v:141]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (1#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-689] width (39) of port connection 'probe1' does not match port width (37) of module 'ila_0' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/fdma_test.v:144]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_dbg'. This will prevent further optimization [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/fdma_test.v:141]
INFO: [Synth 8-6155] done synthesizing module 'fdma_test' (2#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/fdma_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'system' [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/synth/system.v:841]
INFO: [Synth 8-6157] synthesizing module 'system_axi_interconnect_0_0' [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/synth/system.v:1246]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_Y9JEWS' [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_auto_cc_0' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/system_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_cc_0' (3#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/system_auto_cc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_auto_ds_0' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/system_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_ds_0' (4#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/system_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (5#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_s00_data_fifo_0' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/system_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_s00_data_fifo_0' (6#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/system_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_s00_regslice_0' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/system_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_s00_regslice_0' (7#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/system_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_Y9JEWS' (8#1) [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_interconnect_0_0' (9#1) [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/synth/system.v:1246]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_0_0' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_0_0' (10#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/system_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (11#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/synth/system.v:1127]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/synth/system.v:1127]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/synth/system.v:1127]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/synth/system.v:1127]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/synth/system.v:1127]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/synth/system.v:1127]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'system_processing_system7_0_0' has 68 connections declared, but only 62 given [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/synth/system.v:1127]
INFO: [Synth 8-6157] synthesizing module 'system_uiFDMA_0_0' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/system_uiFDMA_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_uiFDMA_0_0' (12#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/.Xil/Vivado-8724-Duller/realtime/system_uiFDMA_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_WID' of module 'system_uiFDMA_0_0' is unconnected for instance 'uiFDMA_0' [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/synth/system.v:1190]
WARNING: [Synth 8-7023] instance 'uiFDMA_0' of module 'system_uiFDMA_0_0' has 54 connections declared, but only 53 given [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/synth/system.v:1190]
INFO: [Synth 8-6155] done synthesizing module 'system' (13#1) [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/synth/system.v:841]
WARNING: [Synth 8-7071] port 'DDR_addr' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'DDR_ba' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'DDR_cas_n' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'DDR_ck_n' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'DDR_ck_p' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'DDR_cke' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'DDR_cs_n' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'DDR_dm' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'DDR_dq' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'DDR_dqs_n' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'DDR_dqs_p' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'DDR_odt' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'DDR_ras_n' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'DDR_reset_n' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'DDR_we_n' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'FIXED_IO_ddr_vrn' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'FIXED_IO_ddr_vrp' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'FIXED_IO_mio' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_clk' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_porb' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7071] port 'FIXED_IO_ps_srstb' of module 'system' is unconnected for instance 'system_i' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
WARNING: [Synth 8-7023] instance 'system_i' of module 'system' has 37 connections declared, but only 16 given [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:41]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (14#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.srcs/sources_1/new/system_wrapper_fdma.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1252.504 ; gain = 139.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1270.434 ; gain = 157.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1270.434 ; gain = 157.469
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1282.391 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc] for cell 'system_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc] for cell 'system_i/processing_system7_0'
Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0/system_clk_wiz_0_0_in_context.xdc] for cell 'system_i/clk_wiz_0'
Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/ip/system_uiFDMA_0_0/system_uiFDMA_0_0/system_uiFDMA_0_0_in_context.xdc] for cell 'system_i/uiFDMA_0'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/ip/system_uiFDMA_0_0/system_uiFDMA_0_0/system_uiFDMA_0_0_in_context.xdc] for cell 'system_i/uiFDMA_0'
Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0/system_s00_regslice_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0/system_s00_regslice_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0/system_s00_data_fifo_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0/system_s00_data_fifo_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/s00_data_fifo'
Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0/system_auto_cc_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0/system_auto_cc_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/auto_cc'
Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0/system_auto_ds_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0/system_auto_ds_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/auto_ds'
Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'fdma_test_inst0/ila_dbg'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'fdma_test_inst0/ila_dbg'
Parsing XDC File [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1371.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1371.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1371.145 ; gain = 258.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1371.145 ; gain = 258.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/uiFDMA_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_interconnect_0/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_interconnect_0/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_interconnect_0/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for system_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fdma_test_inst0/ila_dbg. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1371.145 ; gain = 258.180
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'T_S_reg' in module 'fdma_test'
INFO: [Synth 8-6159] Found Keep on FSM register 'T_S_reg' in module 'fdma_test', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  WRITE1 |                              000 |                              000
                  WRITE2 |                              001 |                              001
                   READ1 |                              010 |                              010
                   READ2 |                              011 |                              011
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1371.145 ; gain = 258.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 4     
	   4 Input  128 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 5     
	   4 Input   17 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1371.145 ; gain = 258.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1371.145 ; gain = 258.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1371.145 ; gain = 258.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1371.887 ; gain = 258.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1377.656 ; gain = 264.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1377.656 ; gain = 264.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1377.656 ; gain = 264.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1377.656 ; gain = 264.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1377.656 ; gain = 264.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1377.656 ; gain = 264.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |ila_0                         |         1|
|2     |system_auto_cc_0              |         1|
|3     |system_auto_ds_0              |         1|
|4     |system_auto_pc_0              |         1|
|5     |system_s00_data_fifo_0        |         1|
|6     |system_s00_regslice_0         |         1|
|7     |system_clk_wiz_0_0            |         1|
|8     |system_processing_system7_0_0 |         1|
|9     |system_uiFDMA_0_0             |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |ila                         |     1|
|2     |system_auto_cc              |     1|
|3     |system_auto_ds              |     1|
|4     |system_auto_pc              |     1|
|5     |system_clk_wiz_0            |     1|
|6     |system_processing_system7_0 |     1|
|7     |system_s00_data_fifo        |     1|
|8     |system_s00_regslice         |     1|
|9     |system_uiFDMA_0             |     1|
|10    |CARRY4                      |    13|
|11    |LUT1                        |     6|
|12    |LUT2                        |    38|
|13    |LUT3                        |     6|
|14    |LUT4                        |   147|
|15    |LUT5                        |     8|
|16    |LUT6                        |    13|
|17    |FDRE                        |   175|
|18    |FDSE                        |    18|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1377.656 ; gain = 264.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1377.656 ; gain = 163.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1377.656 ; gain = 264.691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1377.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1390.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1390.730 ; gain = 277.766
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/PL_RW_DDR/PL_RW_DDR.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 24 17:19:26 2021...
