Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Feb 11 13:17:46 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
LUTAR-1    Warning           LUT drives async reset alert               2051        
TIMING-20  Warning           Non-clocked latch                          1000        
ULMTCS-2   Warning           Control Sets use limits require reduction  1           
LATCH-1    Advisory          Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4096)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11264)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4096)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[0].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[10].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[12].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[13].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[16].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[17].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[18].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[1].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[20].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[21].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[2].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[3].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[4].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[6].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__1/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__10/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__11/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__12/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__13/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__14/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__15/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__16/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__17/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__18/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__19/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__2/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__20/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__21/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__22/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__23/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__24/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__25/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__26/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__27/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__28/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__29/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__3/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__4/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__5/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__6/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__7/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__8/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/AXI_FIFO_0/U0/Merge_inst/shift_reg_rep__9/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_last_reg_out_reg/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11264)
----------------------------------------------------
 There are 3072 pins that are not constrained for maximum delay. (HIGH)

 There are 8192 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   4578.472        0.000                      0                26003        0.031        0.000                      0                26003     2587.225        0.000                       0                 12045  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)           Period(ns)      Frequency(MHz)
-----       ------------           ----------      --------------
clk_fpga_0  {0.000 2588.475}       5176.950        0.193           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0       4578.472        0.000                      0                17747        0.031        0.000                      0                17747     2587.225        0.000                       0                 12045  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0            5084.486        0.000                      0                 8256        0.497        0.000                      0                 8256  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack     4578.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     2587.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4578.472ns  (required time - arrival time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        520.608ns  (logic 53.658ns (10.307%)  route 466.950ns (89.693%))
  Logic Levels:           237  (CARRY4=76 LDCE=1 LUT2=9 LUT3=20 LUT4=47 LUT5=19 LUT6=56 MUXF7=6 MUXF8=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 5179.783 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.803     3.097    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X98Y48         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y48         FDCE (Prop_fdce_C_Q)         0.518     3.615 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/Q
                         net (fo=56, routed)          7.521    11.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[6]
    SLICE_X36Y28         LUT4 (Prop_lut4_I2_O)        0.124    11.260 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/conf32_reg[1][31]_i_118/O
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.636 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.636    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.753 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.753    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.870    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.987 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         7.003    18.990    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.152    19.142 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/conf32_reg[1][31]_i_133/O
                         net (fo=1, routed)           1.867    21.009    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_1
    SLICE_X36Y7          LUT6 (Prop_lut6_I2_O)        0.326    21.335 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93/O
                         net (fo=1, routed)           1.524    22.859    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.409 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.409    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.526    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.643    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         3.950    27.710    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I2_O)        0.150    27.860 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3/O
                         net (fo=3, routed)           2.302    30.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3_n_0
    SLICE_X11Y8          LUT4 (Prop_lut4_I0_O)        0.328    30.490 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39/O
                         net (fo=1, routed)           0.000    30.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.022 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.250 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.364 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         3.010    34.374    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3_n_0
    SLICE_X29Y13         LUT3 (Prop_lut3_I2_O)        0.152    34.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5/O
                         net (fo=72, routed)          4.497    39.023    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5_n_0
    SLICE_X19Y12         LUT6 (Prop_lut6_I3_O)        0.332    39.355 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2/O
                         net (fo=3, routed)           1.186    40.541    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I2_O)        0.124    40.665 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25/O
                         net (fo=1, routed)           0.000    40.665    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.178 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.295 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.923    43.218    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3_n_0
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124    43.342 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26/O
                         net (fo=33, routed)          2.613    45.955    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I2_O)        0.124    46.079 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4/O
                         net (fo=1, routed)           0.682    46.762    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I5_O)        0.124    46.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2/O
                         net (fo=3, routed)           1.942    48.828    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2_n_0
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.124    48.952 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43/O
                         net (fo=1, routed)           0.000    48.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.484    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.598 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.598    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.712 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.712    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.826 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.933    52.759    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124    52.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25/O
                         net (fo=163, routed)         3.120    56.002    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.124    56.126 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4/O
                         net (fo=1, routed)           0.151    56.277    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124    56.401 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2/O
                         net (fo=3, routed)           1.745    58.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2_n_0
    SLICE_X18Y9          LUT4 (Prop_lut4_I2_O)        0.124    58.270 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37/O
                         net (fo=1, routed)           0.000    58.270    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    58.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.650    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.767 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.767    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.845    61.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124    61.853 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16/O
                         net (fo=35, routed)          3.175    65.028    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124    65.152 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5/O
                         net (fo=1, routed)           0.661    65.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.124    65.937 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3/O
                         net (fo=3, routed)           3.302    69.239    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3_n_0
    SLICE_X23Y9          LUT4 (Prop_lut4_I0_O)        0.124    69.363 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39/O
                         net (fo=1, routed)           0.000    69.363    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.913 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.913    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.141 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.154    72.295    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I4_O)        0.124    72.419 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21/O
                         net (fo=39, routed)          5.073    77.492    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.124    77.616 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3/O
                         net (fo=3, routed)           3.295    80.911    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I2_O)        0.124    81.035 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    81.035    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.585 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.699    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.813 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.927 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          1.747    83.675    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3_n_0
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.124    83.799 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25/O
                         net (fo=71, routed)          5.791    89.590    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25_n_0
    SLICE_X90Y43         LUT6 (Prop_lut6_I4_O)        0.124    89.714 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7/O
                         net (fo=1, routed)           0.897    90.611    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7_n_0
    SLICE_X90Y43         LUT5 (Prop_lut5_I4_O)        0.124    90.735 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3/O
                         net (fo=3, routed)           3.958    94.693    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3_n_0
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.124    94.817 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59/O
                         net (fo=1, routed)           0.000    94.817    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.350 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.350    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.467 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.467    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.584 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.584    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.701 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    95.701    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    95.920 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          2.669    98.589    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4_n_7
    SLICE_X23Y2          LUT6 (Prop_lut6_I0_O)        0.295    98.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.477   100.361    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31_n_0
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.124   100.485 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.861   101.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.150   101.497 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16/O
                         net (fo=32, routed)          4.189   105.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.332   106.018 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2/O
                         net (fo=3, routed)           2.499   108.517    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.124   108.641 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29/O
                         net (fo=1, routed)           0.000   108.641    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.191 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.191    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.305 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.442   111.746    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124   111.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50/O
                         net (fo=1, routed)           0.494   112.365    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38/O
                         net (fo=4, routed)           0.464   112.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124   113.076 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20/O
                         net (fo=33, routed)          1.226   114.303    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.124   114.427 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22/O
                         net (fo=32, routed)          6.305   120.731    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22_n_0
    SLICE_X95Y33         LUT6 (Prop_lut6_I4_O)        0.124   120.855 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3/O
                         net (fo=3, routed)           3.341   124.197    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3_n_0
    SLICE_X38Y10         LUT4 (Prop_lut4_I0_O)        0.124   124.321 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58/O
                         net (fo=1, routed)           0.000   124.321    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.834 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.834    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.951 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   124.951    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.068 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   125.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.185 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          2.099   127.284    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I2_O)        0.124   127.408 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.528   132.936    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124   133.060 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4/O
                         net (fo=1, routed)           1.342   134.402    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2/O
                         net (fo=3, routed)           2.039   136.565    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2_n_0
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.124   136.689 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31/O
                         net (fo=1, routed)           0.000   136.689    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.221 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          1.273   138.494    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124   138.618 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17/O
                         net (fo=102, routed)         6.545   145.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.124   145.286 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4/O
                         net (fo=1, routed)           0.452   145.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I1_O)        0.124   145.862 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2/O
                         net (fo=3, routed)           4.294   150.156    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I2_O)        0.124   150.280 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34/O
                         net (fo=1, routed)           0.000   150.280    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.812 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   150.812    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   151.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          3.366   154.400    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.299   154.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_22/O
                         net (fo=135, routed)         7.595   162.294    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_24_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.124   162.418 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11/O
                         net (fo=1, routed)           1.145   163.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I5_O)        0.124   163.687 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3/O
                         net (fo=3, routed)           3.668   167.355    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3_n_0
    SLICE_X42Y15         LUT4 (Prop_lut4_I3_O)        0.124   167.479 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33/O
                         net (fo=1, routed)           0.000   167.479    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   168.012 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   168.012    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   168.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          4.259   172.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4_n_7
    SLICE_X68Y6          LUT5 (Prop_lut5_I2_O)        0.289   172.779 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8/O
                         net (fo=34, routed)          1.361   174.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8_n_0
    SLICE_X79Y4          LUT3 (Prop_lut3_I0_O)        0.354   174.494 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18/O
                         net (fo=32, routed)          5.391   179.885    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326   180.211 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4/O
                         net (fo=1, routed)           2.808   183.019    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I0_O)        0.124   183.143 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2/O
                         net (fo=3, routed)           2.394   185.538    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I1_O)        0.124   185.662 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35/O
                         net (fo=1, routed)           0.000   185.662    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   186.175 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   186.175    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   186.394 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          4.083   190.477    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I1_O)        0.295   190.772 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12/O
                         net (fo=24, routed)          1.130   191.902    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I0_O)        0.124   192.026 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5/O
                         net (fo=41, routed)          5.604   197.630    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5_n_0
    SLICE_X48Y37         MUXF8 (Prop_muxf8_S_O)       0.273   197.903 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2/O
                         net (fo=3, routed)           1.787   199.690    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.316   200.006 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30/O
                         net (fo=1, routed)           0.000   200.006    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   200.404 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   200.404    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   200.626 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          1.845   202.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4_n_7
    SLICE_X73Y11         LUT2 (Prop_lut2_I1_O)        0.299   202.770 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39/O
                         net (fo=26, routed)          1.915   204.685    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39_n_0
    SLICE_X70Y6          LUT6 (Prop_lut6_I5_O)        0.124   204.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48/O
                         net (fo=144, routed)         2.333   207.142    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48_n_0
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.152   207.294 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42/O
                         net (fo=32, routed)          5.914   213.208    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I2_O)        0.348   213.556 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3/O
                         net (fo=2, routed)           2.681   216.237    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I0_O)        0.119   216.356 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142/O
                         net (fo=2, routed)           2.109   218.465    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.332   218.797 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93/O
                         net (fo=1, routed)           0.482   219.279    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   219.786 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   219.786    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   220.008 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          4.419   224.427    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15_n_7
    SLICE_X82Y7          LUT3 (Prop_lut3_I0_O)        0.299   224.726 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21/O
                         net (fo=16, routed)          1.817   226.543    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21_n_0
    SLICE_X72Y12         LUT6 (Prop_lut6_I5_O)        0.124   226.667 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79/O
                         net (fo=142, routed)         1.270   227.937    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79_n_0
    SLICE_X70Y15         LUT4 (Prop_lut4_I3_O)        0.124   228.061 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74/O
                         net (fo=32, routed)          6.336   234.398    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74_n_0
    SLICE_X52Y82         MUXF8 (Prop_muxf8_S_O)       0.273   234.671 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8/O
                         net (fo=1, routed)           3.098   237.769    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.316   238.085 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4/O
                         net (fo=3, routed)           1.068   239.152    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124   239.276 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72/O
                         net (fo=1, routed)           0.000   239.276    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   239.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   239.809    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   240.028 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          4.565   244.593    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11_n_7
    SLICE_X96Y15         LUT4 (Prop_lut4_I3_O)        0.295   244.888 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39/O
                         net (fo=27, routed)          1.028   245.916    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39_n_0
    SLICE_X98Y16         LUT4 (Prop_lut4_I2_O)        0.124   246.040 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.616   246.656    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49_n_0
    SLICE_X100Y18        LUT2 (Prop_lut2_I1_O)        0.124   246.780 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51/O
                         net (fo=194, routed)         8.997   255.777    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I2_O)        0.124   255.901 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216/O
                         net (fo=1, routed)           0.646   256.548    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124   256.672 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168/O
                         net (fo=1, routed)           2.435   259.107    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124   259.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138/O
                         net (fo=2, routed)           2.523   261.754    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138_n_0
    SLICE_X60Y18         LUT4 (Prop_lut4_I2_O)        0.124   261.878 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103/O
                         net (fo=1, routed)           0.000   261.878    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   262.428 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   262.428    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   262.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          4.324   266.974    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20_n_7
    SLICE_X96Y16         LUT3 (Prop_lut3_I0_O)        0.299   267.273 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30/O
                         net (fo=30, routed)          2.812   270.085    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30_n_0
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   270.209 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36/O
                         net (fo=112, routed)         6.376   276.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36_n_0
    SLICE_X31Y42         MUXF7 (Prop_muxf7_S_O)       0.276   276.861 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9/O
                         net (fo=1, routed)           0.629   277.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.299   277.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4/O
                         net (fo=3, routed)           2.395   280.184    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I0_O)        0.124   280.308 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73/O
                         net (fo=1, routed)           0.000   280.308    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   280.821 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   280.821    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   281.040 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.172   285.212    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10_n_7
    SLICE_X95Y18         LUT4 (Prop_lut4_I3_O)        0.295   285.507 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42/O
                         net (fo=31, routed)          1.018   286.525    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42_n_0
    SLICE_X99Y19         LUT4 (Prop_lut4_I3_O)        0.124   286.649 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11/O
                         net (fo=15, routed)          1.182   287.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11_n_0
    SLICE_X96Y15         LUT3 (Prop_lut3_I0_O)        0.153   287.984 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.805   295.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47_n_0
    SLICE_X26Y67         LUT6 (Prop_lut6_I4_O)        0.331   296.120 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3/O
                         net (fo=2, routed)           3.058   299.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I0_O)        0.124   299.302 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141/O
                         net (fo=2, routed)           1.903   301.204    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141_n_0
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.124   301.328 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110/O
                         net (fo=1, routed)           0.000   301.328    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   301.729 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   301.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   301.843 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   301.843    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   302.065 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.787   306.852    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19_n_7
    SLICE_X95Y25         LUT4 (Prop_lut4_I3_O)        0.299   307.151 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.657   308.808    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83_n_0
    SLICE_X99Y21         LUT4 (Prop_lut4_I2_O)        0.124   308.932 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46/O
                         net (fo=168, routed)         9.305   318.238    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124   318.362 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12/O
                         net (fo=1, routed)           0.000   318.362    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12_n_0
    SLICE_X39Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   318.579 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6/O
                         net (fo=2, routed)           0.927   319.505    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I2_O)        0.325   319.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165/O
                         net (fo=1, routed)           0.154   319.985    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326   320.311 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132/O
                         net (fo=2, routed)           3.445   323.756    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124   323.880 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91/O
                         net (fo=1, routed)           0.000   323.880    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   324.430 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   324.430    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   324.652 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          4.042   328.694    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20_n_7
    SLICE_X100Y21        LUT3 (Prop_lut3_I0_O)        0.325   329.019 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21/O
                         net (fo=15, routed)          1.049   330.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21_n_0
    SLICE_X98Y18         LUT6 (Prop_lut6_I5_O)        0.328   330.396 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89/O
                         net (fo=179, routed)         3.529   333.925    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89_n_0
    SLICE_X104Y56        LUT4 (Prop_lut4_I0_O)        0.146   334.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92/O
                         net (fo=32, routed)          8.708   342.779    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I2_O)        0.328   343.107 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9/O
                         net (fo=1, routed)           1.252   344.360    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I4_O)        0.124   344.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4/O
                         net (fo=3, routed)           3.684   348.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I3_O)        0.124   348.292 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82/O
                         net (fo=1, routed)           0.000   348.292    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   348.824 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   348.824    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   349.046 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          4.541   353.587    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14_n_7
    SLICE_X97Y25         LUT6 (Prop_lut6_I3_O)        0.299   353.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82/O
                         net (fo=96, routed)          6.733   360.618    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_S_O)       0.276   360.894 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10/O
                         net (fo=1, routed)           0.688   361.582    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.299   361.881 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4/O
                         net (fo=3, routed)           2.511   364.392    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124   364.516 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74/O
                         net (fo=1, routed)           0.000   364.516    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   364.917 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   364.917    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   365.139 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          3.398   368.537    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12_n_7
    SLICE_X102Y28        LUT4 (Prop_lut4_I3_O)        0.299   368.836 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.744   371.580    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40_n_0
    SLICE_X107Y30        LUT4 (Prop_lut4_I3_O)        0.124   371.704 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52/O
                         net (fo=15, routed)          1.346   373.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52_n_0
    SLICE_X102Y32        LUT3 (Prop_lut3_I1_O)        0.150   373.200 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87/O
                         net (fo=96, routed)          9.486   382.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.348   383.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180/O
                         net (fo=1, routed)           0.795   383.829    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124   383.953 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149/O
                         net (fo=2, routed)           3.891   387.844    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149_n_0
    SLICE_X80Y24         LUT4 (Prop_lut4_I0_O)        0.124   387.968 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110/O
                         net (fo=1, routed)           0.000   387.968    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   388.500 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          3.446   391.947    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56_n_0
    SLICE_X105Y33        LUT4 (Prop_lut4_I2_O)        0.124   392.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.667   393.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80_n_0
    SLICE_X96Y38         LUT5 (Prop_lut5_I4_O)        0.152   393.890 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95/O
                         net (fo=97, routed)          6.992   400.881    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.348   401.229 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11/O
                         net (fo=1, routed)           0.590   401.819    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124   401.943 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5/O
                         net (fo=1, routed)           0.897   402.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.124   402.964 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3/O
                         net (fo=3, routed)           2.383   405.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3_n_0
    SLICE_X68Y29         LUT4 (Prop_lut4_I2_O)        0.124   405.471 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37/O
                         net (fo=1, routed)           0.000   405.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   406.003 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          3.730   409.733    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12_n_0
    SLICE_X96Y33         LUT3 (Prop_lut3_I0_O)        0.150   409.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79/O
                         net (fo=37, routed)          1.558   411.441    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79_n_0
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.328   411.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85/O
                         net (fo=5, routed)           0.561   412.330    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85_n_0
    SLICE_X103Y30        LUT6 (Prop_lut6_I1_O)        0.124   412.454 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90/O
                         net (fo=9, routed)           1.402   413.856    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90_n_0
    SLICE_X103Y34        LUT2 (Prop_lut2_I0_O)        0.124   413.980 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44/O
                         net (fo=65, routed)          3.923   417.903    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44_n_0
    SLICE_X85Y6          LUT3 (Prop_lut3_I1_O)        0.124   418.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83/O
                         net (fo=32, routed)          4.905   422.932    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124   423.056 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5/O
                         net (fo=1, routed)           1.882   424.938    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5_n_0
    SLICE_X27Y51         LUT5 (Prop_lut5_I0_O)        0.124   425.062 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3/O
                         net (fo=3, routed)           3.501   428.562    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3_n_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I1_O)        0.124   428.686 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30/O
                         net (fo=1, routed)           0.000   428.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   429.084 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          5.084   434.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10_n_0
    SLICE_X105Y35        LUT3 (Prop_lut3_I0_O)        0.152   434.320 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.242   435.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22_n_0
    SLICE_X102Y30        LUT6 (Prop_lut6_I3_O)        0.326   435.889 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.252   437.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96_n_0
    SLICE_X102Y36        LUT2 (Prop_lut2_I0_O)        0.124   437.264 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91/O
                         net (fo=32, routed)          5.718   442.983    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91_n_0
    SLICE_X51Y77         MUXF8 (Prop_muxf8_S_O)       0.273   443.256 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9/O
                         net (fo=1, routed)           2.146   445.401    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.316   445.717 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4/O
                         net (fo=3, routed)           2.017   447.734    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4_n_0
    SLICE_X67Y33         LUT4 (Prop_lut4_I0_O)        0.124   447.858 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33/O
                         net (fo=1, routed)           0.000   447.858    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   448.408 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          4.858   453.266    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12_n_0
    SLICE_X104Y41        LUT3 (Prop_lut3_I0_O)        0.148   453.414 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21/O
                         net (fo=24, routed)          1.046   454.461    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21_n_0
    SLICE_X104Y39        LUT5 (Prop_lut5_I3_O)        0.328   454.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129/O
                         net (fo=17, routed)          1.245   456.033    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129_n_0
    SLICE_X105Y46        LUT3 (Prop_lut3_I1_O)        0.124   456.157 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80/O
                         net (fo=96, routed)          6.142   462.299    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I4_O)        0.124   462.423 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9/O
                         net (fo=1, routed)           1.001   463.424    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I4_O)        0.124   463.548 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4/O
                         net (fo=3, routed)           2.592   466.139    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4_n_0
    SLICE_X72Y40         LUT4 (Prop_lut4_I3_O)        0.124   466.263 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76/O
                         net (fo=1, routed)           0.000   466.263    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   466.664 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.000   466.664    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   466.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          4.545   471.431    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12_n_7
    SLICE_X102Y48        LUT3 (Prop_lut3_I0_O)        0.299   471.730 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28/O
                         net (fo=55, routed)          1.320   473.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28_n_0
    SLICE_X104Y41        LUT6 (Prop_lut6_I0_O)        0.124   473.174 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58/O
                         net (fo=2, routed)           0.829   474.003    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58_n_0
    SLICE_X104Y40        LUT6 (Prop_lut6_I5_O)        0.124   474.127 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96/O
                         net (fo=39, routed)          1.407   475.534    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96_n_0
    SLICE_X102Y48        LUT2 (Prop_lut2_I1_O)        0.124   475.658 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90/O
                         net (fo=96, routed)          6.652   482.310    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_S_O)       0.296   482.606 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12/O
                         net (fo=1, routed)           1.113   483.719    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.298   484.017 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4/O
                         net (fo=3, routed)           2.024   486.040    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4_n_0
    SLICE_X72Y45         LUT4 (Prop_lut4_I3_O)        0.124   486.164 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87/O
                         net (fo=1, routed)           0.000   486.164    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87_n_0
    SLICE_X72Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   486.562 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          2.984   489.546    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41_n_0
    SLICE_X98Y39         LUT4 (Prop_lut4_I2_O)        0.146   489.692 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.115   490.806    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91_n_0
    SLICE_X95Y40         LUT4 (Prop_lut4_I2_O)        0.328   491.134 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52/O
                         net (fo=39, routed)          0.655   491.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52_n_0
    SLICE_X95Y39         LUT2 (Prop_lut2_I1_O)        0.150   491.939 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48/O
                         net (fo=258, routed)         6.290   498.229    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.326   498.555 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15/O
                         net (fo=1, routed)           0.000   498.555    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15_n_0
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209   498.764 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6/O
                         net (fo=2, routed)           1.832   500.596    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.297   500.893 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157/O
                         net (fo=2, routed)           1.478   502.371    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157_n_0
    SLICE_X73Y38         LUT4 (Prop_lut4_I2_O)        0.124   502.495 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101/O
                         net (fo=1, routed)           0.000   502.495    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   503.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   503.249 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.591   506.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22_n_7
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.299   507.139 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20/O
                         net (fo=24, routed)          1.332   508.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20_n_0
    SLICE_X98Y47         LUT5 (Prop_lut5_I3_O)        0.124   508.595 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111/O
                         net (fo=64, routed)          4.112   512.707    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.124   512.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76/O
                         net (fo=1, routed)           0.000   512.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76_n_0
    SLICE_X44Y48         MUXF7 (Prop_muxf7_I0_O)      0.238   513.069 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36/O
                         net (fo=1, routed)           0.804   513.872    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.298   514.170 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13/O
                         net (fo=3, routed)           1.852   516.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13_n_0
    SLICE_X71Y44         LUT4 (Prop_lut4_I0_O)        0.124   516.146 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71/O
                         net (fo=1, routed)           0.000   516.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   516.547 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   516.547    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   516.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          1.494   518.263    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12_n_7
    SLICE_X45Y44         LUT5 (Prop_lut5_I3_O)        0.299   518.562 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_3/O
                         net (fo=1, routed)           1.093   519.656    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_3_n_0
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.149   519.805 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_1/O
                         net (fo=1, routed)           2.399   522.203    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1044
    SLICE_X39Y91         LDCE (DToQ_ldce_D_Q)         0.691   522.894 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf32_reg[31][31]/Q
                         net (fo=1, routed)           0.811   523.705    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[31]
    SLICE_X39Y102        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.654  5179.783    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X39Y102        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[31]/C
                         clock pessimism              0.115  5179.898    
                         clock uncertainty          -77.654  5102.244    
    SLICE_X39Y102        FDCE (Setup_fdce_C_D)       -0.067  5102.177    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[31]
  -------------------------------------------------------------------
                         required time                       5102.178    
                         arrival time                        -523.705    
  -------------------------------------------------------------------
                         slack                               4578.472    

Slack (MET) :             4578.831ns  (required time - arrival time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        520.099ns  (logic 53.425ns (10.272%)  route 466.674ns (89.728%))
  Logic Levels:           237  (CARRY4=76 LDCE=1 LUT2=9 LUT3=20 LUT4=47 LUT5=19 LUT6=56 MUXF7=6 MUXF8=3)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 5179.633 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.803     3.097    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X98Y48         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y48         FDCE (Prop_fdce_C_Q)         0.518     3.615 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/Q
                         net (fo=56, routed)          7.521    11.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[6]
    SLICE_X36Y28         LUT4 (Prop_lut4_I2_O)        0.124    11.260 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/conf32_reg[1][31]_i_118/O
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.636 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.636    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.753 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.753    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.870    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.987 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         7.003    18.990    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.152    19.142 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/conf32_reg[1][31]_i_133/O
                         net (fo=1, routed)           1.867    21.009    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_1
    SLICE_X36Y7          LUT6 (Prop_lut6_I2_O)        0.326    21.335 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93/O
                         net (fo=1, routed)           1.524    22.859    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.409 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.409    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.526    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.643    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         3.950    27.710    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I2_O)        0.150    27.860 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3/O
                         net (fo=3, routed)           2.302    30.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3_n_0
    SLICE_X11Y8          LUT4 (Prop_lut4_I0_O)        0.328    30.490 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39/O
                         net (fo=1, routed)           0.000    30.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.022 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.250 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.364 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         3.010    34.374    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3_n_0
    SLICE_X29Y13         LUT3 (Prop_lut3_I2_O)        0.152    34.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5/O
                         net (fo=72, routed)          4.497    39.023    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5_n_0
    SLICE_X19Y12         LUT6 (Prop_lut6_I3_O)        0.332    39.355 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2/O
                         net (fo=3, routed)           1.186    40.541    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I2_O)        0.124    40.665 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25/O
                         net (fo=1, routed)           0.000    40.665    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.178 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.295 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.923    43.218    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3_n_0
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124    43.342 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26/O
                         net (fo=33, routed)          2.613    45.955    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I2_O)        0.124    46.079 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4/O
                         net (fo=1, routed)           0.682    46.762    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I5_O)        0.124    46.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2/O
                         net (fo=3, routed)           1.942    48.828    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2_n_0
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.124    48.952 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43/O
                         net (fo=1, routed)           0.000    48.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.484    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.598 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.598    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.712 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.712    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.826 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.933    52.759    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124    52.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25/O
                         net (fo=163, routed)         3.120    56.002    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.124    56.126 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4/O
                         net (fo=1, routed)           0.151    56.277    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124    56.401 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2/O
                         net (fo=3, routed)           1.745    58.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2_n_0
    SLICE_X18Y9          LUT4 (Prop_lut4_I2_O)        0.124    58.270 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37/O
                         net (fo=1, routed)           0.000    58.270    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    58.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.650    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.767 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.767    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.845    61.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124    61.853 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16/O
                         net (fo=35, routed)          3.175    65.028    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124    65.152 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5/O
                         net (fo=1, routed)           0.661    65.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.124    65.937 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3/O
                         net (fo=3, routed)           3.302    69.239    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3_n_0
    SLICE_X23Y9          LUT4 (Prop_lut4_I0_O)        0.124    69.363 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39/O
                         net (fo=1, routed)           0.000    69.363    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.913 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.913    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.141 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.154    72.295    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I4_O)        0.124    72.419 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21/O
                         net (fo=39, routed)          5.073    77.492    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.124    77.616 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3/O
                         net (fo=3, routed)           3.295    80.911    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I2_O)        0.124    81.035 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    81.035    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.585 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.699    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.813 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.927 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          1.747    83.675    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3_n_0
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.124    83.799 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25/O
                         net (fo=71, routed)          5.791    89.590    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25_n_0
    SLICE_X90Y43         LUT6 (Prop_lut6_I4_O)        0.124    89.714 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7/O
                         net (fo=1, routed)           0.897    90.611    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7_n_0
    SLICE_X90Y43         LUT5 (Prop_lut5_I4_O)        0.124    90.735 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3/O
                         net (fo=3, routed)           3.958    94.693    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3_n_0
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.124    94.817 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59/O
                         net (fo=1, routed)           0.000    94.817    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.350 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.350    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.467 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.467    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.584 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.584    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.701 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    95.701    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    95.920 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          2.669    98.589    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4_n_7
    SLICE_X23Y2          LUT6 (Prop_lut6_I0_O)        0.295    98.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.477   100.361    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31_n_0
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.124   100.485 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.861   101.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.150   101.497 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16/O
                         net (fo=32, routed)          4.189   105.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.332   106.018 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2/O
                         net (fo=3, routed)           2.499   108.517    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.124   108.641 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29/O
                         net (fo=1, routed)           0.000   108.641    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.191 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.191    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.305 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.442   111.746    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124   111.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50/O
                         net (fo=1, routed)           0.494   112.365    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38/O
                         net (fo=4, routed)           0.464   112.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124   113.076 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20/O
                         net (fo=33, routed)          1.226   114.303    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.124   114.427 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22/O
                         net (fo=32, routed)          6.305   120.731    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22_n_0
    SLICE_X95Y33         LUT6 (Prop_lut6_I4_O)        0.124   120.855 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3/O
                         net (fo=3, routed)           3.341   124.197    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3_n_0
    SLICE_X38Y10         LUT4 (Prop_lut4_I0_O)        0.124   124.321 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58/O
                         net (fo=1, routed)           0.000   124.321    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.834 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.834    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.951 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   124.951    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.068 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   125.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.185 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          2.099   127.284    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I2_O)        0.124   127.408 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.528   132.936    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124   133.060 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4/O
                         net (fo=1, routed)           1.342   134.402    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2/O
                         net (fo=3, routed)           2.039   136.565    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2_n_0
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.124   136.689 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31/O
                         net (fo=1, routed)           0.000   136.689    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.221 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          1.273   138.494    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124   138.618 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17/O
                         net (fo=102, routed)         6.545   145.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.124   145.286 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4/O
                         net (fo=1, routed)           0.452   145.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I1_O)        0.124   145.862 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2/O
                         net (fo=3, routed)           4.294   150.156    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I2_O)        0.124   150.280 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34/O
                         net (fo=1, routed)           0.000   150.280    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.812 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   150.812    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   151.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          3.366   154.400    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.299   154.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_22/O
                         net (fo=135, routed)         7.595   162.294    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_24_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.124   162.418 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11/O
                         net (fo=1, routed)           1.145   163.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I5_O)        0.124   163.687 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3/O
                         net (fo=3, routed)           3.668   167.355    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3_n_0
    SLICE_X42Y15         LUT4 (Prop_lut4_I3_O)        0.124   167.479 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33/O
                         net (fo=1, routed)           0.000   167.479    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   168.012 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   168.012    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   168.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          4.259   172.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4_n_7
    SLICE_X68Y6          LUT5 (Prop_lut5_I2_O)        0.289   172.779 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8/O
                         net (fo=34, routed)          1.361   174.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8_n_0
    SLICE_X79Y4          LUT3 (Prop_lut3_I0_O)        0.354   174.494 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18/O
                         net (fo=32, routed)          5.391   179.885    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326   180.211 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4/O
                         net (fo=1, routed)           2.808   183.019    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I0_O)        0.124   183.143 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2/O
                         net (fo=3, routed)           2.394   185.538    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I1_O)        0.124   185.662 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35/O
                         net (fo=1, routed)           0.000   185.662    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   186.175 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   186.175    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   186.394 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          4.083   190.477    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I1_O)        0.295   190.772 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12/O
                         net (fo=24, routed)          1.130   191.902    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I0_O)        0.124   192.026 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5/O
                         net (fo=41, routed)          5.604   197.630    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5_n_0
    SLICE_X48Y37         MUXF8 (Prop_muxf8_S_O)       0.273   197.903 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2/O
                         net (fo=3, routed)           1.787   199.690    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.316   200.006 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30/O
                         net (fo=1, routed)           0.000   200.006    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   200.404 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   200.404    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   200.626 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          1.845   202.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4_n_7
    SLICE_X73Y11         LUT2 (Prop_lut2_I1_O)        0.299   202.770 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39/O
                         net (fo=26, routed)          1.915   204.685    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39_n_0
    SLICE_X70Y6          LUT6 (Prop_lut6_I5_O)        0.124   204.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48/O
                         net (fo=144, routed)         2.333   207.142    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48_n_0
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.152   207.294 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42/O
                         net (fo=32, routed)          5.914   213.208    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I2_O)        0.348   213.556 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3/O
                         net (fo=2, routed)           2.681   216.237    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I0_O)        0.119   216.356 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142/O
                         net (fo=2, routed)           2.109   218.465    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.332   218.797 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93/O
                         net (fo=1, routed)           0.482   219.279    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   219.786 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   219.786    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   220.008 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          4.419   224.427    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15_n_7
    SLICE_X82Y7          LUT3 (Prop_lut3_I0_O)        0.299   224.726 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21/O
                         net (fo=16, routed)          1.817   226.543    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21_n_0
    SLICE_X72Y12         LUT6 (Prop_lut6_I5_O)        0.124   226.667 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79/O
                         net (fo=142, routed)         1.270   227.937    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79_n_0
    SLICE_X70Y15         LUT4 (Prop_lut4_I3_O)        0.124   228.061 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74/O
                         net (fo=32, routed)          6.336   234.398    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74_n_0
    SLICE_X52Y82         MUXF8 (Prop_muxf8_S_O)       0.273   234.671 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8/O
                         net (fo=1, routed)           3.098   237.769    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.316   238.085 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4/O
                         net (fo=3, routed)           1.068   239.152    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124   239.276 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72/O
                         net (fo=1, routed)           0.000   239.276    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   239.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   239.809    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   240.028 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          4.565   244.593    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11_n_7
    SLICE_X96Y15         LUT4 (Prop_lut4_I3_O)        0.295   244.888 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39/O
                         net (fo=27, routed)          1.028   245.916    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39_n_0
    SLICE_X98Y16         LUT4 (Prop_lut4_I2_O)        0.124   246.040 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.616   246.656    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49_n_0
    SLICE_X100Y18        LUT2 (Prop_lut2_I1_O)        0.124   246.780 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51/O
                         net (fo=194, routed)         8.997   255.777    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I2_O)        0.124   255.901 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216/O
                         net (fo=1, routed)           0.646   256.548    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124   256.672 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168/O
                         net (fo=1, routed)           2.435   259.107    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124   259.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138/O
                         net (fo=2, routed)           2.523   261.754    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138_n_0
    SLICE_X60Y18         LUT4 (Prop_lut4_I2_O)        0.124   261.878 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103/O
                         net (fo=1, routed)           0.000   261.878    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   262.428 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   262.428    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   262.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          4.324   266.974    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20_n_7
    SLICE_X96Y16         LUT3 (Prop_lut3_I0_O)        0.299   267.273 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30/O
                         net (fo=30, routed)          2.812   270.085    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30_n_0
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   270.209 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36/O
                         net (fo=112, routed)         6.376   276.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36_n_0
    SLICE_X31Y42         MUXF7 (Prop_muxf7_S_O)       0.276   276.861 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9/O
                         net (fo=1, routed)           0.629   277.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.299   277.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4/O
                         net (fo=3, routed)           2.395   280.184    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I0_O)        0.124   280.308 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73/O
                         net (fo=1, routed)           0.000   280.308    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   280.821 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   280.821    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   281.040 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.172   285.212    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10_n_7
    SLICE_X95Y18         LUT4 (Prop_lut4_I3_O)        0.295   285.507 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42/O
                         net (fo=31, routed)          1.018   286.525    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42_n_0
    SLICE_X99Y19         LUT4 (Prop_lut4_I3_O)        0.124   286.649 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11/O
                         net (fo=15, routed)          1.182   287.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11_n_0
    SLICE_X96Y15         LUT3 (Prop_lut3_I0_O)        0.153   287.984 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.805   295.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47_n_0
    SLICE_X26Y67         LUT6 (Prop_lut6_I4_O)        0.331   296.120 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3/O
                         net (fo=2, routed)           3.058   299.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I0_O)        0.124   299.302 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141/O
                         net (fo=2, routed)           1.903   301.204    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141_n_0
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.124   301.328 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110/O
                         net (fo=1, routed)           0.000   301.328    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   301.729 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   301.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   301.843 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   301.843    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   302.065 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.787   306.852    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19_n_7
    SLICE_X95Y25         LUT4 (Prop_lut4_I3_O)        0.299   307.151 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.657   308.808    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83_n_0
    SLICE_X99Y21         LUT4 (Prop_lut4_I2_O)        0.124   308.932 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46/O
                         net (fo=168, routed)         9.305   318.238    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124   318.362 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12/O
                         net (fo=1, routed)           0.000   318.362    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12_n_0
    SLICE_X39Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   318.579 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6/O
                         net (fo=2, routed)           0.927   319.505    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I2_O)        0.325   319.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165/O
                         net (fo=1, routed)           0.154   319.985    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326   320.311 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132/O
                         net (fo=2, routed)           3.445   323.756    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124   323.880 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91/O
                         net (fo=1, routed)           0.000   323.880    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   324.430 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   324.430    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   324.652 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          4.042   328.694    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20_n_7
    SLICE_X100Y21        LUT3 (Prop_lut3_I0_O)        0.325   329.019 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21/O
                         net (fo=15, routed)          1.049   330.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21_n_0
    SLICE_X98Y18         LUT6 (Prop_lut6_I5_O)        0.328   330.396 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89/O
                         net (fo=179, routed)         3.529   333.925    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89_n_0
    SLICE_X104Y56        LUT4 (Prop_lut4_I0_O)        0.146   334.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92/O
                         net (fo=32, routed)          8.708   342.779    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I2_O)        0.328   343.107 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9/O
                         net (fo=1, routed)           1.252   344.360    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I4_O)        0.124   344.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4/O
                         net (fo=3, routed)           3.684   348.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I3_O)        0.124   348.292 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82/O
                         net (fo=1, routed)           0.000   348.292    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   348.824 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   348.824    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   349.046 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          4.541   353.587    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14_n_7
    SLICE_X97Y25         LUT6 (Prop_lut6_I3_O)        0.299   353.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82/O
                         net (fo=96, routed)          6.733   360.618    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_S_O)       0.276   360.894 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10/O
                         net (fo=1, routed)           0.688   361.582    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.299   361.881 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4/O
                         net (fo=3, routed)           2.511   364.392    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124   364.516 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74/O
                         net (fo=1, routed)           0.000   364.516    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   364.917 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   364.917    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   365.139 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          3.398   368.537    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12_n_7
    SLICE_X102Y28        LUT4 (Prop_lut4_I3_O)        0.299   368.836 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.744   371.580    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40_n_0
    SLICE_X107Y30        LUT4 (Prop_lut4_I3_O)        0.124   371.704 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52/O
                         net (fo=15, routed)          1.346   373.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52_n_0
    SLICE_X102Y32        LUT3 (Prop_lut3_I1_O)        0.150   373.200 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87/O
                         net (fo=96, routed)          9.486   382.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.348   383.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180/O
                         net (fo=1, routed)           0.795   383.829    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124   383.953 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149/O
                         net (fo=2, routed)           3.891   387.844    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149_n_0
    SLICE_X80Y24         LUT4 (Prop_lut4_I0_O)        0.124   387.968 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110/O
                         net (fo=1, routed)           0.000   387.968    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   388.500 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          3.446   391.947    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56_n_0
    SLICE_X105Y33        LUT4 (Prop_lut4_I2_O)        0.124   392.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.667   393.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80_n_0
    SLICE_X96Y38         LUT5 (Prop_lut5_I4_O)        0.152   393.890 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95/O
                         net (fo=97, routed)          6.992   400.881    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.348   401.229 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11/O
                         net (fo=1, routed)           0.590   401.819    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124   401.943 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5/O
                         net (fo=1, routed)           0.897   402.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.124   402.964 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3/O
                         net (fo=3, routed)           2.383   405.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3_n_0
    SLICE_X68Y29         LUT4 (Prop_lut4_I2_O)        0.124   405.471 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37/O
                         net (fo=1, routed)           0.000   405.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   406.003 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          3.730   409.733    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12_n_0
    SLICE_X96Y33         LUT3 (Prop_lut3_I0_O)        0.150   409.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79/O
                         net (fo=37, routed)          1.558   411.441    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79_n_0
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.328   411.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85/O
                         net (fo=5, routed)           0.561   412.330    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85_n_0
    SLICE_X103Y30        LUT6 (Prop_lut6_I1_O)        0.124   412.454 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90/O
                         net (fo=9, routed)           1.402   413.856    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90_n_0
    SLICE_X103Y34        LUT2 (Prop_lut2_I0_O)        0.124   413.980 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44/O
                         net (fo=65, routed)          3.923   417.903    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44_n_0
    SLICE_X85Y6          LUT3 (Prop_lut3_I1_O)        0.124   418.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83/O
                         net (fo=32, routed)          4.905   422.932    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124   423.056 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5/O
                         net (fo=1, routed)           1.882   424.938    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5_n_0
    SLICE_X27Y51         LUT5 (Prop_lut5_I0_O)        0.124   425.062 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3/O
                         net (fo=3, routed)           3.501   428.562    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3_n_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I1_O)        0.124   428.686 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30/O
                         net (fo=1, routed)           0.000   428.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   429.084 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          5.084   434.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10_n_0
    SLICE_X105Y35        LUT3 (Prop_lut3_I0_O)        0.152   434.320 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.242   435.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22_n_0
    SLICE_X102Y30        LUT6 (Prop_lut6_I3_O)        0.326   435.889 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.252   437.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96_n_0
    SLICE_X102Y36        LUT2 (Prop_lut2_I0_O)        0.124   437.264 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91/O
                         net (fo=32, routed)          5.718   442.983    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91_n_0
    SLICE_X51Y77         MUXF8 (Prop_muxf8_S_O)       0.273   443.256 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9/O
                         net (fo=1, routed)           2.146   445.401    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.316   445.717 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4/O
                         net (fo=3, routed)           2.017   447.734    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4_n_0
    SLICE_X67Y33         LUT4 (Prop_lut4_I0_O)        0.124   447.858 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33/O
                         net (fo=1, routed)           0.000   447.858    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   448.408 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          4.858   453.266    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12_n_0
    SLICE_X104Y41        LUT3 (Prop_lut3_I0_O)        0.148   453.414 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21/O
                         net (fo=24, routed)          1.046   454.461    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21_n_0
    SLICE_X104Y39        LUT5 (Prop_lut5_I3_O)        0.328   454.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129/O
                         net (fo=17, routed)          1.245   456.033    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129_n_0
    SLICE_X105Y46        LUT3 (Prop_lut3_I1_O)        0.124   456.157 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80/O
                         net (fo=96, routed)          6.142   462.299    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I4_O)        0.124   462.423 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9/O
                         net (fo=1, routed)           1.001   463.424    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I4_O)        0.124   463.548 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4/O
                         net (fo=3, routed)           2.592   466.139    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4_n_0
    SLICE_X72Y40         LUT4 (Prop_lut4_I3_O)        0.124   466.263 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76/O
                         net (fo=1, routed)           0.000   466.263    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   466.664 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.000   466.664    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   466.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          4.545   471.431    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12_n_7
    SLICE_X102Y48        LUT3 (Prop_lut3_I0_O)        0.299   471.730 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28/O
                         net (fo=55, routed)          1.320   473.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28_n_0
    SLICE_X104Y41        LUT6 (Prop_lut6_I0_O)        0.124   473.174 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58/O
                         net (fo=2, routed)           0.829   474.003    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58_n_0
    SLICE_X104Y40        LUT6 (Prop_lut6_I5_O)        0.124   474.127 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96/O
                         net (fo=39, routed)          1.407   475.534    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96_n_0
    SLICE_X102Y48        LUT2 (Prop_lut2_I1_O)        0.124   475.658 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90/O
                         net (fo=96, routed)          6.652   482.310    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_S_O)       0.296   482.606 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12/O
                         net (fo=1, routed)           1.113   483.719    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.298   484.017 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4/O
                         net (fo=3, routed)           2.024   486.040    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4_n_0
    SLICE_X72Y45         LUT4 (Prop_lut4_I3_O)        0.124   486.164 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87/O
                         net (fo=1, routed)           0.000   486.164    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87_n_0
    SLICE_X72Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   486.562 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          2.984   489.546    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41_n_0
    SLICE_X98Y39         LUT4 (Prop_lut4_I2_O)        0.146   489.692 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.115   490.806    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91_n_0
    SLICE_X95Y40         LUT4 (Prop_lut4_I2_O)        0.328   491.134 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52/O
                         net (fo=39, routed)          0.655   491.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52_n_0
    SLICE_X95Y39         LUT2 (Prop_lut2_I1_O)        0.150   491.939 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48/O
                         net (fo=258, routed)         6.290   498.229    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.326   498.555 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15/O
                         net (fo=1, routed)           0.000   498.555    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15_n_0
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209   498.764 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6/O
                         net (fo=2, routed)           1.832   500.596    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.297   500.893 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157/O
                         net (fo=2, routed)           1.478   502.371    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157_n_0
    SLICE_X73Y38         LUT4 (Prop_lut4_I2_O)        0.124   502.495 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101/O
                         net (fo=1, routed)           0.000   502.495    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   503.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   503.249 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.591   506.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22_n_7
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.299   507.139 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20/O
                         net (fo=24, routed)          1.332   508.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20_n_0
    SLICE_X98Y47         LUT5 (Prop_lut5_I3_O)        0.124   508.595 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111/O
                         net (fo=64, routed)          4.112   512.707    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.124   512.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76/O
                         net (fo=1, routed)           0.000   512.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76_n_0
    SLICE_X44Y48         MUXF7 (Prop_muxf7_I0_O)      0.238   513.069 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36/O
                         net (fo=1, routed)           0.804   513.872    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.298   514.170 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13/O
                         net (fo=3, routed)           1.852   516.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13_n_0
    SLICE_X71Y44         LUT4 (Prop_lut4_I0_O)        0.124   516.146 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71/O
                         net (fo=1, routed)           0.000   516.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   516.547 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   516.547    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   516.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          1.007   517.776    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12_n_7
    SLICE_X68Y43         LUT5 (Prop_lut5_I3_O)        0.299   518.075 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][22]_i_2/O
                         net (fo=1, routed)           1.712   519.787    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][22]_i_2_n_0
    SLICE_X46Y42         LUT3 (Prop_lut3_I2_O)        0.124   519.911 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][22]_i_1/O
                         net (fo=1, routed)           0.897   520.808    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1053
    SLICE_X39Y42         LDCE (DToQ_ldce_D_Q)         0.483   521.291 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf32_reg[31][22]/Q
                         net (fo=1, routed)           1.905   523.196    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[22]
    SLICE_X27Y74         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.504  5179.633    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X27Y74         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[22]/C
                         clock pessimism              0.115  5179.748    
                         clock uncertainty          -77.654  5102.094    
    SLICE_X27Y74         FDCE (Setup_fdce_C_D)       -0.067  5102.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[22]
  -------------------------------------------------------------------
                         required time                       5102.027    
                         arrival time                        -523.196    
  -------------------------------------------------------------------
                         slack                               4578.831    

Slack (MET) :             4579.202ns  (required time - arrival time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        519.689ns  (logic 53.664ns (10.326%)  route 466.025ns (89.674%))
  Logic Levels:           237  (CARRY4=76 LDCE=1 LUT2=9 LUT3=20 LUT4=47 LUT5=19 LUT6=56 MUXF7=6 MUXF8=3)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 5179.608 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.803     3.097    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X98Y48         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y48         FDCE (Prop_fdce_C_Q)         0.518     3.615 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/Q
                         net (fo=56, routed)          7.521    11.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[6]
    SLICE_X36Y28         LUT4 (Prop_lut4_I2_O)        0.124    11.260 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/conf32_reg[1][31]_i_118/O
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.636 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.636    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.753 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.753    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.870    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.987 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         7.003    18.990    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.152    19.142 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/conf32_reg[1][31]_i_133/O
                         net (fo=1, routed)           1.867    21.009    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_1
    SLICE_X36Y7          LUT6 (Prop_lut6_I2_O)        0.326    21.335 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93/O
                         net (fo=1, routed)           1.524    22.859    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.409 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.409    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.526    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.643    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         3.950    27.710    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I2_O)        0.150    27.860 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3/O
                         net (fo=3, routed)           2.302    30.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3_n_0
    SLICE_X11Y8          LUT4 (Prop_lut4_I0_O)        0.328    30.490 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39/O
                         net (fo=1, routed)           0.000    30.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.022 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.250 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.364 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         3.010    34.374    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3_n_0
    SLICE_X29Y13         LUT3 (Prop_lut3_I2_O)        0.152    34.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5/O
                         net (fo=72, routed)          4.497    39.023    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5_n_0
    SLICE_X19Y12         LUT6 (Prop_lut6_I3_O)        0.332    39.355 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2/O
                         net (fo=3, routed)           1.186    40.541    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I2_O)        0.124    40.665 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25/O
                         net (fo=1, routed)           0.000    40.665    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.178 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.295 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.923    43.218    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3_n_0
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124    43.342 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26/O
                         net (fo=33, routed)          2.613    45.955    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I2_O)        0.124    46.079 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4/O
                         net (fo=1, routed)           0.682    46.762    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I5_O)        0.124    46.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2/O
                         net (fo=3, routed)           1.942    48.828    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2_n_0
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.124    48.952 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43/O
                         net (fo=1, routed)           0.000    48.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.484    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.598 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.598    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.712 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.712    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.826 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.933    52.759    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124    52.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25/O
                         net (fo=163, routed)         3.120    56.002    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.124    56.126 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4/O
                         net (fo=1, routed)           0.151    56.277    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124    56.401 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2/O
                         net (fo=3, routed)           1.745    58.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2_n_0
    SLICE_X18Y9          LUT4 (Prop_lut4_I2_O)        0.124    58.270 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37/O
                         net (fo=1, routed)           0.000    58.270    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    58.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.650    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.767 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.767    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.845    61.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124    61.853 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16/O
                         net (fo=35, routed)          3.175    65.028    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124    65.152 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5/O
                         net (fo=1, routed)           0.661    65.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.124    65.937 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3/O
                         net (fo=3, routed)           3.302    69.239    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3_n_0
    SLICE_X23Y9          LUT4 (Prop_lut4_I0_O)        0.124    69.363 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39/O
                         net (fo=1, routed)           0.000    69.363    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.913 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.913    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.141 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.154    72.295    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I4_O)        0.124    72.419 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21/O
                         net (fo=39, routed)          5.073    77.492    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.124    77.616 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3/O
                         net (fo=3, routed)           3.295    80.911    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I2_O)        0.124    81.035 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    81.035    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.585 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.699    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.813 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.927 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          1.747    83.675    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3_n_0
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.124    83.799 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25/O
                         net (fo=71, routed)          5.791    89.590    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25_n_0
    SLICE_X90Y43         LUT6 (Prop_lut6_I4_O)        0.124    89.714 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7/O
                         net (fo=1, routed)           0.897    90.611    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7_n_0
    SLICE_X90Y43         LUT5 (Prop_lut5_I4_O)        0.124    90.735 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3/O
                         net (fo=3, routed)           3.958    94.693    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3_n_0
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.124    94.817 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59/O
                         net (fo=1, routed)           0.000    94.817    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.350 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.350    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.467 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.467    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.584 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.584    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.701 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    95.701    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    95.920 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          2.669    98.589    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4_n_7
    SLICE_X23Y2          LUT6 (Prop_lut6_I0_O)        0.295    98.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.477   100.361    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31_n_0
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.124   100.485 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.861   101.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.150   101.497 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16/O
                         net (fo=32, routed)          4.189   105.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.332   106.018 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2/O
                         net (fo=3, routed)           2.499   108.517    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.124   108.641 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29/O
                         net (fo=1, routed)           0.000   108.641    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.191 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.191    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.305 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.442   111.746    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124   111.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50/O
                         net (fo=1, routed)           0.494   112.365    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38/O
                         net (fo=4, routed)           0.464   112.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124   113.076 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20/O
                         net (fo=33, routed)          1.226   114.303    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.124   114.427 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22/O
                         net (fo=32, routed)          6.305   120.731    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22_n_0
    SLICE_X95Y33         LUT6 (Prop_lut6_I4_O)        0.124   120.855 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3/O
                         net (fo=3, routed)           3.341   124.197    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3_n_0
    SLICE_X38Y10         LUT4 (Prop_lut4_I0_O)        0.124   124.321 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58/O
                         net (fo=1, routed)           0.000   124.321    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.834 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.834    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.951 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   124.951    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.068 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   125.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.185 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          2.099   127.284    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I2_O)        0.124   127.408 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.528   132.936    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124   133.060 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4/O
                         net (fo=1, routed)           1.342   134.402    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2/O
                         net (fo=3, routed)           2.039   136.565    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2_n_0
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.124   136.689 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31/O
                         net (fo=1, routed)           0.000   136.689    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.221 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          1.273   138.494    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124   138.618 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17/O
                         net (fo=102, routed)         6.545   145.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.124   145.286 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4/O
                         net (fo=1, routed)           0.452   145.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I1_O)        0.124   145.862 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2/O
                         net (fo=3, routed)           4.294   150.156    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I2_O)        0.124   150.280 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34/O
                         net (fo=1, routed)           0.000   150.280    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.812 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   150.812    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   151.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          3.366   154.400    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.299   154.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_22/O
                         net (fo=135, routed)         7.595   162.294    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_24_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.124   162.418 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11/O
                         net (fo=1, routed)           1.145   163.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I5_O)        0.124   163.687 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3/O
                         net (fo=3, routed)           3.668   167.355    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3_n_0
    SLICE_X42Y15         LUT4 (Prop_lut4_I3_O)        0.124   167.479 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33/O
                         net (fo=1, routed)           0.000   167.479    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   168.012 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   168.012    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   168.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          4.259   172.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4_n_7
    SLICE_X68Y6          LUT5 (Prop_lut5_I2_O)        0.289   172.779 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8/O
                         net (fo=34, routed)          1.361   174.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8_n_0
    SLICE_X79Y4          LUT3 (Prop_lut3_I0_O)        0.354   174.494 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18/O
                         net (fo=32, routed)          5.391   179.885    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326   180.211 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4/O
                         net (fo=1, routed)           2.808   183.019    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I0_O)        0.124   183.143 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2/O
                         net (fo=3, routed)           2.394   185.538    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I1_O)        0.124   185.662 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35/O
                         net (fo=1, routed)           0.000   185.662    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   186.175 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   186.175    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   186.394 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          4.083   190.477    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I1_O)        0.295   190.772 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12/O
                         net (fo=24, routed)          1.130   191.902    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I0_O)        0.124   192.026 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5/O
                         net (fo=41, routed)          5.604   197.630    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5_n_0
    SLICE_X48Y37         MUXF8 (Prop_muxf8_S_O)       0.273   197.903 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2/O
                         net (fo=3, routed)           1.787   199.690    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.316   200.006 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30/O
                         net (fo=1, routed)           0.000   200.006    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   200.404 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   200.404    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   200.626 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          1.845   202.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4_n_7
    SLICE_X73Y11         LUT2 (Prop_lut2_I1_O)        0.299   202.770 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39/O
                         net (fo=26, routed)          1.915   204.685    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39_n_0
    SLICE_X70Y6          LUT6 (Prop_lut6_I5_O)        0.124   204.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48/O
                         net (fo=144, routed)         2.333   207.142    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48_n_0
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.152   207.294 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42/O
                         net (fo=32, routed)          5.914   213.208    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I2_O)        0.348   213.556 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3/O
                         net (fo=2, routed)           2.681   216.237    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I0_O)        0.119   216.356 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142/O
                         net (fo=2, routed)           2.109   218.465    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.332   218.797 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93/O
                         net (fo=1, routed)           0.482   219.279    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   219.786 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   219.786    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   220.008 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          4.419   224.427    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15_n_7
    SLICE_X82Y7          LUT3 (Prop_lut3_I0_O)        0.299   224.726 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21/O
                         net (fo=16, routed)          1.817   226.543    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21_n_0
    SLICE_X72Y12         LUT6 (Prop_lut6_I5_O)        0.124   226.667 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79/O
                         net (fo=142, routed)         1.270   227.937    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79_n_0
    SLICE_X70Y15         LUT4 (Prop_lut4_I3_O)        0.124   228.061 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74/O
                         net (fo=32, routed)          6.336   234.398    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74_n_0
    SLICE_X52Y82         MUXF8 (Prop_muxf8_S_O)       0.273   234.671 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8/O
                         net (fo=1, routed)           3.098   237.769    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.316   238.085 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4/O
                         net (fo=3, routed)           1.068   239.152    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124   239.276 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72/O
                         net (fo=1, routed)           0.000   239.276    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   239.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   239.809    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   240.028 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          4.565   244.593    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11_n_7
    SLICE_X96Y15         LUT4 (Prop_lut4_I3_O)        0.295   244.888 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39/O
                         net (fo=27, routed)          1.028   245.916    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39_n_0
    SLICE_X98Y16         LUT4 (Prop_lut4_I2_O)        0.124   246.040 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.616   246.656    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49_n_0
    SLICE_X100Y18        LUT2 (Prop_lut2_I1_O)        0.124   246.780 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51/O
                         net (fo=194, routed)         8.997   255.777    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I2_O)        0.124   255.901 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216/O
                         net (fo=1, routed)           0.646   256.548    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124   256.672 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168/O
                         net (fo=1, routed)           2.435   259.107    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124   259.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138/O
                         net (fo=2, routed)           2.523   261.754    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138_n_0
    SLICE_X60Y18         LUT4 (Prop_lut4_I2_O)        0.124   261.878 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103/O
                         net (fo=1, routed)           0.000   261.878    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   262.428 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   262.428    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   262.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          4.324   266.974    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20_n_7
    SLICE_X96Y16         LUT3 (Prop_lut3_I0_O)        0.299   267.273 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30/O
                         net (fo=30, routed)          2.812   270.085    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30_n_0
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   270.209 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36/O
                         net (fo=112, routed)         6.376   276.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36_n_0
    SLICE_X31Y42         MUXF7 (Prop_muxf7_S_O)       0.276   276.861 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9/O
                         net (fo=1, routed)           0.629   277.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.299   277.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4/O
                         net (fo=3, routed)           2.395   280.184    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I0_O)        0.124   280.308 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73/O
                         net (fo=1, routed)           0.000   280.308    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   280.821 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   280.821    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   281.040 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.172   285.212    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10_n_7
    SLICE_X95Y18         LUT4 (Prop_lut4_I3_O)        0.295   285.507 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42/O
                         net (fo=31, routed)          1.018   286.525    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42_n_0
    SLICE_X99Y19         LUT4 (Prop_lut4_I3_O)        0.124   286.649 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11/O
                         net (fo=15, routed)          1.182   287.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11_n_0
    SLICE_X96Y15         LUT3 (Prop_lut3_I0_O)        0.153   287.984 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.805   295.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47_n_0
    SLICE_X26Y67         LUT6 (Prop_lut6_I4_O)        0.331   296.120 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3/O
                         net (fo=2, routed)           3.058   299.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I0_O)        0.124   299.302 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141/O
                         net (fo=2, routed)           1.903   301.204    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141_n_0
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.124   301.328 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110/O
                         net (fo=1, routed)           0.000   301.328    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   301.729 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   301.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   301.843 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   301.843    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   302.065 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.787   306.852    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19_n_7
    SLICE_X95Y25         LUT4 (Prop_lut4_I3_O)        0.299   307.151 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.657   308.808    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83_n_0
    SLICE_X99Y21         LUT4 (Prop_lut4_I2_O)        0.124   308.932 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46/O
                         net (fo=168, routed)         9.305   318.238    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124   318.362 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12/O
                         net (fo=1, routed)           0.000   318.362    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12_n_0
    SLICE_X39Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   318.579 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6/O
                         net (fo=2, routed)           0.927   319.505    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I2_O)        0.325   319.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165/O
                         net (fo=1, routed)           0.154   319.985    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326   320.311 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132/O
                         net (fo=2, routed)           3.445   323.756    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124   323.880 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91/O
                         net (fo=1, routed)           0.000   323.880    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   324.430 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   324.430    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   324.652 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          4.042   328.694    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20_n_7
    SLICE_X100Y21        LUT3 (Prop_lut3_I0_O)        0.325   329.019 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21/O
                         net (fo=15, routed)          1.049   330.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21_n_0
    SLICE_X98Y18         LUT6 (Prop_lut6_I5_O)        0.328   330.396 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89/O
                         net (fo=179, routed)         3.529   333.925    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89_n_0
    SLICE_X104Y56        LUT4 (Prop_lut4_I0_O)        0.146   334.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92/O
                         net (fo=32, routed)          8.708   342.779    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I2_O)        0.328   343.107 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9/O
                         net (fo=1, routed)           1.252   344.360    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I4_O)        0.124   344.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4/O
                         net (fo=3, routed)           3.684   348.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I3_O)        0.124   348.292 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82/O
                         net (fo=1, routed)           0.000   348.292    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   348.824 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   348.824    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   349.046 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          4.541   353.587    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14_n_7
    SLICE_X97Y25         LUT6 (Prop_lut6_I3_O)        0.299   353.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82/O
                         net (fo=96, routed)          6.733   360.618    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_S_O)       0.276   360.894 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10/O
                         net (fo=1, routed)           0.688   361.582    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.299   361.881 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4/O
                         net (fo=3, routed)           2.511   364.392    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124   364.516 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74/O
                         net (fo=1, routed)           0.000   364.516    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   364.917 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   364.917    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   365.139 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          3.398   368.537    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12_n_7
    SLICE_X102Y28        LUT4 (Prop_lut4_I3_O)        0.299   368.836 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.744   371.580    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40_n_0
    SLICE_X107Y30        LUT4 (Prop_lut4_I3_O)        0.124   371.704 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52/O
                         net (fo=15, routed)          1.346   373.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52_n_0
    SLICE_X102Y32        LUT3 (Prop_lut3_I1_O)        0.150   373.200 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87/O
                         net (fo=96, routed)          9.486   382.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.348   383.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180/O
                         net (fo=1, routed)           0.795   383.829    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124   383.953 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149/O
                         net (fo=2, routed)           3.891   387.844    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149_n_0
    SLICE_X80Y24         LUT4 (Prop_lut4_I0_O)        0.124   387.968 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110/O
                         net (fo=1, routed)           0.000   387.968    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   388.500 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          3.446   391.947    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56_n_0
    SLICE_X105Y33        LUT4 (Prop_lut4_I2_O)        0.124   392.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.667   393.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80_n_0
    SLICE_X96Y38         LUT5 (Prop_lut5_I4_O)        0.152   393.890 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95/O
                         net (fo=97, routed)          6.992   400.881    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.348   401.229 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11/O
                         net (fo=1, routed)           0.590   401.819    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124   401.943 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5/O
                         net (fo=1, routed)           0.897   402.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.124   402.964 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3/O
                         net (fo=3, routed)           2.383   405.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3_n_0
    SLICE_X68Y29         LUT4 (Prop_lut4_I2_O)        0.124   405.471 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37/O
                         net (fo=1, routed)           0.000   405.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   406.003 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          3.730   409.733    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12_n_0
    SLICE_X96Y33         LUT3 (Prop_lut3_I0_O)        0.150   409.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79/O
                         net (fo=37, routed)          1.558   411.441    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79_n_0
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.328   411.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85/O
                         net (fo=5, routed)           0.561   412.330    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85_n_0
    SLICE_X103Y30        LUT6 (Prop_lut6_I1_O)        0.124   412.454 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90/O
                         net (fo=9, routed)           1.402   413.856    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90_n_0
    SLICE_X103Y34        LUT2 (Prop_lut2_I0_O)        0.124   413.980 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44/O
                         net (fo=65, routed)          3.923   417.903    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44_n_0
    SLICE_X85Y6          LUT3 (Prop_lut3_I1_O)        0.124   418.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83/O
                         net (fo=32, routed)          4.905   422.932    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124   423.056 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5/O
                         net (fo=1, routed)           1.882   424.938    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5_n_0
    SLICE_X27Y51         LUT5 (Prop_lut5_I0_O)        0.124   425.062 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3/O
                         net (fo=3, routed)           3.501   428.562    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3_n_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I1_O)        0.124   428.686 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30/O
                         net (fo=1, routed)           0.000   428.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   429.084 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          5.084   434.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10_n_0
    SLICE_X105Y35        LUT3 (Prop_lut3_I0_O)        0.152   434.320 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.242   435.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22_n_0
    SLICE_X102Y30        LUT6 (Prop_lut6_I3_O)        0.326   435.889 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.252   437.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96_n_0
    SLICE_X102Y36        LUT2 (Prop_lut2_I0_O)        0.124   437.264 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91/O
                         net (fo=32, routed)          5.718   442.983    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91_n_0
    SLICE_X51Y77         MUXF8 (Prop_muxf8_S_O)       0.273   443.256 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9/O
                         net (fo=1, routed)           2.146   445.401    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.316   445.717 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4/O
                         net (fo=3, routed)           2.017   447.734    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4_n_0
    SLICE_X67Y33         LUT4 (Prop_lut4_I0_O)        0.124   447.858 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33/O
                         net (fo=1, routed)           0.000   447.858    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   448.408 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          4.858   453.266    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12_n_0
    SLICE_X104Y41        LUT3 (Prop_lut3_I0_O)        0.148   453.414 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21/O
                         net (fo=24, routed)          1.046   454.461    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21_n_0
    SLICE_X104Y39        LUT5 (Prop_lut5_I3_O)        0.328   454.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129/O
                         net (fo=17, routed)          1.245   456.033    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129_n_0
    SLICE_X105Y46        LUT3 (Prop_lut3_I1_O)        0.124   456.157 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80/O
                         net (fo=96, routed)          6.142   462.299    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I4_O)        0.124   462.423 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9/O
                         net (fo=1, routed)           1.001   463.424    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I4_O)        0.124   463.548 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4/O
                         net (fo=3, routed)           2.592   466.139    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4_n_0
    SLICE_X72Y40         LUT4 (Prop_lut4_I3_O)        0.124   466.263 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76/O
                         net (fo=1, routed)           0.000   466.263    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   466.664 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.000   466.664    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   466.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          4.545   471.431    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12_n_7
    SLICE_X102Y48        LUT3 (Prop_lut3_I0_O)        0.299   471.730 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28/O
                         net (fo=55, routed)          1.320   473.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28_n_0
    SLICE_X104Y41        LUT6 (Prop_lut6_I0_O)        0.124   473.174 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58/O
                         net (fo=2, routed)           0.829   474.003    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58_n_0
    SLICE_X104Y40        LUT6 (Prop_lut6_I5_O)        0.124   474.127 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96/O
                         net (fo=39, routed)          1.407   475.534    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96_n_0
    SLICE_X102Y48        LUT2 (Prop_lut2_I1_O)        0.124   475.658 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90/O
                         net (fo=96, routed)          6.652   482.310    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_S_O)       0.296   482.606 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12/O
                         net (fo=1, routed)           1.113   483.719    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.298   484.017 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4/O
                         net (fo=3, routed)           2.024   486.040    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4_n_0
    SLICE_X72Y45         LUT4 (Prop_lut4_I3_O)        0.124   486.164 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87/O
                         net (fo=1, routed)           0.000   486.164    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87_n_0
    SLICE_X72Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   486.562 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          2.984   489.546    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41_n_0
    SLICE_X98Y39         LUT4 (Prop_lut4_I2_O)        0.146   489.692 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.115   490.806    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91_n_0
    SLICE_X95Y40         LUT4 (Prop_lut4_I2_O)        0.328   491.134 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52/O
                         net (fo=39, routed)          0.655   491.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52_n_0
    SLICE_X95Y39         LUT2 (Prop_lut2_I1_O)        0.150   491.939 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48/O
                         net (fo=258, routed)         6.290   498.229    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.326   498.555 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15/O
                         net (fo=1, routed)           0.000   498.555    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15_n_0
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209   498.764 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6/O
                         net (fo=2, routed)           1.832   500.596    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.297   500.893 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157/O
                         net (fo=2, routed)           1.478   502.371    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157_n_0
    SLICE_X73Y38         LUT4 (Prop_lut4_I2_O)        0.124   502.495 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101/O
                         net (fo=1, routed)           0.000   502.495    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   503.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   503.249 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.591   506.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22_n_7
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.299   507.139 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20/O
                         net (fo=24, routed)          1.332   508.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20_n_0
    SLICE_X98Y47         LUT5 (Prop_lut5_I3_O)        0.124   508.595 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111/O
                         net (fo=64, routed)          4.112   512.707    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.124   512.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76/O
                         net (fo=1, routed)           0.000   512.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76_n_0
    SLICE_X44Y48         MUXF7 (Prop_muxf7_I0_O)      0.238   513.069 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36/O
                         net (fo=1, routed)           0.804   513.872    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.298   514.170 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13/O
                         net (fo=3, routed)           1.852   516.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13_n_0
    SLICE_X71Y44         LUT4 (Prop_lut4_I0_O)        0.124   516.146 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71/O
                         net (fo=1, routed)           0.000   516.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   516.547 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   516.547    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   516.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          0.991   517.760    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12_n_7
    SLICE_X65Y43         LUT5 (Prop_lut5_I3_O)        0.299   518.059 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][21]_i_2/O
                         net (fo=1, routed)           1.824   519.883    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][21]_i_2_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I2_O)        0.146   520.029 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][21]_i_1/O
                         net (fo=1, routed)           1.088   521.117    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1054
    SLICE_X42Y45         LDCE (DToQ_ldce_D_Q)         0.700   521.817 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf32_reg[31][21]/Q
                         net (fo=1, routed)           0.969   522.786    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[21]
    SLICE_X41Y56         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.479  5179.607    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X41Y56         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[21]/C
                         clock pessimism              0.115  5179.722    
                         clock uncertainty          -77.654  5102.068    
    SLICE_X41Y56         FDCE (Setup_fdce_C_D)       -0.081  5101.987    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[21]
  -------------------------------------------------------------------
                         required time                       5101.988    
                         arrival time                        -522.786    
  -------------------------------------------------------------------
                         slack                               4579.202    

Slack (MET) :             4579.318ns  (required time - arrival time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        519.785ns  (logic 53.638ns (10.319%)  route 466.147ns (89.681%))
  Logic Levels:           237  (CARRY4=76 LDCE=1 LUT2=9 LUT3=20 LUT4=47 LUT5=19 LUT6=56 MUXF7=6 MUXF8=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 5179.691 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.803     3.097    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X98Y48         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y48         FDCE (Prop_fdce_C_Q)         0.518     3.615 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/Q
                         net (fo=56, routed)          7.521    11.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[6]
    SLICE_X36Y28         LUT4 (Prop_lut4_I2_O)        0.124    11.260 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/conf32_reg[1][31]_i_118/O
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.636 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.636    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.753 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.753    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.870    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.987 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         7.003    18.990    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.152    19.142 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/conf32_reg[1][31]_i_133/O
                         net (fo=1, routed)           1.867    21.009    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_1
    SLICE_X36Y7          LUT6 (Prop_lut6_I2_O)        0.326    21.335 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93/O
                         net (fo=1, routed)           1.524    22.859    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.409 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.409    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.526    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.643    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         3.950    27.710    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I2_O)        0.150    27.860 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3/O
                         net (fo=3, routed)           2.302    30.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3_n_0
    SLICE_X11Y8          LUT4 (Prop_lut4_I0_O)        0.328    30.490 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39/O
                         net (fo=1, routed)           0.000    30.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.022 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.250 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.364 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         3.010    34.374    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3_n_0
    SLICE_X29Y13         LUT3 (Prop_lut3_I2_O)        0.152    34.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5/O
                         net (fo=72, routed)          4.497    39.023    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5_n_0
    SLICE_X19Y12         LUT6 (Prop_lut6_I3_O)        0.332    39.355 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2/O
                         net (fo=3, routed)           1.186    40.541    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I2_O)        0.124    40.665 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25/O
                         net (fo=1, routed)           0.000    40.665    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.178 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.295 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.923    43.218    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3_n_0
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124    43.342 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26/O
                         net (fo=33, routed)          2.613    45.955    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I2_O)        0.124    46.079 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4/O
                         net (fo=1, routed)           0.682    46.762    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I5_O)        0.124    46.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2/O
                         net (fo=3, routed)           1.942    48.828    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2_n_0
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.124    48.952 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43/O
                         net (fo=1, routed)           0.000    48.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.484    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.598 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.598    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.712 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.712    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.826 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.933    52.759    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124    52.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25/O
                         net (fo=163, routed)         3.120    56.002    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.124    56.126 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4/O
                         net (fo=1, routed)           0.151    56.277    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124    56.401 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2/O
                         net (fo=3, routed)           1.745    58.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2_n_0
    SLICE_X18Y9          LUT4 (Prop_lut4_I2_O)        0.124    58.270 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37/O
                         net (fo=1, routed)           0.000    58.270    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    58.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.650    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.767 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.767    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.845    61.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124    61.853 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16/O
                         net (fo=35, routed)          3.175    65.028    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124    65.152 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5/O
                         net (fo=1, routed)           0.661    65.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.124    65.937 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3/O
                         net (fo=3, routed)           3.302    69.239    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3_n_0
    SLICE_X23Y9          LUT4 (Prop_lut4_I0_O)        0.124    69.363 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39/O
                         net (fo=1, routed)           0.000    69.363    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.913 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.913    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.141 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.154    72.295    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I4_O)        0.124    72.419 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21/O
                         net (fo=39, routed)          5.073    77.492    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.124    77.616 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3/O
                         net (fo=3, routed)           3.295    80.911    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I2_O)        0.124    81.035 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    81.035    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.585 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.699    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.813 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.927 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          1.747    83.675    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3_n_0
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.124    83.799 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25/O
                         net (fo=71, routed)          5.791    89.590    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25_n_0
    SLICE_X90Y43         LUT6 (Prop_lut6_I4_O)        0.124    89.714 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7/O
                         net (fo=1, routed)           0.897    90.611    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7_n_0
    SLICE_X90Y43         LUT5 (Prop_lut5_I4_O)        0.124    90.735 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3/O
                         net (fo=3, routed)           3.958    94.693    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3_n_0
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.124    94.817 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59/O
                         net (fo=1, routed)           0.000    94.817    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.350 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.350    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.467 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.467    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.584 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.584    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.701 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    95.701    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    95.920 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          2.669    98.589    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4_n_7
    SLICE_X23Y2          LUT6 (Prop_lut6_I0_O)        0.295    98.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.477   100.361    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31_n_0
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.124   100.485 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.861   101.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.150   101.497 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16/O
                         net (fo=32, routed)          4.189   105.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.332   106.018 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2/O
                         net (fo=3, routed)           2.499   108.517    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.124   108.641 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29/O
                         net (fo=1, routed)           0.000   108.641    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.191 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.191    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.305 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.442   111.746    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124   111.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50/O
                         net (fo=1, routed)           0.494   112.365    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38/O
                         net (fo=4, routed)           0.464   112.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124   113.076 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20/O
                         net (fo=33, routed)          1.226   114.303    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.124   114.427 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22/O
                         net (fo=32, routed)          6.305   120.731    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22_n_0
    SLICE_X95Y33         LUT6 (Prop_lut6_I4_O)        0.124   120.855 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3/O
                         net (fo=3, routed)           3.341   124.197    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3_n_0
    SLICE_X38Y10         LUT4 (Prop_lut4_I0_O)        0.124   124.321 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58/O
                         net (fo=1, routed)           0.000   124.321    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.834 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.834    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.951 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   124.951    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.068 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   125.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.185 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          2.099   127.284    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I2_O)        0.124   127.408 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.528   132.936    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124   133.060 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4/O
                         net (fo=1, routed)           1.342   134.402    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2/O
                         net (fo=3, routed)           2.039   136.565    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2_n_0
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.124   136.689 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31/O
                         net (fo=1, routed)           0.000   136.689    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.221 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          1.273   138.494    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124   138.618 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17/O
                         net (fo=102, routed)         6.545   145.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.124   145.286 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4/O
                         net (fo=1, routed)           0.452   145.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I1_O)        0.124   145.862 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2/O
                         net (fo=3, routed)           4.294   150.156    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I2_O)        0.124   150.280 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34/O
                         net (fo=1, routed)           0.000   150.280    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.812 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   150.812    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   151.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          3.366   154.400    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.299   154.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_22/O
                         net (fo=135, routed)         7.595   162.294    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_24_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.124   162.418 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11/O
                         net (fo=1, routed)           1.145   163.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I5_O)        0.124   163.687 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3/O
                         net (fo=3, routed)           3.668   167.355    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3_n_0
    SLICE_X42Y15         LUT4 (Prop_lut4_I3_O)        0.124   167.479 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33/O
                         net (fo=1, routed)           0.000   167.479    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   168.012 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   168.012    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   168.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          4.259   172.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4_n_7
    SLICE_X68Y6          LUT5 (Prop_lut5_I2_O)        0.289   172.779 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8/O
                         net (fo=34, routed)          1.361   174.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8_n_0
    SLICE_X79Y4          LUT3 (Prop_lut3_I0_O)        0.354   174.494 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18/O
                         net (fo=32, routed)          5.391   179.885    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326   180.211 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4/O
                         net (fo=1, routed)           2.808   183.019    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I0_O)        0.124   183.143 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2/O
                         net (fo=3, routed)           2.394   185.538    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I1_O)        0.124   185.662 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35/O
                         net (fo=1, routed)           0.000   185.662    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   186.175 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   186.175    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   186.394 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          4.083   190.477    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I1_O)        0.295   190.772 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12/O
                         net (fo=24, routed)          1.130   191.902    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I0_O)        0.124   192.026 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5/O
                         net (fo=41, routed)          5.604   197.630    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5_n_0
    SLICE_X48Y37         MUXF8 (Prop_muxf8_S_O)       0.273   197.903 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2/O
                         net (fo=3, routed)           1.787   199.690    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.316   200.006 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30/O
                         net (fo=1, routed)           0.000   200.006    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   200.404 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   200.404    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   200.626 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          1.845   202.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4_n_7
    SLICE_X73Y11         LUT2 (Prop_lut2_I1_O)        0.299   202.770 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39/O
                         net (fo=26, routed)          1.915   204.685    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39_n_0
    SLICE_X70Y6          LUT6 (Prop_lut6_I5_O)        0.124   204.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48/O
                         net (fo=144, routed)         2.333   207.142    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48_n_0
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.152   207.294 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42/O
                         net (fo=32, routed)          5.914   213.208    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I2_O)        0.348   213.556 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3/O
                         net (fo=2, routed)           2.681   216.237    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I0_O)        0.119   216.356 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142/O
                         net (fo=2, routed)           2.109   218.465    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.332   218.797 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93/O
                         net (fo=1, routed)           0.482   219.279    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   219.786 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   219.786    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   220.008 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          4.419   224.427    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15_n_7
    SLICE_X82Y7          LUT3 (Prop_lut3_I0_O)        0.299   224.726 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21/O
                         net (fo=16, routed)          1.817   226.543    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21_n_0
    SLICE_X72Y12         LUT6 (Prop_lut6_I5_O)        0.124   226.667 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79/O
                         net (fo=142, routed)         1.270   227.937    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79_n_0
    SLICE_X70Y15         LUT4 (Prop_lut4_I3_O)        0.124   228.061 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74/O
                         net (fo=32, routed)          6.336   234.398    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74_n_0
    SLICE_X52Y82         MUXF8 (Prop_muxf8_S_O)       0.273   234.671 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8/O
                         net (fo=1, routed)           3.098   237.769    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.316   238.085 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4/O
                         net (fo=3, routed)           1.068   239.152    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124   239.276 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72/O
                         net (fo=1, routed)           0.000   239.276    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   239.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   239.809    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   240.028 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          4.565   244.593    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11_n_7
    SLICE_X96Y15         LUT4 (Prop_lut4_I3_O)        0.295   244.888 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39/O
                         net (fo=27, routed)          1.028   245.916    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39_n_0
    SLICE_X98Y16         LUT4 (Prop_lut4_I2_O)        0.124   246.040 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.616   246.656    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49_n_0
    SLICE_X100Y18        LUT2 (Prop_lut2_I1_O)        0.124   246.780 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51/O
                         net (fo=194, routed)         8.997   255.777    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I2_O)        0.124   255.901 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216/O
                         net (fo=1, routed)           0.646   256.548    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124   256.672 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168/O
                         net (fo=1, routed)           2.435   259.107    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124   259.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138/O
                         net (fo=2, routed)           2.523   261.754    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138_n_0
    SLICE_X60Y18         LUT4 (Prop_lut4_I2_O)        0.124   261.878 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103/O
                         net (fo=1, routed)           0.000   261.878    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   262.428 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   262.428    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   262.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          4.324   266.974    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20_n_7
    SLICE_X96Y16         LUT3 (Prop_lut3_I0_O)        0.299   267.273 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30/O
                         net (fo=30, routed)          2.812   270.085    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30_n_0
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   270.209 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36/O
                         net (fo=112, routed)         6.376   276.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36_n_0
    SLICE_X31Y42         MUXF7 (Prop_muxf7_S_O)       0.276   276.861 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9/O
                         net (fo=1, routed)           0.629   277.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.299   277.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4/O
                         net (fo=3, routed)           2.395   280.184    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I0_O)        0.124   280.308 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73/O
                         net (fo=1, routed)           0.000   280.308    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   280.821 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   280.821    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   281.040 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.172   285.212    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10_n_7
    SLICE_X95Y18         LUT4 (Prop_lut4_I3_O)        0.295   285.507 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42/O
                         net (fo=31, routed)          1.018   286.525    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42_n_0
    SLICE_X99Y19         LUT4 (Prop_lut4_I3_O)        0.124   286.649 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11/O
                         net (fo=15, routed)          1.182   287.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11_n_0
    SLICE_X96Y15         LUT3 (Prop_lut3_I0_O)        0.153   287.984 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.805   295.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47_n_0
    SLICE_X26Y67         LUT6 (Prop_lut6_I4_O)        0.331   296.120 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3/O
                         net (fo=2, routed)           3.058   299.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I0_O)        0.124   299.302 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141/O
                         net (fo=2, routed)           1.903   301.204    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141_n_0
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.124   301.328 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110/O
                         net (fo=1, routed)           0.000   301.328    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   301.729 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   301.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   301.843 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   301.843    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   302.065 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.787   306.852    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19_n_7
    SLICE_X95Y25         LUT4 (Prop_lut4_I3_O)        0.299   307.151 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.657   308.808    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83_n_0
    SLICE_X99Y21         LUT4 (Prop_lut4_I2_O)        0.124   308.932 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46/O
                         net (fo=168, routed)         9.305   318.238    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124   318.362 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12/O
                         net (fo=1, routed)           0.000   318.362    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12_n_0
    SLICE_X39Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   318.579 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6/O
                         net (fo=2, routed)           0.927   319.505    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I2_O)        0.325   319.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165/O
                         net (fo=1, routed)           0.154   319.985    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326   320.311 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132/O
                         net (fo=2, routed)           3.445   323.756    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124   323.880 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91/O
                         net (fo=1, routed)           0.000   323.880    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   324.430 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   324.430    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   324.652 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          4.042   328.694    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20_n_7
    SLICE_X100Y21        LUT3 (Prop_lut3_I0_O)        0.325   329.019 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21/O
                         net (fo=15, routed)          1.049   330.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21_n_0
    SLICE_X98Y18         LUT6 (Prop_lut6_I5_O)        0.328   330.396 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89/O
                         net (fo=179, routed)         3.529   333.925    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89_n_0
    SLICE_X104Y56        LUT4 (Prop_lut4_I0_O)        0.146   334.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92/O
                         net (fo=32, routed)          8.708   342.779    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I2_O)        0.328   343.107 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9/O
                         net (fo=1, routed)           1.252   344.360    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I4_O)        0.124   344.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4/O
                         net (fo=3, routed)           3.684   348.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I3_O)        0.124   348.292 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82/O
                         net (fo=1, routed)           0.000   348.292    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   348.824 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   348.824    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   349.046 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          4.541   353.587    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14_n_7
    SLICE_X97Y25         LUT6 (Prop_lut6_I3_O)        0.299   353.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82/O
                         net (fo=96, routed)          6.733   360.618    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_S_O)       0.276   360.894 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10/O
                         net (fo=1, routed)           0.688   361.582    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.299   361.881 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4/O
                         net (fo=3, routed)           2.511   364.392    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124   364.516 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74/O
                         net (fo=1, routed)           0.000   364.516    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   364.917 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   364.917    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   365.139 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          3.398   368.537    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12_n_7
    SLICE_X102Y28        LUT4 (Prop_lut4_I3_O)        0.299   368.836 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.744   371.580    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40_n_0
    SLICE_X107Y30        LUT4 (Prop_lut4_I3_O)        0.124   371.704 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52/O
                         net (fo=15, routed)          1.346   373.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52_n_0
    SLICE_X102Y32        LUT3 (Prop_lut3_I1_O)        0.150   373.200 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87/O
                         net (fo=96, routed)          9.486   382.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.348   383.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180/O
                         net (fo=1, routed)           0.795   383.829    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124   383.953 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149/O
                         net (fo=2, routed)           3.891   387.844    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149_n_0
    SLICE_X80Y24         LUT4 (Prop_lut4_I0_O)        0.124   387.968 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110/O
                         net (fo=1, routed)           0.000   387.968    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   388.500 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          3.446   391.947    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56_n_0
    SLICE_X105Y33        LUT4 (Prop_lut4_I2_O)        0.124   392.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.667   393.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80_n_0
    SLICE_X96Y38         LUT5 (Prop_lut5_I4_O)        0.152   393.890 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95/O
                         net (fo=97, routed)          6.992   400.881    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.348   401.229 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11/O
                         net (fo=1, routed)           0.590   401.819    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124   401.943 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5/O
                         net (fo=1, routed)           0.897   402.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.124   402.964 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3/O
                         net (fo=3, routed)           2.383   405.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3_n_0
    SLICE_X68Y29         LUT4 (Prop_lut4_I2_O)        0.124   405.471 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37/O
                         net (fo=1, routed)           0.000   405.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   406.003 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          3.730   409.733    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12_n_0
    SLICE_X96Y33         LUT3 (Prop_lut3_I0_O)        0.150   409.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79/O
                         net (fo=37, routed)          1.558   411.441    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79_n_0
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.328   411.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85/O
                         net (fo=5, routed)           0.561   412.330    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85_n_0
    SLICE_X103Y30        LUT6 (Prop_lut6_I1_O)        0.124   412.454 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90/O
                         net (fo=9, routed)           1.402   413.856    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90_n_0
    SLICE_X103Y34        LUT2 (Prop_lut2_I0_O)        0.124   413.980 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44/O
                         net (fo=65, routed)          3.923   417.903    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44_n_0
    SLICE_X85Y6          LUT3 (Prop_lut3_I1_O)        0.124   418.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83/O
                         net (fo=32, routed)          4.905   422.932    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124   423.056 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5/O
                         net (fo=1, routed)           1.882   424.938    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5_n_0
    SLICE_X27Y51         LUT5 (Prop_lut5_I0_O)        0.124   425.062 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3/O
                         net (fo=3, routed)           3.501   428.562    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3_n_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I1_O)        0.124   428.686 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30/O
                         net (fo=1, routed)           0.000   428.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   429.084 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          5.084   434.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10_n_0
    SLICE_X105Y35        LUT3 (Prop_lut3_I0_O)        0.152   434.320 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.242   435.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22_n_0
    SLICE_X102Y30        LUT6 (Prop_lut6_I3_O)        0.326   435.889 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.252   437.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96_n_0
    SLICE_X102Y36        LUT2 (Prop_lut2_I0_O)        0.124   437.264 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91/O
                         net (fo=32, routed)          5.718   442.983    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91_n_0
    SLICE_X51Y77         MUXF8 (Prop_muxf8_S_O)       0.273   443.256 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9/O
                         net (fo=1, routed)           2.146   445.401    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.316   445.717 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4/O
                         net (fo=3, routed)           2.017   447.734    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4_n_0
    SLICE_X67Y33         LUT4 (Prop_lut4_I0_O)        0.124   447.858 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33/O
                         net (fo=1, routed)           0.000   447.858    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   448.408 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          4.858   453.266    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12_n_0
    SLICE_X104Y41        LUT3 (Prop_lut3_I0_O)        0.148   453.414 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21/O
                         net (fo=24, routed)          1.046   454.461    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21_n_0
    SLICE_X104Y39        LUT5 (Prop_lut5_I3_O)        0.328   454.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129/O
                         net (fo=17, routed)          1.245   456.033    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129_n_0
    SLICE_X105Y46        LUT3 (Prop_lut3_I1_O)        0.124   456.157 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80/O
                         net (fo=96, routed)          6.142   462.299    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I4_O)        0.124   462.423 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9/O
                         net (fo=1, routed)           1.001   463.424    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I4_O)        0.124   463.548 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4/O
                         net (fo=3, routed)           2.592   466.139    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4_n_0
    SLICE_X72Y40         LUT4 (Prop_lut4_I3_O)        0.124   466.263 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76/O
                         net (fo=1, routed)           0.000   466.263    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   466.664 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.000   466.664    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   466.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          4.545   471.431    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12_n_7
    SLICE_X102Y48        LUT3 (Prop_lut3_I0_O)        0.299   471.730 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28/O
                         net (fo=55, routed)          1.320   473.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28_n_0
    SLICE_X104Y41        LUT6 (Prop_lut6_I0_O)        0.124   473.174 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58/O
                         net (fo=2, routed)           0.829   474.003    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58_n_0
    SLICE_X104Y40        LUT6 (Prop_lut6_I5_O)        0.124   474.127 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96/O
                         net (fo=39, routed)          1.407   475.534    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96_n_0
    SLICE_X102Y48        LUT2 (Prop_lut2_I1_O)        0.124   475.658 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90/O
                         net (fo=96, routed)          6.652   482.310    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_S_O)       0.296   482.606 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12/O
                         net (fo=1, routed)           1.113   483.719    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.298   484.017 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4/O
                         net (fo=3, routed)           2.024   486.040    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4_n_0
    SLICE_X72Y45         LUT4 (Prop_lut4_I3_O)        0.124   486.164 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87/O
                         net (fo=1, routed)           0.000   486.164    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87_n_0
    SLICE_X72Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   486.562 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          2.984   489.546    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41_n_0
    SLICE_X98Y39         LUT4 (Prop_lut4_I2_O)        0.146   489.692 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.115   490.806    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91_n_0
    SLICE_X95Y40         LUT4 (Prop_lut4_I2_O)        0.328   491.134 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52/O
                         net (fo=39, routed)          0.655   491.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52_n_0
    SLICE_X95Y39         LUT2 (Prop_lut2_I1_O)        0.150   491.939 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48/O
                         net (fo=258, routed)         6.290   498.229    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.326   498.555 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15/O
                         net (fo=1, routed)           0.000   498.555    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15_n_0
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209   498.764 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6/O
                         net (fo=2, routed)           1.832   500.596    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.297   500.893 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157/O
                         net (fo=2, routed)           1.478   502.371    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157_n_0
    SLICE_X73Y38         LUT4 (Prop_lut4_I2_O)        0.124   502.495 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101/O
                         net (fo=1, routed)           0.000   502.495    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   503.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   503.249 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.591   506.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22_n_7
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.299   507.139 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20/O
                         net (fo=24, routed)          1.332   508.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20_n_0
    SLICE_X98Y47         LUT5 (Prop_lut5_I3_O)        0.124   508.595 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111/O
                         net (fo=64, routed)          4.112   512.707    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.124   512.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76/O
                         net (fo=1, routed)           0.000   512.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76_n_0
    SLICE_X44Y48         MUXF7 (Prop_muxf7_I0_O)      0.238   513.069 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36/O
                         net (fo=1, routed)           0.804   513.872    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.298   514.170 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13/O
                         net (fo=3, routed)           1.852   516.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13_n_0
    SLICE_X71Y44         LUT4 (Prop_lut4_I0_O)        0.124   516.146 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71/O
                         net (fo=1, routed)           0.000   516.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   516.547 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   516.547    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   516.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          1.667   518.437    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12_n_7
    SLICE_X78Y41         LUT5 (Prop_lut5_I3_O)        0.299   518.736 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][5]_i_2/O
                         net (fo=1, routed)           0.667   519.402    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][5]_i_2_n_0
    SLICE_X78Y41         LUT3 (Prop_lut3_I2_O)        0.152   519.554 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][5]_i_1/O
                         net (fo=1, routed)           1.007   520.561    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1070
    SLICE_X83Y24         LDCE (DToQ_ldce_D_Q)         0.668   521.229 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf32_reg[31][5]/Q
                         net (fo=1, routed)           1.652   522.882    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[5]
    SLICE_X83Y8          FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.561  5179.690    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X83Y8          FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[5]/C
                         clock pessimism              0.230  5179.920    
                         clock uncertainty          -77.654  5102.266    
    SLICE_X83Y8          FDCE (Setup_fdce_C_D)       -0.067  5102.199    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[5]
  -------------------------------------------------------------------
                         required time                       5102.199    
                         arrival time                        -522.882    
  -------------------------------------------------------------------
                         slack                               4579.318    

Slack (MET) :             4579.459ns  (required time - arrival time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        519.700ns  (logic 53.651ns (10.323%)  route 466.049ns (89.677%))
  Logic Levels:           237  (CARRY4=76 LDCE=1 LUT2=9 LUT3=20 LUT4=47 LUT5=19 LUT6=56 MUXF7=6 MUXF8=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 5179.748 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.803     3.097    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X98Y48         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y48         FDCE (Prop_fdce_C_Q)         0.518     3.615 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/Q
                         net (fo=56, routed)          7.521    11.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[6]
    SLICE_X36Y28         LUT4 (Prop_lut4_I2_O)        0.124    11.260 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/conf32_reg[1][31]_i_118/O
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.636 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.636    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.753 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.753    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.870    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.987 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         7.003    18.990    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.152    19.142 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/conf32_reg[1][31]_i_133/O
                         net (fo=1, routed)           1.867    21.009    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_1
    SLICE_X36Y7          LUT6 (Prop_lut6_I2_O)        0.326    21.335 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93/O
                         net (fo=1, routed)           1.524    22.859    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.409 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.409    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.526    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.643    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         3.950    27.710    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I2_O)        0.150    27.860 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3/O
                         net (fo=3, routed)           2.302    30.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3_n_0
    SLICE_X11Y8          LUT4 (Prop_lut4_I0_O)        0.328    30.490 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39/O
                         net (fo=1, routed)           0.000    30.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.022 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.250 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.364 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         3.010    34.374    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3_n_0
    SLICE_X29Y13         LUT3 (Prop_lut3_I2_O)        0.152    34.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5/O
                         net (fo=72, routed)          4.497    39.023    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5_n_0
    SLICE_X19Y12         LUT6 (Prop_lut6_I3_O)        0.332    39.355 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2/O
                         net (fo=3, routed)           1.186    40.541    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I2_O)        0.124    40.665 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25/O
                         net (fo=1, routed)           0.000    40.665    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.178 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.295 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.923    43.218    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3_n_0
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124    43.342 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26/O
                         net (fo=33, routed)          2.613    45.955    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I2_O)        0.124    46.079 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4/O
                         net (fo=1, routed)           0.682    46.762    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I5_O)        0.124    46.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2/O
                         net (fo=3, routed)           1.942    48.828    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2_n_0
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.124    48.952 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43/O
                         net (fo=1, routed)           0.000    48.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.484    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.598 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.598    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.712 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.712    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.826 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.933    52.759    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124    52.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25/O
                         net (fo=163, routed)         3.120    56.002    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.124    56.126 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4/O
                         net (fo=1, routed)           0.151    56.277    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124    56.401 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2/O
                         net (fo=3, routed)           1.745    58.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2_n_0
    SLICE_X18Y9          LUT4 (Prop_lut4_I2_O)        0.124    58.270 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37/O
                         net (fo=1, routed)           0.000    58.270    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    58.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.650    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.767 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.767    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.845    61.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124    61.853 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16/O
                         net (fo=35, routed)          3.175    65.028    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124    65.152 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5/O
                         net (fo=1, routed)           0.661    65.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.124    65.937 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3/O
                         net (fo=3, routed)           3.302    69.239    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3_n_0
    SLICE_X23Y9          LUT4 (Prop_lut4_I0_O)        0.124    69.363 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39/O
                         net (fo=1, routed)           0.000    69.363    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.913 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.913    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.141 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.154    72.295    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I4_O)        0.124    72.419 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21/O
                         net (fo=39, routed)          5.073    77.492    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.124    77.616 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3/O
                         net (fo=3, routed)           3.295    80.911    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I2_O)        0.124    81.035 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    81.035    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.585 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.699    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.813 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.927 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          1.747    83.675    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3_n_0
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.124    83.799 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25/O
                         net (fo=71, routed)          5.791    89.590    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25_n_0
    SLICE_X90Y43         LUT6 (Prop_lut6_I4_O)        0.124    89.714 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7/O
                         net (fo=1, routed)           0.897    90.611    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7_n_0
    SLICE_X90Y43         LUT5 (Prop_lut5_I4_O)        0.124    90.735 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3/O
                         net (fo=3, routed)           3.958    94.693    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3_n_0
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.124    94.817 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59/O
                         net (fo=1, routed)           0.000    94.817    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.350 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.350    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.467 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.467    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.584 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.584    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.701 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    95.701    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    95.920 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          2.669    98.589    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4_n_7
    SLICE_X23Y2          LUT6 (Prop_lut6_I0_O)        0.295    98.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.477   100.361    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31_n_0
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.124   100.485 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.861   101.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.150   101.497 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16/O
                         net (fo=32, routed)          4.189   105.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.332   106.018 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2/O
                         net (fo=3, routed)           2.499   108.517    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.124   108.641 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29/O
                         net (fo=1, routed)           0.000   108.641    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.191 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.191    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.305 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.442   111.746    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124   111.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50/O
                         net (fo=1, routed)           0.494   112.365    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38/O
                         net (fo=4, routed)           0.464   112.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124   113.076 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20/O
                         net (fo=33, routed)          1.226   114.303    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.124   114.427 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22/O
                         net (fo=32, routed)          6.305   120.731    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22_n_0
    SLICE_X95Y33         LUT6 (Prop_lut6_I4_O)        0.124   120.855 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3/O
                         net (fo=3, routed)           3.341   124.197    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3_n_0
    SLICE_X38Y10         LUT4 (Prop_lut4_I0_O)        0.124   124.321 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58/O
                         net (fo=1, routed)           0.000   124.321    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.834 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.834    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.951 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   124.951    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.068 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   125.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.185 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          2.099   127.284    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I2_O)        0.124   127.408 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.528   132.936    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124   133.060 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4/O
                         net (fo=1, routed)           1.342   134.402    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2/O
                         net (fo=3, routed)           2.039   136.565    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2_n_0
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.124   136.689 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31/O
                         net (fo=1, routed)           0.000   136.689    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.221 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          1.273   138.494    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124   138.618 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17/O
                         net (fo=102, routed)         6.545   145.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.124   145.286 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4/O
                         net (fo=1, routed)           0.452   145.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I1_O)        0.124   145.862 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2/O
                         net (fo=3, routed)           4.294   150.156    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I2_O)        0.124   150.280 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34/O
                         net (fo=1, routed)           0.000   150.280    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.812 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   150.812    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   151.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          3.366   154.400    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.299   154.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_22/O
                         net (fo=135, routed)         7.595   162.294    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_24_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.124   162.418 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11/O
                         net (fo=1, routed)           1.145   163.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I5_O)        0.124   163.687 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3/O
                         net (fo=3, routed)           3.668   167.355    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3_n_0
    SLICE_X42Y15         LUT4 (Prop_lut4_I3_O)        0.124   167.479 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33/O
                         net (fo=1, routed)           0.000   167.479    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   168.012 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   168.012    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   168.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          4.259   172.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4_n_7
    SLICE_X68Y6          LUT5 (Prop_lut5_I2_O)        0.289   172.779 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8/O
                         net (fo=34, routed)          1.361   174.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8_n_0
    SLICE_X79Y4          LUT3 (Prop_lut3_I0_O)        0.354   174.494 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18/O
                         net (fo=32, routed)          5.391   179.885    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326   180.211 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4/O
                         net (fo=1, routed)           2.808   183.019    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I0_O)        0.124   183.143 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2/O
                         net (fo=3, routed)           2.394   185.538    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I1_O)        0.124   185.662 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35/O
                         net (fo=1, routed)           0.000   185.662    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   186.175 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   186.175    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   186.394 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          4.083   190.477    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I1_O)        0.295   190.772 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12/O
                         net (fo=24, routed)          1.130   191.902    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I0_O)        0.124   192.026 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5/O
                         net (fo=41, routed)          5.604   197.630    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5_n_0
    SLICE_X48Y37         MUXF8 (Prop_muxf8_S_O)       0.273   197.903 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2/O
                         net (fo=3, routed)           1.787   199.690    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.316   200.006 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30/O
                         net (fo=1, routed)           0.000   200.006    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   200.404 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   200.404    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   200.626 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          1.845   202.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4_n_7
    SLICE_X73Y11         LUT2 (Prop_lut2_I1_O)        0.299   202.770 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39/O
                         net (fo=26, routed)          1.915   204.685    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39_n_0
    SLICE_X70Y6          LUT6 (Prop_lut6_I5_O)        0.124   204.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48/O
                         net (fo=144, routed)         2.333   207.142    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48_n_0
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.152   207.294 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42/O
                         net (fo=32, routed)          5.914   213.208    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I2_O)        0.348   213.556 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3/O
                         net (fo=2, routed)           2.681   216.237    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I0_O)        0.119   216.356 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142/O
                         net (fo=2, routed)           2.109   218.465    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.332   218.797 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93/O
                         net (fo=1, routed)           0.482   219.279    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   219.786 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   219.786    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   220.008 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          4.419   224.427    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15_n_7
    SLICE_X82Y7          LUT3 (Prop_lut3_I0_O)        0.299   224.726 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21/O
                         net (fo=16, routed)          1.817   226.543    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21_n_0
    SLICE_X72Y12         LUT6 (Prop_lut6_I5_O)        0.124   226.667 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79/O
                         net (fo=142, routed)         1.270   227.937    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79_n_0
    SLICE_X70Y15         LUT4 (Prop_lut4_I3_O)        0.124   228.061 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74/O
                         net (fo=32, routed)          6.336   234.398    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74_n_0
    SLICE_X52Y82         MUXF8 (Prop_muxf8_S_O)       0.273   234.671 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8/O
                         net (fo=1, routed)           3.098   237.769    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.316   238.085 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4/O
                         net (fo=3, routed)           1.068   239.152    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124   239.276 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72/O
                         net (fo=1, routed)           0.000   239.276    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   239.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   239.809    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   240.028 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          4.565   244.593    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11_n_7
    SLICE_X96Y15         LUT4 (Prop_lut4_I3_O)        0.295   244.888 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39/O
                         net (fo=27, routed)          1.028   245.916    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39_n_0
    SLICE_X98Y16         LUT4 (Prop_lut4_I2_O)        0.124   246.040 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.616   246.656    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49_n_0
    SLICE_X100Y18        LUT2 (Prop_lut2_I1_O)        0.124   246.780 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51/O
                         net (fo=194, routed)         8.997   255.777    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I2_O)        0.124   255.901 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216/O
                         net (fo=1, routed)           0.646   256.548    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124   256.672 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168/O
                         net (fo=1, routed)           2.435   259.107    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124   259.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138/O
                         net (fo=2, routed)           2.523   261.754    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138_n_0
    SLICE_X60Y18         LUT4 (Prop_lut4_I2_O)        0.124   261.878 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103/O
                         net (fo=1, routed)           0.000   261.878    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   262.428 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   262.428    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   262.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          4.324   266.974    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20_n_7
    SLICE_X96Y16         LUT3 (Prop_lut3_I0_O)        0.299   267.273 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30/O
                         net (fo=30, routed)          2.812   270.085    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30_n_0
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   270.209 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36/O
                         net (fo=112, routed)         6.376   276.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36_n_0
    SLICE_X31Y42         MUXF7 (Prop_muxf7_S_O)       0.276   276.861 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9/O
                         net (fo=1, routed)           0.629   277.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.299   277.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4/O
                         net (fo=3, routed)           2.395   280.184    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I0_O)        0.124   280.308 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73/O
                         net (fo=1, routed)           0.000   280.308    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   280.821 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   280.821    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   281.040 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.172   285.212    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10_n_7
    SLICE_X95Y18         LUT4 (Prop_lut4_I3_O)        0.295   285.507 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42/O
                         net (fo=31, routed)          1.018   286.525    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42_n_0
    SLICE_X99Y19         LUT4 (Prop_lut4_I3_O)        0.124   286.649 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11/O
                         net (fo=15, routed)          1.182   287.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11_n_0
    SLICE_X96Y15         LUT3 (Prop_lut3_I0_O)        0.153   287.984 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.805   295.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47_n_0
    SLICE_X26Y67         LUT6 (Prop_lut6_I4_O)        0.331   296.120 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3/O
                         net (fo=2, routed)           3.058   299.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I0_O)        0.124   299.302 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141/O
                         net (fo=2, routed)           1.903   301.204    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141_n_0
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.124   301.328 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110/O
                         net (fo=1, routed)           0.000   301.328    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   301.729 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   301.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   301.843 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   301.843    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   302.065 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.787   306.852    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19_n_7
    SLICE_X95Y25         LUT4 (Prop_lut4_I3_O)        0.299   307.151 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.657   308.808    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83_n_0
    SLICE_X99Y21         LUT4 (Prop_lut4_I2_O)        0.124   308.932 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46/O
                         net (fo=168, routed)         9.305   318.238    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124   318.362 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12/O
                         net (fo=1, routed)           0.000   318.362    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12_n_0
    SLICE_X39Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   318.579 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6/O
                         net (fo=2, routed)           0.927   319.505    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I2_O)        0.325   319.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165/O
                         net (fo=1, routed)           0.154   319.985    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326   320.311 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132/O
                         net (fo=2, routed)           3.445   323.756    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124   323.880 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91/O
                         net (fo=1, routed)           0.000   323.880    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   324.430 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   324.430    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   324.652 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          4.042   328.694    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20_n_7
    SLICE_X100Y21        LUT3 (Prop_lut3_I0_O)        0.325   329.019 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21/O
                         net (fo=15, routed)          1.049   330.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21_n_0
    SLICE_X98Y18         LUT6 (Prop_lut6_I5_O)        0.328   330.396 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89/O
                         net (fo=179, routed)         3.529   333.925    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89_n_0
    SLICE_X104Y56        LUT4 (Prop_lut4_I0_O)        0.146   334.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92/O
                         net (fo=32, routed)          8.708   342.779    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I2_O)        0.328   343.107 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9/O
                         net (fo=1, routed)           1.252   344.360    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I4_O)        0.124   344.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4/O
                         net (fo=3, routed)           3.684   348.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I3_O)        0.124   348.292 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82/O
                         net (fo=1, routed)           0.000   348.292    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   348.824 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   348.824    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   349.046 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          4.541   353.587    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14_n_7
    SLICE_X97Y25         LUT6 (Prop_lut6_I3_O)        0.299   353.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82/O
                         net (fo=96, routed)          6.733   360.618    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_S_O)       0.276   360.894 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10/O
                         net (fo=1, routed)           0.688   361.582    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.299   361.881 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4/O
                         net (fo=3, routed)           2.511   364.392    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124   364.516 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74/O
                         net (fo=1, routed)           0.000   364.516    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   364.917 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   364.917    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   365.139 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          3.398   368.537    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12_n_7
    SLICE_X102Y28        LUT4 (Prop_lut4_I3_O)        0.299   368.836 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.744   371.580    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40_n_0
    SLICE_X107Y30        LUT4 (Prop_lut4_I3_O)        0.124   371.704 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52/O
                         net (fo=15, routed)          1.346   373.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52_n_0
    SLICE_X102Y32        LUT3 (Prop_lut3_I1_O)        0.150   373.200 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87/O
                         net (fo=96, routed)          9.486   382.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.348   383.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180/O
                         net (fo=1, routed)           0.795   383.829    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124   383.953 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149/O
                         net (fo=2, routed)           3.891   387.844    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149_n_0
    SLICE_X80Y24         LUT4 (Prop_lut4_I0_O)        0.124   387.968 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110/O
                         net (fo=1, routed)           0.000   387.968    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   388.500 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          3.446   391.947    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56_n_0
    SLICE_X105Y33        LUT4 (Prop_lut4_I2_O)        0.124   392.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.667   393.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80_n_0
    SLICE_X96Y38         LUT5 (Prop_lut5_I4_O)        0.152   393.890 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95/O
                         net (fo=97, routed)          6.992   400.881    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.348   401.229 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11/O
                         net (fo=1, routed)           0.590   401.819    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124   401.943 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5/O
                         net (fo=1, routed)           0.897   402.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.124   402.964 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3/O
                         net (fo=3, routed)           2.383   405.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3_n_0
    SLICE_X68Y29         LUT4 (Prop_lut4_I2_O)        0.124   405.471 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37/O
                         net (fo=1, routed)           0.000   405.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   406.003 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          3.730   409.733    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12_n_0
    SLICE_X96Y33         LUT3 (Prop_lut3_I0_O)        0.150   409.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79/O
                         net (fo=37, routed)          1.558   411.441    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79_n_0
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.328   411.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85/O
                         net (fo=5, routed)           0.561   412.330    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85_n_0
    SLICE_X103Y30        LUT6 (Prop_lut6_I1_O)        0.124   412.454 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90/O
                         net (fo=9, routed)           1.402   413.856    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90_n_0
    SLICE_X103Y34        LUT2 (Prop_lut2_I0_O)        0.124   413.980 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44/O
                         net (fo=65, routed)          3.923   417.903    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44_n_0
    SLICE_X85Y6          LUT3 (Prop_lut3_I1_O)        0.124   418.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83/O
                         net (fo=32, routed)          4.905   422.932    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124   423.056 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5/O
                         net (fo=1, routed)           1.882   424.938    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5_n_0
    SLICE_X27Y51         LUT5 (Prop_lut5_I0_O)        0.124   425.062 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3/O
                         net (fo=3, routed)           3.501   428.562    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3_n_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I1_O)        0.124   428.686 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30/O
                         net (fo=1, routed)           0.000   428.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   429.084 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          5.084   434.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10_n_0
    SLICE_X105Y35        LUT3 (Prop_lut3_I0_O)        0.152   434.320 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.242   435.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22_n_0
    SLICE_X102Y30        LUT6 (Prop_lut6_I3_O)        0.326   435.889 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.252   437.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96_n_0
    SLICE_X102Y36        LUT2 (Prop_lut2_I0_O)        0.124   437.264 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91/O
                         net (fo=32, routed)          5.718   442.983    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91_n_0
    SLICE_X51Y77         MUXF8 (Prop_muxf8_S_O)       0.273   443.256 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9/O
                         net (fo=1, routed)           2.146   445.401    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.316   445.717 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4/O
                         net (fo=3, routed)           2.017   447.734    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4_n_0
    SLICE_X67Y33         LUT4 (Prop_lut4_I0_O)        0.124   447.858 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33/O
                         net (fo=1, routed)           0.000   447.858    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   448.408 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          4.858   453.266    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12_n_0
    SLICE_X104Y41        LUT3 (Prop_lut3_I0_O)        0.148   453.414 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21/O
                         net (fo=24, routed)          1.046   454.461    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21_n_0
    SLICE_X104Y39        LUT5 (Prop_lut5_I3_O)        0.328   454.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129/O
                         net (fo=17, routed)          1.245   456.033    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129_n_0
    SLICE_X105Y46        LUT3 (Prop_lut3_I1_O)        0.124   456.157 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80/O
                         net (fo=96, routed)          6.142   462.299    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I4_O)        0.124   462.423 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9/O
                         net (fo=1, routed)           1.001   463.424    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I4_O)        0.124   463.548 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4/O
                         net (fo=3, routed)           2.592   466.139    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4_n_0
    SLICE_X72Y40         LUT4 (Prop_lut4_I3_O)        0.124   466.263 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76/O
                         net (fo=1, routed)           0.000   466.263    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   466.664 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.000   466.664    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   466.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          4.545   471.431    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12_n_7
    SLICE_X102Y48        LUT3 (Prop_lut3_I0_O)        0.299   471.730 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28/O
                         net (fo=55, routed)          1.320   473.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28_n_0
    SLICE_X104Y41        LUT6 (Prop_lut6_I0_O)        0.124   473.174 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58/O
                         net (fo=2, routed)           0.829   474.003    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58_n_0
    SLICE_X104Y40        LUT6 (Prop_lut6_I5_O)        0.124   474.127 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96/O
                         net (fo=39, routed)          1.407   475.534    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96_n_0
    SLICE_X102Y48        LUT2 (Prop_lut2_I1_O)        0.124   475.658 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90/O
                         net (fo=96, routed)          6.652   482.310    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_S_O)       0.296   482.606 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12/O
                         net (fo=1, routed)           1.113   483.719    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.298   484.017 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4/O
                         net (fo=3, routed)           2.024   486.040    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4_n_0
    SLICE_X72Y45         LUT4 (Prop_lut4_I3_O)        0.124   486.164 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87/O
                         net (fo=1, routed)           0.000   486.164    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87_n_0
    SLICE_X72Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   486.562 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          2.984   489.546    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41_n_0
    SLICE_X98Y39         LUT4 (Prop_lut4_I2_O)        0.146   489.692 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.115   490.806    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91_n_0
    SLICE_X95Y40         LUT4 (Prop_lut4_I2_O)        0.328   491.134 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52/O
                         net (fo=39, routed)          0.655   491.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52_n_0
    SLICE_X95Y39         LUT2 (Prop_lut2_I1_O)        0.150   491.939 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48/O
                         net (fo=258, routed)         6.290   498.229    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.326   498.555 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15/O
                         net (fo=1, routed)           0.000   498.555    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15_n_0
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209   498.764 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6/O
                         net (fo=2, routed)           1.832   500.596    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.297   500.893 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157/O
                         net (fo=2, routed)           1.478   502.371    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157_n_0
    SLICE_X73Y38         LUT4 (Prop_lut4_I2_O)        0.124   502.495 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101/O
                         net (fo=1, routed)           0.000   502.495    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   503.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   503.249 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.591   506.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22_n_7
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.299   507.139 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20/O
                         net (fo=24, routed)          1.332   508.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20_n_0
    SLICE_X98Y47         LUT5 (Prop_lut5_I3_O)        0.124   508.595 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111/O
                         net (fo=64, routed)          4.112   512.707    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.124   512.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76/O
                         net (fo=1, routed)           0.000   512.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76_n_0
    SLICE_X44Y48         MUXF7 (Prop_muxf7_I0_O)      0.238   513.069 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36/O
                         net (fo=1, routed)           0.804   513.872    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.298   514.170 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13/O
                         net (fo=3, routed)           1.852   516.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13_n_0
    SLICE_X71Y44         LUT4 (Prop_lut4_I0_O)        0.124   516.146 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71/O
                         net (fo=1, routed)           0.000   516.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   516.547 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   516.547    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   516.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          1.790   518.559    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12_n_7
    SLICE_X81Y41         LUT5 (Prop_lut5_I3_O)        0.299   518.858 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][3]_i_2/O
                         net (fo=1, routed)           0.665   519.523    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][3]_i_2_n_0
    SLICE_X81Y41         LUT3 (Prop_lut3_I2_O)        0.152   519.675 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][3]_i_1/O
                         net (fo=1, routed)           1.292   520.966    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1072
    SLICE_X82Y24         LDCE (DToQ_ldce_D_Q)         0.681   521.647 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf32_reg[31][3]/Q
                         net (fo=1, routed)           1.150   522.797    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[3]
    SLICE_X97Y15         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.618  5179.747    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X97Y15         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[3]/C
                         clock pessimism              0.230  5179.977    
                         clock uncertainty          -77.654  5102.323    
    SLICE_X97Y15         FDCE (Setup_fdce_C_D)       -0.067  5102.256    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[3]
  -------------------------------------------------------------------
                         required time                       5102.257    
                         arrival time                        -522.797    
  -------------------------------------------------------------------
                         slack                               4579.459    

Slack (MET) :             4579.618ns  (required time - arrival time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        519.402ns  (logic 53.402ns (10.281%)  route 466.000ns (89.719%))
  Logic Levels:           237  (CARRY4=76 LDCE=1 LUT2=9 LUT3=20 LUT4=47 LUT5=19 LUT6=56 MUXF7=6 MUXF8=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 5179.701 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.803     3.097    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X98Y48         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y48         FDCE (Prop_fdce_C_Q)         0.518     3.615 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/Q
                         net (fo=56, routed)          7.521    11.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[6]
    SLICE_X36Y28         LUT4 (Prop_lut4_I2_O)        0.124    11.260 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/conf32_reg[1][31]_i_118/O
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.636 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.636    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.753 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.753    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.870    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.987 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         7.003    18.990    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.152    19.142 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/conf32_reg[1][31]_i_133/O
                         net (fo=1, routed)           1.867    21.009    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_1
    SLICE_X36Y7          LUT6 (Prop_lut6_I2_O)        0.326    21.335 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93/O
                         net (fo=1, routed)           1.524    22.859    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.409 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.409    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.526    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.643    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         3.950    27.710    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I2_O)        0.150    27.860 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3/O
                         net (fo=3, routed)           2.302    30.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3_n_0
    SLICE_X11Y8          LUT4 (Prop_lut4_I0_O)        0.328    30.490 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39/O
                         net (fo=1, routed)           0.000    30.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.022 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.250 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.364 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         3.010    34.374    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3_n_0
    SLICE_X29Y13         LUT3 (Prop_lut3_I2_O)        0.152    34.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5/O
                         net (fo=72, routed)          4.497    39.023    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5_n_0
    SLICE_X19Y12         LUT6 (Prop_lut6_I3_O)        0.332    39.355 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2/O
                         net (fo=3, routed)           1.186    40.541    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I2_O)        0.124    40.665 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25/O
                         net (fo=1, routed)           0.000    40.665    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.178 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.295 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.923    43.218    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3_n_0
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124    43.342 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26/O
                         net (fo=33, routed)          2.613    45.955    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I2_O)        0.124    46.079 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4/O
                         net (fo=1, routed)           0.682    46.762    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I5_O)        0.124    46.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2/O
                         net (fo=3, routed)           1.942    48.828    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2_n_0
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.124    48.952 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43/O
                         net (fo=1, routed)           0.000    48.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.484    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.598 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.598    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.712 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.712    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.826 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.933    52.759    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124    52.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25/O
                         net (fo=163, routed)         3.120    56.002    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.124    56.126 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4/O
                         net (fo=1, routed)           0.151    56.277    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124    56.401 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2/O
                         net (fo=3, routed)           1.745    58.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2_n_0
    SLICE_X18Y9          LUT4 (Prop_lut4_I2_O)        0.124    58.270 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37/O
                         net (fo=1, routed)           0.000    58.270    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    58.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.650    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.767 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.767    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.845    61.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124    61.853 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16/O
                         net (fo=35, routed)          3.175    65.028    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124    65.152 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5/O
                         net (fo=1, routed)           0.661    65.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.124    65.937 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3/O
                         net (fo=3, routed)           3.302    69.239    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3_n_0
    SLICE_X23Y9          LUT4 (Prop_lut4_I0_O)        0.124    69.363 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39/O
                         net (fo=1, routed)           0.000    69.363    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.913 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.913    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.141 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.154    72.295    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I4_O)        0.124    72.419 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21/O
                         net (fo=39, routed)          5.073    77.492    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.124    77.616 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3/O
                         net (fo=3, routed)           3.295    80.911    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I2_O)        0.124    81.035 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    81.035    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.585 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.699    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.813 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.927 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          1.747    83.675    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3_n_0
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.124    83.799 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25/O
                         net (fo=71, routed)          5.791    89.590    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25_n_0
    SLICE_X90Y43         LUT6 (Prop_lut6_I4_O)        0.124    89.714 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7/O
                         net (fo=1, routed)           0.897    90.611    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7_n_0
    SLICE_X90Y43         LUT5 (Prop_lut5_I4_O)        0.124    90.735 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3/O
                         net (fo=3, routed)           3.958    94.693    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3_n_0
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.124    94.817 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59/O
                         net (fo=1, routed)           0.000    94.817    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.350 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.350    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.467 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.467    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.584 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.584    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.701 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    95.701    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    95.920 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          2.669    98.589    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4_n_7
    SLICE_X23Y2          LUT6 (Prop_lut6_I0_O)        0.295    98.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.477   100.361    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31_n_0
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.124   100.485 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.861   101.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.150   101.497 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16/O
                         net (fo=32, routed)          4.189   105.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.332   106.018 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2/O
                         net (fo=3, routed)           2.499   108.517    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.124   108.641 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29/O
                         net (fo=1, routed)           0.000   108.641    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.191 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.191    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.305 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.442   111.746    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124   111.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50/O
                         net (fo=1, routed)           0.494   112.365    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38/O
                         net (fo=4, routed)           0.464   112.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124   113.076 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20/O
                         net (fo=33, routed)          1.226   114.303    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.124   114.427 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22/O
                         net (fo=32, routed)          6.305   120.731    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22_n_0
    SLICE_X95Y33         LUT6 (Prop_lut6_I4_O)        0.124   120.855 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3/O
                         net (fo=3, routed)           3.341   124.197    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3_n_0
    SLICE_X38Y10         LUT4 (Prop_lut4_I0_O)        0.124   124.321 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58/O
                         net (fo=1, routed)           0.000   124.321    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.834 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.834    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.951 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   124.951    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.068 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   125.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.185 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          2.099   127.284    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I2_O)        0.124   127.408 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.528   132.936    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124   133.060 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4/O
                         net (fo=1, routed)           1.342   134.402    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2/O
                         net (fo=3, routed)           2.039   136.565    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2_n_0
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.124   136.689 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31/O
                         net (fo=1, routed)           0.000   136.689    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.221 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          1.273   138.494    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124   138.618 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17/O
                         net (fo=102, routed)         6.545   145.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.124   145.286 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4/O
                         net (fo=1, routed)           0.452   145.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I1_O)        0.124   145.862 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2/O
                         net (fo=3, routed)           4.294   150.156    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I2_O)        0.124   150.280 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34/O
                         net (fo=1, routed)           0.000   150.280    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.812 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   150.812    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   151.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          3.366   154.400    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.299   154.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_22/O
                         net (fo=135, routed)         7.595   162.294    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_24_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.124   162.418 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11/O
                         net (fo=1, routed)           1.145   163.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I5_O)        0.124   163.687 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3/O
                         net (fo=3, routed)           3.668   167.355    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3_n_0
    SLICE_X42Y15         LUT4 (Prop_lut4_I3_O)        0.124   167.479 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33/O
                         net (fo=1, routed)           0.000   167.479    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   168.012 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   168.012    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   168.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          4.259   172.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4_n_7
    SLICE_X68Y6          LUT5 (Prop_lut5_I2_O)        0.289   172.779 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8/O
                         net (fo=34, routed)          1.361   174.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8_n_0
    SLICE_X79Y4          LUT3 (Prop_lut3_I0_O)        0.354   174.494 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18/O
                         net (fo=32, routed)          5.391   179.885    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326   180.211 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4/O
                         net (fo=1, routed)           2.808   183.019    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I0_O)        0.124   183.143 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2/O
                         net (fo=3, routed)           2.394   185.538    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I1_O)        0.124   185.662 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35/O
                         net (fo=1, routed)           0.000   185.662    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   186.175 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   186.175    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   186.394 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          4.083   190.477    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I1_O)        0.295   190.772 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12/O
                         net (fo=24, routed)          1.130   191.902    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I0_O)        0.124   192.026 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5/O
                         net (fo=41, routed)          5.604   197.630    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5_n_0
    SLICE_X48Y37         MUXF8 (Prop_muxf8_S_O)       0.273   197.903 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2/O
                         net (fo=3, routed)           1.787   199.690    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.316   200.006 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30/O
                         net (fo=1, routed)           0.000   200.006    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   200.404 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   200.404    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   200.626 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          1.845   202.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4_n_7
    SLICE_X73Y11         LUT2 (Prop_lut2_I1_O)        0.299   202.770 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39/O
                         net (fo=26, routed)          1.915   204.685    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39_n_0
    SLICE_X70Y6          LUT6 (Prop_lut6_I5_O)        0.124   204.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48/O
                         net (fo=144, routed)         2.333   207.142    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48_n_0
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.152   207.294 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42/O
                         net (fo=32, routed)          5.914   213.208    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I2_O)        0.348   213.556 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3/O
                         net (fo=2, routed)           2.681   216.237    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I0_O)        0.119   216.356 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142/O
                         net (fo=2, routed)           2.109   218.465    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.332   218.797 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93/O
                         net (fo=1, routed)           0.482   219.279    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   219.786 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   219.786    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   220.008 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          4.419   224.427    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15_n_7
    SLICE_X82Y7          LUT3 (Prop_lut3_I0_O)        0.299   224.726 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21/O
                         net (fo=16, routed)          1.817   226.543    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21_n_0
    SLICE_X72Y12         LUT6 (Prop_lut6_I5_O)        0.124   226.667 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79/O
                         net (fo=142, routed)         1.270   227.937    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79_n_0
    SLICE_X70Y15         LUT4 (Prop_lut4_I3_O)        0.124   228.061 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74/O
                         net (fo=32, routed)          6.336   234.398    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74_n_0
    SLICE_X52Y82         MUXF8 (Prop_muxf8_S_O)       0.273   234.671 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8/O
                         net (fo=1, routed)           3.098   237.769    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.316   238.085 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4/O
                         net (fo=3, routed)           1.068   239.152    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124   239.276 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72/O
                         net (fo=1, routed)           0.000   239.276    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   239.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   239.809    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   240.028 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          4.565   244.593    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11_n_7
    SLICE_X96Y15         LUT4 (Prop_lut4_I3_O)        0.295   244.888 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39/O
                         net (fo=27, routed)          1.028   245.916    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39_n_0
    SLICE_X98Y16         LUT4 (Prop_lut4_I2_O)        0.124   246.040 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.616   246.656    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49_n_0
    SLICE_X100Y18        LUT2 (Prop_lut2_I1_O)        0.124   246.780 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51/O
                         net (fo=194, routed)         8.997   255.777    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I2_O)        0.124   255.901 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216/O
                         net (fo=1, routed)           0.646   256.548    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124   256.672 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168/O
                         net (fo=1, routed)           2.435   259.107    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124   259.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138/O
                         net (fo=2, routed)           2.523   261.754    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138_n_0
    SLICE_X60Y18         LUT4 (Prop_lut4_I2_O)        0.124   261.878 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103/O
                         net (fo=1, routed)           0.000   261.878    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   262.428 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   262.428    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   262.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          4.324   266.974    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20_n_7
    SLICE_X96Y16         LUT3 (Prop_lut3_I0_O)        0.299   267.273 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30/O
                         net (fo=30, routed)          2.812   270.085    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30_n_0
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   270.209 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36/O
                         net (fo=112, routed)         6.376   276.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36_n_0
    SLICE_X31Y42         MUXF7 (Prop_muxf7_S_O)       0.276   276.861 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9/O
                         net (fo=1, routed)           0.629   277.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.299   277.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4/O
                         net (fo=3, routed)           2.395   280.184    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I0_O)        0.124   280.308 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73/O
                         net (fo=1, routed)           0.000   280.308    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   280.821 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   280.821    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   281.040 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.172   285.212    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10_n_7
    SLICE_X95Y18         LUT4 (Prop_lut4_I3_O)        0.295   285.507 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42/O
                         net (fo=31, routed)          1.018   286.525    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42_n_0
    SLICE_X99Y19         LUT4 (Prop_lut4_I3_O)        0.124   286.649 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11/O
                         net (fo=15, routed)          1.182   287.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11_n_0
    SLICE_X96Y15         LUT3 (Prop_lut3_I0_O)        0.153   287.984 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.805   295.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47_n_0
    SLICE_X26Y67         LUT6 (Prop_lut6_I4_O)        0.331   296.120 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3/O
                         net (fo=2, routed)           3.058   299.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I0_O)        0.124   299.302 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141/O
                         net (fo=2, routed)           1.903   301.204    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141_n_0
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.124   301.328 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110/O
                         net (fo=1, routed)           0.000   301.328    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   301.729 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   301.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   301.843 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   301.843    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   302.065 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.787   306.852    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19_n_7
    SLICE_X95Y25         LUT4 (Prop_lut4_I3_O)        0.299   307.151 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.657   308.808    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83_n_0
    SLICE_X99Y21         LUT4 (Prop_lut4_I2_O)        0.124   308.932 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46/O
                         net (fo=168, routed)         9.305   318.238    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124   318.362 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12/O
                         net (fo=1, routed)           0.000   318.362    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12_n_0
    SLICE_X39Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   318.579 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6/O
                         net (fo=2, routed)           0.927   319.505    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I2_O)        0.325   319.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165/O
                         net (fo=1, routed)           0.154   319.985    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326   320.311 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132/O
                         net (fo=2, routed)           3.445   323.756    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124   323.880 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91/O
                         net (fo=1, routed)           0.000   323.880    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   324.430 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   324.430    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   324.652 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          4.042   328.694    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20_n_7
    SLICE_X100Y21        LUT3 (Prop_lut3_I0_O)        0.325   329.019 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21/O
                         net (fo=15, routed)          1.049   330.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21_n_0
    SLICE_X98Y18         LUT6 (Prop_lut6_I5_O)        0.328   330.396 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89/O
                         net (fo=179, routed)         3.529   333.925    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89_n_0
    SLICE_X104Y56        LUT4 (Prop_lut4_I0_O)        0.146   334.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92/O
                         net (fo=32, routed)          8.708   342.779    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I2_O)        0.328   343.107 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9/O
                         net (fo=1, routed)           1.252   344.360    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I4_O)        0.124   344.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4/O
                         net (fo=3, routed)           3.684   348.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I3_O)        0.124   348.292 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82/O
                         net (fo=1, routed)           0.000   348.292    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   348.824 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   348.824    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   349.046 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          4.541   353.587    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14_n_7
    SLICE_X97Y25         LUT6 (Prop_lut6_I3_O)        0.299   353.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82/O
                         net (fo=96, routed)          6.733   360.618    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_S_O)       0.276   360.894 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10/O
                         net (fo=1, routed)           0.688   361.582    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.299   361.881 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4/O
                         net (fo=3, routed)           2.511   364.392    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124   364.516 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74/O
                         net (fo=1, routed)           0.000   364.516    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   364.917 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   364.917    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   365.139 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          3.398   368.537    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12_n_7
    SLICE_X102Y28        LUT4 (Prop_lut4_I3_O)        0.299   368.836 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.744   371.580    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40_n_0
    SLICE_X107Y30        LUT4 (Prop_lut4_I3_O)        0.124   371.704 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52/O
                         net (fo=15, routed)          1.346   373.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52_n_0
    SLICE_X102Y32        LUT3 (Prop_lut3_I1_O)        0.150   373.200 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87/O
                         net (fo=96, routed)          9.486   382.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.348   383.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180/O
                         net (fo=1, routed)           0.795   383.829    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124   383.953 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149/O
                         net (fo=2, routed)           3.891   387.844    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149_n_0
    SLICE_X80Y24         LUT4 (Prop_lut4_I0_O)        0.124   387.968 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110/O
                         net (fo=1, routed)           0.000   387.968    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   388.500 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          3.446   391.947    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56_n_0
    SLICE_X105Y33        LUT4 (Prop_lut4_I2_O)        0.124   392.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.667   393.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80_n_0
    SLICE_X96Y38         LUT5 (Prop_lut5_I4_O)        0.152   393.890 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95/O
                         net (fo=97, routed)          6.992   400.881    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.348   401.229 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11/O
                         net (fo=1, routed)           0.590   401.819    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124   401.943 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5/O
                         net (fo=1, routed)           0.897   402.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.124   402.964 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3/O
                         net (fo=3, routed)           2.383   405.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3_n_0
    SLICE_X68Y29         LUT4 (Prop_lut4_I2_O)        0.124   405.471 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37/O
                         net (fo=1, routed)           0.000   405.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   406.003 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          3.730   409.733    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12_n_0
    SLICE_X96Y33         LUT3 (Prop_lut3_I0_O)        0.150   409.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79/O
                         net (fo=37, routed)          1.558   411.441    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79_n_0
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.328   411.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85/O
                         net (fo=5, routed)           0.561   412.330    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85_n_0
    SLICE_X103Y30        LUT6 (Prop_lut6_I1_O)        0.124   412.454 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90/O
                         net (fo=9, routed)           1.402   413.856    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90_n_0
    SLICE_X103Y34        LUT2 (Prop_lut2_I0_O)        0.124   413.980 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44/O
                         net (fo=65, routed)          3.923   417.903    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44_n_0
    SLICE_X85Y6          LUT3 (Prop_lut3_I1_O)        0.124   418.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83/O
                         net (fo=32, routed)          4.905   422.932    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124   423.056 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5/O
                         net (fo=1, routed)           1.882   424.938    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5_n_0
    SLICE_X27Y51         LUT5 (Prop_lut5_I0_O)        0.124   425.062 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3/O
                         net (fo=3, routed)           3.501   428.562    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3_n_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I1_O)        0.124   428.686 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30/O
                         net (fo=1, routed)           0.000   428.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   429.084 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          5.084   434.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10_n_0
    SLICE_X105Y35        LUT3 (Prop_lut3_I0_O)        0.152   434.320 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.242   435.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22_n_0
    SLICE_X102Y30        LUT6 (Prop_lut6_I3_O)        0.326   435.889 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.252   437.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96_n_0
    SLICE_X102Y36        LUT2 (Prop_lut2_I0_O)        0.124   437.264 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91/O
                         net (fo=32, routed)          5.718   442.983    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91_n_0
    SLICE_X51Y77         MUXF8 (Prop_muxf8_S_O)       0.273   443.256 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9/O
                         net (fo=1, routed)           2.146   445.401    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.316   445.717 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4/O
                         net (fo=3, routed)           2.017   447.734    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4_n_0
    SLICE_X67Y33         LUT4 (Prop_lut4_I0_O)        0.124   447.858 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33/O
                         net (fo=1, routed)           0.000   447.858    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   448.408 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          4.858   453.266    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12_n_0
    SLICE_X104Y41        LUT3 (Prop_lut3_I0_O)        0.148   453.414 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21/O
                         net (fo=24, routed)          1.046   454.461    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21_n_0
    SLICE_X104Y39        LUT5 (Prop_lut5_I3_O)        0.328   454.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129/O
                         net (fo=17, routed)          1.245   456.033    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129_n_0
    SLICE_X105Y46        LUT3 (Prop_lut3_I1_O)        0.124   456.157 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80/O
                         net (fo=96, routed)          6.142   462.299    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I4_O)        0.124   462.423 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9/O
                         net (fo=1, routed)           1.001   463.424    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I4_O)        0.124   463.548 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4/O
                         net (fo=3, routed)           2.592   466.139    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4_n_0
    SLICE_X72Y40         LUT4 (Prop_lut4_I3_O)        0.124   466.263 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76/O
                         net (fo=1, routed)           0.000   466.263    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   466.664 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.000   466.664    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   466.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          4.545   471.431    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12_n_7
    SLICE_X102Y48        LUT3 (Prop_lut3_I0_O)        0.299   471.730 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28/O
                         net (fo=55, routed)          1.320   473.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28_n_0
    SLICE_X104Y41        LUT6 (Prop_lut6_I0_O)        0.124   473.174 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58/O
                         net (fo=2, routed)           0.829   474.003    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58_n_0
    SLICE_X104Y40        LUT6 (Prop_lut6_I5_O)        0.124   474.127 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96/O
                         net (fo=39, routed)          1.407   475.534    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96_n_0
    SLICE_X102Y48        LUT2 (Prop_lut2_I1_O)        0.124   475.658 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90/O
                         net (fo=96, routed)          6.652   482.310    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_S_O)       0.296   482.606 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12/O
                         net (fo=1, routed)           1.113   483.719    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.298   484.017 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4/O
                         net (fo=3, routed)           2.024   486.040    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4_n_0
    SLICE_X72Y45         LUT4 (Prop_lut4_I3_O)        0.124   486.164 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87/O
                         net (fo=1, routed)           0.000   486.164    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87_n_0
    SLICE_X72Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   486.562 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          2.984   489.546    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41_n_0
    SLICE_X98Y39         LUT4 (Prop_lut4_I2_O)        0.146   489.692 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.115   490.806    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91_n_0
    SLICE_X95Y40         LUT4 (Prop_lut4_I2_O)        0.328   491.134 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52/O
                         net (fo=39, routed)          0.655   491.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52_n_0
    SLICE_X95Y39         LUT2 (Prop_lut2_I1_O)        0.150   491.939 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48/O
                         net (fo=258, routed)         6.290   498.229    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.326   498.555 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15/O
                         net (fo=1, routed)           0.000   498.555    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15_n_0
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209   498.764 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6/O
                         net (fo=2, routed)           1.832   500.596    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.297   500.893 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157/O
                         net (fo=2, routed)           1.478   502.371    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157_n_0
    SLICE_X73Y38         LUT4 (Prop_lut4_I2_O)        0.124   502.495 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101/O
                         net (fo=1, routed)           0.000   502.495    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   503.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   503.249 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.591   506.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22_n_7
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.299   507.139 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20/O
                         net (fo=24, routed)          1.332   508.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20_n_0
    SLICE_X98Y47         LUT5 (Prop_lut5_I3_O)        0.124   508.595 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111/O
                         net (fo=64, routed)          4.112   512.707    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.124   512.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76/O
                         net (fo=1, routed)           0.000   512.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76_n_0
    SLICE_X44Y48         MUXF7 (Prop_muxf7_I0_O)      0.238   513.069 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36/O
                         net (fo=1, routed)           0.804   513.872    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.298   514.170 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13/O
                         net (fo=3, routed)           1.852   516.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13_n_0
    SLICE_X71Y44         LUT4 (Prop_lut4_I0_O)        0.124   516.146 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71/O
                         net (fo=1, routed)           0.000   516.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   516.547 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   516.547    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   516.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          1.288   518.057    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12_n_7
    SLICE_X69Y41         LUT5 (Prop_lut5_I3_O)        0.299   518.356 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][20]_i_2/O
                         net (fo=1, routed)           1.522   519.877    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][20]_i_2_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I2_O)        0.124   520.001 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][20]_i_1/O
                         net (fo=1, routed)           0.826   520.828    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1055
    SLICE_X35Y41         LDCE (DToQ_ldce_D_Q)         0.460   521.288 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf32_reg[31][20]/Q
                         net (fo=1, routed)           1.211   522.499    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[20]
    SLICE_X27Y41         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.571  5179.700    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X27Y41         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[20]/C
                         clock pessimism              0.129  5179.829    
                         clock uncertainty          -77.654  5102.175    
    SLICE_X27Y41         FDCE (Setup_fdce_C_D)       -0.058  5102.117    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[20]
  -------------------------------------------------------------------
                         required time                       5102.117    
                         arrival time                        -522.499    
  -------------------------------------------------------------------
                         slack                               4579.618    

Slack (MET) :             4579.619ns  (required time - arrival time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        519.467ns  (logic 53.425ns (10.285%)  route 466.042ns (89.715%))
  Logic Levels:           237  (CARRY4=76 LDCE=1 LUT2=9 LUT3=20 LUT4=47 LUT5=19 LUT6=56 MUXF7=6 MUXF8=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 5179.688 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.803     3.097    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X98Y48         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y48         FDCE (Prop_fdce_C_Q)         0.518     3.615 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/Q
                         net (fo=56, routed)          7.521    11.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[6]
    SLICE_X36Y28         LUT4 (Prop_lut4_I2_O)        0.124    11.260 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/conf32_reg[1][31]_i_118/O
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.636 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.636    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.753 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.753    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.870    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.987 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         7.003    18.990    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.152    19.142 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/conf32_reg[1][31]_i_133/O
                         net (fo=1, routed)           1.867    21.009    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_1
    SLICE_X36Y7          LUT6 (Prop_lut6_I2_O)        0.326    21.335 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93/O
                         net (fo=1, routed)           1.524    22.859    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.409 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.409    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.526    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.643    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         3.950    27.710    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I2_O)        0.150    27.860 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3/O
                         net (fo=3, routed)           2.302    30.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3_n_0
    SLICE_X11Y8          LUT4 (Prop_lut4_I0_O)        0.328    30.490 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39/O
                         net (fo=1, routed)           0.000    30.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.022 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.250 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.364 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         3.010    34.374    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3_n_0
    SLICE_X29Y13         LUT3 (Prop_lut3_I2_O)        0.152    34.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5/O
                         net (fo=72, routed)          4.497    39.023    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5_n_0
    SLICE_X19Y12         LUT6 (Prop_lut6_I3_O)        0.332    39.355 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2/O
                         net (fo=3, routed)           1.186    40.541    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I2_O)        0.124    40.665 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25/O
                         net (fo=1, routed)           0.000    40.665    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.178 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.295 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.923    43.218    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3_n_0
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124    43.342 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26/O
                         net (fo=33, routed)          2.613    45.955    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I2_O)        0.124    46.079 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4/O
                         net (fo=1, routed)           0.682    46.762    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I5_O)        0.124    46.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2/O
                         net (fo=3, routed)           1.942    48.828    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2_n_0
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.124    48.952 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43/O
                         net (fo=1, routed)           0.000    48.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.484    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.598 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.598    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.712 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.712    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.826 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.933    52.759    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124    52.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25/O
                         net (fo=163, routed)         3.120    56.002    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.124    56.126 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4/O
                         net (fo=1, routed)           0.151    56.277    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124    56.401 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2/O
                         net (fo=3, routed)           1.745    58.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2_n_0
    SLICE_X18Y9          LUT4 (Prop_lut4_I2_O)        0.124    58.270 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37/O
                         net (fo=1, routed)           0.000    58.270    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    58.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.650    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.767 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.767    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.845    61.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124    61.853 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16/O
                         net (fo=35, routed)          3.175    65.028    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124    65.152 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5/O
                         net (fo=1, routed)           0.661    65.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.124    65.937 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3/O
                         net (fo=3, routed)           3.302    69.239    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3_n_0
    SLICE_X23Y9          LUT4 (Prop_lut4_I0_O)        0.124    69.363 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39/O
                         net (fo=1, routed)           0.000    69.363    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.913 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.913    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.141 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.154    72.295    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I4_O)        0.124    72.419 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21/O
                         net (fo=39, routed)          5.073    77.492    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.124    77.616 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3/O
                         net (fo=3, routed)           3.295    80.911    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I2_O)        0.124    81.035 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    81.035    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.585 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.699    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.813 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.927 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          1.747    83.675    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3_n_0
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.124    83.799 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25/O
                         net (fo=71, routed)          5.791    89.590    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25_n_0
    SLICE_X90Y43         LUT6 (Prop_lut6_I4_O)        0.124    89.714 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7/O
                         net (fo=1, routed)           0.897    90.611    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7_n_0
    SLICE_X90Y43         LUT5 (Prop_lut5_I4_O)        0.124    90.735 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3/O
                         net (fo=3, routed)           3.958    94.693    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3_n_0
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.124    94.817 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59/O
                         net (fo=1, routed)           0.000    94.817    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.350 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.350    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.467 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.467    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.584 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.584    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.701 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    95.701    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    95.920 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          2.669    98.589    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4_n_7
    SLICE_X23Y2          LUT6 (Prop_lut6_I0_O)        0.295    98.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.477   100.361    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31_n_0
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.124   100.485 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.861   101.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.150   101.497 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16/O
                         net (fo=32, routed)          4.189   105.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.332   106.018 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2/O
                         net (fo=3, routed)           2.499   108.517    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.124   108.641 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29/O
                         net (fo=1, routed)           0.000   108.641    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.191 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.191    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.305 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.442   111.746    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124   111.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50/O
                         net (fo=1, routed)           0.494   112.365    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38/O
                         net (fo=4, routed)           0.464   112.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124   113.076 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20/O
                         net (fo=33, routed)          1.226   114.303    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.124   114.427 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22/O
                         net (fo=32, routed)          6.305   120.731    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22_n_0
    SLICE_X95Y33         LUT6 (Prop_lut6_I4_O)        0.124   120.855 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3/O
                         net (fo=3, routed)           3.341   124.197    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3_n_0
    SLICE_X38Y10         LUT4 (Prop_lut4_I0_O)        0.124   124.321 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58/O
                         net (fo=1, routed)           0.000   124.321    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.834 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.834    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.951 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   124.951    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.068 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   125.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.185 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          2.099   127.284    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I2_O)        0.124   127.408 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.528   132.936    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124   133.060 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4/O
                         net (fo=1, routed)           1.342   134.402    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2/O
                         net (fo=3, routed)           2.039   136.565    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2_n_0
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.124   136.689 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31/O
                         net (fo=1, routed)           0.000   136.689    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.221 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          1.273   138.494    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124   138.618 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17/O
                         net (fo=102, routed)         6.545   145.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.124   145.286 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4/O
                         net (fo=1, routed)           0.452   145.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I1_O)        0.124   145.862 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2/O
                         net (fo=3, routed)           4.294   150.156    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I2_O)        0.124   150.280 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34/O
                         net (fo=1, routed)           0.000   150.280    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.812 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   150.812    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   151.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          3.366   154.400    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.299   154.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_22/O
                         net (fo=135, routed)         7.595   162.294    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_24_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.124   162.418 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11/O
                         net (fo=1, routed)           1.145   163.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I5_O)        0.124   163.687 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3/O
                         net (fo=3, routed)           3.668   167.355    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3_n_0
    SLICE_X42Y15         LUT4 (Prop_lut4_I3_O)        0.124   167.479 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33/O
                         net (fo=1, routed)           0.000   167.479    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   168.012 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   168.012    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   168.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          4.259   172.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4_n_7
    SLICE_X68Y6          LUT5 (Prop_lut5_I2_O)        0.289   172.779 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8/O
                         net (fo=34, routed)          1.361   174.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8_n_0
    SLICE_X79Y4          LUT3 (Prop_lut3_I0_O)        0.354   174.494 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18/O
                         net (fo=32, routed)          5.391   179.885    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326   180.211 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4/O
                         net (fo=1, routed)           2.808   183.019    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I0_O)        0.124   183.143 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2/O
                         net (fo=3, routed)           2.394   185.538    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I1_O)        0.124   185.662 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35/O
                         net (fo=1, routed)           0.000   185.662    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   186.175 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   186.175    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   186.394 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          4.083   190.477    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I1_O)        0.295   190.772 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12/O
                         net (fo=24, routed)          1.130   191.902    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I0_O)        0.124   192.026 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5/O
                         net (fo=41, routed)          5.604   197.630    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5_n_0
    SLICE_X48Y37         MUXF8 (Prop_muxf8_S_O)       0.273   197.903 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2/O
                         net (fo=3, routed)           1.787   199.690    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.316   200.006 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30/O
                         net (fo=1, routed)           0.000   200.006    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   200.404 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   200.404    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   200.626 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          1.845   202.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4_n_7
    SLICE_X73Y11         LUT2 (Prop_lut2_I1_O)        0.299   202.770 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39/O
                         net (fo=26, routed)          1.915   204.685    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39_n_0
    SLICE_X70Y6          LUT6 (Prop_lut6_I5_O)        0.124   204.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48/O
                         net (fo=144, routed)         2.333   207.142    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48_n_0
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.152   207.294 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42/O
                         net (fo=32, routed)          5.914   213.208    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I2_O)        0.348   213.556 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3/O
                         net (fo=2, routed)           2.681   216.237    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I0_O)        0.119   216.356 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142/O
                         net (fo=2, routed)           2.109   218.465    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.332   218.797 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93/O
                         net (fo=1, routed)           0.482   219.279    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   219.786 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   219.786    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   220.008 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          4.419   224.427    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15_n_7
    SLICE_X82Y7          LUT3 (Prop_lut3_I0_O)        0.299   224.726 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21/O
                         net (fo=16, routed)          1.817   226.543    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21_n_0
    SLICE_X72Y12         LUT6 (Prop_lut6_I5_O)        0.124   226.667 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79/O
                         net (fo=142, routed)         1.270   227.937    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79_n_0
    SLICE_X70Y15         LUT4 (Prop_lut4_I3_O)        0.124   228.061 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74/O
                         net (fo=32, routed)          6.336   234.398    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74_n_0
    SLICE_X52Y82         MUXF8 (Prop_muxf8_S_O)       0.273   234.671 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8/O
                         net (fo=1, routed)           3.098   237.769    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.316   238.085 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4/O
                         net (fo=3, routed)           1.068   239.152    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124   239.276 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72/O
                         net (fo=1, routed)           0.000   239.276    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   239.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   239.809    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   240.028 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          4.565   244.593    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11_n_7
    SLICE_X96Y15         LUT4 (Prop_lut4_I3_O)        0.295   244.888 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39/O
                         net (fo=27, routed)          1.028   245.916    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39_n_0
    SLICE_X98Y16         LUT4 (Prop_lut4_I2_O)        0.124   246.040 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.616   246.656    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49_n_0
    SLICE_X100Y18        LUT2 (Prop_lut2_I1_O)        0.124   246.780 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51/O
                         net (fo=194, routed)         8.997   255.777    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I2_O)        0.124   255.901 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216/O
                         net (fo=1, routed)           0.646   256.548    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124   256.672 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168/O
                         net (fo=1, routed)           2.435   259.107    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124   259.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138/O
                         net (fo=2, routed)           2.523   261.754    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138_n_0
    SLICE_X60Y18         LUT4 (Prop_lut4_I2_O)        0.124   261.878 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103/O
                         net (fo=1, routed)           0.000   261.878    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   262.428 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   262.428    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   262.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          4.324   266.974    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20_n_7
    SLICE_X96Y16         LUT3 (Prop_lut3_I0_O)        0.299   267.273 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30/O
                         net (fo=30, routed)          2.812   270.085    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30_n_0
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   270.209 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36/O
                         net (fo=112, routed)         6.376   276.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36_n_0
    SLICE_X31Y42         MUXF7 (Prop_muxf7_S_O)       0.276   276.861 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9/O
                         net (fo=1, routed)           0.629   277.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.299   277.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4/O
                         net (fo=3, routed)           2.395   280.184    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I0_O)        0.124   280.308 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73/O
                         net (fo=1, routed)           0.000   280.308    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   280.821 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   280.821    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   281.040 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.172   285.212    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10_n_7
    SLICE_X95Y18         LUT4 (Prop_lut4_I3_O)        0.295   285.507 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42/O
                         net (fo=31, routed)          1.018   286.525    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42_n_0
    SLICE_X99Y19         LUT4 (Prop_lut4_I3_O)        0.124   286.649 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11/O
                         net (fo=15, routed)          1.182   287.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11_n_0
    SLICE_X96Y15         LUT3 (Prop_lut3_I0_O)        0.153   287.984 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.805   295.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47_n_0
    SLICE_X26Y67         LUT6 (Prop_lut6_I4_O)        0.331   296.120 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3/O
                         net (fo=2, routed)           3.058   299.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I0_O)        0.124   299.302 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141/O
                         net (fo=2, routed)           1.903   301.204    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141_n_0
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.124   301.328 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110/O
                         net (fo=1, routed)           0.000   301.328    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   301.729 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   301.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   301.843 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   301.843    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   302.065 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.787   306.852    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19_n_7
    SLICE_X95Y25         LUT4 (Prop_lut4_I3_O)        0.299   307.151 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.657   308.808    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83_n_0
    SLICE_X99Y21         LUT4 (Prop_lut4_I2_O)        0.124   308.932 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46/O
                         net (fo=168, routed)         9.305   318.238    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124   318.362 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12/O
                         net (fo=1, routed)           0.000   318.362    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12_n_0
    SLICE_X39Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   318.579 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6/O
                         net (fo=2, routed)           0.927   319.505    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I2_O)        0.325   319.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165/O
                         net (fo=1, routed)           0.154   319.985    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326   320.311 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132/O
                         net (fo=2, routed)           3.445   323.756    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124   323.880 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91/O
                         net (fo=1, routed)           0.000   323.880    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   324.430 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   324.430    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   324.652 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          4.042   328.694    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20_n_7
    SLICE_X100Y21        LUT3 (Prop_lut3_I0_O)        0.325   329.019 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21/O
                         net (fo=15, routed)          1.049   330.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21_n_0
    SLICE_X98Y18         LUT6 (Prop_lut6_I5_O)        0.328   330.396 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89/O
                         net (fo=179, routed)         3.529   333.925    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89_n_0
    SLICE_X104Y56        LUT4 (Prop_lut4_I0_O)        0.146   334.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92/O
                         net (fo=32, routed)          8.708   342.779    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I2_O)        0.328   343.107 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9/O
                         net (fo=1, routed)           1.252   344.360    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I4_O)        0.124   344.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4/O
                         net (fo=3, routed)           3.684   348.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I3_O)        0.124   348.292 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82/O
                         net (fo=1, routed)           0.000   348.292    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   348.824 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   348.824    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   349.046 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          4.541   353.587    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14_n_7
    SLICE_X97Y25         LUT6 (Prop_lut6_I3_O)        0.299   353.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82/O
                         net (fo=96, routed)          6.733   360.618    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_S_O)       0.276   360.894 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10/O
                         net (fo=1, routed)           0.688   361.582    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.299   361.881 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4/O
                         net (fo=3, routed)           2.511   364.392    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124   364.516 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74/O
                         net (fo=1, routed)           0.000   364.516    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   364.917 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   364.917    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   365.139 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          3.398   368.537    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12_n_7
    SLICE_X102Y28        LUT4 (Prop_lut4_I3_O)        0.299   368.836 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.744   371.580    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40_n_0
    SLICE_X107Y30        LUT4 (Prop_lut4_I3_O)        0.124   371.704 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52/O
                         net (fo=15, routed)          1.346   373.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52_n_0
    SLICE_X102Y32        LUT3 (Prop_lut3_I1_O)        0.150   373.200 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87/O
                         net (fo=96, routed)          9.486   382.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.348   383.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180/O
                         net (fo=1, routed)           0.795   383.829    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124   383.953 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149/O
                         net (fo=2, routed)           3.891   387.844    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149_n_0
    SLICE_X80Y24         LUT4 (Prop_lut4_I0_O)        0.124   387.968 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110/O
                         net (fo=1, routed)           0.000   387.968    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   388.500 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          3.446   391.947    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56_n_0
    SLICE_X105Y33        LUT4 (Prop_lut4_I2_O)        0.124   392.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.667   393.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80_n_0
    SLICE_X96Y38         LUT5 (Prop_lut5_I4_O)        0.152   393.890 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95/O
                         net (fo=97, routed)          6.992   400.881    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.348   401.229 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11/O
                         net (fo=1, routed)           0.590   401.819    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124   401.943 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5/O
                         net (fo=1, routed)           0.897   402.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.124   402.964 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3/O
                         net (fo=3, routed)           2.383   405.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3_n_0
    SLICE_X68Y29         LUT4 (Prop_lut4_I2_O)        0.124   405.471 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37/O
                         net (fo=1, routed)           0.000   405.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   406.003 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          3.730   409.733    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12_n_0
    SLICE_X96Y33         LUT3 (Prop_lut3_I0_O)        0.150   409.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79/O
                         net (fo=37, routed)          1.558   411.441    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79_n_0
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.328   411.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85/O
                         net (fo=5, routed)           0.561   412.330    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85_n_0
    SLICE_X103Y30        LUT6 (Prop_lut6_I1_O)        0.124   412.454 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90/O
                         net (fo=9, routed)           1.402   413.856    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90_n_0
    SLICE_X103Y34        LUT2 (Prop_lut2_I0_O)        0.124   413.980 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44/O
                         net (fo=65, routed)          3.923   417.903    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44_n_0
    SLICE_X85Y6          LUT3 (Prop_lut3_I1_O)        0.124   418.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83/O
                         net (fo=32, routed)          4.905   422.932    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124   423.056 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5/O
                         net (fo=1, routed)           1.882   424.938    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5_n_0
    SLICE_X27Y51         LUT5 (Prop_lut5_I0_O)        0.124   425.062 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3/O
                         net (fo=3, routed)           3.501   428.562    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3_n_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I1_O)        0.124   428.686 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30/O
                         net (fo=1, routed)           0.000   428.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   429.084 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          5.084   434.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10_n_0
    SLICE_X105Y35        LUT3 (Prop_lut3_I0_O)        0.152   434.320 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.242   435.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22_n_0
    SLICE_X102Y30        LUT6 (Prop_lut6_I3_O)        0.326   435.889 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.252   437.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96_n_0
    SLICE_X102Y36        LUT2 (Prop_lut2_I0_O)        0.124   437.264 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91/O
                         net (fo=32, routed)          5.718   442.983    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91_n_0
    SLICE_X51Y77         MUXF8 (Prop_muxf8_S_O)       0.273   443.256 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9/O
                         net (fo=1, routed)           2.146   445.401    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.316   445.717 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4/O
                         net (fo=3, routed)           2.017   447.734    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4_n_0
    SLICE_X67Y33         LUT4 (Prop_lut4_I0_O)        0.124   447.858 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33/O
                         net (fo=1, routed)           0.000   447.858    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   448.408 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          4.858   453.266    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12_n_0
    SLICE_X104Y41        LUT3 (Prop_lut3_I0_O)        0.148   453.414 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21/O
                         net (fo=24, routed)          1.046   454.461    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21_n_0
    SLICE_X104Y39        LUT5 (Prop_lut5_I3_O)        0.328   454.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129/O
                         net (fo=17, routed)          1.245   456.033    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129_n_0
    SLICE_X105Y46        LUT3 (Prop_lut3_I1_O)        0.124   456.157 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80/O
                         net (fo=96, routed)          6.142   462.299    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I4_O)        0.124   462.423 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9/O
                         net (fo=1, routed)           1.001   463.424    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I4_O)        0.124   463.548 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4/O
                         net (fo=3, routed)           2.592   466.139    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4_n_0
    SLICE_X72Y40         LUT4 (Prop_lut4_I3_O)        0.124   466.263 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76/O
                         net (fo=1, routed)           0.000   466.263    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   466.664 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.000   466.664    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   466.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          4.545   471.431    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12_n_7
    SLICE_X102Y48        LUT3 (Prop_lut3_I0_O)        0.299   471.730 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28/O
                         net (fo=55, routed)          1.320   473.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28_n_0
    SLICE_X104Y41        LUT6 (Prop_lut6_I0_O)        0.124   473.174 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58/O
                         net (fo=2, routed)           0.829   474.003    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58_n_0
    SLICE_X104Y40        LUT6 (Prop_lut6_I5_O)        0.124   474.127 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96/O
                         net (fo=39, routed)          1.407   475.534    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96_n_0
    SLICE_X102Y48        LUT2 (Prop_lut2_I1_O)        0.124   475.658 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90/O
                         net (fo=96, routed)          6.652   482.310    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_S_O)       0.296   482.606 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12/O
                         net (fo=1, routed)           1.113   483.719    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.298   484.017 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4/O
                         net (fo=3, routed)           2.024   486.040    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4_n_0
    SLICE_X72Y45         LUT4 (Prop_lut4_I3_O)        0.124   486.164 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87/O
                         net (fo=1, routed)           0.000   486.164    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87_n_0
    SLICE_X72Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   486.562 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          2.984   489.546    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41_n_0
    SLICE_X98Y39         LUT4 (Prop_lut4_I2_O)        0.146   489.692 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.115   490.806    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91_n_0
    SLICE_X95Y40         LUT4 (Prop_lut4_I2_O)        0.328   491.134 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52/O
                         net (fo=39, routed)          0.655   491.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52_n_0
    SLICE_X95Y39         LUT2 (Prop_lut2_I1_O)        0.150   491.939 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48/O
                         net (fo=258, routed)         6.290   498.229    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.326   498.555 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15/O
                         net (fo=1, routed)           0.000   498.555    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15_n_0
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209   498.764 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6/O
                         net (fo=2, routed)           1.832   500.596    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.297   500.893 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157/O
                         net (fo=2, routed)           1.478   502.371    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157_n_0
    SLICE_X73Y38         LUT4 (Prop_lut4_I2_O)        0.124   502.495 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101/O
                         net (fo=1, routed)           0.000   502.495    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   503.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   503.249 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.591   506.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22_n_7
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.299   507.139 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20/O
                         net (fo=24, routed)          1.332   508.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20_n_0
    SLICE_X98Y47         LUT5 (Prop_lut5_I3_O)        0.124   508.595 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111/O
                         net (fo=64, routed)          4.112   512.707    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.124   512.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76/O
                         net (fo=1, routed)           0.000   512.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76_n_0
    SLICE_X44Y48         MUXF7 (Prop_muxf7_I0_O)      0.238   513.069 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36/O
                         net (fo=1, routed)           0.804   513.872    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.298   514.170 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13/O
                         net (fo=3, routed)           1.852   516.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13_n_0
    SLICE_X71Y44         LUT4 (Prop_lut4_I0_O)        0.124   516.146 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71/O
                         net (fo=1, routed)           0.000   516.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   516.547 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   516.547    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   516.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          1.447   518.216    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12_n_7
    SLICE_X78Y41         LUT5 (Prop_lut5_I3_O)        0.299   518.515 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][4]_i_2/O
                         net (fo=1, routed)           0.848   519.363    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][4]_i_2_n_0
    SLICE_X78Y41         LUT3 (Prop_lut3_I2_O)        0.124   519.487 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][4]_i_1/O
                         net (fo=1, routed)           1.135   520.622    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1071
    SLICE_X77Y29         LDCE (DToQ_ldce_D_Q)         0.483   521.105 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf32_reg[31][4]/Q
                         net (fo=1, routed)           1.459   522.564    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[4]
    SLICE_X74Y6          FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.559  5179.688    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X74Y6          FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[4]/C
                         clock pessimism              0.230  5179.918    
                         clock uncertainty          -77.654  5102.264    
    SLICE_X74Y6          FDCE (Setup_fdce_C_D)       -0.081  5102.183    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[4]
  -------------------------------------------------------------------
                         required time                       5102.184    
                         arrival time                        -522.564    
  -------------------------------------------------------------------
                         slack                               4579.619    

Slack (MET) :             4579.872ns  (required time - arrival time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        519.230ns  (logic 53.402ns (10.285%)  route 465.829ns (89.715%))
  Logic Levels:           237  (CARRY4=76 LDCE=1 LUT2=9 LUT3=20 LUT4=47 LUT5=19 LUT6=56 MUXF7=6 MUXF8=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 5179.691 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.803     3.097    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X98Y48         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y48         FDCE (Prop_fdce_C_Q)         0.518     3.615 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/Q
                         net (fo=56, routed)          7.521    11.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[6]
    SLICE_X36Y28         LUT4 (Prop_lut4_I2_O)        0.124    11.260 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/conf32_reg[1][31]_i_118/O
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.636 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.636    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.753 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.753    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.870    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.987 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         7.003    18.990    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.152    19.142 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/conf32_reg[1][31]_i_133/O
                         net (fo=1, routed)           1.867    21.009    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_1
    SLICE_X36Y7          LUT6 (Prop_lut6_I2_O)        0.326    21.335 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93/O
                         net (fo=1, routed)           1.524    22.859    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.409 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.409    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.526    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.643    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         3.950    27.710    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I2_O)        0.150    27.860 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3/O
                         net (fo=3, routed)           2.302    30.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3_n_0
    SLICE_X11Y8          LUT4 (Prop_lut4_I0_O)        0.328    30.490 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39/O
                         net (fo=1, routed)           0.000    30.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.022 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.250 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.364 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         3.010    34.374    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3_n_0
    SLICE_X29Y13         LUT3 (Prop_lut3_I2_O)        0.152    34.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5/O
                         net (fo=72, routed)          4.497    39.023    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5_n_0
    SLICE_X19Y12         LUT6 (Prop_lut6_I3_O)        0.332    39.355 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2/O
                         net (fo=3, routed)           1.186    40.541    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I2_O)        0.124    40.665 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25/O
                         net (fo=1, routed)           0.000    40.665    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.178 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.295 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.923    43.218    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3_n_0
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124    43.342 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26/O
                         net (fo=33, routed)          2.613    45.955    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I2_O)        0.124    46.079 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4/O
                         net (fo=1, routed)           0.682    46.762    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I5_O)        0.124    46.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2/O
                         net (fo=3, routed)           1.942    48.828    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2_n_0
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.124    48.952 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43/O
                         net (fo=1, routed)           0.000    48.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.484    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.598 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.598    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.712 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.712    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.826 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.933    52.759    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124    52.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25/O
                         net (fo=163, routed)         3.120    56.002    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.124    56.126 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4/O
                         net (fo=1, routed)           0.151    56.277    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124    56.401 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2/O
                         net (fo=3, routed)           1.745    58.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2_n_0
    SLICE_X18Y9          LUT4 (Prop_lut4_I2_O)        0.124    58.270 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37/O
                         net (fo=1, routed)           0.000    58.270    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    58.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.650    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.767 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.767    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.845    61.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124    61.853 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16/O
                         net (fo=35, routed)          3.175    65.028    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124    65.152 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5/O
                         net (fo=1, routed)           0.661    65.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.124    65.937 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3/O
                         net (fo=3, routed)           3.302    69.239    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3_n_0
    SLICE_X23Y9          LUT4 (Prop_lut4_I0_O)        0.124    69.363 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39/O
                         net (fo=1, routed)           0.000    69.363    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.913 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.913    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.141 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.154    72.295    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I4_O)        0.124    72.419 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21/O
                         net (fo=39, routed)          5.073    77.492    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.124    77.616 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3/O
                         net (fo=3, routed)           3.295    80.911    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I2_O)        0.124    81.035 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    81.035    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.585 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.699    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.813 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.927 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          1.747    83.675    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3_n_0
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.124    83.799 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25/O
                         net (fo=71, routed)          5.791    89.590    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25_n_0
    SLICE_X90Y43         LUT6 (Prop_lut6_I4_O)        0.124    89.714 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7/O
                         net (fo=1, routed)           0.897    90.611    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7_n_0
    SLICE_X90Y43         LUT5 (Prop_lut5_I4_O)        0.124    90.735 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3/O
                         net (fo=3, routed)           3.958    94.693    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3_n_0
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.124    94.817 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59/O
                         net (fo=1, routed)           0.000    94.817    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.350 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.350    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.467 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.467    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.584 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.584    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.701 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    95.701    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    95.920 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          2.669    98.589    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4_n_7
    SLICE_X23Y2          LUT6 (Prop_lut6_I0_O)        0.295    98.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.477   100.361    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31_n_0
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.124   100.485 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.861   101.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.150   101.497 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16/O
                         net (fo=32, routed)          4.189   105.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.332   106.018 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2/O
                         net (fo=3, routed)           2.499   108.517    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.124   108.641 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29/O
                         net (fo=1, routed)           0.000   108.641    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.191 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.191    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.305 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.442   111.746    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124   111.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50/O
                         net (fo=1, routed)           0.494   112.365    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38/O
                         net (fo=4, routed)           0.464   112.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124   113.076 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20/O
                         net (fo=33, routed)          1.226   114.303    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.124   114.427 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22/O
                         net (fo=32, routed)          6.305   120.731    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22_n_0
    SLICE_X95Y33         LUT6 (Prop_lut6_I4_O)        0.124   120.855 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3/O
                         net (fo=3, routed)           3.341   124.197    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3_n_0
    SLICE_X38Y10         LUT4 (Prop_lut4_I0_O)        0.124   124.321 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58/O
                         net (fo=1, routed)           0.000   124.321    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.834 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.834    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.951 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   124.951    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.068 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   125.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.185 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          2.099   127.284    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I2_O)        0.124   127.408 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.528   132.936    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124   133.060 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4/O
                         net (fo=1, routed)           1.342   134.402    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2/O
                         net (fo=3, routed)           2.039   136.565    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2_n_0
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.124   136.689 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31/O
                         net (fo=1, routed)           0.000   136.689    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.221 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          1.273   138.494    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124   138.618 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17/O
                         net (fo=102, routed)         6.545   145.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.124   145.286 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4/O
                         net (fo=1, routed)           0.452   145.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I1_O)        0.124   145.862 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2/O
                         net (fo=3, routed)           4.294   150.156    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I2_O)        0.124   150.280 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34/O
                         net (fo=1, routed)           0.000   150.280    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.812 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   150.812    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   151.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          3.366   154.400    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.299   154.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_22/O
                         net (fo=135, routed)         7.595   162.294    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_24_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.124   162.418 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11/O
                         net (fo=1, routed)           1.145   163.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I5_O)        0.124   163.687 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3/O
                         net (fo=3, routed)           3.668   167.355    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3_n_0
    SLICE_X42Y15         LUT4 (Prop_lut4_I3_O)        0.124   167.479 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33/O
                         net (fo=1, routed)           0.000   167.479    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   168.012 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   168.012    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   168.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          4.259   172.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4_n_7
    SLICE_X68Y6          LUT5 (Prop_lut5_I2_O)        0.289   172.779 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8/O
                         net (fo=34, routed)          1.361   174.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8_n_0
    SLICE_X79Y4          LUT3 (Prop_lut3_I0_O)        0.354   174.494 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18/O
                         net (fo=32, routed)          5.391   179.885    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326   180.211 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4/O
                         net (fo=1, routed)           2.808   183.019    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I0_O)        0.124   183.143 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2/O
                         net (fo=3, routed)           2.394   185.538    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I1_O)        0.124   185.662 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35/O
                         net (fo=1, routed)           0.000   185.662    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   186.175 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   186.175    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   186.394 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          4.083   190.477    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I1_O)        0.295   190.772 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12/O
                         net (fo=24, routed)          1.130   191.902    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I0_O)        0.124   192.026 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5/O
                         net (fo=41, routed)          5.604   197.630    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5_n_0
    SLICE_X48Y37         MUXF8 (Prop_muxf8_S_O)       0.273   197.903 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2/O
                         net (fo=3, routed)           1.787   199.690    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.316   200.006 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30/O
                         net (fo=1, routed)           0.000   200.006    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   200.404 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   200.404    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   200.626 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          1.845   202.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4_n_7
    SLICE_X73Y11         LUT2 (Prop_lut2_I1_O)        0.299   202.770 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39/O
                         net (fo=26, routed)          1.915   204.685    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39_n_0
    SLICE_X70Y6          LUT6 (Prop_lut6_I5_O)        0.124   204.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48/O
                         net (fo=144, routed)         2.333   207.142    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48_n_0
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.152   207.294 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42/O
                         net (fo=32, routed)          5.914   213.208    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I2_O)        0.348   213.556 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3/O
                         net (fo=2, routed)           2.681   216.237    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I0_O)        0.119   216.356 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142/O
                         net (fo=2, routed)           2.109   218.465    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.332   218.797 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93/O
                         net (fo=1, routed)           0.482   219.279    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   219.786 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   219.786    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   220.008 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          4.419   224.427    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15_n_7
    SLICE_X82Y7          LUT3 (Prop_lut3_I0_O)        0.299   224.726 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21/O
                         net (fo=16, routed)          1.817   226.543    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21_n_0
    SLICE_X72Y12         LUT6 (Prop_lut6_I5_O)        0.124   226.667 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79/O
                         net (fo=142, routed)         1.270   227.937    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79_n_0
    SLICE_X70Y15         LUT4 (Prop_lut4_I3_O)        0.124   228.061 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74/O
                         net (fo=32, routed)          6.336   234.398    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74_n_0
    SLICE_X52Y82         MUXF8 (Prop_muxf8_S_O)       0.273   234.671 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8/O
                         net (fo=1, routed)           3.098   237.769    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.316   238.085 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4/O
                         net (fo=3, routed)           1.068   239.152    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124   239.276 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72/O
                         net (fo=1, routed)           0.000   239.276    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   239.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   239.809    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   240.028 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          4.565   244.593    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11_n_7
    SLICE_X96Y15         LUT4 (Prop_lut4_I3_O)        0.295   244.888 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39/O
                         net (fo=27, routed)          1.028   245.916    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39_n_0
    SLICE_X98Y16         LUT4 (Prop_lut4_I2_O)        0.124   246.040 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.616   246.656    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49_n_0
    SLICE_X100Y18        LUT2 (Prop_lut2_I1_O)        0.124   246.780 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51/O
                         net (fo=194, routed)         8.997   255.777    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I2_O)        0.124   255.901 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216/O
                         net (fo=1, routed)           0.646   256.548    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124   256.672 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168/O
                         net (fo=1, routed)           2.435   259.107    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124   259.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138/O
                         net (fo=2, routed)           2.523   261.754    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138_n_0
    SLICE_X60Y18         LUT4 (Prop_lut4_I2_O)        0.124   261.878 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103/O
                         net (fo=1, routed)           0.000   261.878    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   262.428 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   262.428    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   262.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          4.324   266.974    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20_n_7
    SLICE_X96Y16         LUT3 (Prop_lut3_I0_O)        0.299   267.273 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30/O
                         net (fo=30, routed)          2.812   270.085    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30_n_0
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   270.209 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36/O
                         net (fo=112, routed)         6.376   276.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36_n_0
    SLICE_X31Y42         MUXF7 (Prop_muxf7_S_O)       0.276   276.861 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9/O
                         net (fo=1, routed)           0.629   277.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.299   277.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4/O
                         net (fo=3, routed)           2.395   280.184    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I0_O)        0.124   280.308 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73/O
                         net (fo=1, routed)           0.000   280.308    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   280.821 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   280.821    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   281.040 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.172   285.212    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10_n_7
    SLICE_X95Y18         LUT4 (Prop_lut4_I3_O)        0.295   285.507 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42/O
                         net (fo=31, routed)          1.018   286.525    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42_n_0
    SLICE_X99Y19         LUT4 (Prop_lut4_I3_O)        0.124   286.649 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11/O
                         net (fo=15, routed)          1.182   287.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11_n_0
    SLICE_X96Y15         LUT3 (Prop_lut3_I0_O)        0.153   287.984 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.805   295.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47_n_0
    SLICE_X26Y67         LUT6 (Prop_lut6_I4_O)        0.331   296.120 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3/O
                         net (fo=2, routed)           3.058   299.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I0_O)        0.124   299.302 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141/O
                         net (fo=2, routed)           1.903   301.204    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141_n_0
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.124   301.328 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110/O
                         net (fo=1, routed)           0.000   301.328    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   301.729 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   301.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   301.843 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   301.843    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   302.065 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.787   306.852    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19_n_7
    SLICE_X95Y25         LUT4 (Prop_lut4_I3_O)        0.299   307.151 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.657   308.808    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83_n_0
    SLICE_X99Y21         LUT4 (Prop_lut4_I2_O)        0.124   308.932 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46/O
                         net (fo=168, routed)         9.305   318.238    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124   318.362 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12/O
                         net (fo=1, routed)           0.000   318.362    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12_n_0
    SLICE_X39Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   318.579 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6/O
                         net (fo=2, routed)           0.927   319.505    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I2_O)        0.325   319.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165/O
                         net (fo=1, routed)           0.154   319.985    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326   320.311 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132/O
                         net (fo=2, routed)           3.445   323.756    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124   323.880 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91/O
                         net (fo=1, routed)           0.000   323.880    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   324.430 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   324.430    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   324.652 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          4.042   328.694    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20_n_7
    SLICE_X100Y21        LUT3 (Prop_lut3_I0_O)        0.325   329.019 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21/O
                         net (fo=15, routed)          1.049   330.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21_n_0
    SLICE_X98Y18         LUT6 (Prop_lut6_I5_O)        0.328   330.396 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89/O
                         net (fo=179, routed)         3.529   333.925    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89_n_0
    SLICE_X104Y56        LUT4 (Prop_lut4_I0_O)        0.146   334.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92/O
                         net (fo=32, routed)          8.708   342.779    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I2_O)        0.328   343.107 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9/O
                         net (fo=1, routed)           1.252   344.360    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I4_O)        0.124   344.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4/O
                         net (fo=3, routed)           3.684   348.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I3_O)        0.124   348.292 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82/O
                         net (fo=1, routed)           0.000   348.292    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   348.824 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   348.824    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   349.046 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          4.541   353.587    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14_n_7
    SLICE_X97Y25         LUT6 (Prop_lut6_I3_O)        0.299   353.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82/O
                         net (fo=96, routed)          6.733   360.618    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_S_O)       0.276   360.894 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10/O
                         net (fo=1, routed)           0.688   361.582    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.299   361.881 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4/O
                         net (fo=3, routed)           2.511   364.392    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124   364.516 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74/O
                         net (fo=1, routed)           0.000   364.516    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   364.917 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   364.917    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   365.139 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          3.398   368.537    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12_n_7
    SLICE_X102Y28        LUT4 (Prop_lut4_I3_O)        0.299   368.836 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.744   371.580    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40_n_0
    SLICE_X107Y30        LUT4 (Prop_lut4_I3_O)        0.124   371.704 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52/O
                         net (fo=15, routed)          1.346   373.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52_n_0
    SLICE_X102Y32        LUT3 (Prop_lut3_I1_O)        0.150   373.200 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87/O
                         net (fo=96, routed)          9.486   382.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.348   383.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180/O
                         net (fo=1, routed)           0.795   383.829    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124   383.953 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149/O
                         net (fo=2, routed)           3.891   387.844    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149_n_0
    SLICE_X80Y24         LUT4 (Prop_lut4_I0_O)        0.124   387.968 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110/O
                         net (fo=1, routed)           0.000   387.968    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   388.500 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          3.446   391.947    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56_n_0
    SLICE_X105Y33        LUT4 (Prop_lut4_I2_O)        0.124   392.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.667   393.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80_n_0
    SLICE_X96Y38         LUT5 (Prop_lut5_I4_O)        0.152   393.890 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95/O
                         net (fo=97, routed)          6.992   400.881    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.348   401.229 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11/O
                         net (fo=1, routed)           0.590   401.819    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124   401.943 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5/O
                         net (fo=1, routed)           0.897   402.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.124   402.964 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3/O
                         net (fo=3, routed)           2.383   405.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3_n_0
    SLICE_X68Y29         LUT4 (Prop_lut4_I2_O)        0.124   405.471 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37/O
                         net (fo=1, routed)           0.000   405.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   406.003 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          3.730   409.733    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12_n_0
    SLICE_X96Y33         LUT3 (Prop_lut3_I0_O)        0.150   409.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79/O
                         net (fo=37, routed)          1.558   411.441    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79_n_0
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.328   411.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85/O
                         net (fo=5, routed)           0.561   412.330    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85_n_0
    SLICE_X103Y30        LUT6 (Prop_lut6_I1_O)        0.124   412.454 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90/O
                         net (fo=9, routed)           1.402   413.856    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90_n_0
    SLICE_X103Y34        LUT2 (Prop_lut2_I0_O)        0.124   413.980 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44/O
                         net (fo=65, routed)          3.923   417.903    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44_n_0
    SLICE_X85Y6          LUT3 (Prop_lut3_I1_O)        0.124   418.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83/O
                         net (fo=32, routed)          4.905   422.932    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124   423.056 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5/O
                         net (fo=1, routed)           1.882   424.938    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5_n_0
    SLICE_X27Y51         LUT5 (Prop_lut5_I0_O)        0.124   425.062 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3/O
                         net (fo=3, routed)           3.501   428.562    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3_n_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I1_O)        0.124   428.686 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30/O
                         net (fo=1, routed)           0.000   428.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   429.084 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          5.084   434.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10_n_0
    SLICE_X105Y35        LUT3 (Prop_lut3_I0_O)        0.152   434.320 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.242   435.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22_n_0
    SLICE_X102Y30        LUT6 (Prop_lut6_I3_O)        0.326   435.889 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.252   437.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96_n_0
    SLICE_X102Y36        LUT2 (Prop_lut2_I0_O)        0.124   437.264 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91/O
                         net (fo=32, routed)          5.718   442.983    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91_n_0
    SLICE_X51Y77         MUXF8 (Prop_muxf8_S_O)       0.273   443.256 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9/O
                         net (fo=1, routed)           2.146   445.401    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.316   445.717 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4/O
                         net (fo=3, routed)           2.017   447.734    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4_n_0
    SLICE_X67Y33         LUT4 (Prop_lut4_I0_O)        0.124   447.858 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33/O
                         net (fo=1, routed)           0.000   447.858    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   448.408 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          4.858   453.266    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12_n_0
    SLICE_X104Y41        LUT3 (Prop_lut3_I0_O)        0.148   453.414 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21/O
                         net (fo=24, routed)          1.046   454.461    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21_n_0
    SLICE_X104Y39        LUT5 (Prop_lut5_I3_O)        0.328   454.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129/O
                         net (fo=17, routed)          1.245   456.033    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129_n_0
    SLICE_X105Y46        LUT3 (Prop_lut3_I1_O)        0.124   456.157 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80/O
                         net (fo=96, routed)          6.142   462.299    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I4_O)        0.124   462.423 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9/O
                         net (fo=1, routed)           1.001   463.424    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I4_O)        0.124   463.548 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4/O
                         net (fo=3, routed)           2.592   466.139    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4_n_0
    SLICE_X72Y40         LUT4 (Prop_lut4_I3_O)        0.124   466.263 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76/O
                         net (fo=1, routed)           0.000   466.263    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   466.664 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.000   466.664    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   466.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          4.545   471.431    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12_n_7
    SLICE_X102Y48        LUT3 (Prop_lut3_I0_O)        0.299   471.730 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28/O
                         net (fo=55, routed)          1.320   473.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28_n_0
    SLICE_X104Y41        LUT6 (Prop_lut6_I0_O)        0.124   473.174 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58/O
                         net (fo=2, routed)           0.829   474.003    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58_n_0
    SLICE_X104Y40        LUT6 (Prop_lut6_I5_O)        0.124   474.127 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96/O
                         net (fo=39, routed)          1.407   475.534    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96_n_0
    SLICE_X102Y48        LUT2 (Prop_lut2_I1_O)        0.124   475.658 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90/O
                         net (fo=96, routed)          6.652   482.310    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_S_O)       0.296   482.606 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12/O
                         net (fo=1, routed)           1.113   483.719    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.298   484.017 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4/O
                         net (fo=3, routed)           2.024   486.040    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4_n_0
    SLICE_X72Y45         LUT4 (Prop_lut4_I3_O)        0.124   486.164 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87/O
                         net (fo=1, routed)           0.000   486.164    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87_n_0
    SLICE_X72Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   486.562 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          2.984   489.546    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41_n_0
    SLICE_X98Y39         LUT4 (Prop_lut4_I2_O)        0.146   489.692 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.115   490.806    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91_n_0
    SLICE_X95Y40         LUT4 (Prop_lut4_I2_O)        0.328   491.134 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52/O
                         net (fo=39, routed)          0.655   491.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52_n_0
    SLICE_X95Y39         LUT2 (Prop_lut2_I1_O)        0.150   491.939 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48/O
                         net (fo=258, routed)         6.290   498.229    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.326   498.555 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15/O
                         net (fo=1, routed)           0.000   498.555    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15_n_0
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209   498.764 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6/O
                         net (fo=2, routed)           1.832   500.596    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.297   500.893 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157/O
                         net (fo=2, routed)           1.478   502.371    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157_n_0
    SLICE_X73Y38         LUT4 (Prop_lut4_I2_O)        0.124   502.495 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101/O
                         net (fo=1, routed)           0.000   502.495    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   503.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   503.249 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.591   506.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22_n_7
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.299   507.139 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20/O
                         net (fo=24, routed)          1.332   508.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20_n_0
    SLICE_X98Y47         LUT5 (Prop_lut5_I3_O)        0.124   508.595 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111/O
                         net (fo=64, routed)          4.112   512.707    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.124   512.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76/O
                         net (fo=1, routed)           0.000   512.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76_n_0
    SLICE_X44Y48         MUXF7 (Prop_muxf7_I0_O)      0.238   513.069 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36/O
                         net (fo=1, routed)           0.804   513.872    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.298   514.170 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13/O
                         net (fo=3, routed)           1.852   516.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13_n_0
    SLICE_X71Y44         LUT4 (Prop_lut4_I0_O)        0.124   516.146 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71/O
                         net (fo=1, routed)           0.000   516.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   516.547 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   516.547    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   516.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          1.665   518.435    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12_n_7
    SLICE_X79Y41         LUT5 (Prop_lut5_I3_O)        0.299   518.734 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][6]_i_2/O
                         net (fo=1, routed)           0.469   519.203    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][6]_i_2_n_0
    SLICE_X79Y41         LUT3 (Prop_lut3_I2_O)        0.124   519.327 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][6]_i_1/O
                         net (fo=1, routed)           1.522   520.849    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1069
    SLICE_X79Y18         LDCE (DToQ_ldce_D_Q)         0.460   521.309 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf32_reg[31][6]/Q
                         net (fo=1, routed)           1.018   522.327    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[6]
    SLICE_X83Y7          FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.561  5179.690    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X83Y7          FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[6]/C
                         clock pessimism              0.230  5179.920    
                         clock uncertainty          -77.654  5102.266    
    SLICE_X83Y7          FDCE (Setup_fdce_C_D)       -0.067  5102.199    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[6]
  -------------------------------------------------------------------
                         required time                       5102.199    
                         arrival time                        -522.327    
  -------------------------------------------------------------------
                         slack                               4579.872    

Slack (MET) :             4579.876ns  (required time - arrival time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        519.122ns  (logic 53.438ns (10.294%)  route 465.685ns (89.706%))
  Logic Levels:           237  (CARRY4=76 LDCE=1 LUT2=9 LUT3=20 LUT4=47 LUT5=19 LUT6=56 MUXF7=6 MUXF8=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 5179.702 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.803     3.097    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X98Y48         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y48         FDCE (Prop_fdce_C_Q)         0.518     3.615 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/Q
                         net (fo=56, routed)          7.521    11.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[6]
    SLICE_X36Y28         LUT4 (Prop_lut4_I2_O)        0.124    11.260 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/conf32_reg[1][31]_i_118/O
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.636 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.636    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.753 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.753    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.870    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.987 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         7.003    18.990    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.152    19.142 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/conf32_reg[1][31]_i_133/O
                         net (fo=1, routed)           1.867    21.009    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_1
    SLICE_X36Y7          LUT6 (Prop_lut6_I2_O)        0.326    21.335 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93/O
                         net (fo=1, routed)           1.524    22.859    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.409 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.409    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.526    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.643    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         3.950    27.710    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I2_O)        0.150    27.860 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3/O
                         net (fo=3, routed)           2.302    30.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3_n_0
    SLICE_X11Y8          LUT4 (Prop_lut4_I0_O)        0.328    30.490 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39/O
                         net (fo=1, routed)           0.000    30.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.022 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.250 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.364 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         3.010    34.374    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3_n_0
    SLICE_X29Y13         LUT3 (Prop_lut3_I2_O)        0.152    34.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5/O
                         net (fo=72, routed)          4.497    39.023    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5_n_0
    SLICE_X19Y12         LUT6 (Prop_lut6_I3_O)        0.332    39.355 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2/O
                         net (fo=3, routed)           1.186    40.541    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I2_O)        0.124    40.665 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25/O
                         net (fo=1, routed)           0.000    40.665    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.178 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.295 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.923    43.218    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3_n_0
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124    43.342 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26/O
                         net (fo=33, routed)          2.613    45.955    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I2_O)        0.124    46.079 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4/O
                         net (fo=1, routed)           0.682    46.762    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I5_O)        0.124    46.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2/O
                         net (fo=3, routed)           1.942    48.828    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2_n_0
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.124    48.952 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43/O
                         net (fo=1, routed)           0.000    48.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.484    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.598 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.598    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.712 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.712    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.826 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.933    52.759    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124    52.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25/O
                         net (fo=163, routed)         3.120    56.002    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.124    56.126 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4/O
                         net (fo=1, routed)           0.151    56.277    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124    56.401 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2/O
                         net (fo=3, routed)           1.745    58.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2_n_0
    SLICE_X18Y9          LUT4 (Prop_lut4_I2_O)        0.124    58.270 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37/O
                         net (fo=1, routed)           0.000    58.270    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    58.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.650    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.767 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.767    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.845    61.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124    61.853 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16/O
                         net (fo=35, routed)          3.175    65.028    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124    65.152 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5/O
                         net (fo=1, routed)           0.661    65.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.124    65.937 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3/O
                         net (fo=3, routed)           3.302    69.239    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3_n_0
    SLICE_X23Y9          LUT4 (Prop_lut4_I0_O)        0.124    69.363 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39/O
                         net (fo=1, routed)           0.000    69.363    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.913 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.913    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.141 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.154    72.295    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I4_O)        0.124    72.419 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21/O
                         net (fo=39, routed)          5.073    77.492    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.124    77.616 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3/O
                         net (fo=3, routed)           3.295    80.911    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I2_O)        0.124    81.035 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    81.035    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.585 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.699    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.813 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.927 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          1.747    83.675    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3_n_0
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.124    83.799 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25/O
                         net (fo=71, routed)          5.791    89.590    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25_n_0
    SLICE_X90Y43         LUT6 (Prop_lut6_I4_O)        0.124    89.714 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7/O
                         net (fo=1, routed)           0.897    90.611    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7_n_0
    SLICE_X90Y43         LUT5 (Prop_lut5_I4_O)        0.124    90.735 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3/O
                         net (fo=3, routed)           3.958    94.693    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3_n_0
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.124    94.817 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59/O
                         net (fo=1, routed)           0.000    94.817    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.350 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.350    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.467 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.467    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.584 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.584    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.701 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    95.701    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    95.920 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          2.669    98.589    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4_n_7
    SLICE_X23Y2          LUT6 (Prop_lut6_I0_O)        0.295    98.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.477   100.361    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31_n_0
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.124   100.485 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.861   101.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.150   101.497 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16/O
                         net (fo=32, routed)          4.189   105.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.332   106.018 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2/O
                         net (fo=3, routed)           2.499   108.517    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.124   108.641 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29/O
                         net (fo=1, routed)           0.000   108.641    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.191 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.191    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.305 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.442   111.746    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124   111.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50/O
                         net (fo=1, routed)           0.494   112.365    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38/O
                         net (fo=4, routed)           0.464   112.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124   113.076 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20/O
                         net (fo=33, routed)          1.226   114.303    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.124   114.427 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22/O
                         net (fo=32, routed)          6.305   120.731    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22_n_0
    SLICE_X95Y33         LUT6 (Prop_lut6_I4_O)        0.124   120.855 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3/O
                         net (fo=3, routed)           3.341   124.197    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3_n_0
    SLICE_X38Y10         LUT4 (Prop_lut4_I0_O)        0.124   124.321 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58/O
                         net (fo=1, routed)           0.000   124.321    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.834 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.834    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.951 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   124.951    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.068 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   125.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.185 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          2.099   127.284    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I2_O)        0.124   127.408 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.528   132.936    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124   133.060 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4/O
                         net (fo=1, routed)           1.342   134.402    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2/O
                         net (fo=3, routed)           2.039   136.565    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2_n_0
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.124   136.689 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31/O
                         net (fo=1, routed)           0.000   136.689    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.221 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          1.273   138.494    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124   138.618 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17/O
                         net (fo=102, routed)         6.545   145.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.124   145.286 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4/O
                         net (fo=1, routed)           0.452   145.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I1_O)        0.124   145.862 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2/O
                         net (fo=3, routed)           4.294   150.156    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I2_O)        0.124   150.280 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34/O
                         net (fo=1, routed)           0.000   150.280    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.812 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   150.812    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   151.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          3.366   154.400    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.299   154.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_22/O
                         net (fo=135, routed)         7.595   162.294    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_24_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.124   162.418 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11/O
                         net (fo=1, routed)           1.145   163.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I5_O)        0.124   163.687 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3/O
                         net (fo=3, routed)           3.668   167.355    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3_n_0
    SLICE_X42Y15         LUT4 (Prop_lut4_I3_O)        0.124   167.479 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33/O
                         net (fo=1, routed)           0.000   167.479    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   168.012 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   168.012    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   168.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          4.259   172.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4_n_7
    SLICE_X68Y6          LUT5 (Prop_lut5_I2_O)        0.289   172.779 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8/O
                         net (fo=34, routed)          1.361   174.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8_n_0
    SLICE_X79Y4          LUT3 (Prop_lut3_I0_O)        0.354   174.494 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18/O
                         net (fo=32, routed)          5.391   179.885    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326   180.211 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4/O
                         net (fo=1, routed)           2.808   183.019    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I0_O)        0.124   183.143 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2/O
                         net (fo=3, routed)           2.394   185.538    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I1_O)        0.124   185.662 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35/O
                         net (fo=1, routed)           0.000   185.662    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   186.175 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   186.175    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   186.394 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          4.083   190.477    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I1_O)        0.295   190.772 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12/O
                         net (fo=24, routed)          1.130   191.902    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I0_O)        0.124   192.026 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5/O
                         net (fo=41, routed)          5.604   197.630    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5_n_0
    SLICE_X48Y37         MUXF8 (Prop_muxf8_S_O)       0.273   197.903 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2/O
                         net (fo=3, routed)           1.787   199.690    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.316   200.006 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30/O
                         net (fo=1, routed)           0.000   200.006    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   200.404 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   200.404    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   200.626 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          1.845   202.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4_n_7
    SLICE_X73Y11         LUT2 (Prop_lut2_I1_O)        0.299   202.770 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39/O
                         net (fo=26, routed)          1.915   204.685    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39_n_0
    SLICE_X70Y6          LUT6 (Prop_lut6_I5_O)        0.124   204.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48/O
                         net (fo=144, routed)         2.333   207.142    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48_n_0
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.152   207.294 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42/O
                         net (fo=32, routed)          5.914   213.208    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I2_O)        0.348   213.556 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3/O
                         net (fo=2, routed)           2.681   216.237    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I0_O)        0.119   216.356 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142/O
                         net (fo=2, routed)           2.109   218.465    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.332   218.797 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93/O
                         net (fo=1, routed)           0.482   219.279    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   219.786 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   219.786    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   220.008 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          4.419   224.427    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15_n_7
    SLICE_X82Y7          LUT3 (Prop_lut3_I0_O)        0.299   224.726 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21/O
                         net (fo=16, routed)          1.817   226.543    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21_n_0
    SLICE_X72Y12         LUT6 (Prop_lut6_I5_O)        0.124   226.667 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79/O
                         net (fo=142, routed)         1.270   227.937    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79_n_0
    SLICE_X70Y15         LUT4 (Prop_lut4_I3_O)        0.124   228.061 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74/O
                         net (fo=32, routed)          6.336   234.398    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74_n_0
    SLICE_X52Y82         MUXF8 (Prop_muxf8_S_O)       0.273   234.671 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8/O
                         net (fo=1, routed)           3.098   237.769    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.316   238.085 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4/O
                         net (fo=3, routed)           1.068   239.152    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124   239.276 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72/O
                         net (fo=1, routed)           0.000   239.276    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   239.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   239.809    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   240.028 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          4.565   244.593    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11_n_7
    SLICE_X96Y15         LUT4 (Prop_lut4_I3_O)        0.295   244.888 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39/O
                         net (fo=27, routed)          1.028   245.916    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39_n_0
    SLICE_X98Y16         LUT4 (Prop_lut4_I2_O)        0.124   246.040 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.616   246.656    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49_n_0
    SLICE_X100Y18        LUT2 (Prop_lut2_I1_O)        0.124   246.780 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51/O
                         net (fo=194, routed)         8.997   255.777    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I2_O)        0.124   255.901 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216/O
                         net (fo=1, routed)           0.646   256.548    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124   256.672 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168/O
                         net (fo=1, routed)           2.435   259.107    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124   259.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138/O
                         net (fo=2, routed)           2.523   261.754    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138_n_0
    SLICE_X60Y18         LUT4 (Prop_lut4_I2_O)        0.124   261.878 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103/O
                         net (fo=1, routed)           0.000   261.878    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   262.428 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   262.428    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   262.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          4.324   266.974    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20_n_7
    SLICE_X96Y16         LUT3 (Prop_lut3_I0_O)        0.299   267.273 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30/O
                         net (fo=30, routed)          2.812   270.085    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30_n_0
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   270.209 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36/O
                         net (fo=112, routed)         6.376   276.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36_n_0
    SLICE_X31Y42         MUXF7 (Prop_muxf7_S_O)       0.276   276.861 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9/O
                         net (fo=1, routed)           0.629   277.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.299   277.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4/O
                         net (fo=3, routed)           2.395   280.184    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I0_O)        0.124   280.308 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73/O
                         net (fo=1, routed)           0.000   280.308    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   280.821 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   280.821    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   281.040 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.172   285.212    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10_n_7
    SLICE_X95Y18         LUT4 (Prop_lut4_I3_O)        0.295   285.507 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42/O
                         net (fo=31, routed)          1.018   286.525    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42_n_0
    SLICE_X99Y19         LUT4 (Prop_lut4_I3_O)        0.124   286.649 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11/O
                         net (fo=15, routed)          1.182   287.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11_n_0
    SLICE_X96Y15         LUT3 (Prop_lut3_I0_O)        0.153   287.984 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.805   295.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47_n_0
    SLICE_X26Y67         LUT6 (Prop_lut6_I4_O)        0.331   296.120 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3/O
                         net (fo=2, routed)           3.058   299.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I0_O)        0.124   299.302 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141/O
                         net (fo=2, routed)           1.903   301.204    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141_n_0
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.124   301.328 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110/O
                         net (fo=1, routed)           0.000   301.328    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   301.729 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   301.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   301.843 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   301.843    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   302.065 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.787   306.852    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19_n_7
    SLICE_X95Y25         LUT4 (Prop_lut4_I3_O)        0.299   307.151 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.657   308.808    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83_n_0
    SLICE_X99Y21         LUT4 (Prop_lut4_I2_O)        0.124   308.932 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46/O
                         net (fo=168, routed)         9.305   318.238    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124   318.362 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12/O
                         net (fo=1, routed)           0.000   318.362    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12_n_0
    SLICE_X39Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   318.579 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6/O
                         net (fo=2, routed)           0.927   319.505    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I2_O)        0.325   319.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165/O
                         net (fo=1, routed)           0.154   319.985    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326   320.311 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132/O
                         net (fo=2, routed)           3.445   323.756    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124   323.880 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91/O
                         net (fo=1, routed)           0.000   323.880    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   324.430 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   324.430    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   324.652 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          4.042   328.694    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20_n_7
    SLICE_X100Y21        LUT3 (Prop_lut3_I0_O)        0.325   329.019 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21/O
                         net (fo=15, routed)          1.049   330.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21_n_0
    SLICE_X98Y18         LUT6 (Prop_lut6_I5_O)        0.328   330.396 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89/O
                         net (fo=179, routed)         3.529   333.925    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89_n_0
    SLICE_X104Y56        LUT4 (Prop_lut4_I0_O)        0.146   334.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92/O
                         net (fo=32, routed)          8.708   342.779    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I2_O)        0.328   343.107 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9/O
                         net (fo=1, routed)           1.252   344.360    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I4_O)        0.124   344.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4/O
                         net (fo=3, routed)           3.684   348.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I3_O)        0.124   348.292 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82/O
                         net (fo=1, routed)           0.000   348.292    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   348.824 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   348.824    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   349.046 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          4.541   353.587    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14_n_7
    SLICE_X97Y25         LUT6 (Prop_lut6_I3_O)        0.299   353.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82/O
                         net (fo=96, routed)          6.733   360.618    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_S_O)       0.276   360.894 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10/O
                         net (fo=1, routed)           0.688   361.582    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.299   361.881 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4/O
                         net (fo=3, routed)           2.511   364.392    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124   364.516 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74/O
                         net (fo=1, routed)           0.000   364.516    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   364.917 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   364.917    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   365.139 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          3.398   368.537    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12_n_7
    SLICE_X102Y28        LUT4 (Prop_lut4_I3_O)        0.299   368.836 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.744   371.580    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40_n_0
    SLICE_X107Y30        LUT4 (Prop_lut4_I3_O)        0.124   371.704 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52/O
                         net (fo=15, routed)          1.346   373.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52_n_0
    SLICE_X102Y32        LUT3 (Prop_lut3_I1_O)        0.150   373.200 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87/O
                         net (fo=96, routed)          9.486   382.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.348   383.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180/O
                         net (fo=1, routed)           0.795   383.829    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124   383.953 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149/O
                         net (fo=2, routed)           3.891   387.844    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149_n_0
    SLICE_X80Y24         LUT4 (Prop_lut4_I0_O)        0.124   387.968 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110/O
                         net (fo=1, routed)           0.000   387.968    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   388.500 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          3.446   391.947    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56_n_0
    SLICE_X105Y33        LUT4 (Prop_lut4_I2_O)        0.124   392.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.667   393.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80_n_0
    SLICE_X96Y38         LUT5 (Prop_lut5_I4_O)        0.152   393.890 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95/O
                         net (fo=97, routed)          6.992   400.881    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.348   401.229 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11/O
                         net (fo=1, routed)           0.590   401.819    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124   401.943 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5/O
                         net (fo=1, routed)           0.897   402.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.124   402.964 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3/O
                         net (fo=3, routed)           2.383   405.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3_n_0
    SLICE_X68Y29         LUT4 (Prop_lut4_I2_O)        0.124   405.471 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37/O
                         net (fo=1, routed)           0.000   405.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   406.003 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          3.730   409.733    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12_n_0
    SLICE_X96Y33         LUT3 (Prop_lut3_I0_O)        0.150   409.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79/O
                         net (fo=37, routed)          1.558   411.441    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79_n_0
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.328   411.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85/O
                         net (fo=5, routed)           0.561   412.330    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85_n_0
    SLICE_X103Y30        LUT6 (Prop_lut6_I1_O)        0.124   412.454 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90/O
                         net (fo=9, routed)           1.402   413.856    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90_n_0
    SLICE_X103Y34        LUT2 (Prop_lut2_I0_O)        0.124   413.980 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44/O
                         net (fo=65, routed)          3.923   417.903    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44_n_0
    SLICE_X85Y6          LUT3 (Prop_lut3_I1_O)        0.124   418.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83/O
                         net (fo=32, routed)          4.905   422.932    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124   423.056 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5/O
                         net (fo=1, routed)           1.882   424.938    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5_n_0
    SLICE_X27Y51         LUT5 (Prop_lut5_I0_O)        0.124   425.062 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3/O
                         net (fo=3, routed)           3.501   428.562    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3_n_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I1_O)        0.124   428.686 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30/O
                         net (fo=1, routed)           0.000   428.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   429.084 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          5.084   434.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10_n_0
    SLICE_X105Y35        LUT3 (Prop_lut3_I0_O)        0.152   434.320 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.242   435.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22_n_0
    SLICE_X102Y30        LUT6 (Prop_lut6_I3_O)        0.326   435.889 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.252   437.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96_n_0
    SLICE_X102Y36        LUT2 (Prop_lut2_I0_O)        0.124   437.264 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91/O
                         net (fo=32, routed)          5.718   442.983    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91_n_0
    SLICE_X51Y77         MUXF8 (Prop_muxf8_S_O)       0.273   443.256 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9/O
                         net (fo=1, routed)           2.146   445.401    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.316   445.717 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4/O
                         net (fo=3, routed)           2.017   447.734    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4_n_0
    SLICE_X67Y33         LUT4 (Prop_lut4_I0_O)        0.124   447.858 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33/O
                         net (fo=1, routed)           0.000   447.858    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   448.408 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          4.858   453.266    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12_n_0
    SLICE_X104Y41        LUT3 (Prop_lut3_I0_O)        0.148   453.414 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21/O
                         net (fo=24, routed)          1.046   454.461    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21_n_0
    SLICE_X104Y39        LUT5 (Prop_lut5_I3_O)        0.328   454.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129/O
                         net (fo=17, routed)          1.245   456.033    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129_n_0
    SLICE_X105Y46        LUT3 (Prop_lut3_I1_O)        0.124   456.157 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80/O
                         net (fo=96, routed)          6.142   462.299    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I4_O)        0.124   462.423 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9/O
                         net (fo=1, routed)           1.001   463.424    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I4_O)        0.124   463.548 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4/O
                         net (fo=3, routed)           2.592   466.139    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4_n_0
    SLICE_X72Y40         LUT4 (Prop_lut4_I3_O)        0.124   466.263 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76/O
                         net (fo=1, routed)           0.000   466.263    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   466.664 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.000   466.664    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   466.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          4.545   471.431    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12_n_7
    SLICE_X102Y48        LUT3 (Prop_lut3_I0_O)        0.299   471.730 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28/O
                         net (fo=55, routed)          1.320   473.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28_n_0
    SLICE_X104Y41        LUT6 (Prop_lut6_I0_O)        0.124   473.174 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58/O
                         net (fo=2, routed)           0.829   474.003    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58_n_0
    SLICE_X104Y40        LUT6 (Prop_lut6_I5_O)        0.124   474.127 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96/O
                         net (fo=39, routed)          1.407   475.534    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96_n_0
    SLICE_X102Y48        LUT2 (Prop_lut2_I1_O)        0.124   475.658 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90/O
                         net (fo=96, routed)          6.652   482.310    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_S_O)       0.296   482.606 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12/O
                         net (fo=1, routed)           1.113   483.719    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.298   484.017 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4/O
                         net (fo=3, routed)           2.024   486.040    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4_n_0
    SLICE_X72Y45         LUT4 (Prop_lut4_I3_O)        0.124   486.164 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87/O
                         net (fo=1, routed)           0.000   486.164    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87_n_0
    SLICE_X72Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   486.562 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          2.984   489.546    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41_n_0
    SLICE_X98Y39         LUT4 (Prop_lut4_I2_O)        0.146   489.692 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.115   490.806    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91_n_0
    SLICE_X95Y40         LUT4 (Prop_lut4_I2_O)        0.328   491.134 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52/O
                         net (fo=39, routed)          0.655   491.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52_n_0
    SLICE_X95Y39         LUT2 (Prop_lut2_I1_O)        0.150   491.939 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48/O
                         net (fo=258, routed)         6.290   498.229    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.326   498.555 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15/O
                         net (fo=1, routed)           0.000   498.555    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15_n_0
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209   498.764 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6/O
                         net (fo=2, routed)           1.832   500.596    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.297   500.893 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157/O
                         net (fo=2, routed)           1.478   502.371    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157_n_0
    SLICE_X73Y38         LUT4 (Prop_lut4_I2_O)        0.124   502.495 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101/O
                         net (fo=1, routed)           0.000   502.495    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   503.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   503.249 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.591   506.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22_n_7
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.299   507.139 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20/O
                         net (fo=24, routed)          1.332   508.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20_n_0
    SLICE_X98Y47         LUT5 (Prop_lut5_I3_O)        0.124   508.595 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111/O
                         net (fo=64, routed)          4.112   512.707    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.124   512.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76/O
                         net (fo=1, routed)           0.000   512.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76_n_0
    SLICE_X44Y48         MUXF7 (Prop_muxf7_I0_O)      0.238   513.069 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36/O
                         net (fo=1, routed)           0.804   513.872    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.298   514.170 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13/O
                         net (fo=3, routed)           1.852   516.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13_n_0
    SLICE_X71Y44         LUT4 (Prop_lut4_I0_O)        0.124   516.146 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71/O
                         net (fo=1, routed)           0.000   516.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   516.547 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   516.547    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   516.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          1.974   518.743    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12_n_7
    SLICE_X43Y45         LUT5 (Prop_lut5_I3_O)        0.299   519.042 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][24]_i_2/O
                         net (fo=1, routed)           0.550   519.592    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][24]_i_2_n_0
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.124   519.716 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][24]_i_1/O
                         net (fo=1, routed)           1.105   520.821    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1051
    SLICE_X30Y44         LDCE (DToQ_ldce_D_Q)         0.496   521.317 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf32_reg[31][24]/Q
                         net (fo=1, routed)           0.903   522.219    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[24]
    SLICE_X25Y44         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.572  5179.701    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X25Y44         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[24]/C
                         clock pessimism              0.129  5179.830    
                         clock uncertainty          -77.654  5102.176    
    SLICE_X25Y44         FDCE (Setup_fdce_C_D)       -0.081  5102.095    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[24]
  -------------------------------------------------------------------
                         required time                       5102.096    
                         arrival time                        -522.219    
  -------------------------------------------------------------------
                         slack                               4579.876    

Slack (MET) :             4579.903ns  (required time - arrival time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        519.096ns  (logic 53.425ns (10.292%)  route 465.671ns (89.708%))
  Logic Levels:           237  (CARRY4=76 LDCE=1 LUT2=9 LUT3=20 LUT4=47 LUT5=19 LUT6=56 MUXF7=6 MUXF8=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 5179.702 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.803     3.097    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/s00_axis_aclk
    SLICE_X98Y48         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y48         FDCE (Prop_fdce_C_Q)         0.518     3.615 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/q_reg[6]/Q
                         net (fo=56, routed)          7.521    11.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/Q[6]
    SLICE_X36Y28         LUT4 (Prop_lut4_I2_O)        0.124    11.260 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[16].Register_Cond_16/conf32_reg[1][31]_i_118/O
                         net (fo=1, routed)           0.000    11.260    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/S[3]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.636 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.636    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_81_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.753 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    11.753    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_47_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.870    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.987 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_3/CO[3]
                         net (fo=315, routed)         7.003    18.990    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/CO[0]
    SLICE_X60Y3          LUT3 (Prop_lut3_I1_O)        0.152    19.142 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[17].Register_Cond_16/conf32_reg[1][31]_i_133/O
                         net (fo=1, routed)           1.867    21.009    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_1
    SLICE_X36Y7          LUT6 (Prop_lut6_I2_O)        0.326    21.335 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93/O
                         net (fo=1, routed)           1.524    22.859    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_93_n_0
    SLICE_X16Y11         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.409 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.409    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_56_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.526    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_22_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.643 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.643    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_4_n_0
    SLICE_X16Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.760 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2/CO[3]
                         net (fo=187, routed)         3.950    27.710    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[1][31]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I2_O)        0.150    27.860 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3/O
                         net (fo=3, routed)           2.302    30.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][0]_i_3_n_0
    SLICE_X11Y8          LUT4 (Prop_lut4_I0_O)        0.328    30.490 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39/O
                         net (fo=1, routed)           0.000    30.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_39_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.022 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_23_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.136 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.136    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_14_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.250 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.250    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_5_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.364 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3/CO[3]
                         net (fo=123, routed)         3.010    34.374    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[2][31]_i_3_n_0
    SLICE_X29Y13         LUT3 (Prop_lut3_I2_O)        0.152    34.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5/O
                         net (fo=72, routed)          4.497    39.023    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_5_n_0
    SLICE_X19Y12         LUT6 (Prop_lut6_I3_O)        0.332    39.355 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2/O
                         net (fo=3, routed)           1.186    40.541    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][17]_i_2_n_0
    SLICE_X10Y9          LUT4 (Prop_lut4_I2_O)        0.124    40.665 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25/O
                         net (fo=1, routed)           0.000    40.665    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_25_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.178 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_7_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.295 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3/CO[3]
                         net (fo=128, routed)         1.923    43.218    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[3][31]_i_3_n_0
    SLICE_X11Y4          LUT4 (Prop_lut4_I3_O)        0.124    43.342 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26/O
                         net (fo=33, routed)          2.613    45.955    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_26_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I2_O)        0.124    46.079 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4/O
                         net (fo=1, routed)           0.682    46.762    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_4_n_0
    SLICE_X25Y5          LUT6 (Prop_lut6_I5_O)        0.124    46.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2/O
                         net (fo=3, routed)           1.942    48.828    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][0]_i_2_n_0
    SLICE_X13Y7          LUT4 (Prop_lut4_I3_O)        0.124    48.952 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43/O
                         net (fo=1, routed)           0.000    48.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_43_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.484    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_27_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.598 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    49.598    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_17_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.712 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.712    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_6_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.826 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3/CO[3]
                         net (fo=63, routed)          2.933    52.759    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[4][31]_i_3_n_0
    SLICE_X31Y2          LUT5 (Prop_lut5_I0_O)        0.124    52.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25/O
                         net (fo=163, routed)         3.120    56.002    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_25_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I2_O)        0.124    56.126 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4/O
                         net (fo=1, routed)           0.151    56.277    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_4_n_0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124    56.401 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2/O
                         net (fo=3, routed)           1.745    58.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][13]_i_2_n_0
    SLICE_X18Y9          LUT4 (Prop_lut4_I2_O)        0.124    58.270 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37/O
                         net (fo=1, routed)           0.000    58.270    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_37_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    58.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    58.650    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_22_n_0
    SLICE_X18Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.767 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9/CO[3]
                         net (fo=1, routed)           0.000    58.767    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_9_n_0
    SLICE_X18Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3/CO[3]
                         net (fo=313, routed)         2.845    61.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[5][31]_i_3_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124    61.853 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16/O
                         net (fo=35, routed)          3.175    65.028    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_16_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124    65.152 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5/O
                         net (fo=1, routed)           0.661    65.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_5_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I1_O)        0.124    65.937 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3/O
                         net (fo=3, routed)           3.302    69.239    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][10]_i_3_n_0
    SLICE_X23Y9          LUT4 (Prop_lut4_I0_O)        0.124    69.363 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39/O
                         net (fo=1, routed)           0.000    69.363    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_39_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.913 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.913    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_22_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8/CO[3]
                         net (fo=1, routed)           0.000    70.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_8_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.141 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3/CO[3]
                         net (fo=306, routed)         2.154    72.295    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[6][31]_i_3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I4_O)        0.124    72.419 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21/O
                         net (fo=39, routed)          5.073    77.492    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_21_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I2_O)        0.124    77.616 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3/O
                         net (fo=3, routed)           3.295    80.911    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][2]_i_3_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I2_O)        0.124    81.035 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54/O
                         net (fo=1, routed)           0.000    81.035    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_54_n_0
    SLICE_X25Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.585 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    81.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_39_n_0
    SLICE_X25Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.699    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_28_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.813 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.813    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_10_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.927 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3/CO[3]
                         net (fo=72, routed)          1.747    83.675    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[7][31]_i_3_n_0
    SLICE_X30Y4          LUT2 (Prop_lut2_I0_O)        0.124    83.799 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25/O
                         net (fo=71, routed)          5.791    89.590    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_25_n_0
    SLICE_X90Y43         LUT6 (Prop_lut6_I4_O)        0.124    89.714 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7/O
                         net (fo=1, routed)           0.897    90.611    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_7_n_0
    SLICE_X90Y43         LUT5 (Prop_lut5_I4_O)        0.124    90.735 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3/O
                         net (fo=3, routed)           3.958    94.693    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][3]_i_3_n_0
    SLICE_X30Y8          LUT4 (Prop_lut4_I0_O)        0.124    94.817 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59/O
                         net (fo=1, routed)           0.000    94.817    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_59_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.350 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.350    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_44_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.467 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.467    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_35_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.584 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000    95.584    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_26_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.701 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13/CO[3]
                         net (fo=6, routed)           0.000    95.701    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_13_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    95.920 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4/O[0]
                         net (fo=67, routed)          2.669    98.589    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[8][31]_i_4_n_7
    SLICE_X23Y2          LUT6 (Prop_lut6_I0_O)        0.295    98.884 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31/O
                         net (fo=6, routed)           1.477   100.361    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_31_n_0
    SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.124   100.485 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14/O
                         net (fo=33, routed)          0.861   101.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_14_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.150   101.497 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16/O
                         net (fo=32, routed)          4.189   105.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_16_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I4_O)        0.332   106.018 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2/O
                         net (fo=3, routed)           2.499   108.517    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][18]_i_2_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.124   108.641 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29/O
                         net (fo=1, routed)           0.000   108.641    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_29_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   109.191 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   109.191    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_5_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   109.305 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2/CO[3]
                         net (fo=80, routed)          2.442   111.746    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[9][31]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I1_O)        0.124   111.870 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50/O
                         net (fo=1, routed)           0.494   112.365    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_50_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   112.489 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38/O
                         net (fo=4, routed)           0.464   112.952    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_38_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I5_O)        0.124   113.076 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20/O
                         net (fo=33, routed)          1.226   114.303    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_20_n_0
    SLICE_X24Y4          LUT3 (Prop_lut3_I1_O)        0.124   114.427 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22/O
                         net (fo=32, routed)          6.305   120.731    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_22_n_0
    SLICE_X95Y33         LUT6 (Prop_lut6_I4_O)        0.124   120.855 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3/O
                         net (fo=3, routed)           3.341   124.197    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][1]_i_3_n_0
    SLICE_X38Y10         LUT4 (Prop_lut4_I0_O)        0.124   124.321 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58/O
                         net (fo=1, routed)           0.000   124.321    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_58_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   124.834 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000   124.834    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_41_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   124.951 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000   124.951    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_24_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.068 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5/CO[3]
                         net (fo=1, routed)           0.000   125.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.185 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2/CO[3]
                         net (fo=78, routed)          2.099   127.284    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[10][31]_i_2_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I2_O)        0.124   127.408 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16/O
                         net (fo=100, routed)         5.528   132.936    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_16_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124   133.060 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4/O
                         net (fo=1, routed)           1.342   134.402    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_4_n_0
    SLICE_X25Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2/O
                         net (fo=3, routed)           2.039   136.565    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][24]_i_2_n_0
    SLICE_X39Y11         LUT4 (Prop_lut4_I2_O)        0.124   136.689 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31/O
                         net (fo=1, routed)           0.000   136.689    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_31_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   137.221 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15/CO[3]
                         net (fo=10, routed)          1.273   138.494    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[11][31]_i_15_n_0
    SLICE_X40Y9          LUT5 (Prop_lut5_I4_O)        0.124   138.618 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17/O
                         net (fo=102, routed)         6.545   145.162    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_17_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I4_O)        0.124   145.286 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4/O
                         net (fo=1, routed)           0.452   145.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_4_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I1_O)        0.124   145.862 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2/O
                         net (fo=3, routed)           4.294   150.156    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][24]_i_2_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I2_O)        0.124   150.280 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34/O
                         net (fo=1, routed)           0.000   150.280    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_34_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   150.812 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15/CO[3]
                         net (fo=10, routed)          0.000   150.812    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_15_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   151.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4/O[0]
                         net (fo=72, routed)          3.366   154.400    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I0_O)        0.299   154.699 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_22/O
                         net (fo=135, routed)         7.595   162.294    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[12][31]_i_24_0
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.124   162.418 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11/O
                         net (fo=1, routed)           1.145   163.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_11_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I5_O)        0.124   163.687 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3/O
                         net (fo=3, routed)           3.668   167.355    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][26]_i_3_n_0
    SLICE_X42Y15         LUT4 (Prop_lut4_I3_O)        0.124   167.479 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33/O
                         net (fo=1, routed)           0.000   167.479    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   168.012 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17/CO[3]
                         net (fo=14, routed)          0.000   168.012    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   168.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4/O[0]
                         net (fo=72, routed)          4.259   172.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[13][31]_i_4_n_7
    SLICE_X68Y6          LUT5 (Prop_lut5_I2_O)        0.289   172.779 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8/O
                         net (fo=34, routed)          1.361   174.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_8_n_0
    SLICE_X79Y4          LUT3 (Prop_lut3_I0_O)        0.354   174.494 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18/O
                         net (fo=32, routed)          5.391   179.885    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_18_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.326   180.211 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4/O
                         net (fo=1, routed)           2.808   183.019    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_4_n_0
    SLICE_X17Y36         LUT5 (Prop_lut5_I0_O)        0.124   183.143 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2/O
                         net (fo=3, routed)           2.394   185.538    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][25]_i_2_n_0
    SLICE_X36Y15         LUT4 (Prop_lut4_I1_O)        0.124   185.662 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35/O
                         net (fo=1, routed)           0.000   185.662    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_35_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   186.175 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15/CO[3]
                         net (fo=11, routed)          0.000   186.175    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_15_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   186.394 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4/O[0]
                         net (fo=76, routed)          4.083   190.477    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[14][31]_i_4_n_7
    SLICE_X67Y9          LUT2 (Prop_lut2_I1_O)        0.295   190.772 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12/O
                         net (fo=24, routed)          1.130   191.902    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_12_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I0_O)        0.124   192.026 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5/O
                         net (fo=41, routed)          5.604   197.630    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_5_n_0
    SLICE_X48Y37         MUXF8 (Prop_muxf8_S_O)       0.273   197.903 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2/O
                         net (fo=3, routed)           1.787   199.690    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][28]_i_2_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.316   200.006 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30/O
                         net (fo=1, routed)           0.000   200.006    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_30_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   200.404 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11/CO[3]
                         net (fo=8, routed)           0.000   200.404    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_11_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   200.626 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4/O[0]
                         net (fo=72, routed)          1.845   202.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[15][31]_i_4_n_7
    SLICE_X73Y11         LUT2 (Prop_lut2_I1_O)        0.299   202.770 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39/O
                         net (fo=26, routed)          1.915   204.685    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_39_n_0
    SLICE_X70Y6          LUT6 (Prop_lut6_I5_O)        0.124   204.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48/O
                         net (fo=144, routed)         2.333   207.142    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_48_n_0
    SLICE_X82Y9          LUT4 (Prop_lut4_I1_O)        0.152   207.294 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42/O
                         net (fo=32, routed)          5.914   213.208    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_42_n_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I2_O)        0.348   213.556 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3/O
                         net (fo=2, routed)           2.681   216.237    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][27]_i_3_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I0_O)        0.119   216.356 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142/O
                         net (fo=2, routed)           2.109   218.465    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_142_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.332   218.797 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93/O
                         net (fo=1, routed)           0.482   219.279    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_93_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   219.786 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51/CO[3]
                         net (fo=14, routed)          0.000   219.786    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_51_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   220.008 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15/O[0]
                         net (fo=53, routed)          4.419   224.427    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[16][31]_i_15_n_7
    SLICE_X82Y7          LUT3 (Prop_lut3_I0_O)        0.299   224.726 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21/O
                         net (fo=16, routed)          1.817   226.543    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_21_n_0
    SLICE_X72Y12         LUT6 (Prop_lut6_I5_O)        0.124   226.667 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79/O
                         net (fo=142, routed)         1.270   227.937    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_79_n_0
    SLICE_X70Y15         LUT4 (Prop_lut4_I3_O)        0.124   228.061 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74/O
                         net (fo=32, routed)          6.336   234.398    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_74_n_0
    SLICE_X52Y82         MUXF8 (Prop_muxf8_S_O)       0.273   234.671 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8/O
                         net (fo=1, routed)           3.098   237.769    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_8_n_0
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.316   238.085 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4/O
                         net (fo=3, routed)           1.068   239.152    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][27]_i_4_n_0
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124   239.276 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72/O
                         net (fo=1, routed)           0.000   239.276    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_72_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   239.809 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33/CO[3]
                         net (fo=12, routed)          0.000   239.809    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_33_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   240.028 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11/O[0]
                         net (fo=58, routed)          4.565   244.593    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[17][31]_i_11_n_7
    SLICE_X96Y15         LUT4 (Prop_lut4_I3_O)        0.295   244.888 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39/O
                         net (fo=27, routed)          1.028   245.916    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_39_n_0
    SLICE_X98Y16         LUT4 (Prop_lut4_I2_O)        0.124   246.040 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49/O
                         net (fo=10, routed)          0.616   246.656    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_49_n_0
    SLICE_X100Y18        LUT2 (Prop_lut2_I1_O)        0.124   246.780 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51/O
                         net (fo=194, routed)         8.997   255.777    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_51_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I2_O)        0.124   255.901 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216/O
                         net (fo=1, routed)           0.646   256.548    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_216_n_0
    SLICE_X28Y77         LUT6 (Prop_lut6_I1_O)        0.124   256.672 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168/O
                         net (fo=1, routed)           2.435   259.107    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_168_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I0_O)        0.124   259.231 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138/O
                         net (fo=2, routed)           2.523   261.754    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_138_n_0
    SLICE_X60Y18         LUT4 (Prop_lut4_I2_O)        0.124   261.878 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103/O
                         net (fo=1, routed)           0.000   261.878    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_103_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   262.428 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52/CO[3]
                         net (fo=14, routed)          0.000   262.428    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_52_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   262.650 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20/O[0]
                         net (fo=69, routed)          4.324   266.974    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[18][31]_i_20_n_7
    SLICE_X96Y16         LUT3 (Prop_lut3_I0_O)        0.299   267.273 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30/O
                         net (fo=30, routed)          2.812   270.085    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_30_n_0
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   270.209 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36/O
                         net (fo=112, routed)         6.376   276.585    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_36_n_0
    SLICE_X31Y42         MUXF7 (Prop_muxf7_S_O)       0.276   276.861 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9/O
                         net (fo=1, routed)           0.629   277.490    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_9_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.299   277.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4/O
                         net (fo=3, routed)           2.395   280.184    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][25]_i_4_n_0
    SLICE_X46Y22         LUT4 (Prop_lut4_I0_O)        0.124   280.308 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73/O
                         net (fo=1, routed)           0.000   280.308    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_73_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   280.821 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34/CO[3]
                         net (fo=5, routed)           0.000   280.821    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_34_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   281.040 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10/O[0]
                         net (fo=44, routed)          4.172   285.212    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[19][31]_i_10_n_7
    SLICE_X95Y18         LUT4 (Prop_lut4_I3_O)        0.295   285.507 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42/O
                         net (fo=31, routed)          1.018   286.525    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_42_n_0
    SLICE_X99Y19         LUT4 (Prop_lut4_I3_O)        0.124   286.649 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11/O
                         net (fo=15, routed)          1.182   287.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][0]_i_11_n_0
    SLICE_X96Y15         LUT3 (Prop_lut3_I0_O)        0.153   287.984 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47/O
                         net (fo=64, routed)          7.805   295.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_47_n_0
    SLICE_X26Y67         LUT6 (Prop_lut6_I4_O)        0.331   296.120 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3/O
                         net (fo=2, routed)           3.058   299.178    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][23]_i_3_n_0
    SLICE_X23Y23         LUT5 (Prop_lut5_I0_O)        0.124   299.302 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141/O
                         net (fo=2, routed)           1.903   301.204    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_141_n_0
    SLICE_X52Y16         LUT4 (Prop_lut4_I2_O)        0.124   301.328 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110/O
                         net (fo=1, routed)           0.000   301.328    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_110_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   301.729 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000   301.729    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_75_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   301.843 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55/CO[3]
                         net (fo=14, routed)          0.000   301.843    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_55_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   302.065 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19/O[0]
                         net (fo=54, routed)          4.787   306.852    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[20][31]_i_19_n_7
    SLICE_X95Y25         LUT4 (Prop_lut4_I3_O)        0.299   307.151 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83/O
                         net (fo=22, routed)          1.657   308.808    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_83_n_0
    SLICE_X99Y21         LUT4 (Prop_lut4_I2_O)        0.124   308.932 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46/O
                         net (fo=168, routed)         9.305   318.238    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_46_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124   318.362 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12/O
                         net (fo=1, routed)           0.000   318.362    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_12_n_0
    SLICE_X39Y72         MUXF7 (Prop_muxf7_I1_O)      0.217   318.579 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6/O
                         net (fo=2, routed)           0.927   319.505    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][26]_i_6_n_0
    SLICE_X35Y72         LUT3 (Prop_lut3_I2_O)        0.325   319.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165/O
                         net (fo=1, routed)           0.154   319.985    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_165_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.326   320.311 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132/O
                         net (fo=2, routed)           3.445   323.756    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_132_n_0
    SLICE_X53Y26         LUT4 (Prop_lut4_I0_O)        0.124   323.880 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91/O
                         net (fo=1, routed)           0.000   323.880    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_91_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   324.430 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47/CO[3]
                         net (fo=6, routed)           0.000   324.430    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_47_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   324.652 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20/O[0]
                         net (fo=62, routed)          4.042   328.694    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[21][31]_i_20_n_7
    SLICE_X100Y21        LUT3 (Prop_lut3_I0_O)        0.325   329.019 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21/O
                         net (fo=15, routed)          1.049   330.068    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_21_n_0
    SLICE_X98Y18         LUT6 (Prop_lut6_I5_O)        0.328   330.396 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89/O
                         net (fo=179, routed)         3.529   333.925    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_89_n_0
    SLICE_X104Y56        LUT4 (Prop_lut4_I0_O)        0.146   334.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92/O
                         net (fo=32, routed)          8.708   342.779    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_92_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I2_O)        0.328   343.107 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9/O
                         net (fo=1, routed)           1.252   344.360    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_9_n_0
    SLICE_X32Y70         LUT5 (Prop_lut5_I4_O)        0.124   344.484 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4/O
                         net (fo=3, routed)           3.684   348.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][24]_i_4_n_0
    SLICE_X52Y23         LUT4 (Prop_lut4_I3_O)        0.124   348.292 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82/O
                         net (fo=1, routed)           0.000   348.292    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_82_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   348.824 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35/CO[3]
                         net (fo=4, routed)           0.000   348.824    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_35_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   349.046 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14/O[0]
                         net (fo=45, routed)          4.541   353.587    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[22][31]_i_14_n_7
    SLICE_X97Y25         LUT6 (Prop_lut6_I3_O)        0.299   353.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82/O
                         net (fo=96, routed)          6.733   360.618    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_82_n_0
    SLICE_X37Y42         MUXF7 (Prop_muxf7_S_O)       0.276   360.894 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10/O
                         net (fo=1, routed)           0.688   361.582    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_10_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I4_O)        0.299   361.881 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4/O
                         net (fo=3, routed)           2.511   364.392    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][30]_i_4_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124   364.516 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74/O
                         net (fo=1, routed)           0.000   364.516    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_74_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   364.917 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35/CO[3]
                         net (fo=10, routed)          0.000   364.917    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_35_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   365.139 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12/O[0]
                         net (fo=74, routed)          3.398   368.537    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[23][31]_i_12_n_7
    SLICE_X102Y28        LUT4 (Prop_lut4_I3_O)        0.299   368.836 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40/O
                         net (fo=33, routed)          2.744   371.580    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_40_n_0
    SLICE_X107Y30        LUT4 (Prop_lut4_I3_O)        0.124   371.704 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52/O
                         net (fo=15, routed)          1.346   373.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_52_n_0
    SLICE_X102Y32        LUT3 (Prop_lut3_I1_O)        0.150   373.200 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87/O
                         net (fo=96, routed)          9.486   382.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_87_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.348   383.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180/O
                         net (fo=1, routed)           0.795   383.829    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_180_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124   383.953 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149/O
                         net (fo=2, routed)           3.891   387.844    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_149_n_0
    SLICE_X80Y24         LUT4 (Prop_lut4_I0_O)        0.124   387.968 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110/O
                         net (fo=1, routed)           0.000   387.968    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_110_n_0
    SLICE_X80Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   388.500 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56/CO[3]
                         net (fo=26, routed)          3.446   391.947    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[24][31]_i_56_n_0
    SLICE_X105Y33        LUT4 (Prop_lut4_I2_O)        0.124   392.071 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80/O
                         net (fo=41, routed)          1.667   393.738    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_80_n_0
    SLICE_X96Y38         LUT5 (Prop_lut5_I4_O)        0.152   393.890 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95/O
                         net (fo=97, routed)          6.992   400.881    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_95_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I2_O)        0.348   401.229 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11/O
                         net (fo=1, routed)           0.590   401.819    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_11_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I3_O)        0.124   401.943 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5/O
                         net (fo=1, routed)           0.897   402.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_5_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.124   402.964 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3/O
                         net (fo=3, routed)           2.383   405.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][24]_i_3_n_0
    SLICE_X68Y29         LUT4 (Prop_lut4_I2_O)        0.124   405.471 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37/O
                         net (fo=1, routed)           0.000   405.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_37_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   406.003 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12/CO[3]
                         net (fo=61, routed)          3.730   409.733    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[25][31]_i_12_n_0
    SLICE_X96Y33         LUT3 (Prop_lut3_I0_O)        0.150   409.883 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79/O
                         net (fo=37, routed)          1.558   411.441    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_79_n_0
    SLICE_X107Y30        LUT6 (Prop_lut6_I2_O)        0.328   411.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85/O
                         net (fo=5, routed)           0.561   412.330    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_85_n_0
    SLICE_X103Y30        LUT6 (Prop_lut6_I1_O)        0.124   412.454 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90/O
                         net (fo=9, routed)           1.402   413.856    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_90_n_0
    SLICE_X103Y34        LUT2 (Prop_lut2_I0_O)        0.124   413.980 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44/O
                         net (fo=65, routed)          3.923   417.903    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_44_n_0
    SLICE_X85Y6          LUT3 (Prop_lut3_I1_O)        0.124   418.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83/O
                         net (fo=32, routed)          4.905   422.932    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_83_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124   423.056 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5/O
                         net (fo=1, routed)           1.882   424.938    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_5_n_0
    SLICE_X27Y51         LUT5 (Prop_lut5_I0_O)        0.124   425.062 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3/O
                         net (fo=3, routed)           3.501   428.562    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][29]_i_3_n_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I1_O)        0.124   428.686 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30/O
                         net (fo=1, routed)           0.000   428.686    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_30_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   429.084 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10/CO[3]
                         net (fo=73, routed)          5.084   434.168    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[26][31]_i_10_n_0
    SLICE_X105Y35        LUT3 (Prop_lut3_I0_O)        0.152   434.320 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22/O
                         net (fo=27, routed)          1.242   435.563    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_22_n_0
    SLICE_X102Y30        LUT6 (Prop_lut6_I3_O)        0.326   435.889 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96/O
                         net (fo=16, routed)          1.252   437.140    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_96_n_0
    SLICE_X102Y36        LUT2 (Prop_lut2_I0_O)        0.124   437.264 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91/O
                         net (fo=32, routed)          5.718   442.983    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_91_n_0
    SLICE_X51Y77         MUXF8 (Prop_muxf8_S_O)       0.273   443.256 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9/O
                         net (fo=1, routed)           2.146   445.401    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_9_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.316   445.717 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4/O
                         net (fo=3, routed)           2.017   447.734    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][27]_i_4_n_0
    SLICE_X67Y33         LUT4 (Prop_lut4_I0_O)        0.124   447.858 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33/O
                         net (fo=1, routed)           0.000   447.858    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_33_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   448.408 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12/CO[3]
                         net (fo=68, routed)          4.858   453.266    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[27][31]_i_12_n_0
    SLICE_X104Y41        LUT3 (Prop_lut3_I0_O)        0.148   453.414 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21/O
                         net (fo=24, routed)          1.046   454.461    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_21_n_0
    SLICE_X104Y39        LUT5 (Prop_lut5_I3_O)        0.328   454.789 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129/O
                         net (fo=17, routed)          1.245   456.033    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_129_n_0
    SLICE_X105Y46        LUT3 (Prop_lut3_I1_O)        0.124   456.157 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80/O
                         net (fo=96, routed)          6.142   462.299    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_80_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I4_O)        0.124   462.423 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9/O
                         net (fo=1, routed)           1.001   463.424    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_9_n_0
    SLICE_X43Y51         LUT5 (Prop_lut5_I4_O)        0.124   463.548 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4/O
                         net (fo=3, routed)           2.592   466.139    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][30]_i_4_n_0
    SLICE_X72Y40         LUT4 (Prop_lut4_I3_O)        0.124   466.263 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76/O
                         net (fo=1, routed)           0.000   466.263    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_76_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   466.664 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34/CO[3]
                         net (fo=8, routed)           0.000   466.664    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_34_n_0
    SLICE_X72Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   466.886 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12/O[0]
                         net (fo=58, routed)          4.545   471.431    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[28][31]_i_12_n_7
    SLICE_X102Y48        LUT3 (Prop_lut3_I0_O)        0.299   471.730 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28/O
                         net (fo=55, routed)          1.320   473.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_28_n_0
    SLICE_X104Y41        LUT6 (Prop_lut6_I0_O)        0.124   473.174 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58/O
                         net (fo=2, routed)           0.829   474.003    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_58_n_0
    SLICE_X104Y40        LUT6 (Prop_lut6_I5_O)        0.124   474.127 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96/O
                         net (fo=39, routed)          1.407   475.534    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_96_n_0
    SLICE_X102Y48        LUT2 (Prop_lut2_I1_O)        0.124   475.658 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90/O
                         net (fo=96, routed)          6.652   482.310    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_90_n_0
    SLICE_X48Y46         MUXF7 (Prop_muxf7_S_O)       0.296   482.606 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12/O
                         net (fo=1, routed)           1.113   483.719    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_12_n_0
    SLICE_X52Y45         LUT6 (Prop_lut6_I5_O)        0.298   484.017 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4/O
                         net (fo=3, routed)           2.024   486.040    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][28]_i_4_n_0
    SLICE_X72Y45         LUT4 (Prop_lut4_I3_O)        0.124   486.164 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87/O
                         net (fo=1, routed)           0.000   486.164    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_87_n_0
    SLICE_X72Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   486.562 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41/CO[3]
                         net (fo=23, routed)          2.984   489.546    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[29][31]_i_41_n_0
    SLICE_X98Y39         LUT4 (Prop_lut4_I2_O)        0.146   489.692 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91/O
                         net (fo=29, routed)          1.115   490.806    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_91_n_0
    SLICE_X95Y40         LUT4 (Prop_lut4_I2_O)        0.328   491.134 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52/O
                         net (fo=39, routed)          0.655   491.789    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_52_n_0
    SLICE_X95Y39         LUT2 (Prop_lut2_I1_O)        0.150   491.939 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48/O
                         net (fo=258, routed)         6.290   498.229    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_48_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I4_O)        0.326   498.555 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15/O
                         net (fo=1, routed)           0.000   498.555    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_15_n_0
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209   498.764 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6/O
                         net (fo=2, routed)           1.832   500.596    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][25]_i_6_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.297   500.893 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157/O
                         net (fo=2, routed)           1.478   502.371    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_157_n_0
    SLICE_X73Y38         LUT4 (Prop_lut4_I2_O)        0.124   502.495 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101/O
                         net (fo=1, routed)           0.000   502.495    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_101_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   503.027 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57/CO[3]
                         net (fo=7, routed)           0.000   503.027    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_57_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   503.249 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22/O[0]
                         net (fo=49, routed)          3.591   506.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[30][31]_i_22_n_7
    SLICE_X103Y42        LUT3 (Prop_lut3_I0_O)        0.299   507.139 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20/O
                         net (fo=24, routed)          1.332   508.471    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_20_n_0
    SLICE_X98Y47         LUT5 (Prop_lut5_I3_O)        0.124   508.595 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111/O
                         net (fo=64, routed)          4.112   512.707    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_111_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.124   512.831 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76/O
                         net (fo=1, routed)           0.000   512.831    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_76_n_0
    SLICE_X44Y48         MUXF7 (Prop_muxf7_I0_O)      0.238   513.069 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36/O
                         net (fo=1, routed)           0.804   513.872    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_36_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.298   514.170 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13/O
                         net (fo=3, routed)           1.852   516.022    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_13_n_0
    SLICE_X71Y44         LUT4 (Prop_lut4_I0_O)        0.124   516.146 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71/O
                         net (fo=1, routed)           0.000   516.146    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_71_n_0
    SLICE_X71Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   516.547 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35/CO[3]
                         net (fo=1, routed)           0.000   516.547    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_35_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   516.769 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12/O[0]
                         net (fo=32, routed)          1.698   518.467    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][31]_i_12_n_7
    SLICE_X46Y44         LUT5 (Prop_lut5_I3_O)        0.299   518.766 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][26]_i_2/O
                         net (fo=1, routed)           1.403   520.169    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][26]_i_2_n_0
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.124   520.293 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16/conf32_reg[31][26]_i_1/O
                         net (fo=1, routed)           1.076   521.370    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_16[0].Register_Cond_16_n_1049
    SLICE_X28Y44         LDCE (DToQ_ldce_D_Q)         0.483   521.852 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf32_reg[31][26]/Q
                         net (fo=1, routed)           0.340   522.193    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/Q[26]
    SLICE_X27Y44         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.572  5179.701    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/s00_axis_aclk
    SLICE_X27Y44         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[26]/C
                         clock pessimism              0.129  5179.830    
                         clock uncertainty          -77.654  5102.176    
    SLICE_X27Y44         FDCE (Setup_fdce_C_D)       -0.081  5102.095    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[31].Register_Cond_32/q_reg[26]
  -------------------------------------------------------------------
                         required time                       5102.096    
                         arrival time                        -522.193    
  -------------------------------------------------------------------
                         slack                               4579.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.054%)  route 0.220ns (60.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.633     0.969    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X49Y135        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[24]/Q
                         net (fo=5, routed)           0.220     1.330    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[31]_1[24]
    SLICE_X53Y137        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.902     1.268    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X53Y137        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[24]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X53Y137        FDCE (Hold_fdce_C_D)         0.070     1.299    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.508%)  route 0.225ns (61.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.633     0.969    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X49Y135        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[23]/Q
                         net (fo=5, routed)           0.225     1.335    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[31]_1[23]
    SLICE_X52Y135        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.901     1.267    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X52Y135        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[23]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X52Y135        FDCE (Hold_fdce_C_D)         0.071     1.299    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.594%)  route 0.206ns (59.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.659     0.995    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X28Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[12]/Q
                         net (fo=1, routed)           0.206     1.342    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.291    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.940%)  route 0.314ns (60.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.555     0.891    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y92         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1_reg/Q
                         net (fo=4, routed)           0.314     1.369    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg1
    SLICE_X38Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.414 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg2_i_1/O
                         net (fo=1, routed)           0.000     1.414    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_7
    SLICE_X38Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.911     1.277    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y102        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg2_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y102        FDRE (Hold_fdre_C_D)         0.120     1.362    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.556     0.892    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/Q
                         net (fo=1, routed)           0.110     1.143    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X34Y89         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.823     1.189    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X34Y89         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.088    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.636%)  route 0.260ns (61.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.659     0.995    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X30Y101        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[9]/Q
                         net (fo=1, routed)           0.260     1.419    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.357    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.912%)  route 0.227ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.565     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X34Y49         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.227     1.292    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X34Y50         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.826     1.192    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.063     1.225    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.540%)  route 0.256ns (64.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.633     0.969    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X45Y133        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y133        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[14]/Q
                         net (fo=5, routed)           0.256     1.366    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/D[14]
    SLICE_X53Y132        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.898     1.264    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X53Y132        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[14]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X53Y132        FDCE (Hold_fdce_C_D)         0.070     1.295    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.763%)  route 0.253ns (64.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.633     0.969    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X45Y133        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y133        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[15]/Q
                         net (fo=5, routed)           0.253     1.363    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/D[15]
    SLICE_X53Y132        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.898     1.264    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X53Y132        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[15]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X53Y132        FDCE (Hold_fdce_C_D)         0.066     1.291    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[6].SIPO_if_other.Register_others/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.557     0.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X34Y91         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/Q
                         net (fo=1, routed)           0.116     1.173    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[9]
    SLICE_X34Y90         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.824     1.190    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X34Y90         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.092    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2588.475 }
Period(ns):         5176.950
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5176.950    5174.374   RAMB36_X2Y23    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5176.950    5174.374   RAMB36_X2Y23    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5176.950    5174.374   RAMB36_X0Y8     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5176.950    5174.374   RAMB36_X0Y8     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5176.950    5174.795   BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         5176.950    5175.950   SLICE_X10Y14    design_1_i/AXI_FIFO_0/U0/Merge_inst/counter_conversion_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5176.950    5175.950   SLICE_X10Y16    design_1_i/AXI_FIFO_0/U0/Merge_inst/counter_conversion_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5176.950    5175.950   SLICE_X10Y16    design_1_i/AXI_FIFO_0/U0/Merge_inst/counter_conversion_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5176.950    5175.950   SLICE_X10Y17    design_1_i/AXI_FIFO_0/U0/Merge_inst/counter_conversion_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5176.950    5175.950   SLICE_X10Y17    design_1_i/AXI_FIFO_0/U0/Merge_inst/counter_conversion_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2588.475    2587.225   SLICE_X32Y81    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack     5084.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5084.486ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.188ns  (logic 0.773ns (5.448%)  route 13.415ns (94.552%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 5179.755 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        3.239     6.853    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X37Y138        LUT1 (Prop_lut1_I0_O)        0.295     7.148 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/conf8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.177    17.324    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/AR[0]
    SLICE_X103Y4         FDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.625  5179.754    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/s00_axis_aclk
    SLICE_X103Y4         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[3]/C
                         clock pessimism              0.115  5179.869    
                         clock uncertainty          -77.654  5102.215    
    SLICE_X103Y4         FDCE (Recov_fdce_C_CLR)     -0.405  5101.811    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[3]
  -------------------------------------------------------------------
                         required time                       5101.811    
                         arrival time                         -17.324    
  -------------------------------------------------------------------
                         slack                               5084.486    

Slack (MET) :             5084.496ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.180ns  (logic 0.773ns (5.452%)  route 13.407ns (94.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 5179.756 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        3.239     6.853    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X37Y138        LUT1 (Prop_lut1_I0_O)        0.295     7.148 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/conf8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.168    17.316    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/AR[0]
    SLICE_X101Y2         FDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.626  5179.755    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/s00_axis_aclk
    SLICE_X101Y2         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[3]/C
                         clock pessimism              0.115  5179.870    
                         clock uncertainty          -77.654  5102.216    
    SLICE_X101Y2         FDCE (Recov_fdce_C_CLR)     -0.405  5101.812    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[3]
  -------------------------------------------------------------------
                         required time                       5101.812    
                         arrival time                         -17.316    
  -------------------------------------------------------------------
                         slack                               5084.496    

Slack (MET) :             5084.496ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.180ns  (logic 0.773ns (5.452%)  route 13.407ns (94.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 5179.756 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        3.239     6.853    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X37Y138        LUT1 (Prop_lut1_I0_O)        0.295     7.148 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/conf8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.168    17.316    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/AR[0]
    SLICE_X101Y2         FDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.626  5179.755    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/s00_axis_aclk
    SLICE_X101Y2         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[2]/C
                         clock pessimism              0.115  5179.870    
                         clock uncertainty          -77.654  5102.216    
    SLICE_X101Y2         FDCE (Recov_fdce_C_CLR)     -0.405  5101.812    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[2]
  -------------------------------------------------------------------
                         required time                       5101.812    
                         arrival time                         -17.316    
  -------------------------------------------------------------------
                         slack                               5084.496    

Slack (MET) :             5084.561ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.186ns  (logic 0.773ns (5.449%)  route 13.413ns (94.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 5179.827 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        3.239     6.853    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X37Y138        LUT1 (Prop_lut1_I0_O)        0.295     7.148 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/conf8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.174    17.322    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/AR[0]
    SLICE_X107Y11        FDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.697  5179.826    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/s00_axis_aclk
    SLICE_X107Y11        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[1]/C
                         clock pessimism              0.115  5179.941    
                         clock uncertainty          -77.654  5102.287    
    SLICE_X107Y11        FDCE (Recov_fdce_C_CLR)     -0.405  5101.882    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/q_reg[1]
  -------------------------------------------------------------------
                         required time                       5101.882    
                         arrival time                         -17.322    
  -------------------------------------------------------------------
                         slack                               5084.561    

Slack (MET) :             5084.561ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.186ns  (logic 0.773ns (5.449%)  route 13.413ns (94.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 5179.827 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        3.239     6.853    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X37Y138        LUT1 (Prop_lut1_I0_O)        0.295     7.148 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/conf8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.174    17.322    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/AR[0]
    SLICE_X107Y11        FDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.697  5179.826    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/s00_axis_aclk
    SLICE_X107Y11        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[1]/C
                         clock pessimism              0.115  5179.941    
                         clock uncertainty          -77.654  5102.287    
    SLICE_X107Y11        FDCE (Recov_fdce_C_CLR)     -0.405  5101.882    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[24].Register_Cond_32/q_reg[1]
  -------------------------------------------------------------------
                         required time                       5101.882    
                         arrival time                         -17.322    
  -------------------------------------------------------------------
                         slack                               5084.561    

Slack (MET) :             5084.561ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.186ns  (logic 0.773ns (5.449%)  route 13.413ns (94.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 5179.827 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        3.239     6.853    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X37Y138        LUT1 (Prop_lut1_I0_O)        0.295     7.148 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/conf8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.174    17.322    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/AR[0]
    SLICE_X107Y11        FDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.697  5179.826    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/s00_axis_aclk
    SLICE_X107Y11        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[1]/C
                         clock pessimism              0.115  5179.941    
                         clock uncertainty          -77.654  5102.287    
    SLICE_X107Y11        FDCE (Recov_fdce_C_CLR)     -0.405  5101.882    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[25].Register_Cond_32/q_reg[1]
  -------------------------------------------------------------------
                         required time                       5101.882    
                         arrival time                         -17.322    
  -------------------------------------------------------------------
                         slack                               5084.561    

Slack (MET) :             5084.561ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.186ns  (logic 0.773ns (5.449%)  route 13.413ns (94.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 5179.827 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        3.239     6.853    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X37Y138        LUT1 (Prop_lut1_I0_O)        0.295     7.148 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/conf8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.174    17.322    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/AR[0]
    SLICE_X107Y11        FDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.697  5179.826    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/s00_axis_aclk
    SLICE_X107Y11        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[1]/C
                         clock pessimism              0.115  5179.941    
                         clock uncertainty          -77.654  5102.287    
    SLICE_X107Y11        FDCE (Recov_fdce_C_CLR)     -0.405  5101.882    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[1]
  -------------------------------------------------------------------
                         required time                       5101.882    
                         arrival time                         -17.322    
  -------------------------------------------------------------------
                         slack                               5084.561    

Slack (MET) :             5084.561ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.186ns  (logic 0.773ns (5.449%)  route 13.413ns (94.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 5179.827 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        3.239     6.853    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X37Y138        LUT1 (Prop_lut1_I0_O)        0.295     7.148 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/conf8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.174    17.322    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/AR[0]
    SLICE_X107Y11        FDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.697  5179.826    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/s00_axis_aclk
    SLICE_X107Y11        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[1]/C
                         clock pessimism              0.115  5179.941    
                         clock uncertainty          -77.654  5102.287    
    SLICE_X107Y11        FDCE (Recov_fdce_C_CLR)     -0.405  5101.882    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[1]
  -------------------------------------------------------------------
                         required time                       5101.882    
                         arrival time                         -17.322    
  -------------------------------------------------------------------
                         slack                               5084.561    

Slack (MET) :             5084.561ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.186ns  (logic 0.773ns (5.449%)  route 13.413ns (94.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 5179.827 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        3.239     6.853    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X37Y138        LUT1 (Prop_lut1_I0_O)        0.295     7.148 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/conf8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.174    17.322    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/AR[0]
    SLICE_X107Y11        FDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.697  5179.826    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/s00_axis_aclk
    SLICE_X107Y11        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[1]/C
                         clock pessimism              0.115  5179.941    
                         clock uncertainty          -77.654  5102.287    
    SLICE_X107Y11        FDCE (Recov_fdce_C_CLR)     -0.405  5101.882    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[28].Register_Cond_32/q_reg[1]
  -------------------------------------------------------------------
                         required time                       5101.882    
                         arrival time                         -17.322    
  -------------------------------------------------------------------
                         slack                               5084.561    

Slack (MET) :             5084.564ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5176.950ns  (clk_fpga_0 rise@5176.950ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.198ns  (logic 0.773ns (5.445%)  route 13.425ns (94.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 5179.756 - 5176.950 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        3.239     6.853    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aresetn
    SLICE_X37Y138        LUT1 (Prop_lut1_I0_O)        0.295     7.148 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/conf8_reg[23][31]_i_2/O
                         net (fo=11264, routed)      10.186    17.334    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/AR[0]
    SLICE_X98Y1          FDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   5176.950  5176.950 r  
    PS7_X0Y0             PS7                          0.000  5176.950 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  5178.038    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  5178.129 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.626  5179.755    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/s00_axis_aclk
    SLICE_X98Y1          FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[2]/C
                         clock pessimism              0.115  5179.870    
                         clock uncertainty          -77.654  5102.216    
    SLICE_X98Y1          FDCE (Recov_fdce_C_CLR)     -0.319  5101.897    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[2]
  -------------------------------------------------------------------
                         required time                       5101.898    
                         arrival time                         -17.334    
  -------------------------------------------------------------------
                         slack                               5084.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[11][0]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.131%)  route 0.475ns (71.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.562     0.898    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/s00_axis_aclk
    SLICE_X44Y3          FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y3          FDCE (Prop_fdce_C_Q)         0.141     1.039 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg[0]/Q
                         net (fo=2, routed)           0.225     1.263    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/q_reg_n_0_[0]
    SLICE_X44Y3          LUT3 (Prop_lut3_I2_O)        0.045     1.308 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32/piso_reg[11][0]_LDC_i_1/O
                         net (fo=2, routed)           0.251     1.559    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[11].Register_Cond_32_n_0
    SLICE_X51Y0          FDPE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[11][0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.826     1.192    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X51Y0          FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[11][0]_P/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     1.062    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[11][0]_P
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[23][15]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.705%)  route 0.472ns (69.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.545     0.881    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/s00_axis_aclk
    SLICE_X50Y24         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDCE (Prop_fdce_C_Q)         0.164     1.044 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg[15]/Q
                         net (fo=2, routed)           0.276     1.321    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/q_reg_n_0_[15]
    SLICE_X48Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.366 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32/piso_reg[23][15]_LDC_i_1/O
                         net (fo=2, routed)           0.196     1.561    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[23].Register_Cond_32_n_15
    SLICE_X48Y19         FDPE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[23][15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.819     1.185    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X48Y19         FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[23][15]_P/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y19         FDPE (Remov_fdpe_C_PRE)     -0.095     1.055    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[23][15]_P
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[9][15]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.189ns (30.429%)  route 0.432ns (69.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.559     0.895    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/s00_axis_aclk
    SLICE_X43Y12         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141     1.036 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[15]/Q
                         net (fo=2, routed)           0.214     1.249    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/conf32q[9]_119[15]
    SLICE_X47Y15         LUT3 (Prop_lut3_I2_O)        0.048     1.297 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/piso_reg[9][15]_LDC_i_2/O
                         net (fo=2, routed)           0.218     1.516    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32_n_47
    SLICE_X51Y18         FDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[9][15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.816     1.182    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X51Y18         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[9][15]_C/C
                         clock pessimism             -0.035     1.147    
    SLICE_X51Y18         FDCE (Remov_fdce_C_CLR)     -0.154     0.993    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[9][15]_C
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[15][11]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.187ns (27.802%)  route 0.486ns (72.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.557     0.893    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/s00_axis_aclk
    SLICE_X52Y8          FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.141     1.034 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg[11]/Q
                         net (fo=2, routed)           0.181     1.214    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/q_reg_n_0_[11]
    SLICE_X51Y8          LUT3 (Prop_lut3_I2_O)        0.046     1.260 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/piso_reg[15][11]_LDC_i_2/O
                         net (fo=2, routed)           0.305     1.565    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32_n_43
    SLICE_X42Y8          FDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[15][11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.828     1.194    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X42Y8          FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[15][11]_C/C
                         clock pessimism             -0.035     1.159    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.129     1.030    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[15][11]_C
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[9][15]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.880%)  route 0.533ns (74.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.559     0.895    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/s00_axis_aclk
    SLICE_X43Y12         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141     1.036 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/q_reg[15]/Q
                         net (fo=2, routed)           0.214     1.249    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/conf32q[9]_119[15]
    SLICE_X47Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.294 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32/piso_reg[9][15]_LDC_i_1/O
                         net (fo=2, routed)           0.319     1.613    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[9].Register_Cond_32_n_15
    SLICE_X50Y19         FDPE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[9][15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.815     1.181    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X50Y19         FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[9][15]_P/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y19         FDPE (Remov_fdpe_C_PRE)     -0.071     1.075    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[9][15]_P
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[26][15]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.209ns (29.509%)  route 0.499ns (70.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.548     0.884    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/s00_axis_aclk
    SLICE_X50Y21         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.164     1.048 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/q_reg[15]/Q
                         net (fo=2, routed)           0.199     1.247    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/conf32q[26]_122[15]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.292 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32/piso_reg[26][15]_LDC_i_1/O
                         net (fo=2, routed)           0.300     1.592    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[26].Register_Cond_32_n_15
    SLICE_X45Y23         FDPE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[26][15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.814     1.180    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X45Y23         FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[26][15]_P/C
                         clock pessimism             -0.035     1.145    
    SLICE_X45Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.050    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[26][15]_P
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[8][7]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.190ns (29.109%)  route 0.463ns (70.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.563     0.899    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/s00_axis_aclk
    SLICE_X39Y2          FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[7]/Q
                         net (fo=2, routed)           0.203     1.242    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/conf32q[8]_118[7]
    SLICE_X39Y2          LUT3 (Prop_lut3_I2_O)        0.049     1.291 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/piso_reg[8][7]_LDC_i_2/O
                         net (fo=2, routed)           0.260     1.551    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32_n_39
    SLICE_X51Y2          FDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[8][7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.826     1.192    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X51Y2          FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[8][7]_C/C
                         clock pessimism             -0.035     1.157    
    SLICE_X51Y2          FDCE (Remov_fdce_C_CLR)     -0.159     0.998    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[8][7]_C
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[8][24]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.209ns (44.160%)  route 0.264ns (55.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.585     0.921    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/s00_axis_aclk
    SLICE_X16Y21         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21         FDCE (Prop_fdce_C_Q)         0.164     1.085 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/q_reg[24]/Q
                         net (fo=2, routed)           0.136     1.221    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/conf32q[8]_118[24]
    SLICE_X17Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.266 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32/piso_reg[8][24]_LDC_i_1/O
                         net (fo=2, routed)           0.128     1.394    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[8].Register_Cond_32_n_24
    SLICE_X17Y22         FDPE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[8][24]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.852     1.218    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X17Y22         FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[8][24]_P/C
                         clock pessimism             -0.284     0.934    
    SLICE_X17Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     0.839    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[8][24]_P
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[27][10]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.412%)  route 0.576ns (75.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.613     0.949    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/s00_axis_aclk
    SLICE_X97Y45         FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y45         FDCE (Prop_fdce_C_Q)         0.141     1.090 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/q_reg[10]/Q
                         net (fo=2, routed)           0.338     1.428    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/conf32q[27]_123[10]
    SLICE_X97Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.473 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32/piso_reg[27][10]_LDC_i_1/O
                         net (fo=2, routed)           0.238     1.710    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[27].Register_Cond_32_n_10
    SLICE_X100Y50        FDPE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[27][10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.879     1.245    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X100Y50        FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[27][10]_P/C
                         clock pessimism             -0.030     1.215    
    SLICE_X100Y50        FDPE (Remov_fdpe_C_PRE)     -0.071     1.144    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[27][10]_P
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[19][12]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.003%)  route 0.558ns (74.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.560     0.896    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/s00_axis_aclk
    SLICE_X48Y7          FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDCE (Prop_fdce_C_Q)         0.141     1.037 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg[12]/Q
                         net (fo=2, routed)           0.221     1.257    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/q_reg_n_0_[12]
    SLICE_X48Y7          LUT3 (Prop_lut3_I2_O)        0.045     1.302 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/piso_reg[19][12]_LDC_i_1/O
                         net (fo=2, routed)           0.337     1.639    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32_n_12
    SLICE_X51Y4          FDPE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[19][12]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.825     1.191    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X51Y4          FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[19][12]_P/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.061    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[19][12]_P
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.578    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.239ns  (logic 0.124ns (3.829%)  route 3.115ns (96.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.115     3.115    design_1_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y141        LUT1 (Prop_lut1_I0_O)        0.124     3.239 r  design_1_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.239    design_1_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y141        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.652     2.831    design_1_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y141        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.045ns (3.342%)  route 1.302ns (96.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.302     1.302    design_1_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y141        LUT1 (Prop_lut1_I0_O)        0.045     1.347 r  design_1_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.347    design_1_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y141        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.909     1.275    design_1_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y141        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.534ns  (logic 0.801ns (6.945%)  route 10.733ns (93.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        6.189     9.803    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.323    10.126 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         4.544    14.670    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y130        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.684     2.863    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y130        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.534ns  (logic 0.801ns (6.945%)  route 10.733ns (93.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        6.189     9.803    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.323    10.126 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         4.544    14.670    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y130        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.684     2.863    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y130        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.559ns  (logic 0.801ns (8.380%)  route 8.758ns (91.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        6.189     9.803    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.323    10.126 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         2.568    12.695    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y48          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.660     2.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y48          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.559ns  (logic 0.801ns (8.380%)  route 8.758ns (91.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        6.189     9.803    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.323    10.126 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         2.568    12.695    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y48          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.660     2.839    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y48          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.974ns  (logic 0.801ns (10.045%)  route 7.173ns (89.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        6.189     9.803    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.323    10.126 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         0.984    11.110    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y46         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.496     2.675    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y46         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.974ns  (logic 0.801ns (10.045%)  route 7.173ns (89.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        6.189     9.803    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.323    10.126 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         0.984    11.110    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y46         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.496     2.675    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y46         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.512ns  (logic 0.478ns (13.610%)  route 3.034ns (86.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        3.034     6.648    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X34Y117        FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.646     2.825    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X34Y117        FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.192ns  (logic 0.478ns (14.973%)  route 2.714ns (85.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        2.714     6.328    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X31Y115        FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.693     2.872    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X31Y115        FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.148ns (10.968%)  route 1.201ns (89.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.639     0.975    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        1.201     2.324    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X31Y115        FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.924     1.290    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X31Y115        FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.523ns  (logic 0.148ns (9.716%)  route 1.375ns (90.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.639     0.975    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        1.375     2.498    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X34Y117        FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.903     1.269    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X34Y117        FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.415ns  (logic 0.245ns (7.174%)  route 3.170ns (92.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.639     0.975    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        2.719     3.842    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.097     3.939 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         0.451     4.390    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y46         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.830     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y46         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.415ns  (logic 0.245ns (7.174%)  route 3.170ns (92.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.639     0.975    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        2.719     3.842    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.097     3.939 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         0.451     4.390    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y46         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.830     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y46         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.147ns  (logic 0.245ns (5.908%)  route 3.902ns (94.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.639     0.975    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        2.719     3.842    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.097     3.939 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         1.182     5.122    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y48          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.896     1.262    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y48          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.147ns  (logic 0.245ns (5.908%)  route 3.902ns (94.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.639     0.975    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        2.719     3.842    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.097     3.939 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         1.182     5.122    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y48          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.896     1.262    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y48          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.944ns  (logic 0.245ns (4.956%)  route 4.699ns (95.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.639     0.975    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        2.719     3.842    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.097     3.939 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         1.980     5.919    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y130        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.919     1.285    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y130        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.944ns  (logic 0.245ns (4.956%)  route 4.699ns (95.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.639     0.975    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        2.719     3.842    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.097     3.939 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=244, routed)         1.980     5.919    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y130        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.919     1.285    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y130        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay          3072 Endpoints
Min Delay          3072 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[14][13]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.253ns  (logic 0.801ns (5.620%)  route 13.452ns (94.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        8.709    12.323    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/s00_axis_aresetn
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.323    12.646 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/piso_reg[14][13]_LDC_i_2/O
                         net (fo=2, routed)           4.742    17.389    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32_n_45
    SLICE_X80Y95         LDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[14][13]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[5][9]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.794ns  (logic 0.801ns (5.807%)  route 12.993ns (94.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        8.443    12.057    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/s00_axis_aresetn
    SLICE_X19Y13         LUT3 (Prop_lut3_I0_O)        0.323    12.380 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32/piso_reg[5][9]_LDC_i_2/O
                         net (fo=2, routed)           4.549    16.930    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[5].Register_Cond_32_n_41
    SLICE_X54Y95         LDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[5][9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[7][13]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.704ns  (logic 0.799ns (5.830%)  route 12.905ns (94.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        8.607    12.221    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/s00_axis_aresetn
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.321    12.542 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32/piso_reg[7][13]_LDC_i_2/O
                         net (fo=2, routed)           4.298    16.840    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[7].Register_Cond_32_n_45
    SLICE_X81Y87         LDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[7][13]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[30][1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.621ns  (logic 0.801ns (5.881%)  route 12.820ns (94.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)       10.264    13.878    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/s00_axis_aresetn
    SLICE_X88Y3          LUT3 (Prop_lut3_I0_O)        0.323    14.201 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32/piso_reg[30][1]_LDC_i_2/O
                         net (fo=2, routed)           2.555    16.757    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[30].Register_Cond_32_n_33
    SLICE_X109Y43        LDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[30][1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[22][2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.610ns  (logic 0.802ns (5.893%)  route 12.808ns (94.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)       10.727    14.341    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/s00_axis_aresetn
    SLICE_X100Y3         LUT3 (Prop_lut3_I0_O)        0.324    14.665 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/piso_reg[22][2]_LDC_i_2/O
                         net (fo=2, routed)           2.081    16.746    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32_n_34
    SLICE_X110Y31        LDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[22][2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[22][21]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.558ns  (logic 0.767ns (5.657%)  route 12.791ns (94.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        7.027    10.641    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/s00_axis_aresetn
    SLICE_X31Y27         LUT3 (Prop_lut3_I0_O)        0.289    10.930 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32/piso_reg[22][21]_LDC_i_2/O
                         net (fo=2, routed)           5.764    16.694    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[22].Register_Cond_32_n_53
    SLICE_X31Y136        LDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[22][21]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[15][1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.488ns  (logic 0.801ns (5.939%)  route 12.687ns (94.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        9.441    13.055    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/s00_axis_aresetn
    SLICE_X61Y3          LUT3 (Prop_lut3_I0_O)        0.323    13.378 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32/piso_reg[15][1]_LDC_i_2/O
                         net (fo=2, routed)           3.246    16.624    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[15].Register_Cond_32_n_33
    SLICE_X113Y34        LDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[15][1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[29][1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.486ns  (logic 0.768ns (5.695%)  route 12.718ns (94.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)       10.644    14.258    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/s00_axis_aresetn
    SLICE_X105Y3         LUT3 (Prop_lut3_I0_O)        0.290    14.548 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32/piso_reg[29][1]_LDC_i_2/O
                         net (fo=2, routed)           2.074    16.622    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[29].Register_Cond_32_n_33
    SLICE_X106Y44        LDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[29][1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[19][7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.402ns  (logic 0.767ns (5.723%)  route 12.635ns (94.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        9.927    13.541    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/s00_axis_aresetn
    SLICE_X93Y5          LUT3 (Prop_lut3_I0_O)        0.289    13.830 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32/piso_reg[19][7]_LDC_i_2/O
                         net (fo=2, routed)           2.709    16.538    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[19].Register_Cond_32_n_39
    SLICE_X108Y53        LDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[19][7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[14][1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.380ns  (logic 0.801ns (5.987%)  route 12.579ns (94.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.842     3.136    design_1_i/rst_ps7_0_0M/U0/slowest_sync_clk
    SLICE_X32Y140        FDRE                                         r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y140        FDRE (Prop_fdre_C_Q)         0.478     3.614 r  design_1_i/rst_ps7_0_0M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2108, routed)        9.439    13.053    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/s00_axis_aresetn
    SLICE_X61Y3          LUT3 (Prop_lut3_I0_O)        0.323    13.376 f  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32/piso_reg[14][1]_LDC_i_2/O
                         net (fo=2, routed)           3.139    16.516    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_32[14].Register_Cond_32_n_33
    SLICE_X110Y34        LDCE                                         f  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[14][1]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[3].SIPO_if_other.Register_others/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[2][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.994%)  route 0.109ns (37.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.634     0.970    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[3].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X40Y134        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[3].SIPO_if_other.Register_others/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[3].SIPO_if_other.Register_others/q_reg[18]/Q
                         net (fo=5, routed)           0.109     1.220    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[3].SIPO_if_other.Register_others/Q[18]
    SLICE_X41Y134        LUT3 (Prop_lut3_I1_O)        0.045     1.265 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[3].SIPO_if_other.Register_others/conf2[2][18]_i_1/O
                         net (fo=1, routed)           0.000     1.265    design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2[2]_63[18]
    SLICE_X41Y134        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[3].SIPO_if_other.Register_others/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[3][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.192ns (63.731%)  route 0.109ns (36.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.634     0.970    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[3].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X40Y134        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[3].SIPO_if_other.Register_others/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[3].SIPO_if_other.Register_others/q_reg[18]/Q
                         net (fo=5, routed)           0.109     1.220    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[3].SIPO_if_other.Register_others/Q[18]
    SLICE_X41Y134        LUT3 (Prop_lut3_I0_O)        0.051     1.271 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[3].SIPO_if_other.Register_others/conf2[3][18]_i_1/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2[3]_64[18]
    SLICE_X41Y134        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[3][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[6][20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.399%)  route 0.122ns (39.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.630     0.966    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X53Y134        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDCE (Prop_fdce_C_Q)         0.141     1.107 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[20]/Q
                         net (fo=5, routed)           0.122     1.229    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/Q[20]
    SLICE_X52Y134        LUT3 (Prop_lut3_I1_O)        0.045     1.274 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/conf2[6][20]_i_1/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2[6]_47[20]
    SLICE_X52Y134        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[6][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[6][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.534%)  route 0.121ns (39.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.631     0.967    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X53Y137        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDCE (Prop_fdce_C_Q)         0.141     1.108 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[24]/Q
                         net (fo=5, routed)           0.121     1.229    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/Q[24]
    SLICE_X52Y137        LUT3 (Prop_lut3_I1_O)        0.045     1.274 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/conf2[6][24]_i_1/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2[6]_47[24]
    SLICE_X52Y137        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[6][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[6][26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.198%)  route 0.123ns (39.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.630     0.966    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X53Y136        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        FDCE (Prop_fdce_C_Q)         0.141     1.107 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[26]/Q
                         net (fo=5, routed)           0.123     1.230    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/Q[26]
    SLICE_X52Y136        LUT3 (Prop_lut3_I1_O)        0.045     1.275 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/conf2[6][26]_i_1/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2[6]_47[26]
    SLICE_X52Y136        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[6][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[4][30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.925%)  route 0.119ns (39.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.634     0.970    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X45Y134        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[30]/Q
                         net (fo=5, routed)           0.119     1.230    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/Q[30]
    SLICE_X44Y134        LUT3 (Prop_lut3_I1_O)        0.045     1.275 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/conf2[4][30]_i_1/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2[4]_49[30]
    SLICE_X44Y134        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[7][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.189ns (60.916%)  route 0.121ns (39.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.631     0.967    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X53Y137        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDCE (Prop_fdce_C_Q)         0.141     1.108 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[24]/Q
                         net (fo=5, routed)           0.121     1.229    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/Q[24]
    SLICE_X52Y137        LUT3 (Prop_lut3_I0_O)        0.048     1.277 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/conf2[7][24]_i_1/O
                         net (fo=1, routed)           0.000     1.277    design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2[7]_48[24]
    SLICE_X52Y137        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[7][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[5][30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.190ns (61.431%)  route 0.119ns (38.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.634     0.970    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X45Y134        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y134        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/q_reg[30]/Q
                         net (fo=5, routed)           0.119     1.230    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/Q[30]
    SLICE_X44Y134        LUT3 (Prop_lut3_I0_O)        0.049     1.279 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[5].SIPO_if_other.Register_others/conf2[5][30]_i_1/O
                         net (fo=1, routed)           0.000     1.279    design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2[5]_50[30]
    SLICE_X44Y134        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[7][20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.192ns (61.156%)  route 0.122ns (38.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.630     0.966    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X53Y134        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDCE (Prop_fdce_C_Q)         0.141     1.107 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[20]/Q
                         net (fo=5, routed)           0.122     1.229    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/Q[20]
    SLICE_X52Y134        LUT3 (Prop_lut3_I0_O)        0.051     1.280 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/conf2[7][20]_i_1/O
                         net (fo=1, routed)           0.000     1.280    design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2[7]_48[20]
    SLICE_X52Y134        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[7][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[7][26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.192ns (60.956%)  route 0.123ns (39.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.630     0.966    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/s00_axis_aclk
    SLICE_X53Y136        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        FDCE (Prop_fdce_C_Q)         0.141     1.107 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/q_reg[26]/Q
                         net (fo=5, routed)           0.123     1.230    design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/Q[26]
    SLICE_X52Y136        LUT3 (Prop_lut3_I0_O)        0.051     1.281 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/SIPO_GEN[7].SIPO_if_other.Register_others/conf2[7][26]_i_1/O
                         net (fo=1, routed)           0.000     1.281    design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2[7]_48[26]
    SLICE_X52Y136        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[7][26]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay          3040 Endpoints
Min Delay          3040 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[20][22]_LDC/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[21][22]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.545ns  (logic 0.683ns (10.435%)  route 5.862ns (89.565%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         LDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[20][22]_LDC/G
    SLICE_X25Y35         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[20][22]_LDC/Q
                         net (fo=2, routed)           5.862     6.421    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[20][22]_LDC_n_0
    SLICE_X27Y144        LUT5 (Prop_lut5_I1_O)        0.124     6.545 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso[21][22]_C_i_1/O
                         net (fo=1, routed)           0.000     6.545    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso[21][22]_C_i_1_n_0
    SLICE_X27Y144        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[21][22]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.695     2.874    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X27Y144        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[21][22]_C/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[20][22]_LDC/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[21][22]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.526ns  (logic 0.683ns (10.466%)  route 5.843ns (89.534%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         LDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[20][22]_LDC/G
    SLICE_X25Y35         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[20][22]_LDC/Q
                         net (fo=2, routed)           5.843     6.402    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[20][22]_LDC_n_0
    SLICE_X27Y145        LUT3 (Prop_lut3_I1_O)        0.124     6.526 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso[21][22]_P_i_1/O
                         net (fo=1, routed)           0.000     6.526    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[20]_164[22]
    SLICE_X27Y145        FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[21][22]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.695     2.874    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X27Y145        FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[21][22]_P/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[23][25]_LDC/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[24][25]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.198ns  (logic 0.749ns (12.085%)  route 5.449ns (87.915%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         LDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[23][25]_LDC/G
    SLICE_X10Y41         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[23][25]_LDC/Q
                         net (fo=2, routed)           5.449     6.074    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[23][25]_LDC_n_0
    SLICE_X30Y121        LUT3 (Prop_lut3_I1_O)        0.124     6.198 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso[24][25]_P_i_1/O
                         net (fo=1, routed)           0.000     6.198    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[23]_167[25]
    SLICE_X30Y121        FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[24][25]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.687     2.866    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X30Y121        FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[24][25]_P/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[23][25]_LDC/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[24][25]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.167ns  (logic 0.749ns (12.145%)  route 5.418ns (87.855%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         LDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[23][25]_LDC/G
    SLICE_X10Y41         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[23][25]_LDC/Q
                         net (fo=2, routed)           5.418     6.043    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[23][25]_LDC_n_0
    SLICE_X30Y122        LUT5 (Prop_lut5_I1_O)        0.124     6.167 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso[24][25]_C_i_1/O
                         net (fo=1, routed)           0.000     6.167    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso[24][25]_C_i_1_n_0
    SLICE_X30Y122        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[24][25]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.685     2.864    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X30Y122        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[24][25]_C/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[16][31]_LDC/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[17][31]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 0.683ns (11.513%)  route 5.250ns (88.487%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         LDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[16][31]_LDC/G
    SLICE_X23Y29         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[16][31]_LDC/Q
                         net (fo=2, routed)           5.250     5.809    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[16][31]_LDC_n_0
    SLICE_X26Y136        LUT3 (Prop_lut3_I1_O)        0.124     5.933 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso[17][31]_P_i_1/O
                         net (fo=1, routed)           0.000     5.933    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[16]_160[31]
    SLICE_X26Y136        FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[17][31]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.690     2.869    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X26Y136        FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[17][31]_P/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[16][19]_LDC/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[17][19]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.902ns  (logic 0.749ns (12.690%)  route 5.153ns (87.310%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         LDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[16][19]_LDC/G
    SLICE_X34Y34         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[16][19]_LDC/Q
                         net (fo=2, routed)           5.153     5.778    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[16][19]_LDC_n_0
    SLICE_X36Y140        LUT3 (Prop_lut3_I1_O)        0.124     5.902 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso[17][19]_P_i_1/O
                         net (fo=1, routed)           0.000     5.902    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[16]_160[19]
    SLICE_X36Y140        FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[17][19]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.651     2.830    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X36Y140        FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[17][19]_P/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[16][31]_LDC/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[17][31]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.866ns  (logic 0.683ns (11.644%)  route 5.183ns (88.356%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         LDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[16][31]_LDC/G
    SLICE_X23Y29         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[16][31]_LDC/Q
                         net (fo=2, routed)           5.183     5.742    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[16][31]_LDC_n_0
    SLICE_X28Y136        LUT5 (Prop_lut5_I1_O)        0.124     5.866 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso[17][31]_C_i_1/O
                         net (fo=1, routed)           0.000     5.866    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso[17][31]_C_i_1_n_0
    SLICE_X28Y136        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[17][31]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.694     2.873    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X28Y136        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[17][31]_C/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[17][17]_LDC/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[18][17]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.741ns  (logic 0.749ns (13.046%)  route 4.992ns (86.954%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         LDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[17][17]_LDC/G
    SLICE_X26Y22         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[17][17]_LDC/Q
                         net (fo=2, routed)           4.992     5.617    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[17][17]_LDC_n_0
    SLICE_X27Y140        LUT3 (Prop_lut3_I1_O)        0.124     5.741 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso[18][17]_P_i_1/O
                         net (fo=1, routed)           0.000     5.741    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[17]_161[17]
    SLICE_X27Y140        FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[18][17]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.693     2.872    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X27Y140        FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[18][17]_P/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[0][7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[1][7]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.665ns  (logic 0.749ns (13.222%)  route 4.916ns (86.778%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          LDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[0][7]_LDC/G
    SLICE_X12Y1          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[0][7]_LDC/Q
                         net (fo=2, routed)           4.916     5.541    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[0][7]_LDC_n_0
    SLICE_X82Y69         LUT2 (Prop_lut2_I0_O)        0.124     5.665 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso[1][7]_P_i_1/O
                         net (fo=1, routed)           0.000     5.665    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[0]_149[7]
    SLICE_X82Y69         FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[1][7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.535     2.714    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X82Y69         FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[1][7]_P/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[4][13]_LDC/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[5][13]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.663ns  (logic 0.683ns (12.061%)  route 4.980ns (87.939%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          LDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[4][13]_LDC/G
    SLICE_X19Y6          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[4][13]_LDC/Q
                         net (fo=2, routed)           4.980     5.539    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[4][13]_LDC_n_0
    SLICE_X80Y79         LUT3 (Prop_lut3_I1_O)        0.124     5.663 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso[5][13]_P_i_1/O
                         net (fo=1, routed)           0.000     5.663    design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[4]_143[13]
    SLICE_X80Y79         FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[5][13]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       1.534     2.713    design_1_i/AXI_FIFO_0/U0/Merge_inst/s00_axis_aclk
    SLICE_X80Y79         FDPE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/piso_reg[5][13]_P/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[1][21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[1].Register_Cond_2/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y133        FDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[1][21]/C
    SLICE_X33Y133        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[1][21]/Q
                         net (fo=1, routed)           0.059     0.187    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[1].Register_Cond_2/q_reg[31]_0[21]
    SLICE_X32Y133        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[1].Register_Cond_2/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.904     1.270    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[1].Register_Cond_2/s00_axis_aclk
    SLICE_X32Y133        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[1].Register_Cond_2/q_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[27][20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[27].Register_Cond_2/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y130       FDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[27][20]/C
    SLICE_X103Y130       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[27][20]/Q
                         net (fo=1, routed)           0.059     0.187    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[27].Register_Cond_2/q_reg[31]_1[20]
    SLICE_X102Y130       FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[27].Register_Cond_2/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.954     1.320    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[27].Register_Cond_2/s00_axis_aclk
    SLICE_X102Y130       FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[27].Register_Cond_2/q_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[27][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[27].Register_Cond_2/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y128       FDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[27][7]/C
    SLICE_X103Y128       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[27][7]/Q
                         net (fo=1, routed)           0.059     0.187    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[27].Register_Cond_2/q_reg[31]_1[7]
    SLICE_X102Y128       FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[27].Register_Cond_2/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.952     1.318    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[27].Register_Cond_2/s00_axis_aclk
    SLICE_X102Y128       FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[27].Register_Cond_2/q_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[31][25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[31].Register_Cond_2/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y128        FDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[31][25]/C
    SLICE_X63Y128        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[31][25]/Q
                         net (fo=1, routed)           0.059     0.187    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[31].Register_Cond_2/q_reg[31]_1[25]
    SLICE_X62Y128        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[31].Register_Cond_2/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.922     1.288    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[31].Register_Cond_2/s00_axis_aclk
    SLICE_X62Y128        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[31].Register_Cond_2/q_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[29][22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[29].Register_Cond_2/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y127        FDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[29][22]/C
    SLICE_X81Y127        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[29][22]/Q
                         net (fo=1, routed)           0.062     0.190    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[29].Register_Cond_2/q_reg[31]_0[22]
    SLICE_X80Y127        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[29].Register_Cond_2/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.925     1.291    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[29].Register_Cond_2/s00_axis_aclk
    SLICE_X80Y127        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[29].Register_Cond_2/q_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[30][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[30].Register_Cond_2/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[30][5]/C
    SLICE_X80Y124        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[30][5]/Q
                         net (fo=1, routed)           0.053     0.194    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[30].Register_Cond_2/q_reg[31]_1[5]
    SLICE_X81Y124        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[30].Register_Cond_2/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.922     1.288    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[30].Register_Cond_2/s00_axis_aclk
    SLICE_X81Y124        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[30].Register_Cond_2/q_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[24][25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[24].Register_Cond_2/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[24][25]/C
    SLICE_X109Y130       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[24][25]/Q
                         net (fo=1, routed)           0.054     0.195    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[24].Register_Cond_2/q_reg[31]_6[25]
    SLICE_X108Y130       FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[24].Register_Cond_2/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.981     1.347    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[24].Register_Cond_2/s00_axis_aclk
    SLICE_X108Y130       FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[24].Register_Cond_2/q_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[30][25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[30].Register_Cond_2/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y128        FDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[30][25]/C
    SLICE_X63Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[30][25]/Q
                         net (fo=1, routed)           0.054     0.195    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[30].Register_Cond_2/q_reg[31]_1[25]
    SLICE_X62Y128        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[30].Register_Cond_2/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.922     1.288    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[30].Register_Cond_2/s00_axis_aclk
    SLICE_X62Y128        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[30].Register_Cond_2/q_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[26][25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[26].Register_Cond_2/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y133       FDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[26][25]/C
    SLICE_X103Y133       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[26][25]/Q
                         net (fo=1, routed)           0.056     0.197    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[26].Register_Cond_2/q_reg[31]_1[25]
    SLICE_X102Y133       FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[26].Register_Cond_2/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.957     1.323    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[26].Register_Cond_2/s00_axis_aclk
    SLICE_X102Y133       FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[26].Register_Cond_2/q_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[4][22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[4].Register_Cond_2/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2588.475ns period=5176.950ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      77.654ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    155.308ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y132        FDCE                         0.000     0.000 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[4][22]/C
    SLICE_X47Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/AXI_FIFO_0/U0/Merge_inst/conf2_reg[4][22]/Q
                         net (fo=1, routed)           0.056     0.197    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[4].Register_Cond_2/q_reg[31]_6[22]
    SLICE_X46Y132        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[4].Register_Cond_2/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12046, routed)       0.902     1.268    design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[4].Register_Cond_2/s00_axis_aclk
    SLICE_X46Y132        FDCE                                         r  design_1_i/AXI_FIFO_0/U0/Merge_inst/Reg_Cond_2[4].Register_Cond_2/q_reg[22]/C





