// Seed: 3648020682
module module_0;
  wire id_1;
  tri0 id_2;
  assign module_1.id_0 = 0;
  integer id_3 (
      -1,
      -1,
      id_2,
      -1
  );
  final
  `define pp_4 0
  module_2 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1,
    output tri  id_2
);
  assign id_2 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  id_6(
      -1'b0
  );
  assign id_2 = id_4;
  assign module_0.id_2 = 0;
endmodule
