<profile>

<section name = "Vivado HLS Report for 'StreamingDataWidthCo_1'" level="0">
<item name = "Date">Mon Mar  1 01:10:14 2021
</item>
<item name = "Version">2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)</item>
<item name = "Project">project_StreamingDataWidthConverter_Batch_2</item>
<item name = "Solution">sol1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.025 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9218, 9218, 92.180 us, 92.180 us, 9218, 9218, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">9216, 9216, 2, 1, 1, 9216, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 101, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 85, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_111_p2">+, 0, 0, 39, 32, 1</column>
<column name="t_fu_94_p2">+, 0, 0, 19, 14, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln508_fu_88_p2">icmp, 0, 0, 13, 14, 14</column>
<column name="icmp_ln517_fu_117_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_r_V_phi_fu_65_p4">9, 2, 8, 16</column>
<column name="i_1_fu_44">9, 2, 32, 64</column>
<column name="in_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_V_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="r_V_reg_61">9, 2, 8, 16</column>
<column name="t_0_reg_72">9, 2, 14, 28</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_1_fu_44">32, 0, 32, 0</column>
<column name="icmp_ln508_reg_135">1, 0, 1, 0</column>
<column name="icmp_ln517_reg_154">1, 0, 1, 0</column>
<column name="p_Result_s_reg_149">16, 0, 16, 0</column>
<column name="r_V_reg_61">8, 0, 8, 0</column>
<column name="t_0_reg_72">14, 0, 14, 0</column>
<column name="tmp_V_reg_144">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, StreamingDataWidthCo.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, StreamingDataWidthCo.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, StreamingDataWidthCo.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, StreamingDataWidthCo.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, StreamingDataWidthCo.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, StreamingDataWidthCo.1, return value</column>
<column name="in_V_V_TDATA">in, 8, axis, in_V_V, pointer</column>
<column name="in_V_V_TVALID">in, 1, axis, in_V_V, pointer</column>
<column name="in_V_V_TREADY">out, 1, axis, in_V_V, pointer</column>
<column name="out_V_V_TDATA">out, 16, axis, out_V_V, pointer</column>
<column name="out_V_V_TVALID">out, 1, axis, out_V_V, pointer</column>
<column name="out_V_V_TREADY">in, 1, axis, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
