Simulator report for Top
Thu Jun 16 13:08:15 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 427 nodes    ;
; Simulation Coverage         ;      46.78 % ;
; Total Number of Transitions ; 16979        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                                                      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                                                   ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                                                         ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                                          ;               ;
; Vector input source                                                                        ; C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/Processador.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                                           ; On            ;
; Check outputs                                                                              ; Off                                                                                                          ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                                           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                                           ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                                           ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                                           ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                                          ; Off           ;
; Detect glitches                                                                            ; Off                                                                                                          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                                          ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                                          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                                          ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                                          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                                           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                                                   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                                          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                                          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                                                         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+------------------------------------------------------------------------------------------------+
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      46.78 % ;
; Total nodes checked                                 ; 427          ;
; Total output ports checked                          ; 419          ;
; Total output ports with complete 1/0-value coverage ; 196          ;
; Total output ports with no 1/0-value coverage       ; 210          ;
; Total output ports with no 1-value coverage         ; 210          ;
; Total output ports with no 0-value coverage         ; 223          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                  ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; Node Name                                                                   ; Output Port Name                                                            ; Output Port Type ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; |processador|clk                                                            ; |processador|clk                                                            ; out              ;
; |processador|rst                                                            ; |processador|rst                                                            ; out              ;
; |processador|LdOUTPUT                                                       ; |processador|LdOUTPUT                                                       ; pin_out          ;
; |processador|estado[0]                                                      ; |processador|estado[0]                                                      ; pin_out          ;
; |processador|estado[1]                                                      ; |processador|estado[1]                                                      ; pin_out          ;
; |processador|ctrl:ctrl|LdOUTPUT                                             ; |processador|ctrl:ctrl|LdOUTPUT                                             ; regout           ;
; |processador|ctrl:ctrl|estado[1]                                            ; |processador|ctrl:ctrl|estado[1]                                            ; regout           ;
; |processador|ctrl:ctrl|estado[0]                                            ; |processador|ctrl:ctrl|estado[0]                                            ; regout           ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~1             ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~1             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~3             ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~3             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~5             ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~5             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~6             ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~6             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~7             ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~7             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~8             ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~8             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~10            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~10            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~12            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~12            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~14            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~14            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~15            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~15            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~16            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~16            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~17            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~17            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~18            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~18            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~23            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~23            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~25            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~25            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~27            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~27            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~28            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~28            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~29            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~29            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~30            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~30            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~32            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~32            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~34            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~34            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~36            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~36            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~37            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~37            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~38            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~38            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~39            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~39            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~40            ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~40            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~1             ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~1             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~3             ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~3             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~5             ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~5             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~6             ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~6             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~7             ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~7             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~8             ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~8             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~10            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~10            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~12            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~12            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~14            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~14            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~15            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~15            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~16            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~16            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~17            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~17            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~18            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~18            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~23            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~23            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~25            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~25            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~27            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~27            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~28            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~28            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~29            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~29            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~30            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~30            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~32            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~32            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~34            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~34            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~36            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~36            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~37            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~37            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~38            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~38            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~39            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~39            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~40            ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~40            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~1              ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~1              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~3              ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~3              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~5              ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~5              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~6              ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~6              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~7              ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~7              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~8              ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~8              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~10             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~10             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~12             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~12             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~14             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~14             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~15             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~15             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~16             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~16             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~17             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~17             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~18             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~18             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~23             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~23             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~25             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~25             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~27             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~27             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~28             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~28             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~29             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~29             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~30             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~30             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~32             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~32             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~34             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~34             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~36             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~36             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~37             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~37             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~38             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~38             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~39             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~39             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~40             ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~40             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~1              ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~1              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~3              ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~3              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~5              ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~5              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~6              ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~6              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~7              ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~7              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~8              ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~8              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~10             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~10             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~12             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~12             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~14             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~14             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~15             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~15             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~16             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~16             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~17             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~17             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~18             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~18             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~23             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~23             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~25             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~25             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~27             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~27             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~28             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~28             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~29             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~29             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~30             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~30             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~32             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~32             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~34             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~34             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~36             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~36             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~37             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~37             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~38             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~38             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~39             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~39             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~40             ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~40             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~0              ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~0              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~1              ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~1              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~2              ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~2              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~3              ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~3              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~4              ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~4              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~5              ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~5              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~6              ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~6              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~7              ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~7              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~8              ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~8              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~9              ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~9              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~10             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~10             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~11             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~11             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~12             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~12             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~13             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~13             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~14             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~14             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~15             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~15             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~16             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~16             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~17             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~17             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~18             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~18             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~19             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~19             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~20             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~20             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~22             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~22             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~23             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~23             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~25             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~25             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~27             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~27             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~28             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~28             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~29             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~29             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~30             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~30             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~31             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~31             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~32             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~32             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~34             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~34             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~36             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~36             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~37             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~37             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~38             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~38             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~39             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~39             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~41             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~41             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~42             ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~42             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|result_node[0]~1 ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|result_node[0]~1 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|result_node[0]   ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|result_node[0]   ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~3              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~4              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~5              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~7              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~8              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~11             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~12             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~13             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~15             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~16             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~1 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]   ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]   ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~0              ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~0              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~1              ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~1              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~3              ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~3              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~5              ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~5              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~6              ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~6              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~7              ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~7              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~8              ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~8              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~10             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~10             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~12             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~12             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~14             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~14             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~15             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~15             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~16             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~16             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~17             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~17             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~18             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~18             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~19             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~19             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~20             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~20             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~22             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~22             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~23             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~23             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~25             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~25             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~28             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~28             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~29             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~29             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~30             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~30             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~31             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~31             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~32             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~32             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~34             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~34             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~37             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~37             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~38             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~38             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~39             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~39             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~40             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~40             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~41             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~41             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~42             ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~42             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|result_node[0]~1 ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|result_node[0]~1 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|result_node[0]   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|result_node[0]   ; out0             ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                         ; Output Port Name                                                                            ; Output Port Type ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; |processador|dadoMemoria[0]                                                                       ; |processador|dadoMemoria[0]                                                                 ; pin_out          ;
; |processador|dadoMemoria[1]                                                                       ; |processador|dadoMemoria[1]                                                                 ; pin_out          ;
; |processador|dadoMemoria[2]                                                                       ; |processador|dadoMemoria[2]                                                                 ; pin_out          ;
; |processador|dadoMemoria[3]                                                                       ; |processador|dadoMemoria[3]                                                                 ; pin_out          ;
; |processador|dadoMemoria[4]                                                                       ; |processador|dadoMemoria[4]                                                                 ; pin_out          ;
; |processador|dadoMemoria[5]                                                                       ; |processador|dadoMemoria[5]                                                                 ; pin_out          ;
; |processador|dadoMemoria[6]                                                                       ; |processador|dadoMemoria[6]                                                                 ; pin_out          ;
; |processador|dadoMemoria[7]                                                                       ; |processador|dadoMemoria[7]                                                                 ; pin_out          ;
; |processador|dadoMemoria[8]                                                                       ; |processador|dadoMemoria[8]                                                                 ; pin_out          ;
; |processador|dadoMemoria[9]                                                                       ; |processador|dadoMemoria[9]                                                                 ; pin_out          ;
; |processador|dadoMemoria[10]                                                                      ; |processador|dadoMemoria[10]                                                                ; pin_out          ;
; |processador|dadoMemoria[11]                                                                      ; |processador|dadoMemoria[11]                                                                ; pin_out          ;
; |processador|enderecoMemoria[0]                                                                   ; |processador|enderecoMemoria[0]                                                             ; pin_out          ;
; |processador|enderecoMemoria[1]                                                                   ; |processador|enderecoMemoria[1]                                                             ; pin_out          ;
; |processador|enderecoMemoria[2]                                                                   ; |processador|enderecoMemoria[2]                                                             ; pin_out          ;
; |processador|enderecoMemoria[3]                                                                   ; |processador|enderecoMemoria[3]                                                             ; pin_out          ;
; |processador|enderecoMemoria[4]                                                                   ; |processador|enderecoMemoria[4]                                                             ; pin_out          ;
; |processador|enderecoMemoria[5]                                                                   ; |processador|enderecoMemoria[5]                                                             ; pin_out          ;
; |processador|enderecoMemoria[6]                                                                   ; |processador|enderecoMemoria[6]                                                             ; pin_out          ;
; |processador|enderecoMemoria[7]                                                                   ; |processador|enderecoMemoria[7]                                                             ; pin_out          ;
; |processador|pOUTPUT[0]                                                                           ; |processador|pOUTPUT[0]                                                                     ; pin_out          ;
; |processador|pOUTPUT[1]                                                                           ; |processador|pOUTPUT[1]                                                                     ; pin_out          ;
; |processador|pOUTPUT[2]                                                                           ; |processador|pOUTPUT[2]                                                                     ; pin_out          ;
; |processador|pOUTPUT[3]                                                                           ; |processador|pOUTPUT[3]                                                                     ; pin_out          ;
; |processador|pOUTPUT[4]                                                                           ; |processador|pOUTPUT[4]                                                                     ; pin_out          ;
; |processador|pOUTPUT[5]                                                                           ; |processador|pOUTPUT[5]                                                                     ; pin_out          ;
; |processador|pOUTPUT[6]                                                                           ; |processador|pOUTPUT[6]                                                                     ; pin_out          ;
; |processador|pOUTPUT[7]                                                                           ; |processador|pOUTPUT[7]                                                                     ; pin_out          ;
; |processador|SelJMP                                                                               ; |processador|SelJMP                                                                         ; pin_out          ;
; |processador|SelDesv                                                                              ; |processador|SelDesv                                                                        ; pin_out          ;
; |processador|Wr                                                                                   ; |processador|Wr                                                                             ; pin_out          ;
; |processador|selDtWr                                                                              ; |processador|selDtWr                                                                        ; pin_out          ;
; |processador|dadoWr[0]                                                                            ; |processador|dadoWr[0]                                                                      ; pin_out          ;
; |processador|dadoWr[1]                                                                            ; |processador|dadoWr[1]                                                                      ; pin_out          ;
; |processador|dadoWr[2]                                                                            ; |processador|dadoWr[2]                                                                      ; pin_out          ;
; |processador|dadoWr[3]                                                                            ; |processador|dadoWr[3]                                                                      ; pin_out          ;
; |processador|dadoWr[4]                                                                            ; |processador|dadoWr[4]                                                                      ; pin_out          ;
; |processador|dadoWr[5]                                                                            ; |processador|dadoWr[5]                                                                      ; pin_out          ;
; |processador|dadoWr[6]                                                                            ; |processador|dadoWr[6]                                                                      ; pin_out          ;
; |processador|dadoWr[7]                                                                            ; |processador|dadoWr[7]                                                                      ; pin_out          ;
; |processador|addRegWr[0]                                                                          ; |processador|addRegWr[0]                                                                    ; pin_out          ;
; |processador|addRegWr[1]                                                                          ; |processador|addRegWr[1]                                                                    ; pin_out          ;
; |processador|addRegWr[2]                                                                          ; |processador|addRegWr[2]                                                                    ; pin_out          ;
; |processador|addR1[0]                                                                             ; |processador|addR1[0]                                                                       ; pin_out          ;
; |processador|addR1[1]                                                                             ; |processador|addR1[1]                                                                       ; pin_out          ;
; |processador|addR1[2]                                                                             ; |processador|addR1[2]                                                                       ; pin_out          ;
; |processador|addR2[0]                                                                             ; |processador|addR2[0]                                                                       ; pin_out          ;
; |processador|addR2[1]                                                                             ; |processador|addR2[1]                                                                       ; pin_out          ;
; |processador|addR2[2]                                                                             ; |processador|addR2[2]                                                                       ; pin_out          ;
; |processador|R1[0]                                                                                ; |processador|R1[0]                                                                          ; pin_out          ;
; |processador|R1[1]                                                                                ; |processador|R1[1]                                                                          ; pin_out          ;
; |processador|R1[2]                                                                                ; |processador|R1[2]                                                                          ; pin_out          ;
; |processador|R1[3]                                                                                ; |processador|R1[3]                                                                          ; pin_out          ;
; |processador|R1[4]                                                                                ; |processador|R1[4]                                                                          ; pin_out          ;
; |processador|R1[5]                                                                                ; |processador|R1[5]                                                                          ; pin_out          ;
; |processador|R1[6]                                                                                ; |processador|R1[6]                                                                          ; pin_out          ;
; |processador|R1[7]                                                                                ; |processador|R1[7]                                                                          ; pin_out          ;
; |processador|R2[0]                                                                                ; |processador|R2[0]                                                                          ; pin_out          ;
; |processador|R2[1]                                                                                ; |processador|R2[1]                                                                          ; pin_out          ;
; |processador|R2[2]                                                                                ; |processador|R2[2]                                                                          ; pin_out          ;
; |processador|R2[3]                                                                                ; |processador|R2[3]                                                                          ; pin_out          ;
; |processador|R2[4]                                                                                ; |processador|R2[4]                                                                          ; pin_out          ;
; |processador|R2[5]                                                                                ; |processador|R2[5]                                                                          ; pin_out          ;
; |processador|R2[6]                                                                                ; |processador|R2[6]                                                                          ; pin_out          ;
; |processador|R2[7]                                                                                ; |processador|R2[7]                                                                          ; pin_out          ;
; |processador|ResultULA[0]                                                                         ; |processador|ResultULA[0]                                                                   ; pin_out          ;
; |processador|ResultULA[1]                                                                         ; |processador|ResultULA[1]                                                                   ; pin_out          ;
; |processador|ResultULA[2]                                                                         ; |processador|ResultULA[2]                                                                   ; pin_out          ;
; |processador|ResultULA[3]                                                                         ; |processador|ResultULA[3]                                                                   ; pin_out          ;
; |processador|ResultULA[4]                                                                         ; |processador|ResultULA[4]                                                                   ; pin_out          ;
; |processador|ResultULA[5]                                                                         ; |processador|ResultULA[5]                                                                   ; pin_out          ;
; |processador|ResultULA[6]                                                                         ; |processador|ResultULA[6]                                                                   ; pin_out          ;
; |processador|ResultULA[7]                                                                         ; |processador|ResultULA[7]                                                                   ; pin_out          ;
; |processador|estado[2]                                                                            ; |processador|estado[2]                                                                      ; pin_out          ;
; |processador|ctrl:ctrl|selDtWr~0                                                                  ; |processador|ctrl:ctrl|selDtWr~0                                                            ; out              ;
; |processador|ctrl:ctrl|Wr~0                                                                       ; |processador|ctrl:ctrl|Wr~0                                                                 ; out0             ;
; |processador|ctrl:ctrl|Wr~1                                                                       ; |processador|ctrl:ctrl|Wr~1                                                                 ; out              ;
; |processador|ctrl:ctrl|estado[2]                                                                  ; |processador|ctrl:ctrl|estado[2]                                                            ; regout           ;
; |processador|ctrl:ctrl|SelJMP                                                                     ; |processador|ctrl:ctrl|SelJMP                                                               ; regout           ;
; |processador|ctrl:ctrl|SelDesv                                                                    ; |processador|ctrl:ctrl|SelDesv                                                              ; regout           ;
; |processador|ctrl:ctrl|selDtWr                                                                    ; |processador|ctrl:ctrl|selDtWr                                                              ; regout           ;
; |processador|ctrl:ctrl|Wr                                                                         ; |processador|ctrl:ctrl|Wr                                                                   ; regout           ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[0]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a1  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[1]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a2  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[2]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a3  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[3]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a4  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[4]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a5  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[5]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a6  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[6]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a7  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[7]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a8  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[8]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a9  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[9]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a10 ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[10] ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a11 ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[11] ; portadataout0    ;
; |processador|ctrl:ctrl|Selector1~0                                                                ; |processador|ctrl:ctrl|Selector1~0                                                          ; out0             ;
; |processador|ctrl:ctrl|Selector1~1                                                                ; |processador|ctrl:ctrl|Selector1~1                                                          ; out0             ;
; |processador|ctrl:ctrl|Selector2~0                                                                ; |processador|ctrl:ctrl|Selector2~0                                                          ; out0             ;
; |processador|ctrl:ctrl|Selector2~1                                                                ; |processador|ctrl:ctrl|Selector2~1                                                          ; out0             ;
; |processador|ctrl:ctrl|Decoder0~0                                                                 ; |processador|ctrl:ctrl|Decoder0~0                                                           ; out0             ;
; |processador|ctrl:ctrl|Decoder0~1                                                                 ; |processador|ctrl:ctrl|Decoder0~1                                                           ; out0             ;
; |processador|ctrl:ctrl|Decoder0~2                                                                 ; |processador|ctrl:ctrl|Decoder0~2                                                           ; out0             ;
; |processador|ctrl:ctrl|Decoder0~3                                                                 ; |processador|ctrl:ctrl|Decoder0~3                                                           ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~0                                   ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~0                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~2                                   ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~2                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~4                                   ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~4                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~9                                   ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~9                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~11                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~11                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~13                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~13                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~19                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~19                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~20                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~20                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|result_node[0]~0                      ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|result_node[0]~0                ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~21                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~21                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~22                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~22                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~24                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~24                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~26                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~26                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~31                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~31                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~33                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~33                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~35                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~35                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~41                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~41                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~42                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~42                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|result_node[0]~1                      ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|result_node[0]~1                ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|result_node[0]                        ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|result_node[0]                  ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~0                                   ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~0                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~2                                   ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~2                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~4                                   ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~4                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~9                                   ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~9                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~11                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~11                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~13                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~13                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~19                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~19                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~20                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~20                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|result_node[0]~0                      ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|result_node[0]~0                ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~21                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~21                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~22                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~22                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~24                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~24                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~26                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~26                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~31                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~31                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~33                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~33                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~35                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~35                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~41                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~41                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~42                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~42                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|result_node[0]~1                      ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|result_node[0]~1                ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|result_node[0]                        ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|result_node[0]                  ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~0                                    ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~0                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~2                                    ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~2                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~4                                    ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~4                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~9                                    ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~9                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~11                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~11                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~13                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~13                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~19                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~19                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~20                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~20                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|result_node[0]~0                       ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|result_node[0]~0                 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~21                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~21                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~22                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~22                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~24                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~24                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~26                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~26                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~31                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~31                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~33                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~33                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~35                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~35                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~41                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~41                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~42                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~42                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|result_node[0]~1                       ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|result_node[0]~1                 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|result_node[0]                         ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|result_node[0]                   ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~0                                    ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~0                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~2                                    ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~2                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~4                                    ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~4                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~9                                    ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~9                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~11                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~11                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~13                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~13                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~19                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~19                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~20                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~20                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]~0                       ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]~0                 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~21                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~21                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~22                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~22                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~24                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~24                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~26                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~26                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~31                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~31                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~33                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~33                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~35                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~35                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~41                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~41                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~42                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~42                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]~1                       ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]~1                 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]                         ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]                   ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|result_node[0]~0                       ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|result_node[0]~0                 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~21                                   ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~21                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~24                                   ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~24                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~26                                   ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~26                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~33                                   ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~33                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~35                                   ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~35                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~0                                    ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~0                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~1                                    ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~1                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~2                                    ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~2                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~6                                    ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~6                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0                       ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0                 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~9                                    ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~9                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~10                                   ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~10                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~14                                   ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~14                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~17                                   ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~17                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~2                                    ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~2                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~4                                    ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~4                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~9                                    ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~9                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~11                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~11                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~13                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~13                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|result_node[0]~0                       ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|result_node[0]~0                 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~21                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~21                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~24                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~24                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~26                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~26                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~27                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~27                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~33                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~33                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~35                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~35                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~36                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~36                             ; out0             ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                         ; Output Port Name                                                                            ; Output Port Type ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; |processador|dadoMemoria[0]                                                                       ; |processador|dadoMemoria[0]                                                                 ; pin_out          ;
; |processador|dadoMemoria[1]                                                                       ; |processador|dadoMemoria[1]                                                                 ; pin_out          ;
; |processador|dadoMemoria[2]                                                                       ; |processador|dadoMemoria[2]                                                                 ; pin_out          ;
; |processador|dadoMemoria[3]                                                                       ; |processador|dadoMemoria[3]                                                                 ; pin_out          ;
; |processador|dadoMemoria[4]                                                                       ; |processador|dadoMemoria[4]                                                                 ; pin_out          ;
; |processador|dadoMemoria[5]                                                                       ; |processador|dadoMemoria[5]                                                                 ; pin_out          ;
; |processador|dadoMemoria[6]                                                                       ; |processador|dadoMemoria[6]                                                                 ; pin_out          ;
; |processador|dadoMemoria[7]                                                                       ; |processador|dadoMemoria[7]                                                                 ; pin_out          ;
; |processador|dadoMemoria[8]                                                                       ; |processador|dadoMemoria[8]                                                                 ; pin_out          ;
; |processador|dadoMemoria[9]                                                                       ; |processador|dadoMemoria[9]                                                                 ; pin_out          ;
; |processador|dadoMemoria[10]                                                                      ; |processador|dadoMemoria[10]                                                                ; pin_out          ;
; |processador|dadoMemoria[11]                                                                      ; |processador|dadoMemoria[11]                                                                ; pin_out          ;
; |processador|dadoMemoria[12]                                                                      ; |processador|dadoMemoria[12]                                                                ; pin_out          ;
; |processador|dadoMemoria[13]                                                                      ; |processador|dadoMemoria[13]                                                                ; pin_out          ;
; |processador|dadoMemoria[14]                                                                      ; |processador|dadoMemoria[14]                                                                ; pin_out          ;
; |processador|dadoMemoria[15]                                                                      ; |processador|dadoMemoria[15]                                                                ; pin_out          ;
; |processador|enderecoMemoria[0]                                                                   ; |processador|enderecoMemoria[0]                                                             ; pin_out          ;
; |processador|enderecoMemoria[1]                                                                   ; |processador|enderecoMemoria[1]                                                             ; pin_out          ;
; |processador|enderecoMemoria[2]                                                                   ; |processador|enderecoMemoria[2]                                                             ; pin_out          ;
; |processador|enderecoMemoria[3]                                                                   ; |processador|enderecoMemoria[3]                                                             ; pin_out          ;
; |processador|enderecoMemoria[4]                                                                   ; |processador|enderecoMemoria[4]                                                             ; pin_out          ;
; |processador|enderecoMemoria[5]                                                                   ; |processador|enderecoMemoria[5]                                                             ; pin_out          ;
; |processador|enderecoMemoria[6]                                                                   ; |processador|enderecoMemoria[6]                                                             ; pin_out          ;
; |processador|enderecoMemoria[7]                                                                   ; |processador|enderecoMemoria[7]                                                             ; pin_out          ;
; |processador|pOUTPUT[0]                                                                           ; |processador|pOUTPUT[0]                                                                     ; pin_out          ;
; |processador|pOUTPUT[1]                                                                           ; |processador|pOUTPUT[1]                                                                     ; pin_out          ;
; |processador|pOUTPUT[2]                                                                           ; |processador|pOUTPUT[2]                                                                     ; pin_out          ;
; |processador|pOUTPUT[3]                                                                           ; |processador|pOUTPUT[3]                                                                     ; pin_out          ;
; |processador|pOUTPUT[4]                                                                           ; |processador|pOUTPUT[4]                                                                     ; pin_out          ;
; |processador|pOUTPUT[5]                                                                           ; |processador|pOUTPUT[5]                                                                     ; pin_out          ;
; |processador|pOUTPUT[6]                                                                           ; |processador|pOUTPUT[6]                                                                     ; pin_out          ;
; |processador|pOUTPUT[7]                                                                           ; |processador|pOUTPUT[7]                                                                     ; pin_out          ;
; |processador|SelJMP                                                                               ; |processador|SelJMP                                                                         ; pin_out          ;
; |processador|SelDesv                                                                              ; |processador|SelDesv                                                                        ; pin_out          ;
; |processador|Wr                                                                                   ; |processador|Wr                                                                             ; pin_out          ;
; |processador|selDtWr                                                                              ; |processador|selDtWr                                                                        ; pin_out          ;
; |processador|dadoWr[0]                                                                            ; |processador|dadoWr[0]                                                                      ; pin_out          ;
; |processador|dadoWr[1]                                                                            ; |processador|dadoWr[1]                                                                      ; pin_out          ;
; |processador|dadoWr[2]                                                                            ; |processador|dadoWr[2]                                                                      ; pin_out          ;
; |processador|dadoWr[3]                                                                            ; |processador|dadoWr[3]                                                                      ; pin_out          ;
; |processador|dadoWr[4]                                                                            ; |processador|dadoWr[4]                                                                      ; pin_out          ;
; |processador|dadoWr[5]                                                                            ; |processador|dadoWr[5]                                                                      ; pin_out          ;
; |processador|dadoWr[6]                                                                            ; |processador|dadoWr[6]                                                                      ; pin_out          ;
; |processador|dadoWr[7]                                                                            ; |processador|dadoWr[7]                                                                      ; pin_out          ;
; |processador|addRegWr[0]                                                                          ; |processador|addRegWr[0]                                                                    ; pin_out          ;
; |processador|addRegWr[1]                                                                          ; |processador|addRegWr[1]                                                                    ; pin_out          ;
; |processador|addRegWr[2]                                                                          ; |processador|addRegWr[2]                                                                    ; pin_out          ;
; |processador|addR1[0]                                                                             ; |processador|addR1[0]                                                                       ; pin_out          ;
; |processador|addR1[1]                                                                             ; |processador|addR1[1]                                                                       ; pin_out          ;
; |processador|addR1[2]                                                                             ; |processador|addR1[2]                                                                       ; pin_out          ;
; |processador|addR2[0]                                                                             ; |processador|addR2[0]                                                                       ; pin_out          ;
; |processador|addR2[1]                                                                             ; |processador|addR2[1]                                                                       ; pin_out          ;
; |processador|addR2[2]                                                                             ; |processador|addR2[2]                                                                       ; pin_out          ;
; |processador|R1[0]                                                                                ; |processador|R1[0]                                                                          ; pin_out          ;
; |processador|R1[1]                                                                                ; |processador|R1[1]                                                                          ; pin_out          ;
; |processador|R1[2]                                                                                ; |processador|R1[2]                                                                          ; pin_out          ;
; |processador|R1[3]                                                                                ; |processador|R1[3]                                                                          ; pin_out          ;
; |processador|R1[4]                                                                                ; |processador|R1[4]                                                                          ; pin_out          ;
; |processador|R1[5]                                                                                ; |processador|R1[5]                                                                          ; pin_out          ;
; |processador|R1[6]                                                                                ; |processador|R1[6]                                                                          ; pin_out          ;
; |processador|R1[7]                                                                                ; |processador|R1[7]                                                                          ; pin_out          ;
; |processador|R2[0]                                                                                ; |processador|R2[0]                                                                          ; pin_out          ;
; |processador|R2[1]                                                                                ; |processador|R2[1]                                                                          ; pin_out          ;
; |processador|R2[2]                                                                                ; |processador|R2[2]                                                                          ; pin_out          ;
; |processador|R2[3]                                                                                ; |processador|R2[3]                                                                          ; pin_out          ;
; |processador|R2[4]                                                                                ; |processador|R2[4]                                                                          ; pin_out          ;
; |processador|R2[5]                                                                                ; |processador|R2[5]                                                                          ; pin_out          ;
; |processador|R2[6]                                                                                ; |processador|R2[6]                                                                          ; pin_out          ;
; |processador|R2[7]                                                                                ; |processador|R2[7]                                                                          ; pin_out          ;
; |processador|ResultULA[0]                                                                         ; |processador|ResultULA[0]                                                                   ; pin_out          ;
; |processador|ResultULA[1]                                                                         ; |processador|ResultULA[1]                                                                   ; pin_out          ;
; |processador|ResultULA[2]                                                                         ; |processador|ResultULA[2]                                                                   ; pin_out          ;
; |processador|ResultULA[3]                                                                         ; |processador|ResultULA[3]                                                                   ; pin_out          ;
; |processador|ResultULA[4]                                                                         ; |processador|ResultULA[4]                                                                   ; pin_out          ;
; |processador|ResultULA[5]                                                                         ; |processador|ResultULA[5]                                                                   ; pin_out          ;
; |processador|ResultULA[6]                                                                         ; |processador|ResultULA[6]                                                                   ; pin_out          ;
; |processador|ResultULA[7]                                                                         ; |processador|ResultULA[7]                                                                   ; pin_out          ;
; |processador|estado[2]                                                                            ; |processador|estado[2]                                                                      ; pin_out          ;
; |processador|ctrl:ctrl|selDtWr~0                                                                  ; |processador|ctrl:ctrl|selDtWr~0                                                            ; out              ;
; |processador|ctrl:ctrl|Wr~0                                                                       ; |processador|ctrl:ctrl|Wr~0                                                                 ; out0             ;
; |processador|ctrl:ctrl|Wr~1                                                                       ; |processador|ctrl:ctrl|Wr~1                                                                 ; out              ;
; |processador|ctrl:ctrl|LdOUTPUT~0                                                                 ; |processador|ctrl:ctrl|LdOUTPUT~0                                                           ; out              ;
; |processador|ctrl:ctrl|SelJMP~0                                                                   ; |processador|ctrl:ctrl|SelJMP~0                                                             ; out0             ;
; |processador|ctrl:ctrl|SelDesv~0                                                                  ; |processador|ctrl:ctrl|SelDesv~0                                                            ; out0             ;
; |processador|ctrl:ctrl|estado[2]                                                                  ; |processador|ctrl:ctrl|estado[2]                                                            ; regout           ;
; |processador|ctrl:ctrl|SelJMP                                                                     ; |processador|ctrl:ctrl|SelJMP                                                               ; regout           ;
; |processador|ctrl:ctrl|SelDesv                                                                    ; |processador|ctrl:ctrl|SelDesv                                                              ; regout           ;
; |processador|ctrl:ctrl|selDtWr                                                                    ; |processador|ctrl:ctrl|selDtWr                                                              ; regout           ;
; |processador|ctrl:ctrl|Wr                                                                         ; |processador|ctrl:ctrl|Wr                                                                   ; regout           ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a0  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[0]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a1  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[1]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a2  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[2]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a3  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[3]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a4  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[4]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a5  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[5]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a6  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[6]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a7  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[7]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a8  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[8]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a9  ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[9]  ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a10 ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[10] ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a11 ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[11] ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a12 ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[12] ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a13 ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[13] ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a14 ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[14] ; portadataout0    ;
; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ram_block1a15 ; |processador|rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|q_a[15] ; portadataout0    ;
; |processador|ctrl:ctrl|Selector1~0                                                                ; |processador|ctrl:ctrl|Selector1~0                                                          ; out0             ;
; |processador|ctrl:ctrl|Selector1~1                                                                ; |processador|ctrl:ctrl|Selector1~1                                                          ; out0             ;
; |processador|ctrl:ctrl|Selector2~0                                                                ; |processador|ctrl:ctrl|Selector2~0                                                          ; out0             ;
; |processador|ctrl:ctrl|Selector2~1                                                                ; |processador|ctrl:ctrl|Selector2~1                                                          ; out0             ;
; |processador|ctrl:ctrl|Decoder0~0                                                                 ; |processador|ctrl:ctrl|Decoder0~0                                                           ; out0             ;
; |processador|ctrl:ctrl|Decoder0~1                                                                 ; |processador|ctrl:ctrl|Decoder0~1                                                           ; out0             ;
; |processador|ctrl:ctrl|Decoder0~2                                                                 ; |processador|ctrl:ctrl|Decoder0~2                                                           ; out0             ;
; |processador|ctrl:ctrl|Decoder0~3                                                                 ; |processador|ctrl:ctrl|Decoder0~3                                                           ; out0             ;
; |processador|ctrl:ctrl|Decoder0~4                                                                 ; |processador|ctrl:ctrl|Decoder0~4                                                           ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~0                                   ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~0                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~2                                   ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~2                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~4                                   ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~4                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~9                                   ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~9                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~11                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~11                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~13                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~13                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~19                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~19                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~20                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~20                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|result_node[0]~0                      ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|result_node[0]~0                ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~21                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~21                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~22                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~22                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~24                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~24                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~26                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~26                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~31                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~31                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~33                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~33                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~35                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~35                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~41                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~41                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~42                                  ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|_~42                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|result_node[0]~1                      ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|result_node[0]~1                ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|result_node[0]                        ; |processador|ctrl:ctrl|lpm_mux:Mux11|mux_3nc:auto_generated|result_node[0]                  ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~0                                   ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~0                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~2                                   ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~2                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~4                                   ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~4                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~9                                   ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~9                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~11                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~11                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~13                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~13                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~19                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~19                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~20                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~20                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|result_node[0]~0                      ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|result_node[0]~0                ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~21                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~21                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~22                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~22                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~24                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~24                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~26                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~26                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~31                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~31                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~33                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~33                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~35                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~35                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~41                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~41                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~42                                  ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|_~42                            ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|result_node[0]~1                      ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|result_node[0]~1                ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|result_node[0]                        ; |processador|ctrl:ctrl|lpm_mux:Mux10|mux_3nc:auto_generated|result_node[0]                  ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~0                                    ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~0                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~2                                    ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~2                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~4                                    ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~4                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~9                                    ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~9                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~11                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~11                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~13                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~13                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~19                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~19                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~20                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~20                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|result_node[0]~0                       ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|result_node[0]~0                 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~21                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~21                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~22                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~22                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~24                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~24                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~26                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~26                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~31                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~31                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~33                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~33                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~35                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~35                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~41                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~41                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~42                                   ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|_~42                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|result_node[0]~1                       ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|result_node[0]~1                 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|result_node[0]                         ; |processador|ctrl:ctrl|lpm_mux:Mux5|mux_3nc:auto_generated|result_node[0]                   ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~0                                    ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~0                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~2                                    ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~2                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~4                                    ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~4                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~9                                    ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~9                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~11                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~11                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~13                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~13                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~19                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~19                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~20                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~20                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]~0                       ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]~0                 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~21                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~21                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~22                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~22                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~24                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~24                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~26                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~26                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~31                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~31                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~33                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~33                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~35                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~35                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~41                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~41                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~42                                   ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|_~42                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]~1                       ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]~1                 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]                         ; |processador|ctrl:ctrl|lpm_mux:Mux4|mux_3nc:auto_generated|result_node[0]                   ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|result_node[0]~0                       ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|result_node[0]~0                 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~21                                   ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~21                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~24                                   ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~24                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~26                                   ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~26                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~33                                   ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~33                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~35                                   ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~35                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~40                                   ; |processador|ctrl:ctrl|lpm_mux:Mux3|mux_3nc:auto_generated|_~40                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~0                                    ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~0                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~1                                    ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~1                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~2                                    ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~2                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~6                                    ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~6                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0                       ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|result_node[0]~0                 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~9                                    ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~9                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~10                                   ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~10                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~14                                   ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~14                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~17                                   ; |processador|ctrl:ctrl|lpm_mux:Mux2|mux_umc:auto_generated|_~17                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~2                                    ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~2                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~4                                    ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~4                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~9                                    ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~9                              ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~11                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~11                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~13                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~13                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|result_node[0]~0                       ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|result_node[0]~0                 ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~21                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~21                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~24                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~24                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~26                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~26                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~27                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~27                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~33                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~33                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~35                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~35                             ; out0             ;
; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~36                                   ; |processador|ctrl:ctrl|lpm_mux:Mux1|mux_3nc:auto_generated|_~36                             ; out0             ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 16 13:08:14 2016
Info: Command: quartus_sim --simulation_results_format=VWF Nano -c Top
Info (324025): Using vector source file "C:/Users/Abner/Documents/Rural/2016-1/Circuitos_Digitais/Projetos da Disciplina/Nano - Copia/Processador.vwf"
Warning (328012): Can't find signal in vector source file for input pin "|processador|pINPUT[0]"
Warning (328012): Can't find signal in vector source file for input pin "|processador|pINPUT[1]"
Warning (328012): Can't find signal in vector source file for input pin "|processador|pINPUT[2]"
Warning (328012): Can't find signal in vector source file for input pin "|processador|pINPUT[3]"
Warning (328012): Can't find signal in vector source file for input pin "|processador|pINPUT[4]"
Warning (328012): Can't find signal in vector source file for input pin "|processador|pINPUT[5]"
Warning (328012): Can't find signal in vector source file for input pin "|processador|pINPUT[6]"
Warning (328012): Can't find signal in vector source file for input pin "|processador|pINPUT[7]"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      46.78 %
Info (328052): Number of transitions in simulation is 16979
Info (324045): Vector file Top.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 337 megabytes
    Info: Processing ended: Thu Jun 16 13:08:15 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


