`timescale 1ns / 1ps
/*
PCæœºä¸Šå¼?ä¸²å£è°ƒè¯•åŠ©æ‰‹.
å‘é?ä¸€ä¸ªå­—ç¬?(æ³¢ç‰¹ç?9600ï¼Œæ•°æ®ä½8ä½ï¼Œåœæ­¢ä½?1ä½?)
åˆ°å¼€å‘æ¿ï¼ˆä¸­é—´é?šè¿‡ä¸²å£çº¿ç›¸è¿ï¼‰
FPGAæ”¶åˆ°å­—ç¬¦åï¼Œå›å‘ç»™PCæœºä¸Šï¼Œåœ¨ä¸²å£åŠ©æ‰‹ä¸Šæ˜¾ç¤?
*/


// WARNING: Do NOT edit the input and output ports in this file in a text
// editor if you plan to continue editing the block that represents it in
// the Block Editor! File corruption is VERY likely to occur.

// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions
// and other software and tools, and its AMPP partner logic
// functions, and any output files from any of the foregoing
// (including device programming or simulation files), and any
// associated documentation or information are expressly subject
// to the terms and conditions of the Intel Program License
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// Generated by Quartus Prime Version 18.0 (Build Build 614 04/24/2018)
// Created on Wed Jul 03 10:33:35 2019

//  Module Declaration
module urx
(
// {{ALTERA_ARGS_BEGIN}} DO NOT REMOVE THIS LINE!
clk, rst_n, rx, rx_data, rx_int
// {{ALTERA_ARGS_END}} DO NOT REMOVE THIS LINE!
);
// Port Declaration

// {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE!
input clk;
input rst_n;
input rx;
output [7:0] rx_data;
output rx_int;
// {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE!


wire bps_start1,clk_bps1;


speed_select		speed_rx(	
							.clk(clk),	
							.rst_n(rst_n),
							.bps_start(bps_start1),
							.clk_bps(clk_bps1)
						);

my_uart_rx			my_uart_rx(		
							.clk(clk),	
							.rst_n(rst_n),
							.rs232_rx(rx),
							.rx_data(rx_data),
							.rx_int(rx_int),
							.clk_bps(clk_bps1),
							.bps_start(bps_start1)
						);












endmodule
