--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml vga_game.twx vga_game.ncd -o vga_game.twr vga_game.pcf

Design file:              vga_game.ncd
Physical constraint file: vga_game.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dn_switch   |    3.875(R)|   -0.659(R)|CLK_BUFGP         |   0.000|
left_switch |    2.186(R)|   -0.786(R)|CLK_BUFGP         |   0.000|
right_switch|    3.467(R)|   -0.599(R)|CLK_BUFGP         |   0.000|
up_switch   |    2.016(R)|   -0.571(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
BLUE<0>     |   15.583(R)|CLK_BUFGP         |   0.000|
BLUE<1>     |   15.566(R)|CLK_BUFGP         |   0.000|
GREEN<0>    |   16.545(R)|CLK_BUFGP         |   0.000|
GREEN<1>    |   16.495(R)|CLK_BUFGP         |   0.000|
GREEN<2>    |   16.814(R)|CLK_BUFGP         |   0.000|
HS          |   10.818(R)|CLK_BUFGP         |   0.000|
RED<0>      |   16.181(R)|CLK_BUFGP         |   0.000|
RED<1>      |   16.069(R)|CLK_BUFGP         |   0.000|
RED<2>      |   16.069(R)|CLK_BUFGP         |   0.000|
VS          |   11.428(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.981|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jan  2 20:27:07 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



