/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for ANALOG_FRO
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_ANALOG_FRO.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for ANALOG_FRO
 *
 * CMSIS Peripheral Access Layer for ANALOG_FRO
 */

#if !defined(PERI_ANALOG_FRO_H_)
#define PERI_ANALOG_FRO_H_                       /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- ANALOG_FRO Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ANALOG_FRO_Peripheral_Access_Layer ANALOG_FRO Peripheral Access Layer
 * @{
 */

/** ANALOG_FRO - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[512];
  struct {                                         /* offset: 0x200 */
    __IO uint32_t RW;                                /**< Control Status, offset: 0x200 */
    __IO uint32_t SET;                               /**< Control Status, offset: 0x204 */
    __IO uint32_t CLR;                               /**< Control Status, offset: 0x208 */
    __IO uint32_t TOG;                               /**< Control Status, offset: 0x20C */
  } CSR;
  struct {                                         /* offset: 0x210 */
    __IO uint32_t RW;                                /**< Trim Configuration 1, offset: 0x210 */
    __IO uint32_t SET;                               /**< Trim Configuration 1, offset: 0x214 */
    __IO uint32_t CLR;                               /**< Trim Configuration 1, offset: 0x218 */
    __IO uint32_t TOG;                               /**< Trim Configuration 1, offset: 0x21C */
  } CNFG1;
  struct {                                         /* offset: 0x220 */
    __IO uint32_t RW;                                /**< Trim Configuration 2, offset: 0x220 */
    __IO uint32_t SET;                               /**< Trim Configuration 2, offset: 0x224 */
    __IO uint32_t CLR;                               /**< Trim Configuration 2, offset: 0x228 */
    __IO uint32_t TOG;                               /**< Trim Configuration 2, offset: 0x22C */
  } CNFG2;
  struct {                                         /* offset: 0x230 */
    __IO uint32_t RW;                                /**< FRO Trim, offset: 0x230 */
    __IO uint32_t SET;                               /**< FRO Trim, offset: 0x234 */
    __IO uint32_t CLR;                               /**< FRO Trim, offset: 0x238 */
    __IO uint32_t TOG;                               /**< FRO Trim, offset: 0x23C */
  } FROTRIM;
  struct {                                         /* offset: 0x240 */
    __IO uint32_t RW;                                /**< FRO Expected Trim Count, offset: 0x240 */
    __IO uint32_t SET;                               /**< FRO Expected Trim Count, offset: 0x244 */
    __IO uint32_t CLR;                               /**< FRO Expected Trim Count, offset: 0x248 */
    __IO uint32_t TOG;                               /**< FRO Expected Trim Count, offset: 0x24C */
  } TEXPCNT;
  struct {                                         /* offset: 0x250 */
    __I  uint32_t RW;                                /**< FRO Auto Tune Trim, offset: 0x250 */
    __I  uint32_t SET;                               /**< FRO Auto Tune Trim, offset: 0x254 */
    __I  uint32_t CLR;                               /**< FRO Auto Tune Trim, offset: 0x258 */
    __I  uint32_t TOG;                               /**< FRO Auto Tune Trim, offset: 0x25C */
  } AUTOTRIM;
  struct {                                         /* offset: 0x260 */
    __I  uint32_t RW;                                /**< FRO Trim Count, offset: 0x260 */
    __I  uint32_t SET;                               /**< FRO Trim Count, offset: 0x264 */
    __I  uint32_t CLR;                               /**< FRO Trim Count, offset: 0x268 */
    __I  uint32_t TOG;                               /**< FRO Trim Count, offset: 0x26C */
  } TRIMCNT;
       uint8_t RESERVED_1[16];
  struct {                                         /* offset: 0x280 */
    __IO uint32_t RW;                                /**< Trim Configuration 3, offset: 0x280 */
    __IO uint32_t SET;                               /**< Trim Configuration 3, offset: 0x284 */
    __IO uint32_t CLR;                               /**< Trim Configuration 3, offset: 0x288 */
    __IO uint32_t TOG;                               /**< Trim Configuration 3, offset: 0x28C */
  } CNFG3;
} ANALOG_FRO_Type;

/* ----------------------------------------------------------------------------
   -- ANALOG_FRO Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ANALOG_FRO_Register_Masks ANALOG_FRO Register Masks
 * @{
 */

/*! @name CSR - Control Status */
/*! @{ */

#define ANALOG_FRO_CSR_FROEN_MASK                (0x1U)
#define ANALOG_FRO_CSR_FROEN_SHIFT               (0U)
/*! FROEN - FRO Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define ANALOG_FRO_CSR_FROEN(x)                  (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CSR_FROEN_SHIFT)) & ANALOG_FRO_CSR_FROEN_MASK)

#define ANALOG_FRO_CSR_SMODE_MASK                (0x2U)
#define ANALOG_FRO_CSR_SMODE_SHIFT               (1U)
/*! SMODE - Suspend Mode
 *  0b0..Disable
 *  0b1..Enable
 */
#define ANALOG_FRO_CSR_SMODE(x)                  (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CSR_SMODE_SHIFT)) & ANALOG_FRO_CSR_SMODE_MASK)

#define ANALOG_FRO_CSR_TREN_MASK                 (0x10U)
#define ANALOG_FRO_CSR_TREN_SHIFT                (4U)
/*! TREN - FRO Trim Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define ANALOG_FRO_CSR_TREN(x)                   (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CSR_TREN_SHIFT)) & ANALOG_FRO_CSR_TREN_MASK)

#define ANALOG_FRO_CSR_TRUPEN_MASK               (0x20U)
#define ANALOG_FRO_CSR_TRUPEN_SHIFT              (5U)
/*! TRUPEN - FRO Autotrim Update Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define ANALOG_FRO_CSR_TRUPEN(x)                 (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CSR_TRUPEN_SHIFT)) & ANALOG_FRO_CSR_TRUPEN_MASK)

#define ANALOG_FRO_CSR_COARSEN_MASK              (0x40U)
#define ANALOG_FRO_CSR_COARSEN_SHIFT             (6U)
/*! COARSEN - Coarse Trim Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define ANALOG_FRO_CSR_COARSEN(x)                (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CSR_COARSEN_SHIFT)) & ANALOG_FRO_CSR_COARSEN_MASK)

#define ANALOG_FRO_CSR_TUNEONCE_MASK             (0x80U)
#define ANALOG_FRO_CSR_TUNEONCE_SHIFT            (7U)
/*! TUNEONCE - Tune Once Control */
#define ANALOG_FRO_CSR_TUNEONCE(x)               (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CSR_TUNEONCE_SHIFT)) & ANALOG_FRO_CSR_TUNEONCE_MASK)

#define ANALOG_FRO_CSR_CLKGATE_MASK              (0x1F00U)
#define ANALOG_FRO_CSR_CLKGATE_SHIFT             (8U)
/*! CLKGATE - FRO Clock Enable
 *  0b0xxxx..Disables FRO divider 10 clock
 *  0b1xxxx..Enables FRO divider 10 clock
 *  0bx0xxx..Disables FRO divider 6 clock
 *  0bx1xxx..Enables FRO divider 6 clock
 *  0bxx0xx..Disables FRO divider 3 clock
 *  0bxx1xx..Enables FRO divider 3 clock
 *  0bxxx0x..Disables FRO divider 2 clock
 *  0bxxx1x..Enables FRO divider 2 clock
 *  0bxxxx0..Disables FRO divider 1 clock
 *  0bxxxx1..Enables FRO divider 1 clock
 */
#define ANALOG_FRO_CSR_CLKGATE(x)                (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CSR_CLKGATE_SHIFT)) & ANALOG_FRO_CSR_CLKGATE_MASK)

#define ANALOG_FRO_CSR_LOL_ERR_MASK              (0x10000U)
#define ANALOG_FRO_CSR_LOL_ERR_SHIFT             (16U)
/*! LOL_ERR - Loss-of-Lock Error Flag
 *  0b0..Not detected
 *  0b1..Detected
 */
#define ANALOG_FRO_CSR_LOL_ERR(x)                (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CSR_LOL_ERR_SHIFT)) & ANALOG_FRO_CSR_LOL_ERR_MASK)

#define ANALOG_FRO_CSR_TUNE_ERR_MASK             (0x20000U)
#define ANALOG_FRO_CSR_TUNE_ERR_SHIFT            (17U)
/*! TUNE_ERR - Tune Error Flag
 *  0b0..Not detected
 *  0b1..Detected
 */
#define ANALOG_FRO_CSR_TUNE_ERR(x)               (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CSR_TUNE_ERR_SHIFT)) & ANALOG_FRO_CSR_TUNE_ERR_MASK)

#define ANALOG_FRO_CSR_TRUPREQ_MASK              (0x40000U)
#define ANALOG_FRO_CSR_TRUPREQ_SHIFT             (18U)
/*! TRUPREQ - Trim Update Request Flag
 *  0b0..Not detected
 *  0b1..Detected
 */
#define ANALOG_FRO_CSR_TRUPREQ(x)                (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CSR_TRUPREQ_SHIFT)) & ANALOG_FRO_CSR_TRUPREQ_MASK)

#define ANALOG_FRO_CSR_TRIM_LOCK_MASK            (0x1000000U)
#define ANALOG_FRO_CSR_TRIM_LOCK_SHIFT           (24U)
/*! TRIM_LOCK - FRO Trim Lock Flag
 *  0b0..Not locked
 *  0b1..Locked
 */
#define ANALOG_FRO_CSR_TRIM_LOCK(x)              (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CSR_TRIM_LOCK_SHIFT)) & ANALOG_FRO_CSR_TRIM_LOCK_MASK)

#define ANALOG_FRO_CSR_TUNEONCE_DONE_MASK        (0x2000000U)
#define ANALOG_FRO_CSR_TUNEONCE_DONE_SHIFT       (25U)
/*! TUNEONCE_DONE - FRO Tune Once Done Flag
 *  0b0..Not complete
 *  0b1..Complete
 */
#define ANALOG_FRO_CSR_TUNEONCE_DONE(x)          (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CSR_TUNEONCE_DONE_SHIFT)) & ANALOG_FRO_CSR_TUNEONCE_DONE_MASK)
/*! @} */

/*! @name CNFG1 - Trim Configuration 1 */
/*! @{ */

#define ANALOG_FRO_CNFG1_REFDIV_MASK             (0x7FFU)
#define ANALOG_FRO_CNFG1_REFDIV_SHIFT            (0U)
/*! REFDIV - OSC Reference Clock Divider */
#define ANALOG_FRO_CNFG1_REFDIV(x)               (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CNFG1_REFDIV_SHIFT)) & ANALOG_FRO_CNFG1_REFDIV_MASK)

#define ANALOG_FRO_CNFG1_FSTUPEN_MASK            (0x800U)
#define ANALOG_FRO_CNFG1_FSTUPEN_SHIFT           (11U)
/*! FSTUPEN - FRO Fast Startup Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define ANALOG_FRO_CNFG1_FSTUPEN(x)              (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CNFG1_FSTUPEN_SHIFT)) & ANALOG_FRO_CNFG1_FSTUPEN_MASK)

#define ANALOG_FRO_CNFG1_LOL_ERR_IE_MASK         (0x1000U)
#define ANALOG_FRO_CNFG1_LOL_ERR_IE_SHIFT        (12U)
/*! LOL_ERR_IE - Loss-of-Lock Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define ANALOG_FRO_CNFG1_LOL_ERR_IE(x)           (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CNFG1_LOL_ERR_IE_SHIFT)) & ANALOG_FRO_CNFG1_LOL_ERR_IE_MASK)

#define ANALOG_FRO_CNFG1_TUNE_ERR_IE_MASK        (0x2000U)
#define ANALOG_FRO_CNFG1_TUNE_ERR_IE_SHIFT       (13U)
/*! TUNE_ERR_IE - Tune Error Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define ANALOG_FRO_CNFG1_TUNE_ERR_IE(x)          (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CNFG1_TUNE_ERR_IE_SHIFT)) & ANALOG_FRO_CNFG1_TUNE_ERR_IE_MASK)

#define ANALOG_FRO_CNFG1_TRUPREQ_IE_MASK         (0x4000U)
#define ANALOG_FRO_CNFG1_TRUPREQ_IE_SHIFT        (14U)
/*! TRUPREQ_IE - Trim Update Request Interrupt Enable
 *  0b0..Disable
 *  0b1..Enable
 */
#define ANALOG_FRO_CNFG1_TRUPREQ_IE(x)           (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CNFG1_TRUPREQ_IE_SHIFT)) & ANALOG_FRO_CNFG1_TRUPREQ_IE_MASK)

#define ANALOG_FRO_CNFG1_RFCLKCNT_MASK           (0xFFFF0000U)
#define ANALOG_FRO_CNFG1_RFCLKCNT_SHIFT          (16U)
/*! RFCLKCNT - Reference Clock Counter */
#define ANALOG_FRO_CNFG1_RFCLKCNT(x)             (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CNFG1_RFCLKCNT_SHIFT)) & ANALOG_FRO_CNFG1_RFCLKCNT_MASK)
/*! @} */

/*! @name CNFG2 - Trim Configuration 2 */
/*! @{ */

#define ANALOG_FRO_CNFG2_FRODIV_MASK             (0x7U)
#define ANALOG_FRO_CNFG2_FRODIV_SHIFT            (0U)
/*! FRODIV - FRO Clock Divider */
#define ANALOG_FRO_CNFG2_FRODIV(x)               (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CNFG2_FRODIV_SHIFT)) & ANALOG_FRO_CNFG2_FRODIV_MASK)

#define ANALOG_FRO_CNFG2_CLKGATE_MASK            (0x10U)
#define ANALOG_FRO_CNFG2_CLKGATE_SHIFT           (4U)
/*! CLKGATE - FRO 8M Clock Gate Enable */
#define ANALOG_FRO_CNFG2_CLKGATE(x)              (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CNFG2_CLKGATE_SHIFT)) & ANALOG_FRO_CNFG2_CLKGATE_MASK)

#define ANALOG_FRO_CNFG2_TRIM1_DELAY_MASK        (0xFFF0000U)
#define ANALOG_FRO_CNFG2_TRIM1_DELAY_SHIFT       (16U)
/*! TRIM1_DELAY - Trim 1 Delay Register */
#define ANALOG_FRO_CNFG2_TRIM1_DELAY(x)          (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CNFG2_TRIM1_DELAY_SHIFT)) & ANALOG_FRO_CNFG2_TRIM1_DELAY_MASK)
/*! @} */

/*! @name FROTRIM - FRO Trim */
/*! @{ */

#define ANALOG_FRO_FROTRIM_FINE_TRIM_MASK        (0x7FU)
#define ANALOG_FRO_FROTRIM_FINE_TRIM_SHIFT       (0U)
/*! FINE_TRIM - Fine Trim */
#define ANALOG_FRO_FROTRIM_FINE_TRIM(x)          (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_FROTRIM_FINE_TRIM_SHIFT)) & ANALOG_FRO_FROTRIM_FINE_TRIM_MASK)

#define ANALOG_FRO_FROTRIM_COARSE_TRIM_MASK      (0xF80U)
#define ANALOG_FRO_FROTRIM_COARSE_TRIM_SHIFT     (7U)
/*! COARSE_TRIM - Coarse Trim */
#define ANALOG_FRO_FROTRIM_COARSE_TRIM(x)        (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_FROTRIM_COARSE_TRIM_SHIFT)) & ANALOG_FRO_FROTRIM_COARSE_TRIM_MASK)

#define ANALOG_FRO_FROTRIM_TRIMTEMP_MASK         (0x3F0000U)
#define ANALOG_FRO_FROTRIM_TRIMTEMP_SHIFT        (16U)
/*! TRIMTEMP - Trim Temperature */
#define ANALOG_FRO_FROTRIM_TRIMTEMP(x)           (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_FROTRIM_TRIMTEMP_SHIFT)) & ANALOG_FRO_FROTRIM_TRIMTEMP_MASK)
/*! @} */

/*! @name TEXPCNT - FRO Expected Trim Count */
/*! @{ */

#define ANALOG_FRO_TEXPCNT_TEXPCNT_MASK          (0xFFFFU)
#define ANALOG_FRO_TEXPCNT_TEXPCNT_SHIFT         (0U)
/*! TEXPCNT - Trim Expected Count */
#define ANALOG_FRO_TEXPCNT_TEXPCNT(x)            (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_TEXPCNT_TEXPCNT_SHIFT)) & ANALOG_FRO_TEXPCNT_TEXPCNT_MASK)

#define ANALOG_FRO_TEXPCNT_TEXPCNT_RANGE_MASK    (0xFF0000U)
#define ANALOG_FRO_TEXPCNT_TEXPCNT_RANGE_SHIFT   (16U)
/*! TEXPCNT_RANGE - Trim Expected Count Range */
#define ANALOG_FRO_TEXPCNT_TEXPCNT_RANGE(x)      (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_TEXPCNT_TEXPCNT_RANGE_SHIFT)) & ANALOG_FRO_TEXPCNT_TEXPCNT_RANGE_MASK)
/*! @} */

/*! @name AUTOTRIM - FRO Auto Tune Trim */
/*! @{ */

#define ANALOG_FRO_AUTOTRIM_AUTOTRIM_MASK        (0xFFFU)
#define ANALOG_FRO_AUTOTRIM_AUTOTRIM_SHIFT       (0U)
/*! AUTOTRIM - Auto Tune Trim Value */
#define ANALOG_FRO_AUTOTRIM_AUTOTRIM(x)          (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_AUTOTRIM_AUTOTRIM_SHIFT)) & ANALOG_FRO_AUTOTRIM_AUTOTRIM_MASK)
/*! @} */

/*! @name TRIMCNT - FRO Trim Count */
/*! @{ */

#define ANALOG_FRO_TRIMCNT_TRIMCNT_MASK          (0xFFFFFFFFU)
#define ANALOG_FRO_TRIMCNT_TRIMCNT_SHIFT         (0U)
/*! TRIMCNT - Trim Expected Count */
#define ANALOG_FRO_TRIMCNT_TRIMCNT(x)            (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_TRIMCNT_TRIMCNT_SHIFT)) & ANALOG_FRO_TRIMCNT_TRIMCNT_MASK)
/*! @} */

/*! @name CNFG3 - Trim Configuration 3 */
/*! @{ */

#define ANALOG_FRO_CNFG3_TRIM2_DELAY_MASK        (0xFFFU)
#define ANALOG_FRO_CNFG3_TRIM2_DELAY_SHIFT       (0U)
/*! TRIM2_DELAY - Trim 2 Delay Register */
#define ANALOG_FRO_CNFG3_TRIM2_DELAY(x)          (((uint32_t)(((uint32_t)(x)) << ANALOG_FRO_CNFG3_TRIM2_DELAY_SHIFT)) & ANALOG_FRO_CNFG3_TRIM2_DELAY_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group ANALOG_FRO_Register_Masks */


/*!
 * @}
 */ /* end of group ANALOG_FRO_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_ANALOG_FRO_H_ */

