#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14bf39c30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14bf3a870 .scope module, "TestBench" "TestBench" 3 4;
 .timescale 0 0;
v0x14bf55110_0 .var "Clk", 0 0;
v0x14bf551a0_0 .var "Reset", 0 0;
v0x14bf55230_0 .var/i "i", 31 0;
v0x14bf552c0_0 .var/i "outfile", 31 0;
v0x14bf55350_0 .var/i "start", 31 0;
E_0x14bf05db0 .event negedge, v0x14bf52910_0;
E_0x14bf11f30 .event anyedge, v0x14bf55350_0;
S_0x14bf39030 .scope module, "u_CPU" "CPU" 3 13, 4 1 0, S_0x14bf3a870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /NODIR 0 "";
v0x14bf54160_0 .net *"_ivl_13", 6 0, L_0x14bf56190;  1 drivers
v0x14bf54210_0 .net *"_ivl_15", 2 0, L_0x14bf56230;  1 drivers
v0x14bf542c0_0 .net "alu_ctrl", 2 0, v0x14bf50bd0_0;  1 drivers
v0x14bf543b0_0 .net "alu_data2", 31 0, L_0x14bf55a60;  1 drivers
v0x14bf54490_0 .net "alu_op", 1 0, v0x14bf51570_0;  1 drivers
v0x14bf545a0_0 .net "alu_result", 31 0, v0x14bf503d0_0;  1 drivers
v0x14bf54670_0 .net "alu_src", 0 0, v0x14bf51640_0;  1 drivers
v0x14bf54740_0 .net "clk_i", 0 0, v0x14bf55110_0;  1 drivers
v0x14bf54810_0 .net "imm_ext", 31 0, L_0x14bf55df0;  1 drivers
v0x14bf54920_0 .net "instr", 31 0, L_0x14bf56770;  1 drivers
v0x14bf549b0_0 .net "opcode", 6 0, L_0x14bf55430;  1 drivers
v0x14bf54a40_0 .net "pc_cur", 31 0, v0x14bf52a80_0;  1 drivers
v0x14bf54ad0_0 .net "pc_next", 31 0, L_0x14bf55830;  1 drivers
v0x14bf54ba0_0 .net "rd", 4 0, L_0x14bf55790;  1 drivers
v0x14bf54c30_0 .net "reg_write", 0 0, v0x14bf516d0_0;  1 drivers
v0x14bf54d00_0 .net "rs1", 4 0, L_0x14bf55550;  1 drivers
v0x14bf54d90_0 .net "rs1_data", 31 0, L_0x14bf569e0;  1 drivers
v0x14bf54f60_0 .net "rs2", 4 0, L_0x14bf55630;  1 drivers
v0x14bf54ff0_0 .net "rs2_data", 31 0, L_0x14bf56cd0;  1 drivers
v0x14bf55080_0 .net "rst_i", 0 0, v0x14bf551a0_0;  1 drivers
L_0x14bf55430 .part L_0x14bf56770, 0, 7;
L_0x14bf55550 .part L_0x14bf56770, 15, 5;
L_0x14bf55630 .part L_0x14bf56770, 20, 5;
L_0x14bf55790 .part L_0x14bf56770, 7, 5;
L_0x14bf560f0 .part L_0x14bf56770, 20, 12;
L_0x14bf56190 .part L_0x14bf56770, 25, 7;
L_0x14bf56230 .part L_0x14bf56770, 12, 3;
L_0x14bf563d0 .concat [ 3 7 0 0], L_0x14bf56230, L_0x14bf56190;
S_0x14bf04c60 .scope module, "u_ALU" "ALU" 4 58, 5 1 0, S_0x14bf39030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x14bf25d00 .param/l "ADD" 1 5 20, C4<011>;
P_0x14bf25d40 .param/l "ADDI" 1 5 23, C4<110>;
P_0x14bf25d80 .param/l "AND" 1 5 17, C4<000>;
P_0x14bf25dc0 .param/l "MUL" 1 5 22, C4<101>;
P_0x14bf25e00 .param/l "SLL" 1 5 19, C4<010>;
P_0x14bf25e40 .param/l "SRAI" 1 5 24, C4<111>;
P_0x14bf25e80 .param/l "SUB" 1 5 21, C4<100>;
P_0x14bf25ec0 .param/l "XOR" 1 5 18, C4<001>;
v0x14bf3b710_0 .net "ALUCtrl_i", 2 0, v0x14bf50bd0_0;  alias, 1 drivers
v0x14bf50260_0 .net "data1_i", 31 0, L_0x14bf569e0;  alias, 1 drivers
v0x14bf50310_0 .net "data2_i", 31 0, L_0x14bf55a60;  alias, 1 drivers
v0x14bf503d0_0 .var "data_o", 31 0;
E_0x14bf26540 .event anyedge, v0x14bf3b710_0, v0x14bf50260_0, v0x14bf50310_0;
S_0x14bf504e0 .scope module, "u_ALU_Control" "ALU_Control" 4 65, 6 1 0, S_0x14bf39030;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "func_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
P_0x14bf506b0 .param/l "ADD" 1 6 18, C4<011>;
P_0x14bf506f0 .param/l "ADDI" 1 6 21, C4<110>;
P_0x14bf50730 .param/l "AND" 1 6 15, C4<000>;
P_0x14bf50770 .param/l "MUL" 1 6 20, C4<101>;
P_0x14bf507b0 .param/l "SLL" 1 6 17, C4<010>;
P_0x14bf507f0 .param/l "SRAI" 1 6 22, C4<111>;
P_0x14bf50830 .param/l "SUB" 1 6 19, C4<100>;
P_0x14bf50870 .param/l "XOR" 1 6 16, C4<001>;
v0x14bf50bd0_0 .var "ALUCtrl_o", 2 0;
v0x14bf50ca0_0 .net "ALUOp_i", 1 0, v0x14bf51570_0;  alias, 1 drivers
v0x14bf50d40_0 .net "func_i", 9 0, L_0x14bf563d0;  1 drivers
E_0x14bf50b80 .event anyedge, v0x14bf50ca0_0, v0x14bf50d40_0;
S_0x14bf50e50 .scope module, "u_Add_PC" "Adder" 4 40, 7 1 0, S_0x14bf39030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x14bf51080_0 .net "data1_i", 31 0, v0x14bf52a80_0;  alias, 1 drivers
L_0x140068010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14bf51130_0 .net "data2_i", 31 0, L_0x140068010;  1 drivers
v0x14bf511e0_0 .net "data_o", 31 0, L_0x14bf55830;  alias, 1 drivers
L_0x14bf55830 .arith/sum 32, v0x14bf52a80_0, L_0x140068010;
S_0x14bf512f0 .scope module, "u_Control" "Control" 4 33, 8 1 0, S_0x14bf39030;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode_i";
    .port_info 1 /OUTPUT 2 "ALUOp_o";
    .port_info 2 /OUTPUT 1 "ALUSrc_o";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
v0x14bf51570_0 .var "ALUOp_o", 1 0;
v0x14bf51640_0 .var "ALUSrc_o", 0 0;
v0x14bf516d0_0 .var "RegWrite_o", 0 0;
v0x14bf51780_0 .net "opcode_i", 6 0, L_0x14bf55430;  alias, 1 drivers
E_0x14bf51510 .event anyedge, v0x14bf51780_0;
S_0x14bf51890 .scope module, "u_Instruction_Memory" "Instruction_Memory" 4 79, 9 1 0, S_0x14bf39030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x14bf56770 .functor BUFZ 32, L_0x14bf56470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14bf51ac0_0 .net *"_ivl_0", 31 0, L_0x14bf56470;  1 drivers
v0x14bf51b70_0 .net *"_ivl_2", 31 0, L_0x14bf565f0;  1 drivers
v0x14bf51c10_0 .net *"_ivl_4", 29 0, L_0x14bf56510;  1 drivers
L_0x1400680a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14bf51cc0_0 .net *"_ivl_6", 1 0, L_0x1400680a0;  1 drivers
v0x14bf51d70_0 .net "addr_i", 31 0, v0x14bf52a80_0;  alias, 1 drivers
v0x14bf51e50_0 .net "instr_o", 31 0, L_0x14bf56770;  alias, 1 drivers
v0x14bf51ef0 .array "memory", 255 0, 31 0;
L_0x14bf56470 .array/port v0x14bf51ef0, L_0x14bf565f0;
L_0x14bf56510 .part v0x14bf52a80_0, 2, 30;
L_0x14bf565f0 .concat [ 30 2 0 0], L_0x14bf56510, L_0x1400680a0;
S_0x14bf51fc0 .scope module, "u_MUX_ALUSrc" "MUX32" 4 46, 10 1 0, S_0x14bf39030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x140068058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14bf559b0 .functor XNOR 1, v0x14bf51640_0, L_0x140068058, C4<0>, C4<0>;
v0x14bf52200_0 .net/2u *"_ivl_0", 0 0, L_0x140068058;  1 drivers
v0x14bf522b0_0 .net *"_ivl_2", 0 0, L_0x14bf559b0;  1 drivers
v0x14bf52350_0 .net "data1_i", 31 0, L_0x14bf56cd0;  alias, 1 drivers
v0x14bf52410_0 .net "data2_i", 31 0, L_0x14bf55df0;  alias, 1 drivers
v0x14bf524c0_0 .net "data_o", 31 0, L_0x14bf55a60;  alias, 1 drivers
v0x14bf525a0_0 .net "select_i", 0 0, v0x14bf51640_0;  alias, 1 drivers
L_0x14bf55a60 .functor MUXZ 32, L_0x14bf55df0, L_0x14bf56cd0, L_0x14bf559b0, C4<>;
S_0x14bf52690 .scope module, "u_PC" "PC" 4 72, 11 1 0, S_0x14bf39030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /OUTPUT 32 "pc_o";
v0x14bf52910_0 .net "clk_i", 0 0, v0x14bf55110_0;  alias, 1 drivers
v0x14bf529c0_0 .net "pc_i", 31 0, L_0x14bf55830;  alias, 1 drivers
v0x14bf52a80_0 .var "pc_o", 31 0;
v0x14bf52b70_0 .net "rst_i", 0 0, v0x14bf551a0_0;  alias, 1 drivers
E_0x14bf528b0/0 .event negedge, v0x14bf52b70_0;
E_0x14bf528b0/1 .event posedge, v0x14bf52910_0;
E_0x14bf528b0 .event/or E_0x14bf528b0/0, E_0x14bf528b0/1;
S_0x14bf52c40 .scope module, "u_Registers" "Registers" 4 84, 12 1 0, S_0x14bf39030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 5 "RS1addr_i";
    .port_info 3 /INPUT 5 "RS2addr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RS1data_o";
    .port_info 8 /OUTPUT 32 "RS2data_o";
L_0x14bf569e0 .functor BUFZ 32, L_0x14bf56820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14bf56cd0 .functor BUFZ 32, L_0x14bf56a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14bf52f30_0 .net "RDaddr_i", 4 0, L_0x14bf55790;  alias, 1 drivers
v0x14bf52ff0_0 .net "RDdata_i", 31 0, v0x14bf503d0_0;  alias, 1 drivers
v0x14bf53090_0 .net "RS1addr_i", 4 0, L_0x14bf55550;  alias, 1 drivers
v0x14bf53140_0 .net "RS1data_o", 31 0, L_0x14bf569e0;  alias, 1 drivers
v0x14bf53200_0 .net "RS2addr_i", 4 0, L_0x14bf55630;  alias, 1 drivers
v0x14bf532e0_0 .net "RS2data_o", 31 0, L_0x14bf56cd0;  alias, 1 drivers
v0x14bf53380_0 .net "RegWrite_i", 0 0, v0x14bf516d0_0;  alias, 1 drivers
v0x14bf53430_0 .net *"_ivl_0", 31 0, L_0x14bf56820;  1 drivers
v0x14bf534c0_0 .net *"_ivl_10", 6 0, L_0x14bf56b50;  1 drivers
L_0x140068130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14bf535f0_0 .net *"_ivl_13", 1 0, L_0x140068130;  1 drivers
v0x14bf536a0_0 .net *"_ivl_2", 6 0, L_0x14bf568c0;  1 drivers
L_0x1400680e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14bf53750_0 .net *"_ivl_5", 1 0, L_0x1400680e8;  1 drivers
v0x14bf53800_0 .net *"_ivl_8", 31 0, L_0x14bf56a90;  1 drivers
v0x14bf538b0_0 .net "clk_i", 0 0, v0x14bf55110_0;  alias, 1 drivers
v0x14bf53960_0 .var/i "i", 31 0;
v0x14bf539f0 .array/s "register", 31 0, 31 0;
v0x14bf53a80_0 .net "rst_i", 0 0, v0x14bf551a0_0;  alias, 1 drivers
L_0x14bf56820 .array/port v0x14bf539f0, L_0x14bf568c0;
L_0x14bf568c0 .concat [ 5 2 0 0], L_0x14bf55550, L_0x1400680e8;
L_0x14bf56a90 .array/port v0x14bf539f0, L_0x14bf56b50;
L_0x14bf56b50 .concat [ 5 2 0 0], L_0x14bf55630, L_0x140068130;
S_0x14bf53c60 .scope module, "u_Sign_Extend" "Sign_Extend" 4 53, 13 1 0, S_0x14bf39030;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x14bf53e90_0 .net *"_ivl_1", 0 0, L_0x14bf55b40;  1 drivers
v0x14bf53f50_0 .net *"_ivl_2", 19 0, L_0x14bf55be0;  1 drivers
v0x14bf53ff0_0 .net "data_i", 11 0, L_0x14bf560f0;  1 drivers
v0x14bf54080_0 .net "data_o", 31 0, L_0x14bf55df0;  alias, 1 drivers
L_0x14bf55b40 .part L_0x14bf560f0, 11, 1;
LS_0x14bf55be0_0_0 .concat [ 1 1 1 1], L_0x14bf55b40, L_0x14bf55b40, L_0x14bf55b40, L_0x14bf55b40;
LS_0x14bf55be0_0_4 .concat [ 1 1 1 1], L_0x14bf55b40, L_0x14bf55b40, L_0x14bf55b40, L_0x14bf55b40;
LS_0x14bf55be0_0_8 .concat [ 1 1 1 1], L_0x14bf55b40, L_0x14bf55b40, L_0x14bf55b40, L_0x14bf55b40;
LS_0x14bf55be0_0_12 .concat [ 1 1 1 1], L_0x14bf55b40, L_0x14bf55b40, L_0x14bf55b40, L_0x14bf55b40;
LS_0x14bf55be0_0_16 .concat [ 1 1 1 1], L_0x14bf55b40, L_0x14bf55b40, L_0x14bf55b40, L_0x14bf55b40;
LS_0x14bf55be0_1_0 .concat [ 4 4 4 4], LS_0x14bf55be0_0_0, LS_0x14bf55be0_0_4, LS_0x14bf55be0_0_8, LS_0x14bf55be0_0_12;
LS_0x14bf55be0_1_4 .concat [ 4 0 0 0], LS_0x14bf55be0_0_16;
L_0x14bf55be0 .concat [ 16 4 0 0], LS_0x14bf55be0_1_0, LS_0x14bf55be0_1_4;
L_0x14bf55df0 .concat [ 12 20 0 0], L_0x14bf560f0, L_0x14bf55be0;
    .scope S_0x14bf512f0;
T_0 ;
    %wait E_0x14bf51510;
    %load/vec4 v0x14bf51780_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bf51570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf51640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf516d0_0, 0, 1;
    %jmp T_0.3;
T_0.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bf51570_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf51640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf516d0_0, 0, 1;
    %jmp T_0.3;
T_0.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14bf51570_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf51640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf516d0_0, 0, 1;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14bf04c60;
T_1 ;
    %wait E_0x14bf26540;
    %load/vec4 v0x14bf3b710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf503d0_0, 0, 32;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x14bf50260_0;
    %load/vec4 v0x14bf50310_0;
    %and;
    %store/vec4 v0x14bf503d0_0, 0, 32;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0x14bf50260_0;
    %load/vec4 v0x14bf50310_0;
    %xor;
    %store/vec4 v0x14bf503d0_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x14bf50260_0;
    %load/vec4 v0x14bf50310_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14bf503d0_0, 0, 32;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x14bf50260_0;
    %load/vec4 v0x14bf50310_0;
    %add;
    %store/vec4 v0x14bf503d0_0, 0, 32;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x14bf50260_0;
    %load/vec4 v0x14bf50310_0;
    %sub;
    %store/vec4 v0x14bf503d0_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x14bf50260_0;
    %load/vec4 v0x14bf50310_0;
    %mul;
    %store/vec4 v0x14bf503d0_0, 0, 32;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x14bf50260_0;
    %load/vec4 v0x14bf50310_0;
    %add;
    %store/vec4 v0x14bf503d0_0, 0, 32;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x14bf50260_0;
    %load/vec4 v0x14bf50310_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x14bf503d0_0, 0, 32;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14bf504e0;
T_2 ;
    %wait E_0x14bf50b80;
    %load/vec4 v0x14bf50ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x14bf50bd0_0, 0, 3;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x14bf50d40_0;
    %parti/s 3, 0, 2;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x14bf50bd0_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x14bf50bd0_0, 0, 3;
T_2.5 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x14bf50d40_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x14bf50bd0_0, 0, 3;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14bf50bd0_0, 0, 3;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x14bf50bd0_0, 0, 3;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x14bf50bd0_0, 0, 3;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x14bf50bd0_0, 0, 3;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x14bf50bd0_0, 0, 3;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x14bf50bd0_0, 0, 3;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14bf52690;
T_3 ;
    %wait E_0x14bf528b0;
    %load/vec4 v0x14bf52b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14bf52a80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x14bf529c0_0;
    %assign/vec4 v0x14bf52a80_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14bf52c40;
T_4 ;
    %wait E_0x14bf528b0;
    %load/vec4 v0x14bf53a80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf53960_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x14bf53960_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x14bf53960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bf539f0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14bf53960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x14bf53960_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14bf53380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x14bf52f30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x14bf52ff0_0;
    %load/vec4 v0x14bf52f30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bf539f0, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14bf3a870;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x14bf55110_0;
    %inv;
    %store/vec4 v0x14bf55110_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14bf3a870;
T_6 ;
    %vpi_call/w 3 19 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf55350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14bf55230_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x14bf55230_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14bf55230_0;
    %store/vec4a v0x14bf51ef0, 4, 0;
    %load/vec4 v0x14bf55230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14bf55230_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call/w 3 29 "$readmemb", "instruction.txt", v0x14bf51ef0 {0 0 0};
    %vpi_func 3 32 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x14bf552c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf55110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bf551a0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bf551a0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x14bf55350_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x14bf3a870;
T_7 ;
    %vpi_call/w 3 43 "$display", "INFO: loading inst from %s", "instruction.txt" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x14bf3a870;
T_8 ;
T_8.0 ;
    %load/vec4 v0x14bf55350_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_0x14bf11f30;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call/w 3 49 "$fdisplay", v0x14bf552c0_0, "PC = %6d", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 50 "$fdisplay", v0x14bf552c0_0, "Registers" {0 0 0};
    %vpi_call/w 3 51 "$fdisplay", v0x14bf552c0_0, "x0     = %6d, x8(s0)  = %6d, x16(a6) = %6d, x24(s8)  = %6d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 52 "$fdisplay", v0x14bf552c0_0, "x1(ra) = %6d, x9(s1)  = %6d, x17(a7) = %6d, x25(s9)  = %6d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 53 "$fdisplay", v0x14bf552c0_0, "x2(sp) = %6d, x10(a0) = %6d, x18(s2) = %6d, x26(s10) = %6d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 54 "$fdisplay", v0x14bf552c0_0, "x3(gp) = %6d, x11(a1) = %6d, x19(s3) = %6d, x27(s11) = %6d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 55 "$fdisplay", v0x14bf552c0_0, "x4(tp) = %6d, x12(a2) = %6d, x20(s4) = %6d, x28(t3)  = %6d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 56 "$fdisplay", v0x14bf552c0_0, "x5(t0) = %6d, x13(a3) = %6d, x21(s5) = %6d, x29(t4)  = %6d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 57 "$fdisplay", v0x14bf552c0_0, "x6(t1) = %6d, x14(a4) = %6d, x22(s6) = %6d, x30(t5)  = %6d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 58 "$fdisplay", v0x14bf552c0_0, "x7(t2) = %6d, x15(a5) = %6d, x23(s7) = %6d, x31(t6)  = %6d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 59 "$fdisplay", v0x14bf552c0_0, "\012" {0 0 0};
T_8.2 ;
    %load/vec4 v0x14bf52a80_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x14bf51ef0, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_8.3, 6;
    %wait E_0x14bf05db0;
    %vpi_call/w 3 65 "$fdisplay", v0x14bf552c0_0, "PC = %6d", v0x14bf52a80_0 {0 0 0};
    %vpi_call/w 3 68 "$fdisplay", v0x14bf552c0_0, "Registers" {0 0 0};
    %vpi_call/w 3 69 "$fdisplay", v0x14bf552c0_0, "x0     = %6d, x8(s0)  = %6d, x16(a6) = %6d, x24(s8)  = %6d", &A<v0x14bf539f0, 0>, &A<v0x14bf539f0, 8>, &A<v0x14bf539f0, 16>, &A<v0x14bf539f0, 24> {0 0 0};
    %vpi_call/w 3 74 "$fdisplay", v0x14bf552c0_0, "x1(ra) = %6d, x9(s1)  = %6d, x17(a7) = %6d, x25(s9)  = %6d", &A<v0x14bf539f0, 1>, &A<v0x14bf539f0, 9>, &A<v0x14bf539f0, 17>, &A<v0x14bf539f0, 25> {0 0 0};
    %vpi_call/w 3 79 "$fdisplay", v0x14bf552c0_0, "x2(sp) = %6d, x10(a0) = %6d, x18(s2) = %6d, x26(s10) = %6d", &A<v0x14bf539f0, 2>, &A<v0x14bf539f0, 10>, &A<v0x14bf539f0, 18>, &A<v0x14bf539f0, 26> {0 0 0};
    %vpi_call/w 3 84 "$fdisplay", v0x14bf552c0_0, "x3(gp) = %6d, x11(a1) = %6d, x19(s3) = %6d, x27(s11) = %6d", &A<v0x14bf539f0, 3>, &A<v0x14bf539f0, 11>, &A<v0x14bf539f0, 19>, &A<v0x14bf539f0, 27> {0 0 0};
    %vpi_call/w 3 89 "$fdisplay", v0x14bf552c0_0, "x4(tp) = %6d, x12(a2) = %6d, x20(s4) = %6d, x28(t3)  = %6d", &A<v0x14bf539f0, 4>, &A<v0x14bf539f0, 12>, &A<v0x14bf539f0, 20>, &A<v0x14bf539f0, 28> {0 0 0};
    %vpi_call/w 3 94 "$fdisplay", v0x14bf552c0_0, "x5(t0) = %6d, x13(a3) = %6d, x21(s5) = %6d, x29(t4)  = %6d", &A<v0x14bf539f0, 5>, &A<v0x14bf539f0, 13>, &A<v0x14bf539f0, 21>, &A<v0x14bf539f0, 29> {0 0 0};
    %vpi_call/w 3 99 "$fdisplay", v0x14bf552c0_0, "x6(t1) = %6d, x14(a4) = %6d, x22(s6) = %6d, x30(t5)  = %6d", &A<v0x14bf539f0, 6>, &A<v0x14bf539f0, 14>, &A<v0x14bf539f0, 22>, &A<v0x14bf539f0, 30> {0 0 0};
    %vpi_call/w 3 104 "$fdisplay", v0x14bf552c0_0, "x7(t2) = %6d, x15(a5) = %6d, x23(s7) = %6d, x31(t6)  = %6d", &A<v0x14bf539f0, 7>, &A<v0x14bf539f0, 15>, &A<v0x14bf539f0, 23>, &A<v0x14bf539f0, 31> {0 0 0};
    %vpi_call/w 3 109 "$fdisplay", v0x14bf552c0_0, "\012" {0 0 0};
    %jmp T_8.2;
T_8.3 ;
    %vpi_call/w 3 112 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14bf3a870;
T_9 ;
    %delay 5000, 0;
    %vpi_call/w 3 117 "$display", "Time out!" {0 0 0};
    %vpi_call/w 3 118 "$fclose", v0x14bf552c0_0 {0 0 0};
    %vpi_call/w 3 119 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "./code/tb/testbench.v";
    "./code/src/CPU.v";
    "./code/src/ALU.v";
    "./code/src/ALUControl.v";
    "./code/src/Adder.v";
    "./code/src/Control.v";
    "./code/supplied/Instruction_Memory.v";
    "./code/src/MUX32.v";
    "./code/supplied/PC.v";
    "./code/supplied/Registers.v";
    "./code/src/SignExtend.v";
