\hypertarget{classcontroller__cs}{}\section{controller\+\_\+cs Class Reference}
\label{classcontroller__cs}\index{controller\+\_\+cs@{controller\+\_\+cs}}


{\ttfamily \#include $<$controller\+\_\+cs.\+hpp$>$}



Inheritance diagram for controller\+\_\+cs\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=214pt]{d7/dd2/classcontroller__cs__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for controller\+\_\+cs\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d4/d78/classcontroller__cs__coll__graph}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classcontroller__cs_a54a2b1b31130cad07f1400b56db23e1b}{controller\+\_\+cs} (const \hyperlink{Parameter_8hpp_a37841774a6fcb479b597fdf8955eb4ea}{Parameter\+Const\+Ref} Param, const \hyperlink{hls__manager_8hpp_acd3842b8589fe52c08fc0b2fcc813bfe}{H\+L\+S\+\_\+manager\+Ref} \hyperlink{classHLS__step_ade85003a99d34134418451ddc46a18e9}{H\+L\+S\+Mgr}, unsigned int \hyperlink{classHLSFunctionStep_a3e6434fd86c698b0c70520b859bff5b0}{fun\+Id}, const Design\+Flow\+Manager\+Const\+Ref \hyperlink{classDesignFlowStep_ab770677ddf087613add30024e16a5554}{design\+\_\+flow\+\_\+manager}, const \hyperlink{hls__step_8hpp_ada16bc22905016180e26fc7e39537f8d}{H\+L\+S\+Flow\+Step\+\_\+\+Type} \hyperlink{classHLS__step_aefd59af15346ec3f10bf12bd756e6777}{hls\+\_\+flow\+\_\+step\+\_\+type})
\begin{DoxyCompactList}\small\item\em Constructor. \end{DoxyCompactList}\item 
virtual \hyperlink{classcontroller__cs_af7eaf329397fc69c0541defaa04663fa}{$\sim$controller\+\_\+cs} ()
\begin{DoxyCompactList}\small\item\em Destructor. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classcontroller__cs_a8e36030a52dc30ae10633fc28a45a2bb}{add\+\_\+common\+\_\+ports} (\hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} circuit)
\begin{DoxyCompactList}\small\item\em This member function adds the standard ports (clock, reset, done and command ones) to a circuit. \end{DoxyCompactList}\item 
void \hyperlink{classcontroller__cs_a2230a944eb2a06a9565aeec5c86c68e1}{add\+\_\+selector\+\_\+register\+\_\+file\+\_\+port} (\hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} circuit)
\item 
void \hyperlink{classcontroller__cs_a4edfec7623dd2b6abd2be4a994fb19e2}{add\+\_\+correct\+\_\+transition\+\_\+memory} (std\+::string state\+\_\+representation)
\begin{DoxyCompactList}\small\item\em Set the correct NP functionality. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}


Definition at line 44 of file controller\+\_\+cs.\+hpp.



\subsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classcontroller__cs_a54a2b1b31130cad07f1400b56db23e1b}\label{classcontroller__cs_a54a2b1b31130cad07f1400b56db23e1b}} 
\index{controller\+\_\+cs@{controller\+\_\+cs}!controller\+\_\+cs@{controller\+\_\+cs}}
\index{controller\+\_\+cs@{controller\+\_\+cs}!controller\+\_\+cs@{controller\+\_\+cs}}
\subsubsection{\texorpdfstring{controller\+\_\+cs()}{controller\_cs()}}
{\footnotesize\ttfamily controller\+\_\+cs\+::controller\+\_\+cs (\begin{DoxyParamCaption}\item[{const \hyperlink{Parameter_8hpp_a37841774a6fcb479b597fdf8955eb4ea}{Parameter\+Const\+Ref}}]{Param,  }\item[{const \hyperlink{hls__manager_8hpp_acd3842b8589fe52c08fc0b2fcc813bfe}{H\+L\+S\+\_\+manager\+Ref}}]{H\+L\+S\+Mgr,  }\item[{unsigned int}]{fun\+Id,  }\item[{const Design\+Flow\+Manager\+Const\+Ref}]{design\+\_\+flow\+\_\+manager,  }\item[{const \hyperlink{hls__step_8hpp_ada16bc22905016180e26fc7e39537f8d}{H\+L\+S\+Flow\+Step\+\_\+\+Type}}]{hls\+\_\+flow\+\_\+step\+\_\+type }\end{DoxyParamCaption})}



Constructor. 

utility include 

Definition at line 57 of file controller\+\_\+cs.\+cpp.

\mbox{\Hypertarget{classcontroller__cs_af7eaf329397fc69c0541defaa04663fa}\label{classcontroller__cs_af7eaf329397fc69c0541defaa04663fa}} 
\index{controller\+\_\+cs@{controller\+\_\+cs}!````~controller\+\_\+cs@{$\sim$controller\+\_\+cs}}
\index{````~controller\+\_\+cs@{$\sim$controller\+\_\+cs}!controller\+\_\+cs@{controller\+\_\+cs}}
\subsubsection{\texorpdfstring{$\sim$controller\+\_\+cs()}{~controller\_cs()}}
{\footnotesize\ttfamily controller\+\_\+cs\+::$\sim$controller\+\_\+cs (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [virtual]}}



Destructor. 



Definition at line 62 of file controller\+\_\+cs.\+cpp.



\subsection{Member Function Documentation}
\mbox{\Hypertarget{classcontroller__cs_a8e36030a52dc30ae10633fc28a45a2bb}\label{classcontroller__cs_a8e36030a52dc30ae10633fc28a45a2bb}} 
\index{controller\+\_\+cs@{controller\+\_\+cs}!add\+\_\+common\+\_\+ports@{add\+\_\+common\+\_\+ports}}
\index{add\+\_\+common\+\_\+ports@{add\+\_\+common\+\_\+ports}!controller\+\_\+cs@{controller\+\_\+cs}}
\subsubsection{\texorpdfstring{add\+\_\+common\+\_\+ports()}{add\_common\_ports()}}
{\footnotesize\ttfamily void controller\+\_\+cs\+::add\+\_\+common\+\_\+ports (\begin{DoxyParamCaption}\item[{\hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref}}]{circuit }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [virtual]}}



This member function adds the standard ports (clock, reset, done and command ones) to a circuit. 


\begin{DoxyParams}{Parameters}
{\em circuit} & it is the datastructure of the component where to add these ports \\
\hline
\end{DoxyParams}


Reimplemented from \hyperlink{classControllerCreatorBaseStep_aae1b2e6c9d6c8f5b4e3a7b6a26d1d56a}{Controller\+Creator\+Base\+Step}.



Definition at line 66 of file controller\+\_\+cs.\+cpp.



References Controller\+Creator\+Base\+Step\+::add\+\_\+common\+\_\+ports(), add\+\_\+selector\+\_\+register\+\_\+file\+\_\+port(), Design\+Flow\+Step\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+P\+E\+D\+A\+N\+T\+IC, H\+L\+S\+Function\+Step\+::fun\+Id, H\+L\+S\+\_\+step\+::\+H\+L\+S\+Mgr, and P\+R\+I\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d9/dfb/classcontroller__cs_a8e36030a52dc30ae10633fc28a45a2bb_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classcontroller__cs_a4edfec7623dd2b6abd2be4a994fb19e2}\label{classcontroller__cs_a4edfec7623dd2b6abd2be4a994fb19e2}} 
\index{controller\+\_\+cs@{controller\+\_\+cs}!add\+\_\+correct\+\_\+transition\+\_\+memory@{add\+\_\+correct\+\_\+transition\+\_\+memory}}
\index{add\+\_\+correct\+\_\+transition\+\_\+memory@{add\+\_\+correct\+\_\+transition\+\_\+memory}!controller\+\_\+cs@{controller\+\_\+cs}}
\subsubsection{\texorpdfstring{add\+\_\+correct\+\_\+transition\+\_\+memory()}{add\_correct\_transition\_memory()}}
{\footnotesize\ttfamily void controller\+\_\+cs\+::add\+\_\+correct\+\_\+transition\+\_\+memory (\begin{DoxyParamCaption}\item[{std\+::string}]{state\+\_\+representation }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}, {\ttfamily [virtual]}}



Set the correct NP functionality. 


\begin{DoxyParams}{Parameters}
{\em state\+\_\+representation} & is the state representation of the F\+SM \\
\hline
\end{DoxyParams}


Reimplemented from \hyperlink{classfsm__controller_a80e22f1c0437e36734f4339828e44e68}{fsm\+\_\+controller}.



Definition at line 96 of file controller\+\_\+cs.\+cpp.



References structural\+\_\+manager\+::add\+\_\+\+N\+P\+\_\+functionality(), N\+P\+\_\+functionality\+::\+F\+SM, N\+P\+\_\+functionality\+::\+F\+S\+M\+\_\+\+CS, H\+L\+S\+Function\+Step\+::fun\+Id, structural\+\_\+manager\+::get\+\_\+circ(), H\+L\+S\+\_\+step\+::\+H\+L\+S\+Mgr, and Controller\+Creator\+Base\+Step\+::\+SM.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d9/dfb/classcontroller__cs_a4edfec7623dd2b6abd2be4a994fb19e2_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classcontroller__cs_a2230a944eb2a06a9565aeec5c86c68e1}\label{classcontroller__cs_a2230a944eb2a06a9565aeec5c86c68e1}} 
\index{controller\+\_\+cs@{controller\+\_\+cs}!add\+\_\+selector\+\_\+register\+\_\+file\+\_\+port@{add\+\_\+selector\+\_\+register\+\_\+file\+\_\+port}}
\index{add\+\_\+selector\+\_\+register\+\_\+file\+\_\+port@{add\+\_\+selector\+\_\+register\+\_\+file\+\_\+port}!controller\+\_\+cs@{controller\+\_\+cs}}
\subsubsection{\texorpdfstring{add\+\_\+selector\+\_\+register\+\_\+file\+\_\+port()}{add\_selector\_register\_file\_port()}}
{\footnotesize\ttfamily void controller\+\_\+cs\+::add\+\_\+selector\+\_\+register\+\_\+file\+\_\+port (\begin{DoxyParamCaption}\item[{\hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref}}]{circuit }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [protected]}}

add selector port 

Definition at line 84 of file controller\+\_\+cs.\+cpp.



References structural\+\_\+manager\+::add\+\_\+port(), ceil\+\_\+log2(), Design\+Flow\+Step\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+P\+E\+D\+A\+N\+T\+IC, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+Y\+\_\+\+P\+E\+D\+A\+N\+T\+IC, port\+\_\+o\+::\+IN, Design\+Flow\+Step\+::parameters, P\+R\+I\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, S\+E\+L\+E\+C\+T\+O\+R\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+F\+I\+LE, Controller\+Creator\+Base\+Step\+::\+SM, and S\+TR.



Referenced by add\+\_\+common\+\_\+ports().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d9/dfb/classcontroller__cs_a2230a944eb2a06a9565aeec5c86c68e1_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=344pt]{d9/dfb/classcontroller__cs_a2230a944eb2a06a9565aeec5c86c68e1_icgraph}
\end{center}
\end{figure}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/osboxes/bambu/\+Pand\+A-\/bambu/src/\+H\+L\+S/architecture\+\_\+creation/controller\+\_\+creation/\hyperlink{controller__cs_8hpp}{controller\+\_\+cs.\+hpp}\item 
/home/osboxes/bambu/\+Pand\+A-\/bambu/src/\+H\+L\+S/architecture\+\_\+creation/controller\+\_\+creation/\hyperlink{controller__cs_8cpp}{controller\+\_\+cs.\+cpp}\end{DoxyCompactItemize}
