
Qflow static timing analysis logfile appended on Sun 24 Sep 01:53:26 BST 2023
Converting qrouter output to vesta delay format
Running rc2dly -r BundleParser.rc -l /usr/share/qflow/tech/osu018/osu018_stdcells.lib -d BundleParser.dly
Converting qrouter output to SPEF delay format
Running rc2dly -D : -r BundleParser.rc -l /usr/share/qflow/tech/osu018/osu018_stdcells.lib -d BundleParser.spef
Converting qrouter output to SDF delay format
Running rc2dly -r BundleParser.rc -l /usr/share/qflow/tech/osu018/osu018_stdcells.lib -d BundleParser.sdf
Running vesta static timing analysis with back-annotated extracted wire delays
vesta -c -d BundleParser.dly --long BundleParser.rtlnopwr.v /usr/share/qflow/tech/osu018/osu018_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu018_stdcells"
End of library at line 6141
Parsing module "BundleParser"
Lib read /usr/share/qflow/tech/osu018/osu018_stdcells.lib:  Processed 6142 lines.
Verilog netlist read:  Processed 24479 lines.
Number of paths analyzed:  2060

Top 20 maximum delay paths:
Path DFFPOSX1_653/CLK to DFFPOSX1_653/D delay 584.496 ps
      5.7 ps  clock_i_bF_buf20:   CLKBUF1_82/Y -> DFFPOSX1_653/CLK
    225.7 ps        _3645__26_: DFFPOSX1_653/Q ->  NAND2X1_375/A
    309.2 ps            _2508_:  NAND2X1_375/Y ->  OAI21X1_881/C
    387.4 ps             _651_:  OAI21X1_881/Y -> DFFPOSX1_653/D

   clock skew at destination = 0
   setup at destination = 197.087

Path DFFPOSX1_651/CLK to DFFPOSX1_651/D delay 569.002 ps
      4.2 ps  clock_i_bF_buf70:   CLKBUF1_32/Y -> DFFPOSX1_651/CLK
    223.5 ps        _3645__28_: DFFPOSX1_651/Q ->  NAND2X1_373/A
    297.3 ps            _2504_:  NAND2X1_373/Y ->  OAI21X1_879/C
    372.5 ps             _649_:  OAI21X1_879/Y -> DFFPOSX1_651/D

   clock skew at destination = 0
   setup at destination = 196.485

Path DFFPOSX1_661/CLK to DFFPOSX1_661/D delay 567.05 ps
      4.0 ps  clock_i_bF_buf70:   CLKBUF1_32/Y -> DFFPOSX1_661/CLK
    223.9 ps        _3645__18_: DFFPOSX1_661/Q ->  NAND2X1_383/A
    296.5 ps            _2524_:  NAND2X1_383/Y ->  OAI21X1_889/C
    370.8 ps             _659_:  OAI21X1_889/Y -> DFFPOSX1_661/D

   clock skew at destination = 0
   setup at destination = 196.216

Path DFFPOSX1_642/CLK to DFFPOSX1_642/D delay 566.873 ps
      6.7 ps  clock_i_bF_buf20:   CLKBUF1_82/Y -> DFFPOSX1_642/CLK
    222.4 ps         _3644__5_: DFFPOSX1_642/Q ->     INVX1_71/A
    291.3 ps            _2485_:     INVX1_71/Y ->  OAI21X1_870/A
    373.0 ps             _640_:  OAI21X1_870/Y -> DFFPOSX1_642/D

   clock skew at destination = 0
   setup at destination = 193.921

Path DFFPOSX1_627/CLK to DFFPOSX1_627/D delay 564.697 ps
      3.8 ps  clock_i_bF_buf35:   CLKBUF1_67/Y -> DFFPOSX1_627/CLK
    222.2 ps        _3644__20_: DFFPOSX1_627/Q ->     INVX1_56/A
    297.4 ps            _2455_:     INVX1_56/Y ->  OAI21X1_855/A
    373.3 ps             _625_:  OAI21X1_855/Y -> DFFPOSX1_627/D

   clock skew at destination = 0
   setup at destination = 191.421

Path DFFPOSX1_635/CLK to DFFPOSX1_635/D delay 562.084 ps
      3.9 ps  clock_i_bF_buf20:   CLKBUF1_82/Y -> DFFPOSX1_635/CLK
    222.7 ps        _3644__12_: DFFPOSX1_635/Q ->     INVX1_64/A
    289.3 ps            _2471_:     INVX1_64/Y ->  OAI21X1_863/A
    369.0 ps             _633_:  OAI21X1_863/Y -> DFFPOSX1_635/D

   clock skew at destination = 0
   setup at destination = 193.12

Path DFFPOSX1_505/CLK to DFFPOSX1_505/D delay 561.936 ps
      9.1 ps  clock_i_bF_buf84:   CLKBUF1_18/Y -> DFFPOSX1_505/CLK
    223.1 ps        _3654__42_: DFFPOSX1_505/Q ->     MUX2X1_1/B
    312.1 ps            _2009_:     MUX2X1_1/Y ->    NOR2X1_66/B
    371.1 ps             _504_:    NOR2X1_66/Y -> DFFPOSX1_505/D

   clock skew at destination = 0
   setup at destination = 190.854

Path DFFPOSX1_654/CLK to DFFPOSX1_654/D delay 561.267 ps
      5.3 ps  clock_i_bF_buf70:   CLKBUF1_32/Y -> DFFPOSX1_654/CLK
    223.8 ps        _3645__25_: DFFPOSX1_654/Q ->  NAND2X1_376/A
    309.6 ps            _2510_:  NAND2X1_376/Y ->  OAI21X1_882/C
    370.5 ps             _652_:  OAI21X1_882/Y -> DFFPOSX1_654/D

   clock skew at destination = 0
   setup at destination = 190.79

Path DFFPOSX1_895/CLK to DFFPOSX1_895/D delay 558.714 ps
      4.8 ps  clock_i_bF_buf68:   CLKBUF1_34/Y -> DFFPOSX1_895/CLK
    222.5 ps        _3638__40_: DFFPOSX1_895/Q ->     MUX2X1_2/B
    311.7 ps            _3203_:     MUX2X1_2/Y ->   NOR2X1_189/B
    367.6 ps             _893_:   NOR2X1_189/Y -> DFFPOSX1_895/D

   clock skew at destination = 0
   setup at destination = 191.075

Path DFFPOSX1_626/CLK to DFFPOSX1_626/D delay 558.674 ps
      2.1 ps  clock_i_bF_buf48:   CLKBUF1_54/Y -> DFFPOSX1_626/CLK
    223.6 ps        _3644__21_: DFFPOSX1_626/Q ->     INVX1_55/A
    291.1 ps            _2453_:     INVX1_55/Y ->  OAI21X1_854/A
    367.2 ps             _624_:  OAI21X1_854/Y -> DFFPOSX1_626/D

   clock skew at destination = 0
   setup at destination = 191.432

Path DFFPOSX1_619/CLK to DFFPOSX1_619/D delay 558.515 ps
      3.3 ps  clock_i_bF_buf96:    CLKBUF1_6/Y -> DFFPOSX1_619/CLK
    222.8 ps        _3644__28_: DFFPOSX1_619/Q ->     INVX1_48/A
    289.4 ps            _2439_:     INVX1_48/Y ->  OAI21X1_847/A
    366.6 ps             _617_:  OAI21X1_847/Y -> DFFPOSX1_619/D

   clock skew at destination = 0
   setup at destination = 191.961

Path DFFPOSX1_512/CLK to DFFPOSX1_512/D delay 557.711 ps
      3.6 ps  clock_i_bF_buf14:   CLKBUF1_88/Y -> DFFPOSX1_512/CLK
    223.5 ps        _3654__35_: DFFPOSX1_512/Q ->     INVX1_28/A
    291.8 ps            _2036_:     INVX1_28/Y ->  OAI21X1_576/A
    366.8 ps             _511_:  OAI21X1_576/Y -> DFFPOSX1_512/D

   clock skew at destination = 0
   setup at destination = 190.897

Path DFFPOSX1_636/CLK to DFFPOSX1_636/D delay 557.691 ps
     11.2 ps  clock_i_bF_buf6:   CLKBUF1_96/Y -> DFFPOSX1_636/CLK
    223.5 ps       _3644__11_: DFFPOSX1_636/Q ->     INVX1_65/A
    289.4 ps           _2473_:     INVX1_65/Y ->  OAI21X1_864/A
    366.0 ps            _634_:  OAI21X1_864/Y -> DFFPOSX1_636/D

   clock skew at destination = 0
   setup at destination = 191.681

Path DFFPOSX1_630/CLK to DFFPOSX1_630/D delay 557.282 ps
      8.3 ps  clock_i_bF_buf41:   CLKBUF1_61/Y -> DFFPOSX1_630/CLK
    223.9 ps        _3644__17_: DFFPOSX1_630/Q ->     INVX1_59/A
    290.1 ps            _2461_:     INVX1_59/Y ->  OAI21X1_858/A
    366.0 ps             _628_:  OAI21X1_858/Y -> DFFPOSX1_630/D

   clock skew at destination = 0
   setup at destination = 191.321

Path DFFPOSX1_645/CLK to DFFPOSX1_645/D delay 557.253 ps
     11.0 ps  clock_i_bF_buf6:   CLKBUF1_96/Y -> DFFPOSX1_645/CLK
    223.8 ps        _3644__2_: DFFPOSX1_645/Q ->     INVX1_74/A
    290.5 ps           _2491_:     INVX1_74/Y ->  OAI21X1_873/A
    366.1 ps            _643_:  OAI21X1_873/Y -> DFFPOSX1_645/D

   clock skew at destination = 0
   setup at destination = 191.193

Path DFFPOSX1_637/CLK to DFFPOSX1_637/D delay 557.208 ps
      4.4 ps  clock_i_bF_buf92:   CLKBUF1_10/Y -> DFFPOSX1_637/CLK
    223.6 ps        _3644__10_: DFFPOSX1_637/Q ->     INVX1_66/A
    289.5 ps            _2475_:     INVX1_66/Y ->  OAI21X1_865/A
    365.7 ps             _635_:  OAI21X1_865/Y -> DFFPOSX1_637/D

   clock skew at destination = 0
   setup at destination = 191.495

Path DFFPOSX1_644/CLK to DFFPOSX1_644/D delay 557.179 ps
      5.3 ps  clock_i_bF_buf92:   CLKBUF1_10/Y -> DFFPOSX1_644/CLK
    223.8 ps         _3644__3_: DFFPOSX1_644/Q ->     INVX1_73/A
    289.9 ps            _2489_:     INVX1_73/Y ->  OAI21X1_872/A
    365.8 ps             _642_:  OAI21X1_872/Y -> DFFPOSX1_644/D

   clock skew at destination = 0
   setup at destination = 191.35

Path DFFPOSX1_620/CLK to DFFPOSX1_620/D delay 557.156 ps
      2.3 ps  clock_i_bF_buf48:   CLKBUF1_54/Y -> DFFPOSX1_620/CLK
    223.7 ps        _3644__27_: DFFPOSX1_620/Q ->     INVX1_49/A
    290.7 ps            _2441_:     INVX1_49/Y ->  OAI21X1_848/A
    366.1 ps             _618_:  OAI21X1_848/Y -> DFFPOSX1_620/D

   clock skew at destination = 0
   setup at destination = 191.1

Path DFFPOSX1_451/CLK to DFFPOSX1_451/D delay 557.018 ps
      8.8 ps  clock_i_bF_buf39:   CLKBUF1_63/Y -> DFFPOSX1_451/CLK
    221.9 ps        _3653__32_: DFFPOSX1_451/Q ->     INVX1_14/A
    286.7 ps            _1760_:     INVX1_14/Y ->  OAI21X1_447/A
    364.7 ps             _450_:  OAI21X1_447/Y -> DFFPOSX1_451/D

   clock skew at destination = 0
   setup at destination = 192.348

Path DFFPOSX1_631/CLK to DFFPOSX1_631/D delay 557.004 ps
      3.3 ps  clock_i_bF_buf92:   CLKBUF1_10/Y -> DFFPOSX1_631/CLK
    223.8 ps        _3644__16_: DFFPOSX1_631/Q ->     INVX1_60/A
    290.0 ps            _2463_:     INVX1_60/Y ->  OAI21X1_859/A
    365.8 ps             _629_:  OAI21X1_859/Y -> DFFPOSX1_631/D

   clock skew at destination = 0
   setup at destination = 191.251

Computed maximum clock frequency (zero margin) = 1710.88 MHz
-----------------------------------------

Number of paths analyzed:  2060

Top 20 minimum delay paths:
Path DFFPOSX1_615/CLK to output pin enable4_o delay 158.414 ps
      1.7 ps  clock_i_bF_buf35:   CLKBUF1_67/Y -> DFFPOSX1_615/CLK
     89.0 ps            _3643_: DFFPOSX1_615/Q ->    BUFX2_260/A
    158.4 ps         enable4_o:    BUFX2_260/Y -> enable4_o

Path DFFPOSX1_612/CLK to output pin enable1_o delay 160.514 ps
      5.6 ps  clock_i_bF_buf92:   CLKBUF1_10/Y -> DFFPOSX1_612/CLK
     87.3 ps            _3640_: DFFPOSX1_612/Q ->    BUFX2_257/A
    160.5 ps         enable1_o:    BUFX2_257/Y -> enable1_o

Path DFFPOSX1_614/CLK to output pin enable3_o delay 162.79 ps
      1.0 ps  clock_i_bF_buf26:   CLKBUF1_76/Y -> DFFPOSX1_614/CLK
     87.2 ps            _3642_: DFFPOSX1_614/Q ->    BUFX2_259/A
    162.8 ps         enable3_o:    BUFX2_259/Y -> enable3_o

Path DFFPOSX1_613/CLK to output pin enable2_o delay 163.13 ps
      0.9 ps  clock_i_bF_buf35:   CLKBUF1_67/Y -> DFFPOSX1_613/CLK
     87.3 ps            _3641_: DFFPOSX1_613/Q ->    BUFX2_258/A
    163.1 ps         enable2_o:    BUFX2_258/Y -> enable2_o

Path DFFPOSX1_617/CLK to output pin instr1_o[30] delay 187.723 ps
      4.3 ps  clock_i_bF_buf15:   CLKBUF1_87/Y -> DFFPOSX1_617/CLK
    118.2 ps        _3644__30_: DFFPOSX1_617/Q ->    BUFX2_262/A
    187.7 ps      instr1_o[30]:    BUFX2_262/Y -> instr1_o[30]

Path DFFPOSX1_639/CLK to output pin instr1_o[8] delay 190.924 ps
     11.2 ps  clock_i_bF_buf6:   CLKBUF1_96/Y -> DFFPOSX1_639/CLK
    121.2 ps        _3644__8_: DFFPOSX1_639/Q ->    BUFX2_277/A
    190.9 ps      instr1_o[8]:    BUFX2_277/Y -> instr1_o[8]

Path DFFPOSX1_630/CLK to output pin instr1_o[17] delay 191.449 ps
      8.3 ps  clock_i_bF_buf41:   CLKBUF1_61/Y -> DFFPOSX1_630/CLK
    121.3 ps        _3644__17_: DFFPOSX1_630/Q ->    BUFX2_267/A
    191.4 ps      instr1_o[17]:    BUFX2_267/Y -> instr1_o[17]

Path DFFPOSX1_631/CLK to output pin instr1_o[16] delay 192.086 ps
      3.3 ps  clock_i_bF_buf92:   CLKBUF1_10/Y -> DFFPOSX1_631/CLK
    120.9 ps        _3644__16_: DFFPOSX1_631/Q ->    BUFX2_268/A
    192.1 ps      instr1_o[16]:    BUFX2_268/Y -> instr1_o[16]

Path DFFPOSX1_621/CLK to output pin instr1_o[26] delay 192.271 ps
      4.6 ps  clock_i_bF_buf24:   CLKBUF1_78/Y -> DFFPOSX1_621/CLK
    122.4 ps        _3644__26_: DFFPOSX1_621/Q ->    BUFX2_288/A
    192.3 ps      instr1_o[26]:    BUFX2_288/Y -> instr1_o[26]

Path DFFPOSX1_618/CLK to output pin instr1_o[29] delay 192.384 ps
      3.5 ps  clock_i_bF_buf21:   CLKBUF1_81/Y -> DFFPOSX1_618/CLK
    122.4 ps        _3644__29_: DFFPOSX1_618/Q ->    BUFX2_273/A
    192.4 ps      instr1_o[29]:    BUFX2_273/Y -> instr1_o[29]

Path DFFPOSX1_645/CLK to output pin instr1_o[2] delay 192.658 ps
     11.0 ps  clock_i_bF_buf6:   CLKBUF1_96/Y -> DFFPOSX1_645/CLK
    120.9 ps        _3644__2_: DFFPOSX1_645/Q ->    BUFX2_283/A
    192.7 ps      instr1_o[2]:    BUFX2_283/Y -> instr1_o[2]

Path DFFPOSX1_646/CLK to output pin instr1_o[1] delay 192.927 ps
      3.1 ps  clock_i_bF_buf48:   CLKBUF1_54/Y -> DFFPOSX1_646/CLK
    123.2 ps         _3644__1_: DFFPOSX1_646/Q ->    BUFX2_285/A
    192.9 ps       instr1_o[1]:    BUFX2_285/Y -> instr1_o[1]

Path DFFPOSX1_625/CLK to output pin instr1_o[22] delay 193.852 ps
      5.8 ps  clock_i_bF_buf92:   CLKBUF1_10/Y -> DFFPOSX1_625/CLK
    122.8 ps        _3644__22_: DFFPOSX1_625/Q ->    BUFX2_292/A
    193.9 ps      instr1_o[22]:    BUFX2_292/Y -> instr1_o[22]

Path DFFPOSX1_636/CLK to output pin instr1_o[11] delay 194.046 ps
     11.2 ps  clock_i_bF_buf6:   CLKBUF1_96/Y -> DFFPOSX1_636/CLK
    124.2 ps       _3644__11_: DFFPOSX1_636/Q ->    BUFX2_274/A
    194.0 ps     instr1_o[11]:    BUFX2_274/Y -> instr1_o[11]

Path DFFPOSX1_644/CLK to output pin instr1_o[3] delay 194.324 ps
      5.3 ps  clock_i_bF_buf92:   CLKBUF1_10/Y -> DFFPOSX1_644/CLK
    122.3 ps         _3644__3_: DFFPOSX1_644/Q ->    BUFX2_282/A
    194.3 ps       instr1_o[3]:    BUFX2_282/Y -> instr1_o[3]

Path DFFPOSX1_638/CLK to output pin instr1_o[9] delay 194.778 ps
      5.2 ps  clock_i_bF_buf20:   CLKBUF1_82/Y -> DFFPOSX1_638/CLK
    125.3 ps         _3644__9_: DFFPOSX1_638/Q ->    BUFX2_276/A
    194.8 ps       instr1_o[9]:    BUFX2_276/Y -> instr1_o[9]

Path DFFPOSX1_637/CLK to output pin instr1_o[10] delay 194.894 ps
      4.4 ps  clock_i_bF_buf92:   CLKBUF1_10/Y -> DFFPOSX1_637/CLK
    123.7 ps        _3644__10_: DFFPOSX1_637/Q ->    BUFX2_275/A
    194.9 ps      instr1_o[10]:    BUFX2_275/Y -> instr1_o[10]

Path DFFPOSX1_620/CLK to output pin instr1_o[27] delay 195.022 ps
      2.3 ps  clock_i_bF_buf48:   CLKBUF1_54/Y -> DFFPOSX1_620/CLK
    122.6 ps        _3644__27_: DFFPOSX1_620/Q ->    BUFX2_287/A
    195.0 ps      instr1_o[27]:    BUFX2_287/Y -> instr1_o[27]

Path DFFPOSX1_633/CLK to output pin instr1_o[14] delay 195.435 ps
      7.6 ps  clock_i_bF_buf41:   CLKBUF1_61/Y -> DFFPOSX1_633/CLK
    125.5 ps        _3644__14_: DFFPOSX1_633/Q ->    BUFX2_270/A
    195.4 ps      instr1_o[14]:    BUFX2_270/Y -> instr1_o[14]

Path DFFPOSX1_624/CLK to output pin instr1_o[23] delay 195.452 ps
      8.1 ps  clock_i_bF_buf41:   CLKBUF1_61/Y -> DFFPOSX1_624/CLK
    125.4 ps        _3644__23_: DFFPOSX1_624/Q ->    BUFX2_291/A
    195.5 ps      instr1_o[23]:    BUFX2_291/Y -> instr1_o[23]

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  2064

Top 20 maximum delay paths:
Path input pin bundleAddress_i[60] to DFFPOSX1_929/D delay 2776.04 ps
      3.3 ps  bundleAddress_i[60]:                ->  NAND2X1_470/A
    214.6 ps               _2825_:  NAND2X1_470/Y ->   NOR2X1_124/A
    430.5 ps               _2836_:   NOR2X1_124/Y ->  NAND2X1_593/A
    877.7 ps               _3151_:  NAND2X1_593/Y ->    INVX1_201/A
   1045.7 ps               _3184_:    INVX1_201/Y ->  NAND2X1_598/A
   1588.9 ps               _3186_:  NAND2X1_598/Y ->    NOR3X1_18/C
   1946.0 ps               _3334_:    NOR3X1_18/Y ->  NAND2X1_622/B
   2262.5 ps               _3351_:  NAND2X1_622/Y ->    INVX1_215/A
   2415.0 ps               _3352_:    INVX1_215/Y ->   AOI21X1_57/B
   2506.4 ps               _3359_:   AOI21X1_57/Y -> OAI21X1_1367/A
   2584.1 ps                _927_: OAI21X1_1367/Y -> DFFPOSX1_929/D

   setup at destination = 191.9

Path input pin bundleAddress_i[60] to DFFPOSX1_927/D delay 2773.47 ps
      3.3 ps  bundleAddress_i[60]:                ->  NAND2X1_470/A
    214.6 ps               _2825_:  NAND2X1_470/Y ->   NOR2X1_124/A
    430.5 ps               _2836_:   NOR2X1_124/Y ->  NAND2X1_593/A
    877.7 ps               _3151_:  NAND2X1_593/Y ->    INVX1_201/A
   1045.7 ps               _3184_:    INVX1_201/Y ->  NAND2X1_598/A
   1588.9 ps               _3186_:  NAND2X1_598/Y ->    NOR3X1_18/C
   1946.0 ps               _3334_:    NOR3X1_18/Y ->  NAND2X1_622/B
   2262.5 ps               _3351_:  NAND2X1_622/Y ->    INVX1_215/A
   2415.0 ps               _3352_:    INVX1_215/Y ->   NOR2X1_209/B
   2501.5 ps               _3353_:   NOR2X1_209/Y -> OAI21X1_1360/A
   2580.9 ps                _925_: OAI21X1_1360/Y -> DFFPOSX1_927/D

   setup at destination = 192.547

Path input pin bundleAddress_i[60] to DFFPOSX1_930/D delay 2741.98 ps
      3.3 ps  bundleAddress_i[60]:                ->  NAND2X1_470/A
    214.6 ps               _2825_:  NAND2X1_470/Y ->   NOR2X1_124/A
    430.5 ps               _2836_:   NOR2X1_124/Y ->  NAND2X1_593/A
    877.7 ps               _3151_:  NAND2X1_593/Y ->    INVX1_201/A
   1045.7 ps               _3184_:    INVX1_201/Y ->  NAND2X1_598/A
   1588.9 ps               _3186_:  NAND2X1_598/Y ->    NOR3X1_18/C
   1946.0 ps               _3334_:    NOR3X1_18/Y ->  NAND2X1_622/B
   2262.3 ps               _3351_:  NAND2X1_622/Y -> OAI21X1_1368/A
   2376.9 ps               _3364_: OAI21X1_1368/Y -> OAI21X1_1369/C
   2469.5 ps               _3365_: OAI21X1_1369/Y -> OAI21X1_1371/A
   2549.2 ps                _928_: OAI21X1_1371/Y -> DFFPOSX1_930/D

   setup at destination = 192.762

Path input pin bundleAddress_i[60] to DFFPOSX1_928/D delay 2733.57 ps
      3.3 ps  bundleAddress_i[60]:                ->  NAND2X1_470/A
    214.6 ps               _2825_:  NAND2X1_470/Y ->   NOR2X1_124/A
    430.5 ps               _2836_:   NOR2X1_124/Y ->  NAND2X1_593/A
    877.7 ps               _3151_:  NAND2X1_593/Y ->    INVX1_201/A
   1045.7 ps               _3184_:    INVX1_201/Y ->  NAND2X1_598/A
   1588.9 ps               _3186_:  NAND2X1_598/Y ->    NOR3X1_18/C
   1946.0 ps               _3334_:    NOR3X1_18/Y ->  NAND2X1_622/B
   2263.0 ps               _3351_:  NAND2X1_622/Y -> OAI21X1_1362/A
   2375.9 ps               _3356_: OAI21X1_1362/Y -> OAI21X1_1363/C
   2461.1 ps               _3357_: OAI21X1_1363/Y -> OAI21X1_1364/A
   2540.8 ps                _926_: OAI21X1_1364/Y -> DFFPOSX1_928/D

   setup at destination = 192.72

Path input pin bundleAddress_i[60] to DFFPOSX1_912/D delay 2719.22 ps
      3.3 ps  bundleAddress_i[60]:                ->  NAND2X1_470/A
    214.6 ps               _2825_:  NAND2X1_470/Y ->   NOR2X1_124/A
    430.5 ps               _2836_:   NOR2X1_124/Y ->  NAND2X1_593/A
    877.7 ps               _3151_:  NAND2X1_593/Y ->    INVX1_201/A
   1045.7 ps               _3184_:    INVX1_201/Y ->  NAND2X1_598/A
   1588.7 ps               _3186_:  NAND2X1_598/Y ->   NOR2X1_197/B
   1929.4 ps               _3259_:   NOR2X1_197/Y ->  NAND2X1_610/B
   2249.5 ps               _3275_:  NAND2X1_610/Y -> OAI21X1_1317/A
   2363.1 ps               _3280_: OAI21X1_1317/Y -> OAI21X1_1318/C
   2446.9 ps               _3281_: OAI21X1_1318/Y -> OAI21X1_1319/A
   2526.6 ps                _910_: OAI21X1_1319/Y -> DFFPOSX1_912/D

   setup at destination = 192.654

Path input pin bundleAddress_i[60] to DFFPOSX1_914/D delay 2711.43 ps
      3.3 ps  bundleAddress_i[60]:                ->  NAND2X1_470/A
    214.6 ps               _2825_:  NAND2X1_470/Y ->   NOR2X1_124/A
    430.5 ps               _2836_:   NOR2X1_124/Y ->  NAND2X1_593/A
    877.7 ps               _3151_:  NAND2X1_593/Y ->    INVX1_201/A
   1045.7 ps               _3184_:    INVX1_201/Y ->  NAND2X1_598/A
   1588.7 ps               _3186_:  NAND2X1_598/Y ->   NOR2X1_197/B
   1929.4 ps               _3259_:   NOR2X1_197/Y ->  NAND2X1_610/B
   2248.7 ps               _3275_:  NAND2X1_610/Y ->    NOR3X1_16/C
   2366.1 ps               _3288_:    NOR3X1_16/Y -> OAI21X1_1323/A
   2458.2 ps               _3294_: OAI21X1_1323/Y -> OAI21X1_1324/C
   2520.4 ps                _912_: OAI21X1_1324/Y -> DFFPOSX1_914/D

   setup at destination = 191.007

Path input pin bundleAddress_i[60] to DFFPOSX1_934/D delay 2701.35 ps
      3.3 ps  bundleAddress_i[60]:                ->  NAND2X1_470/A
    214.6 ps               _2825_:  NAND2X1_470/Y ->   NOR2X1_124/A
    430.5 ps               _2836_:   NOR2X1_124/Y ->  NAND2X1_593/A
    877.7 ps               _3151_:  NAND2X1_593/Y ->    INVX1_201/A
   1045.7 ps               _3184_:    INVX1_201/Y ->  NAND2X1_598/A
   1588.9 ps               _3186_:  NAND2X1_598/Y ->    NOR3X1_18/C
   1944.6 ps               _3334_:    NOR3X1_18/Y ->   NAND3X1_61/C
   2197.9 ps               _3372_:   NAND3X1_61/Y ->    INVX1_217/A
   2340.4 ps               _3374_:    INVX1_217/Y ->   AOI21X1_59/B
   2431.9 ps               _3379_:   AOI21X1_59/Y -> OAI21X1_1381/A
   2509.5 ps                _932_: OAI21X1_1381/Y -> DFFPOSX1_934/D

   setup at destination = 191.864

Path input pin bundleAddress_i[60] to DFFPOSX1_933/D delay 2696.26 ps
      3.3 ps  bundleAddress_i[60]:                ->  NAND2X1_470/A
    214.6 ps               _2825_:  NAND2X1_470/Y ->   NOR2X1_124/A
    430.5 ps               _2836_:   NOR2X1_124/Y ->  NAND2X1_593/A
    877.7 ps               _3151_:  NAND2X1_593/Y ->    INVX1_201/A
   1045.7 ps               _3184_:    INVX1_201/Y ->  NAND2X1_598/A
   1588.9 ps               _3186_:  NAND2X1_598/Y ->    NOR3X1_18/C
   1944.6 ps               _3334_:    NOR3X1_18/Y ->   NAND3X1_61/C
   2197.9 ps               _3372_:   NAND3X1_61/Y ->    INVX1_217/A
   2340.4 ps               _3374_:    INVX1_217/Y ->   NOR2X1_212/B
   2424.8 ps               _3375_:   NOR2X1_212/Y -> OAI21X1_1378/A
   2503.8 ps                _931_: OAI21X1_1378/Y -> DFFPOSX1_933/D

   setup at destination = 192.411

Path input pin bundleAddress_i[60] to DFFPOSX1_911/D delay 2663.4 ps
      3.3 ps  bundleAddress_i[60]:                ->  NAND2X1_470/A
    214.6 ps               _2825_:  NAND2X1_470/Y ->   NOR2X1_124/A
    430.5 ps               _2836_:   NOR2X1_124/Y ->  NAND2X1_593/A
    877.7 ps               _3151_:  NAND2X1_593/Y ->    INVX1_201/A
   1045.7 ps               _3184_:    INVX1_201/Y ->  NAND2X1_598/A
   1588.7 ps               _3186_:  NAND2X1_598/Y ->   NOR2X1_197/B
   1929.4 ps               _3259_:   NOR2X1_197/Y ->  NAND2X1_610/B
   2249.9 ps               _3275_:  NAND2X1_610/Y ->   XNOR2X1_84/A
   2390.3 ps               _3277_:   XNOR2X1_84/Y -> OAI21X1_1315/A
   2473.5 ps                _909_: OAI21X1_1315/Y -> DFFPOSX1_911/D

   setup at destination = 189.916

Path input pin bundleAddress_i[60] to DFFPOSX1_910/D delay 2654.39 ps
      3.3 ps  bundleAddress_i[60]:                ->  NAND2X1_470/A
    214.6 ps               _2825_:  NAND2X1_470/Y ->   NOR2X1_124/A
    430.5 ps               _2836_:   NOR2X1_124/Y ->  NAND2X1_593/A
    877.7 ps               _3151_:  NAND2X1_593/Y ->    INVX1_201/A
   1045.7 ps               _3184_:    INVX1_201/Y ->  NAND2X1_598/A
   1588.7 ps               _3186_:  NAND2X1_598/Y ->   NOR2X1_197/B
   1929.4 ps               _3259_:   NOR2X1_197/Y ->  NAND2X1_610/B
   2248.7 ps               _3275_:  NAND2X1_610/Y ->  NAND2X1_611/B
   2379.9 ps               _3276_:  NAND2X1_611/Y -> OAI21X1_1313/B
   2464.5 ps                _908_: OAI21X1_1313/Y -> DFFPOSX1_910/D

   setup at destination = 189.909

Path input pin bundleAddress_i[60] to DFFPOSX1_920/D delay 2594.73 ps
      3.3 ps  bundleAddress_i[60]:                ->  NAND2X1_470/A
    214.6 ps               _2825_:  NAND2X1_470/Y ->   NOR2X1_124/A
    430.5 ps               _2836_:   NOR2X1_124/Y ->  NAND2X1_593/A
    877.7 ps               _3151_:  NAND2X1_593/Y ->    INVX1_201/A
   1045.7 ps               _3184_:    INVX1_201/Y ->  NAND2X1_598/A
   1588.8 ps               _3186_:  NAND2X1_598/Y ->    NOR3X1_17/C
   1903.7 ps               _3292_:    NOR3X1_17/Y ->  NAND2X1_618/B
   2110.1 ps               _3315_:  NAND2X1_618/Y ->    INVX1_212/A
   2233.6 ps               _3316_:    INVX1_212/Y ->   AOI21X1_53/B
   2322.2 ps               _3320_:   AOI21X1_53/Y -> OAI21X1_1341/A
   2401.9 ps                _918_: OAI21X1_1341/Y -> DFFPOSX1_920/D

   setup at destination = 192.834

Path input pin enable_i to DFFPOSX1_993/D delay 2592.84 ps
     28.8 ps              enable_i:                ->    BUFX4_266/A
    183.7 ps      enable_i_bF_buf2:    BUFX4_266/Y ->      INVX8_4/A
    277.8 ps                _1031_:      INVX8_4/Y ->    BUFX4_117/A
    447.0 ps  _1031__hier0_bF_buf3:    BUFX4_117/Y ->    BUFX4_344/A
    615.0 ps       _1031__bF_buf44:    BUFX4_344/Y ->   NOR2X1_233/B
    901.1 ps                 _612_:   NOR2X1_233/Y ->    BUFX4_305/A
   1132.4 ps         _612__bF_buf5:    BUFX4_305/Y ->  NAND2X1_714/B
   1686.5 ps                _1134_:  NAND2X1_714/Y ->    BUFX4_298/A
   1986.7 ps        _1134__bF_buf5:    BUFX4_298/Y ->      INVX8_2/A
   2078.3 ps                 _613_:      INVX8_2/Y ->    BUFX4_286/A
   2235.1 ps         _613__bF_buf2:    BUFX4_286/Y ->   NAND3X1_68/A
   2336.8 ps                _3580_:   NAND3X1_68/Y -> OAI21X1_1557/C
   2401.2 ps                 _991_: OAI21X1_1557/Y -> DFFPOSX1_993/D

   setup at destination = 191.616

Path input pin enable_i to DFFPOSX1_582/D delay 2587.91 ps
     28.8 ps              enable_i:               ->    BUFX4_266/A
    183.7 ps      enable_i_bF_buf2:   BUFX4_266/Y ->      INVX8_4/A
    277.8 ps                _1031_:     INVX8_4/Y ->    BUFX4_117/A
    447.0 ps  _1031__hier0_bF_buf3:   BUFX4_117/Y ->    BUFX4_344/A
    615.0 ps       _1031__bF_buf44:   BUFX4_344/Y ->   NOR2X1_233/B
    901.1 ps                 _612_:  NOR2X1_233/Y ->    BUFX4_305/A
   1132.4 ps         _612__bF_buf5:   BUFX4_305/Y ->  NAND2X1_714/B
   1686.5 ps                _1134_: NAND2X1_714/Y ->    BUFX4_298/A
   1986.7 ps        _1134__bF_buf5:   BUFX4_298/Y ->      INVX8_2/A
   2078.0 ps                 _613_:     INVX8_2/Y ->    BUFX4_285/A
   2230.9 ps         _613__bF_buf3:   BUFX4_285/Y ->  OAI21X1_755/C
   2317.2 ps                _2324_: OAI21X1_755/Y ->  OAI21X1_757/B
   2395.3 ps                 _581_: OAI21X1_757/Y -> DFFPOSX1_582/D

   setup at destination = 192.561

Path input pin enable_i to DFFPOSX1_997/D delay 2587.68 ps
     28.8 ps              enable_i:                ->    BUFX4_266/A
    183.7 ps      enable_i_bF_buf2:    BUFX4_266/Y ->      INVX8_4/A
    277.8 ps                _1031_:      INVX8_4/Y ->    BUFX4_117/A
    447.0 ps  _1031__hier0_bF_buf3:    BUFX4_117/Y ->    BUFX4_344/A
    615.0 ps       _1031__bF_buf44:    BUFX4_344/Y ->   NOR2X1_233/B
    901.1 ps                 _612_:   NOR2X1_233/Y ->    BUFX4_305/A
   1132.4 ps         _612__bF_buf5:    BUFX4_305/Y ->  NAND2X1_714/B
   1686.5 ps                _1134_:  NAND2X1_714/Y ->    BUFX4_298/A
   1986.7 ps        _1134__bF_buf5:    BUFX4_298/Y ->      INVX8_2/A
   2077.6 ps                 _613_:      INVX8_2/Y ->    BUFX4_284/A
   2232.0 ps         _613__bF_buf4:    BUFX4_284/Y -> OAI21X1_1567/C
   2312.8 ps                _3594_: OAI21X1_1567/Y -> OAI21X1_1569/B
   2394.4 ps                 _995_: OAI21X1_1569/Y -> DFFPOSX1_997/D

   setup at destination = 193.326

Path input pin bundleAddress_i[60] to DFFPOSX1_919/D delay 2587.39 ps
      3.3 ps  bundleAddress_i[60]:                ->  NAND2X1_470/A
    214.6 ps               _2825_:  NAND2X1_470/Y ->   NOR2X1_124/A
    430.5 ps               _2836_:   NOR2X1_124/Y ->  NAND2X1_593/A
    877.7 ps               _3151_:  NAND2X1_593/Y ->    INVX1_201/A
   1045.7 ps               _3184_:    INVX1_201/Y ->  NAND2X1_598/A
   1588.8 ps               _3186_:  NAND2X1_598/Y ->    NOR3X1_17/C
   1903.7 ps               _3292_:    NOR3X1_17/Y ->  NAND2X1_618/B
   2110.1 ps               _3315_:  NAND2X1_618/Y ->    INVX1_212/A
   2233.6 ps               _3316_:    INVX1_212/Y ->   NOR2X1_205/B
   2316.4 ps               _3317_:   NOR2X1_205/Y -> OAI21X1_1338/A
   2395.1 ps                _917_: OAI21X1_1338/Y -> DFFPOSX1_919/D

   setup at destination = 192.314

Path input pin enable_i to DFFPOSX1_991/D delay 2587.37 ps
     28.8 ps              enable_i:                ->    BUFX4_266/A
    183.7 ps      enable_i_bF_buf2:    BUFX4_266/Y ->      INVX8_4/A
    277.8 ps                _1031_:      INVX8_4/Y ->    BUFX4_117/A
    447.0 ps  _1031__hier0_bF_buf3:    BUFX4_117/Y ->    BUFX4_344/A
    615.0 ps       _1031__bF_buf44:    BUFX4_344/Y ->   NOR2X1_233/B
    901.1 ps                 _612_:   NOR2X1_233/Y ->    BUFX4_305/A
   1132.4 ps         _612__bF_buf5:    BUFX4_305/Y ->  NAND2X1_714/B
   1686.5 ps                _1134_:  NAND2X1_714/Y ->    BUFX4_298/A
   1986.7 ps        _1134__bF_buf5:    BUFX4_298/Y ->      INVX8_2/A
   2078.3 ps                 _613_:      INVX8_2/Y ->    BUFX4_286/A
   2235.5 ps         _613__bF_buf2:    BUFX4_286/Y -> OAI21X1_1551/C
   2316.9 ps                _3573_: OAI21X1_1551/Y -> OAI21X1_1552/B
   2394.9 ps                 _989_: OAI21X1_1552/Y -> DFFPOSX1_991/D

   setup at destination = 192.444

Path input pin enable_i to DFFPOSX1_560/D delay 2587.05 ps
     28.8 ps              enable_i:               ->    BUFX4_266/A
    183.7 ps      enable_i_bF_buf2:   BUFX4_266/Y ->      INVX8_4/A
    277.8 ps                _1031_:     INVX8_4/Y ->    BUFX4_117/A
    447.0 ps  _1031__hier0_bF_buf3:   BUFX4_117/Y ->    BUFX4_344/A
    615.0 ps       _1031__bF_buf44:   BUFX4_344/Y ->   NOR2X1_233/B
    901.1 ps                 _612_:  NOR2X1_233/Y ->    BUFX4_305/A
   1132.4 ps         _612__bF_buf5:   BUFX4_305/Y ->  NAND2X1_714/B
   1686.5 ps                _1134_: NAND2X1_714/Y ->    BUFX4_298/A
   1986.7 ps        _1134__bF_buf5:   BUFX4_298/Y ->      INVX8_2/A
   2078.0 ps                 _613_:     INVX8_2/Y ->    BUFX4_285/A
   2235.5 ps         _613__bF_buf3:   BUFX4_285/Y ->  OAI21X1_693/C
   2314.3 ps                _2243_: OAI21X1_693/Y ->  OAI21X1_695/B
   2394.2 ps                 _559_: OAI21X1_695/Y -> DFFPOSX1_560/D

   setup at destination = 192.895

Path input pin enable_i to DFFPOSX1_554/D delay 2586.09 ps
     28.8 ps              enable_i:               ->    BUFX4_266/A
    183.7 ps      enable_i_bF_buf2:   BUFX4_266/Y ->      INVX8_4/A
    277.8 ps                _1031_:     INVX8_4/Y ->    BUFX4_117/A
    447.0 ps  _1031__hier0_bF_buf3:   BUFX4_117/Y ->    BUFX4_344/A
    615.0 ps       _1031__bF_buf44:   BUFX4_344/Y ->   NOR2X1_233/B
    901.1 ps                 _612_:  NOR2X1_233/Y ->    BUFX4_305/A
   1132.4 ps         _612__bF_buf5:   BUFX4_305/Y ->  NAND2X1_714/B
   1686.5 ps                _1134_: NAND2X1_714/Y ->    BUFX4_298/A
   1986.7 ps        _1134__bF_buf5:   BUFX4_298/Y ->      INVX8_2/A
   2078.0 ps                 _613_:     INVX8_2/Y ->    BUFX4_285/A
   2235.9 ps         _613__bF_buf3:   BUFX4_285/Y ->  OAI21X1_676/C
   2315.9 ps                _2221_: OAI21X1_676/Y ->  OAI21X1_678/B
   2393.7 ps                 _553_: OAI21X1_678/Y -> DFFPOSX1_554/D

   setup at destination = 192.437

Path input pin enable_i to DFFPOSX1_956/D delay 2585.78 ps
     28.8 ps              enable_i:                ->    BUFX4_266/A
    183.7 ps      enable_i_bF_buf2:    BUFX4_266/Y ->      INVX8_4/A
    277.8 ps                _1031_:      INVX8_4/Y ->    BUFX4_117/A
    447.0 ps  _1031__hier0_bF_buf3:    BUFX4_117/Y ->    BUFX4_344/A
    615.0 ps       _1031__bF_buf44:    BUFX4_344/Y ->   NOR2X1_233/B
    901.1 ps                 _612_:   NOR2X1_233/Y ->    BUFX4_305/A
   1132.4 ps         _612__bF_buf5:    BUFX4_305/Y ->  NAND2X1_714/B
   1686.5 ps                _1134_:  NAND2X1_714/Y ->    BUFX4_298/A
   1986.7 ps        _1134__bF_buf5:    BUFX4_298/Y ->      INVX8_2/A
   2078.3 ps                 _613_:      INVX8_2/Y ->    BUFX4_286/A
   2232.4 ps         _613__bF_buf2:    BUFX4_286/Y -> OAI21X1_1443/C
   2316.2 ps                _3452_: OAI21X1_1443/Y -> OAI21X1_1445/B
   2393.5 ps                 _954_: OAI21X1_1445/Y -> DFFPOSX1_956/D

   setup at destination = 192.263

Path input pin enable_i to DFFPOSX1_992/D delay 2583.99 ps
     28.8 ps              enable_i:                ->    BUFX4_266/A
    183.7 ps      enable_i_bF_buf2:    BUFX4_266/Y ->      INVX8_4/A
    277.8 ps                _1031_:      INVX8_4/Y ->    BUFX4_117/A
    447.0 ps  _1031__hier0_bF_buf3:    BUFX4_117/Y ->    BUFX4_344/A
    615.0 ps       _1031__bF_buf44:    BUFX4_344/Y ->   NOR2X1_233/B
    901.1 ps                 _612_:   NOR2X1_233/Y ->    BUFX4_305/A
   1132.4 ps         _612__bF_buf5:    BUFX4_305/Y ->  NAND2X1_714/B
   1686.5 ps                _1134_:  NAND2X1_714/Y ->    BUFX4_298/A
   1986.7 ps        _1134__bF_buf5:    BUFX4_298/Y ->      INVX8_2/A
   2078.3 ps                 _613_:      INVX8_2/Y ->    BUFX4_286/A
   2235.4 ps         _613__bF_buf2:    BUFX4_286/Y -> OAI21X1_1554/C
   2314.7 ps                _3576_: OAI21X1_1554/Y -> OAI21X1_1555/B
   2391.8 ps                 _990_: OAI21X1_1555/Y -> DFFPOSX1_992/D

   setup at destination = 192.192

-----------------------------------------

Number of paths analyzed:  2064

Top 20 minimum delay paths:
Path input pin bundleStartMajId_i[62] to DFFPOSX1_485/D delay 50.6586 ps
      3.7 ps  bundleStartMajId_i[62]:               ->  OAI21X1_503/B
     54.7 ps                   _484_: OAI21X1_503/Y -> DFFPOSX1_485/D

   hold at destination = -4.06857

Path input pin bundleAddress_i[60] to DFFPOSX1_875/D delay 50.7402 ps
      2.6 ps  bundleAddress_i[60]:                -> OAI21X1_1215/B
     54.8 ps                _873_: OAI21X1_1215/Y -> DFFPOSX1_875/D

   hold at destination = -4.06452

Path input pin bundleAddress_i[61] to DFFPOSX1_938/D delay 62.0545 ps
      5.7 ps  bundleAddress_i[61]:                -> OAI21X1_1389/A
     65.8 ps                _936_: OAI21X1_1389/Y -> DFFPOSX1_938/D

   hold at destination = -3.70893

Path input pin bundleAddress_i[61] to DFFPOSX1_810/D delay 62.7361 ps
      2.3 ps  bundleAddress_i[61]:                -> OAI21X1_1102/A
     66.4 ps                _808_: OAI21X1_1102/Y -> DFFPOSX1_810/D

   hold at destination = -3.63374

Path input pin bundleStartMajId_i[63] to DFFPOSX1_548/D delay 62.7689 ps
      8.6 ps  bundleStartMajId_i[63]:               ->  OAI21X1_659/A
     66.4 ps                   _547_: OAI21X1_659/Y -> DFFPOSX1_548/D

   hold at destination = -3.62918

Path input pin bundleStartMajId_i[63] to DFFPOSX1_420/D delay 63.3796 ps
      3.2 ps  bundleStartMajId_i[63]:               ->  OAI21X1_392/A
     66.9 ps                   _419_: OAI21X1_392/Y -> DFFPOSX1_420/D

   hold at destination = -3.5627

Path input pin bundle_i[25] to DFFPOSX1_622/D delay 78.7211 ps
      0.2 ps  bundle_i[25]:               ->  NAND2X1_344/B
     41.3 ps        _2446_: NAND2X1_344/Y ->  OAI21X1_850/C
     83.5 ps         _620_: OAI21X1_850/Y -> DFFPOSX1_622/D

   hold at destination = -4.749

Path input pin bundle_i[2] to DFFPOSX1_645/D delay 79.07 ps
      0.3 ps  bundle_i[2]:               ->  NAND2X1_367/B
     41.0 ps       _2492_: NAND2X1_367/Y ->  OAI21X1_873/C
     83.8 ps        _643_: OAI21X1_873/Y -> DFFPOSX1_645/D

   hold at destination = -4.71114

Path input pin bundle_i[8] to DFFPOSX1_639/D delay 79.2096 ps
      0.2 ps  bundle_i[8]:               ->  NAND2X1_361/B
     41.2 ps       _2480_: NAND2X1_361/Y ->  OAI21X1_867/C
     83.9 ps        _637_: OAI21X1_867/Y -> DFFPOSX1_639/D

   hold at destination = -4.71114

Path input pin bundle_i[31] to DFFPOSX1_616/D delay 79.2129 ps
      0.1 ps  bundle_i[31]:               ->  NAND2X1_338/B
     41.0 ps        _2434_: NAND2X1_338/Y ->  OAI21X1_844/C
     83.9 ps         _614_: OAI21X1_844/Y -> DFFPOSX1_616/D

   hold at destination = -4.70345

Path input pin bundle_i[0] to DFFPOSX1_647/D delay 79.3179 ps
     18.1 ps  bundle_i[0]:               ->  NAND2X1_369/B
     41.2 ps       _2496_: NAND2X1_369/Y ->  OAI21X1_875/C
     84.0 ps        _645_: OAI21X1_875/Y -> DFFPOSX1_647/D

   hold at destination = -4.70428

Path input pin bundle_i[7] to DFFPOSX1_640/D delay 79.4793 ps
      0.1 ps  bundle_i[7]:               ->  NAND2X1_362/B
     41.7 ps       _2482_: NAND2X1_362/Y ->  OAI21X1_868/C
     84.2 ps        _638_: OAI21X1_868/Y -> DFFPOSX1_640/D

   hold at destination = -4.71997

Path input pin bundle_i[16] to DFFPOSX1_631/D delay 79.4875 ps
      0.3 ps  bundle_i[16]:               ->  NAND2X1_353/B
     41.3 ps        _2464_: NAND2X1_353/Y ->  OAI21X1_859/C
     84.2 ps         _629_: OAI21X1_859/Y -> DFFPOSX1_631/D

   hold at destination = -4.69662

Path input pin bundle_i[29] to DFFPOSX1_618/D delay 79.4952 ps
      0.1 ps  bundle_i[29]:               ->  NAND2X1_340/B
     41.8 ps        _2438_: NAND2X1_340/Y ->  OAI21X1_846/C
     84.2 ps         _616_: OAI21X1_846/Y -> DFFPOSX1_618/D

   hold at destination = -4.72443

Path input pin bundle_i[3] to DFFPOSX1_644/D delay 79.7917 ps
      0.2 ps  bundle_i[3]:               ->  NAND2X1_366/B
     41.4 ps       _2490_: NAND2X1_366/Y ->  OAI21X1_872/C
     84.5 ps        _642_: OAI21X1_872/Y -> DFFPOSX1_644/D

   hold at destination = -4.68292

Path input pin bundle_i[21] to DFFPOSX1_626/D delay 79.8675 ps
     17.6 ps  bundle_i[21]:               ->  NAND2X1_348/B
     41.5 ps        _2454_: NAND2X1_348/Y ->  OAI21X1_854/C
     84.5 ps         _624_: OAI21X1_854/Y -> DFFPOSX1_626/D

   hold at destination = -4.68073

Path input pin bundle_i[14] to DFFPOSX1_633/D delay 79.9441 ps
      0.1 ps  bundle_i[14]:               ->  NAND2X1_355/B
     41.6 ps        _2468_: NAND2X1_355/Y ->  OAI21X1_861/C
     84.6 ps         _631_: OAI21X1_861/Y -> DFFPOSX1_633/D

   hold at destination = -4.68355

Path input pin bundle_i[15] to DFFPOSX1_632/D delay 80.0684 ps
      0.2 ps  bundle_i[15]:               ->  NAND2X1_354/B
     42.3 ps        _2466_: NAND2X1_354/Y ->  OAI21X1_860/C
     84.8 ps         _630_: OAI21X1_860/Y -> DFFPOSX1_632/D

   hold at destination = -4.71047

Path input pin bundle_i[28] to DFFPOSX1_619/D delay 80.4658 ps
      0.2 ps  bundle_i[28]:               ->  NAND2X1_341/B
     41.2 ps        _2440_: NAND2X1_341/Y ->  OAI21X1_847/C
     85.1 ps         _617_: OAI21X1_847/Y -> DFFPOSX1_619/D

   hold at destination = -4.62601

Path input pin bundle_i[22] to DFFPOSX1_625/D delay 80.7812 ps
      0.3 ps  bundle_i[22]:               ->  NAND2X1_347/B
     43.0 ps        _2452_: NAND2X1_347/Y ->  OAI21X1_853/C
     85.5 ps         _623_: OAI21X1_853/Y -> DFFPOSX1_625/D

   hold at destination = -4.69751

-----------------------------------------

