<Example>
    <Name>
        ADC_RegularConversion_Polling_Example
    </Name>
    <Description>
				This example describes how to use the ADC3 and Polling to convert data from 
			ADC3 channel8.

			When an end of conversion occurs the converted data of ADC3 DR register is 
			affected to the uhADCxConvertedValue variable .

			In this example, the system clock is 144MHz, APB2 = 72MHz and ADC clock = APB2/2. 
			Since ADC3 clock is 36 MHz and sampling time is set to 3 cycles, the conversion 
			time to 12bit data is 12 cycles so the total conversion time is (12+3)/36= 0.41us(2.4Msps).

    </Description>
    <Version>
        1.0.0
    </Version>
    <Tags>
        ADC_RegularConversion_Polling
    </Tags>
    <EVKit>
        STM32429I-EVAL evaluation board
    </EVKit>
    <Files>
        <File>
            $REPO_ROOT$\ST\STM32F4X9\cmsis_lib\ADC\example\ADC_RegularConversion_Polling\Src\ADC_RegularConversion_Polling_Example.c
        </File>
    </Files>
    <Dependencys>
        <Dependency>STM32F4xx_HAL_Driver</Dependency>
    </Dependencys>
</Example>


