/*
 * Copyright (c) CompanyNameMagicTag 2020-2020. All rights reserved.
 * Description: Define all registers/tables.
 * Create: 2020-7-3
 */

#ifndef __HAL_MAC_REG_FIELD_H__
#define __HAL_MAC_REG_FIELD_H__
#define HH503_MAC_CFG_PROXY_STA_EN_LEN    1
#define HH503_MAC_CFG_PROXY_STA_EN_OFFSET    31
#define HH503_MAC_CFG_PROXY_STA_EN_MASK    0x80000000
#define HH503_MAC_CFG_ONE_PKT_EN_LEN    1
#define HH503_MAC_CFG_ONE_PKT_EN_OFFSET    30
#define HH503_MAC_CFG_ONE_PKT_EN_MASK    0x40000000
#define HH503_MAC_CFG_PHY_INFO_EN_LEN    1
#define HH503_MAC_CFG_PHY_INFO_EN_OFFSET    29
#define HH503_MAC_CFG_PHY_INFO_EN_MASK    0x20000000
#define HH503_MAC_CFG_TX_CF_END_EN_LEN    1
#define HH503_MAC_CFG_TX_CF_END_EN_OFFSET    28
#define HH503_MAC_CFG_TX_CF_END_EN_MASK    0x10000000
#define HH503_MAC_CFG_DE_AMSDU_EN_LEN    1
#define HH503_MAC_CFG_DE_AMSDU_EN_OFFSET    27
#define HH503_MAC_CFG_DE_AMSDU_EN_MASK    0x8000000
#define HH503_MAC_CFG_PROTOCOL_MODE_LEN    2
#define HH503_MAC_CFG_PROTOCOL_MODE_OFFSET    25
#define HH503_MAC_CFG_PROTOCOL_MODE_MASK    0x6000000
#define HH503_MAC_CFG_P2P_PS_EN_LEN    1
#define HH503_MAC_CFG_P2P_PS_EN_OFFSET    24
#define HH503_MAC_CFG_P2P_PS_EN_MASK    0x1000000
#define HH503_MAC_CFG_HE_PPDU_CHECK_EN_LEN    1
#define HH503_MAC_CFG_HE_PPDU_CHECK_EN_OFFSET    23
#define HH503_MAC_CFG_HE_PPDU_CHECK_EN_MASK    0x800000
#define HH503_MAC_CFG_PHY_MAX_NSS_LEN    3
#define HH503_MAC_CFG_PHY_MAX_NSS_OFFSET    20
#define HH503_MAC_CFG_PHY_MAX_NSS_MASK    0x700000
#define HH503_MAC_CFG_PHY_MAX_BW_LEN    2
#define HH503_MAC_CFG_PHY_MAX_BW_OFFSET    18
#define HH503_MAC_CFG_PHY_MAX_BW_MASK    0xc0000
#define HH503_MAC_CFG_PROTOCOL_VERSION_LEN    2
#define HH503_MAC_CFG_PROTOCOL_VERSION_OFFSET    16
#define HH503_MAC_CFG_PROTOCOL_VERSION_MASK    0x30000
#define HH503_MAC_CFG_TX_RTS_DUP_EN_LEN    1
#define HH503_MAC_CFG_TX_RTS_DUP_EN_OFFSET    15
#define HH503_MAC_CFG_TX_RTS_DUP_EN_MASK    0x8000
#define HH503_MAC_CFG_RTS_FAIL_TX_PSDU_EN_LEN    1
#define HH503_MAC_CFG_RTS_FAIL_TX_PSDU_EN_OFFSET    14
#define HH503_MAC_CFG_RTS_FAIL_TX_PSDU_EN_MASK    0x4000
#define HH503_MAC_CFG_RX_DUP_CHK_EN_LEN    1
#define HH503_MAC_CFG_RX_DUP_CHK_EN_OFFSET    13
#define HH503_MAC_CFG_RX_DUP_CHK_EN_MASK    0x2000
#define HH503_MAC_CFG_TX_SUSPEND_LEN    1
#define HH503_MAC_CFG_TX_SUSPEND_OFFSET    12
#define HH503_MAC_CFG_TX_SUSPEND_MASK    0x1000
#define HH503_MAC_CFG_COEX_ABORT_EN_LEN    1
#define HH503_MAC_CFG_COEX_ABORT_EN_OFFSET    11
#define HH503_MAC_CFG_COEX_ABORT_EN_MASK    0x800
#define HH503_MAC_CFG_LIFETIME_CHK_EN_LEN    1
#define HH503_MAC_CFG_LIFETIME_CHK_EN_OFFSET    10
#define HH503_MAC_CFG_LIFETIME_CHK_EN_MASK    0x400
#define HH503_MAC_CFG_TX_FOREVER_EN_LEN    1
#define HH503_MAC_CFG_TX_FOREVER_EN_OFFSET    9
#define HH503_MAC_CFG_TX_FOREVER_EN_MASK    0x200
#define HH503_MAC_CFG_RTS_RATE_SEL_LEN    2
#define HH503_MAC_CFG_RTS_RATE_SEL_OFFSET    7
#define HH503_MAC_CFG_RTS_RATE_SEL_MASK    0x180
#define HH503_MAC_CFG_RESP_AT_BASIC_RATE_EN_LEN    1
#define HH503_MAC_CFG_RESP_AT_BASIC_RATE_EN_OFFSET    6
#define HH503_MAC_CFG_RESP_AT_BASIC_RATE_EN_MASK    0x40
#define HH503_MAC_CFG_RTS_RATE_CALC_AT_BASIC_RATE_LEN    1
#define HH503_MAC_CFG_RTS_RATE_CALC_AT_BASIC_RATE_OFFSET    5
#define HH503_MAC_CFG_RTS_RATE_CALC_AT_BASIC_RATE_MASK    0x20
#define HH503_MAC_CFG_DON_T_TOUCH_MPDU_LEN    1
#define HH503_MAC_CFG_DON_T_TOUCH_MPDU_OFFSET    4
#define HH503_MAC_CFG_DON_T_TOUCH_MPDU_MASK    0x10
#define HH503_MAC_CFG_EDCA_EN_LEN    1
#define HH503_MAC_CFG_EDCA_EN_OFFSET    3
#define HH503_MAC_CFG_EDCA_EN_MASK    0x8
#define HH503_MAC_CFG_RESP_RATE_TEST_LEN    1
#define HH503_MAC_CFG_RESP_RATE_TEST_OFFSET    2
#define HH503_MAC_CFG_RESP_RATE_TEST_MASK    0x4
#define HH503_MAC_CFG_HIPRI_RX_Q_EN_LEN    1
#define HH503_MAC_CFG_HIPRI_RX_Q_EN_OFFSET    1
#define HH503_MAC_CFG_HIPRI_RX_Q_EN_MASK    0x2
#define HH503_MAC_CFG_WL_STARTUP_EN_LEN    1
#define HH503_MAC_CFG_WL_STARTUP_EN_OFFSET    0
#define HH503_MAC_CFG_WL_STARTUP_EN_MASK    0x1
#define HH503_MAC_CFG_RX_INTR_UNIT_LEN    6
#define HH503_MAC_CFG_RX_INTR_UNIT_OFFSET    24
#define HH503_MAC_CFG_RX_INTR_UNIT_MASK    0x3f000000
#define HH503_MAC_CFG_VAP1_MULTI_BSSID_EN_LEN    1
#define HH503_MAC_CFG_VAP1_MULTI_BSSID_EN_OFFSET    23
#define HH503_MAC_CFG_VAP1_MULTI_BSSID_EN_MASK    0x800000
#define HH503_MAC_CFG_VAP1_CTRL_MULTI_BSSID_EN_LEN    1
#define HH503_MAC_CFG_VAP1_CTRL_MULTI_BSSID_EN_OFFSET    22
#define HH503_MAC_CFG_VAP1_CTRL_MULTI_BSSID_EN_MASK    0x400000
#define HH503_MAC_CFG_VAP1_MULTI_BSSID_CHK_BSSID_EN_LEN    1
#define HH503_MAC_CFG_VAP1_MULTI_BSSID_CHK_BSSID_EN_OFFSET    21
#define HH503_MAC_CFG_VAP1_MULTI_BSSID_CHK_BSSID_EN_MASK    0x200000
#define HH503_MAC_CFG_VAP0_MULTI_BSSID_CHK_BSSID_EN_LEN    1
#define HH503_MAC_CFG_VAP0_MULTI_BSSID_CHK_BSSID_EN_OFFSET    20
#define HH503_MAC_CFG_VAP0_MULTI_BSSID_CHK_BSSID_EN_MASK    0x100000
#define HH503_MAC_CFG_VAP0_MULTI_BSSID_EN_LEN    1
#define HH503_MAC_CFG_VAP0_MULTI_BSSID_EN_OFFSET    19
#define HH503_MAC_CFG_VAP0_MULTI_BSSID_EN_MASK    0x80000
#define HH503_MAC_CFG_VAP0_CTRL_MULTI_BSSID_EN_LEN    1
#define HH503_MAC_CFG_VAP0_CTRL_MULTI_BSSID_EN_OFFSET    18
#define HH503_MAC_CFG_VAP0_CTRL_MULTI_BSSID_EN_MASK    0x40000
#define HH503_MAC_CFG_NFRP_MULTI_BSSID_EN_LEN    1
#define HH503_MAC_CFG_NFRP_MULTI_BSSID_EN_OFFSET    17
#define HH503_MAC_CFG_NFRP_MULTI_BSSID_EN_MASK    0x20000
#define HH503_MAC_CFG_VAP0_MULTI_BSS_EN_LEN    1
#define HH503_MAC_CFG_VAP0_MULTI_BSS_EN_OFFSET    16
#define HH503_MAC_CFG_VAP0_MULTI_BSS_EN_MASK    0x10000
#define HH503_MAC_CFG_VAP2_TSF_EN_LEN    1
#define HH503_MAC_CFG_VAP2_TSF_EN_OFFSET    15
#define HH503_MAC_CFG_VAP2_TSF_EN_MASK    0x8000
#define HH503_MAC_CFG_VAP1_TSF_EN_LEN    1
#define HH503_MAC_CFG_VAP1_TSF_EN_OFFSET    14
#define HH503_MAC_CFG_VAP1_TSF_EN_MASK    0x4000
#define HH503_MAC_CFG_VAP0_TSF_EN_LEN    1
#define HH503_MAC_CFG_VAP0_TSF_EN_OFFSET    13
#define HH503_MAC_CFG_VAP0_TSF_EN_MASK    0x2000
#define HH503_MAC_CFG_TXOP_PS_2COND_LEN    1
#define HH503_MAC_CFG_TXOP_PS_2COND_OFFSET    12
#define HH503_MAC_CFG_TXOP_PS_2COND_MASK    0x1000
#define HH503_MAC_CFG_TXOP_PS_1COND_LEN    1
#define HH503_MAC_CFG_TXOP_PS_1COND_OFFSET    11
#define HH503_MAC_CFG_TXOP_PS_1COND_MASK    0x800
#define HH503_MAC_CFG_TXOP_PS_EN_LEN    1
#define HH503_MAC_CFG_TXOP_PS_EN_OFFSET    10
#define HH503_MAC_CFG_TXOP_PS_EN_MASK    0x400
#define HH503_MAC_CFG_SOUNDING_DELAY_RESP_RPT_EN_LEN    1
#define HH503_MAC_CFG_SOUNDING_DELAY_RESP_RPT_EN_OFFSET    9
#define HH503_MAC_CFG_SOUNDING_DELAY_RESP_RPT_EN_MASK    0x200
#define HH503_MAC_CFG_VHT_SOUNDING_EN_LEN    1
#define HH503_MAC_CFG_VHT_SOUNDING_EN_OFFSET    8
#define HH503_MAC_CFG_VHT_SOUNDING_EN_MASK    0x100
#define HH503_MAC_CFG_HT_SOUNDING_EN_LEN    1
#define HH503_MAC_CFG_HT_SOUNDING_EN_OFFSET    7
#define HH503_MAC_CFG_HT_SOUNDING_EN_MASK    0x80
#define HH503_MAC_CFG_HE_SOUNDING_EN_LEN    1
#define HH503_MAC_CFG_HE_SOUNDING_EN_OFFSET    6
#define HH503_MAC_CFG_HE_SOUNDING_EN_MASK    0x40
#define HH503_MAC_CFG_VAP2_MODE_LEN    2
#define HH503_MAC_CFG_VAP2_MODE_OFFSET    4
#define HH503_MAC_CFG_VAP2_MODE_MASK    0x30
#define HH503_MAC_CFG_VAP1_MODE_LEN    2
#define HH503_MAC_CFG_VAP1_MODE_OFFSET    2
#define HH503_MAC_CFG_VAP1_MODE_MASK    0xc
#define HH503_MAC_CFG_VAP0_MODE_LEN    2
#define HH503_MAC_CFG_VAP0_MODE_OFFSET    0
#define HH503_MAC_CFG_VAP0_MODE_MASK    0x3
#define HH503_MAC_CFG_PMF_DEC_EN_LEN    1
#define HH503_MAC_CFG_PMF_DEC_EN_OFFSET    20
#define HH503_MAC_CFG_PMF_DEC_EN_MASK    0x100000
#define HH503_MAC_CFG_PMF_ENCR_EN_LEN    1
#define HH503_MAC_CFG_PMF_ENCR_EN_OFFSET    19
#define HH503_MAC_CFG_PMF_ENCR_EN_MASK    0x80000
#define HH503_MAC_CFG_DATA_DECR_EN_LEN    1
#define HH503_MAC_CFG_DATA_DECR_EN_OFFSET    18
#define HH503_MAC_CFG_DATA_DECR_EN_MASK    0x40000
#define HH503_MAC_CFG_DATA_ENCR_EN_LEN    1
#define HH503_MAC_CFG_DATA_ENCR_EN_OFFSET    17
#define HH503_MAC_CFG_DATA_ENCR_EN_MASK    0x20000
#define HH503_MAC_CFG_CE_RST_TIME_LEN    6
#define HH503_MAC_CFG_CE_RST_TIME_OFFSET    11
#define HH503_MAC_CFG_CE_RST_TIME_MASK    0x1f800
#define HH503_MAC_CFG_VAP2_MGMT_BC_DECR_EN_LEN    1
#define HH503_MAC_CFG_VAP2_MGMT_BC_DECR_EN_OFFSET    10
#define HH503_MAC_CFG_VAP2_MGMT_BC_DECR_EN_MASK    0x400
#define HH503_MAC_CFG_VAP1_MGMT_BC_DECR_EN_LEN    1
#define HH503_MAC_CFG_VAP1_MGMT_BC_DECR_EN_OFFSET    9
#define HH503_MAC_CFG_VAP1_MGMT_BC_DECR_EN_MASK    0x200
#define HH503_MAC_CFG_VAP0_MGMT_BC_DECR_EN_LEN    1
#define HH503_MAC_CFG_VAP0_MGMT_BC_DECR_EN_OFFSET    8
#define HH503_MAC_CFG_VAP0_MGMT_BC_DECR_EN_MASK    0x100
#define HH503_MAC_CFG_PEER_ADDR_ERR_CE_BYPASS_EN_LEN    1
#define HH503_MAC_CFG_PEER_ADDR_ERR_CE_BYPASS_EN_OFFSET    7
#define HH503_MAC_CFG_PEER_ADDR_ERR_CE_BYPASS_EN_MASK    0x80
#define HH503_MAC_CFG_11AC_TKIP_BYPASS_EN_LEN    1
#define HH503_MAC_CFG_11AC_TKIP_BYPASS_EN_OFFSET    6
#define HH503_MAC_CFG_11AC_TKIP_BYPASS_EN_MASK    0x40
#define HH503_MAC_CFG_11N_TKIP_BYPASS_EN_LEN    1
#define HH503_MAC_CFG_11N_TKIP_BYPASS_EN_OFFSET    5
#define HH503_MAC_CFG_11N_TKIP_BYPASS_EN_MASK    0x20
#define HH503_MAC_CFG_DONT_INC_PN_RETRY_LEN    1
#define HH503_MAC_CFG_DONT_INC_PN_RETRY_OFFSET    4
#define HH503_MAC_CFG_DONT_INC_PN_RETRY_MASK    0x10
#define HH503_MAC_CFG_REPLAY_DETECT_EN_LEN    1
#define HH503_MAC_CFG_REPLAY_DETECT_EN_OFFSET    3
#define HH503_MAC_CFG_REPLAY_DETECT_EN_MASK    0x8
#define HH503_MAC_CFG_TKIP_MIC_EN_LEN    1
#define HH503_MAC_CFG_TKIP_MIC_EN_OFFSET    2
#define HH503_MAC_CFG_TKIP_MIC_EN_MASK    0x4
#define HH503_MAC_CFG_SPP_AMSDU_EN_LEN    1
#define HH503_MAC_CFG_SPP_AMSDU_EN_OFFSET    1
#define HH503_MAC_CFG_SPP_AMSDU_EN_MASK    0x2
#define HH503_MAC_CFG_AMPDU_REPLAY_DETECT_EN_LEN    1
#define HH503_MAC_CFG_AMPDU_REPLAY_DETECT_EN_OFFSET    0
#define HH503_MAC_CFG_AMPDU_REPLAY_DETECT_EN_MASK    0x1
#define HH503_MAC_CFG_QUEUE_BACKOFF_TIMEOUT_DEBUG_EN_LEN    1
#define HH503_MAC_CFG_QUEUE_BACKOFF_TIMEOUT_DEBUG_EN_OFFSET    28
#define HH503_MAC_CFG_QUEUE_BACKOFF_TIMEOUT_DEBUG_EN_MASK    0x10000000
#define HH503_MAC_CFG_TX_CFEND_ADDR2_SET_MODE_LEN    1
#define HH503_MAC_CFG_TX_CFEND_ADDR2_SET_MODE_OFFSET    27
#define HH503_MAC_CFG_TX_CFEND_ADDR2_SET_MODE_MASK    0x8000000
#define HH503_MAC_CFG_EDCA_TX_CFEND_DUR_ZERO_EN_LEN    1
#define HH503_MAC_CFG_EDCA_TX_CFEND_DUR_ZERO_EN_OFFSET    26
#define HH503_MAC_CFG_EDCA_TX_CFEND_DUR_ZERO_EN_MASK    0x4000000
#define HH503_MAC_CFG_AMPDU_MNG_HIPRI_DIS_LEN    1
#define HH503_MAC_CFG_AMPDU_MNG_HIPRI_DIS_OFFSET    19
#define HH503_MAC_CFG_AMPDU_MNG_HIPRI_DIS_MASK    0x80000
#define HH503_MAC_CFG_RX_BC_DUP_CHK_DIS_LEN    1
#define HH503_MAC_CFG_RX_BC_DUP_CHK_DIS_OFFSET    18
#define HH503_MAC_CFG_RX_BC_DUP_CHK_DIS_MASK    0x40000
#define HH503_MAC_CFG_RX_RESP_CHK_TA_EN_LEN    1
#define HH503_MAC_CFG_RX_RESP_CHK_TA_EN_OFFSET    17
#define HH503_MAC_CFG_RX_RESP_CHK_TA_EN_MASK    0x20000
#define HH503_MAC_CFG_TX_BCN_IFS_SEL_LEN    1
#define HH503_MAC_CFG_TX_BCN_IFS_SEL_OFFSET    16
#define HH503_MAC_CFG_TX_BCN_IFS_SEL_MASK    0x10000
#define HH503_MAC_CFG_TX_BCN_IN_TXOP_EN_LEN    1
#define HH503_MAC_CFG_TX_BCN_IN_TXOP_EN_OFFSET    15
#define HH503_MAC_CFG_TX_BCN_IN_TXOP_EN_MASK    0x8000
#define HH503_MAC_CFG_RX_RESP_CHK_DIRECT_MODE_LEN    1
#define HH503_MAC_CFG_RX_RESP_CHK_DIRECT_MODE_OFFSET    14
#define HH503_MAC_CFG_RX_RESP_CHK_DIRECT_MODE_MASK    0x4000
#define HH503_MAC_CFG_TX_DESC_MODE_LEN    1
#define HH503_MAC_CFG_TX_DESC_MODE_OFFSET    13
#define HH503_MAC_CFG_TX_DESC_MODE_MASK    0x2000
#define HH503_MAC_CFG_TXOP_NAV_TIMER_EN_LEN    1
#define HH503_MAC_CFG_TXOP_NAV_TIMER_EN_OFFSET    12
#define HH503_MAC_CFG_TXOP_NAV_TIMER_EN_MASK    0x1000
#define HH503_MAC_CFG_RX_DIRECT_FRAME_NAV_UPDATE_LEN    1
#define HH503_MAC_CFG_RX_DIRECT_FRAME_NAV_UPDATE_OFFSET    11
#define HH503_MAC_CFG_RX_DIRECT_FRAME_NAV_UPDATE_MASK    0x800
#define HH503_MAC_CFG_RX_4ADDR_VAP_INDEX_LEN    4
#define HH503_MAC_CFG_RX_4ADDR_VAP_INDEX_OFFSET    7
#define HH503_MAC_CFG_RX_4ADDR_VAP_INDEX_MASK    0x780
#define HH503_MAC_CFG_RX_RSSI_RPT_SEL_LEN    1
#define HH503_MAC_CFG_RX_RSSI_RPT_SEL_OFFSET    6
#define HH503_MAC_CFG_RX_RSSI_RPT_SEL_MASK    0x40
#define HH503_MAC_CFG_TXOP_RTS_MODE_LEN    2
#define HH503_MAC_CFG_TXOP_RTS_MODE_OFFSET    4
#define HH503_MAC_CFG_TXOP_RTS_MODE_MASK    0x30
#define HH503_MAC_CFG_RX_SMALL_IN_NORM_BUFF_EN_LEN    1
#define HH503_MAC_CFG_RX_SMALL_IN_NORM_BUFF_EN_OFFSET    3
#define HH503_MAC_CFG_RX_SMALL_IN_NORM_BUFF_EN_MASK    0x8
#define HH503_MAC_CFG_RX_HIPRI_IN_NORM_BUFF_EN_LEN    1
#define HH503_MAC_CFG_RX_HIPRI_IN_NORM_BUFF_EN_OFFSET    2
#define HH503_MAC_CFG_RX_HIPRI_IN_NORM_BUFF_EN_MASK    0x4
#define HH503_MAC_CFG_TXOP_REM_TIME_CHK_EN_LEN    1
#define HH503_MAC_CFG_TXOP_REM_TIME_CHK_EN_OFFSET    1
#define HH503_MAC_CFG_TXOP_REM_TIME_CHK_EN_MASK    0x2
#define HH503_MAC_CFG_TXOP_CHK_CCA_AON_EN_LEN    1
#define HH503_MAC_CFG_TXOP_CHK_CCA_AON_EN_OFFSET    0
#define HH503_MAC_CFG_TXOP_CHK_CCA_AON_EN_MASK    0x1
#define HH503_MAC_CFG_BW40_2ND_IDX_LEN    3
#define HH503_MAC_CFG_BW40_2ND_IDX_OFFSET    15
#define HH503_MAC_CFG_BW40_2ND_IDX_MASK    0x38000
#define HH503_MAC_CFG_BW40_1ST_IDX_LEN    3
#define HH503_MAC_CFG_BW40_1ST_IDX_OFFSET    12
#define HH503_MAC_CFG_BW40_1ST_IDX_MASK    0x7000
#define HH503_MAC_CFG_BW20_1ST_IDX_LEN    3
#define HH503_MAC_CFG_BW20_1ST_IDX_OFFSET    9
#define HH503_MAC_CFG_BW20_1ST_IDX_MASK    0xe00
#define HH503_MAC_CFG_TB_TXOP_DURATION_DISABLE_LEN    1
#define HH503_MAC_CFG_TB_TXOP_DURATION_DISABLE_OFFSET    8
#define HH503_MAC_CFG_TB_TXOP_DURATION_DISABLE_MASK    0x100
#define HH503_MAC_CFG_HE_TRIG_CS_CHK_EN_LEN    1
#define HH503_MAC_CFG_HE_TRIG_CS_CHK_EN_OFFSET    7
#define HH503_MAC_CFG_HE_TRIG_CS_CHK_EN_MASK    0x80
#define HH503_MAC_CFG_HE_BSRP_INSERT_HTC_EN_LEN    1
#define HH503_MAC_CFG_HE_BSRP_INSERT_HTC_EN_OFFSET    6
#define HH503_MAC_CFG_HE_BSRP_INSERT_HTC_EN_MASK    0x40
#define HH503_MAC_CFG_HE_TXOP_DURATION_DISABLE_LEN    1
#define HH503_MAC_CFG_HE_TXOP_DURATION_DISABLE_OFFSET    5
#define HH503_MAC_CFG_HE_TXOP_DURATION_DISABLE_MASK    0x20
#define HH503_MAC_CFG_HE_TRIG_INSERT_HTC_EN_LEN    1
#define HH503_MAC_CFG_HE_TRIG_INSERT_HTC_EN_OFFSET    4
#define HH503_MAC_CFG_HE_TRIG_INSERT_HTC_EN_MASK    0x10
#define HH503_MAC_CFG_RX_HE_NDPA_PART_RESP_EN_LEN    1
#define HH503_MAC_CFG_RX_HE_NDPA_PART_RESP_EN_OFFSET    2
#define HH503_MAC_CFG_RX_HE_NDPA_PART_RESP_EN_MASK    0x4
#define HH503_MAC_CFG_RX_HE_ROM_EN_LEN    1
#define HH503_MAC_CFG_RX_HE_ROM_EN_OFFSET    1
#define HH503_MAC_CFG_RX_HE_ROM_EN_MASK    0x2
#define HH503_MAC_CFG_RX_11AX_EN_LEN    1
#define HH503_MAC_CFG_RX_11AX_EN_OFFSET    0
#define HH503_MAC_CFG_RX_11AX_EN_MASK    0x1
#define HH503_MAC_CFG_QTP_TXOP_LIMIT_OFF_LEN    1
#define HH503_MAC_CFG_QTP_TXOP_LIMIT_OFF_OFFSET    24
#define HH503_MAC_CFG_QTP_TXOP_LIMIT_OFF_MASK    0x1000000
#define HH503_MAC_CFG_QTP_EN_LEN    1
#define HH503_MAC_CFG_QTP_EN_OFFSET    23
#define HH503_MAC_CFG_QTP_EN_MASK    0x800000
#define HH503_MAC_CFG_QTP_QUIET_SUSPEND_EN_LEN    1
#define HH503_MAC_CFG_QTP_QUIET_SUSPEND_EN_OFFSET    22
#define HH503_MAC_CFG_QTP_QUIET_SUSPEND_EN_MASK    0x400000
#define HH503_MAC_CFG_HE_TRS_NAV_EN_LEN    1
#define HH503_MAC_CFG_HE_TRS_NAV_EN_OFFSET    21
#define HH503_MAC_CFG_HE_TRS_NAV_EN_MASK    0x200000
#define HH503_MAC_CFG_RESET_BOTH_NAV_EN_LEN    1
#define HH503_MAC_CFG_RESET_BOTH_NAV_EN_OFFSET    20
#define HH503_MAC_CFG_RESET_BOTH_NAV_EN_MASK    0x100000
#define HH503_MAC_CFG_QOS_POLL_NAV_SAME_BSSID_EN_LEN    1
#define HH503_MAC_CFG_QOS_POLL_NAV_SAME_BSSID_EN_OFFSET    19
#define HH503_MAC_CFG_QOS_POLL_NAV_SAME_BSSID_EN_MASK    0x80000
#define HH503_MAC_CFG_TXOP_HOLDER_CHK_EN_LEN    1
#define HH503_MAC_CFG_TXOP_HOLDER_CHK_EN_OFFSET    18
#define HH503_MAC_CFG_TXOP_HOLDER_CHK_EN_MASK    0x40000
#define HH503_MAC_CFG_TXOP_HOLDER_LONGNAV_BYPASS1_LEN    1
#define HH503_MAC_CFG_TXOP_HOLDER_LONGNAV_BYPASS1_OFFSET    17
#define HH503_MAC_CFG_TXOP_HOLDER_LONGNAV_BYPASS1_MASK    0x20000
#define HH503_MAC_CFG_TXOP_HOLDER_LONGNAV_BYPASS2_LEN    1
#define HH503_MAC_CFG_TXOP_HOLDER_LONGNAV_BYPASS2_OFFSET    16
#define HH503_MAC_CFG_TXOP_HOLDER_LONGNAV_BYPASS2_MASK    0x10000
#define HH503_MAC_CFG_RTS_TIMER_OUT_LEN    1
#define HH503_MAC_CFG_RTS_TIMER_OUT_OFFSET    15
#define HH503_MAC_CFG_RTS_TIMER_OUT_MASK    0x8000
#define HH503_MAC_CFG_LSIG_NAV_UPDATE_EN_LEN    1
#define HH503_MAC_CFG_LSIG_NAV_UPDATE_EN_OFFSET    14
#define HH503_MAC_CFG_LSIG_NAV_UPDATE_EN_MASK    0x4000
#define HH503_MAC_CFG_SAME_BSS_CHK_FCS_ERR_EN_LEN    1
#define HH503_MAC_CFG_SAME_BSS_CHK_FCS_ERR_EN_OFFSET    13
#define HH503_MAC_CFG_SAME_BSS_CHK_FCS_ERR_EN_MASK    0x2000
#define HH503_MAC_CFG_SAME_BSS_CHK_11AX_NDP_EN_LEN    1
#define HH503_MAC_CFG_SAME_BSS_CHK_11AX_NDP_EN_OFFSET    12
#define HH503_MAC_CFG_SAME_BSS_CHK_11AX_NDP_EN_MASK    0x1000
#define HH503_MAC_CFG_HE_TRIG_NAV_EN_LEN    1
#define HH503_MAC_CFG_HE_TRIG_NAV_EN_OFFSET    11
#define HH503_MAC_CFG_HE_TRIG_NAV_EN_MASK    0x800
#define HH503_MAC_CFG_SAME_BSS_CHK_FCS_ERR_BSS_COLOR_EN_LEN    1
#define HH503_MAC_CFG_SAME_BSS_CHK_FCS_ERR_BSS_COLOR_EN_OFFSET    10
#define HH503_MAC_CFG_SAME_BSS_CHK_FCS_ERR_BSS_COLOR_EN_MASK    0x400
#define HH503_MAC_CFG_SAME_BSS_CHK_FCS_ERR_PARTIAL_BSSID_EN_LEN    1
#define HH503_MAC_CFG_SAME_BSS_CHK_FCS_ERR_PARTIAL_BSSID_EN_OFFSET    9
#define HH503_MAC_CFG_SAME_BSS_CHK_FCS_ERR_PARTIAL_BSSID_EN_MASK    0x200
#define HH503_MAC_CFG_SAME_BSS_CHK_FCS_ERR_PARTIAL_COLOR_EN_LEN    1
#define HH503_MAC_CFG_SAME_BSS_CHK_FCS_ERR_PARTIAL_COLOR_EN_OFFSET    8
#define HH503_MAC_CFG_SAME_BSS_CHK_FCS_ERR_PARTIAL_COLOR_EN_MASK    0x100
#define HH503_MAC_CFG_SAME_BSS_CHK_PARTIAL_COLOR_EN_LEN    1
#define HH503_MAC_CFG_SAME_BSS_CHK_PARTIAL_COLOR_EN_OFFSET    7
#define HH503_MAC_CFG_SAME_BSS_CHK_PARTIAL_COLOR_EN_MASK    0x80
#define HH503_MAC_CFG_SAME_BSS_CHK_PARTIAL_BSSID_EN_LEN    1
#define HH503_MAC_CFG_SAME_BSS_CHK_PARTIAL_BSSID_EN_OFFSET    6
#define HH503_MAC_CFG_SAME_BSS_CHK_PARTIAL_BSSID_EN_MASK    0x40
#define HH503_MAC_CFG_SAME_BSS_CHK_BSS_COLOR_EN_LEN    1
#define HH503_MAC_CFG_SAME_BSS_CHK_BSS_COLOR_EN_OFFSET    5
#define HH503_MAC_CFG_SAME_BSS_CHK_BSS_COLOR_EN_MASK    0x20
#define HH503_MAC_CFG_SAME_BSS_CHK_TA_EN_LEN    1
#define HH503_MAC_CFG_SAME_BSS_CHK_TA_EN_OFFSET    4
#define HH503_MAC_CFG_SAME_BSS_CHK_TA_EN_MASK    0x10
#define HH503_MAC_CFG_SAME_BSS_CHK_RA_EN_LEN    1
#define HH503_MAC_CFG_SAME_BSS_CHK_RA_EN_OFFSET    3
#define HH503_MAC_CFG_SAME_BSS_CHK_RA_EN_MASK    0x8
#define HH503_MAC_CFG_VAP2_RX_DATA_TA_CHK_EN_LEN    1
#define HH503_MAC_CFG_VAP2_RX_DATA_TA_CHK_EN_OFFSET    2
#define HH503_MAC_CFG_VAP2_RX_DATA_TA_CHK_EN_MASK    0x4
#define HH503_MAC_CFG_VAP1_RX_DATA_TA_CHK_EN_LEN    1
#define HH503_MAC_CFG_VAP1_RX_DATA_TA_CHK_EN_OFFSET    1
#define HH503_MAC_CFG_VAP1_RX_DATA_TA_CHK_EN_MASK    0x2
#define HH503_MAC_CFG_VAP0_RX_DATA_TA_CHK_EN_LEN    1
#define HH503_MAC_CFG_VAP0_RX_DATA_TA_CHK_EN_OFFSET    0
#define HH503_MAC_CFG_VAP0_RX_DATA_TA_CHK_EN_MASK    0x1
#define HH503_MAC_CFG_HW_TX_BAR_MAX_NUM_LEN    8
#define HH503_MAC_CFG_HW_TX_BAR_MAX_NUM_OFFSET    8
#define HH503_MAC_CFG_HW_TX_BAR_MAX_NUM_MASK    0xff00
#define HH503_MAC_CFG_HW_TX_BAR_RATE_SEL_LEN    2
#define HH503_MAC_CFG_HW_TX_BAR_RATE_SEL_OFFSET    6
#define HH503_MAC_CFG_HW_TX_BAR_RATE_SEL_MASK    0xc0
#define HH503_MAC_CFG_HW_RETRY_PARTIAL_AMPDU_EN_LEN    1
#define HH503_MAC_CFG_HW_RETRY_PARTIAL_AMPDU_EN_OFFSET    5
#define HH503_MAC_CFG_HW_RETRY_PARTIAL_AMPDU_EN_MASK    0x20
#define HH503_MAC_CFG_RESP_MULTI_TID_BA_EN_LEN    1
#define HH503_MAC_CFG_RESP_MULTI_TID_BA_EN_OFFSET    4
#define HH503_MAC_CFG_RESP_MULTI_TID_BA_EN_MASK    0x10
#define HH503_MAC_CFG_HW_TX_BAR_EN_LEN    1
#define HH503_MAC_CFG_HW_TX_BAR_EN_OFFSET    3
#define HH503_MAC_CFG_HW_TX_BAR_EN_MASK    0x8
#define HH503_MAC_CFG_NO_SESSION_DONT_RESP_BA_EN_LEN    1
#define HH503_MAC_CFG_NO_SESSION_DONT_RESP_BA_EN_OFFSET    2
#define HH503_MAC_CFG_NO_SESSION_DONT_RESP_BA_EN_MASK    0x4
#define HH503_MAC_CFG_HW_PSR_BITMAP_EN_LEN    1
#define HH503_MAC_CFG_HW_PSR_BITMAP_EN_OFFSET    1
#define HH503_MAC_CFG_HW_PSR_BITMAP_EN_MASK    0x2
#define HH503_MAC_CFG_HW_CALC_AMPDU_LEN_EN_LEN    1
#define HH503_MAC_CFG_HW_CALC_AMPDU_LEN_EN_OFFSET    0
#define HH503_MAC_CFG_HW_CALC_AMPDU_LEN_EN_MASK    0x1
#define HH503_MAC_CFG_USER_RESP_CTRL_LEN    6
#define HH503_MAC_CFG_USER_RESP_CTRL_OFFSET    24
#define HH503_MAC_CFG_USER_RESP_CTRL_MASK    0x3f000000
#define HH503_MAC_CFG_RX_NON_HT_RESP_DUP_EN_LEN    1
#define HH503_MAC_CFG_RX_NON_HT_RESP_DUP_EN_OFFSET    22
#define HH503_MAC_CFG_RX_NON_HT_RESP_DUP_EN_MASK    0x400000
#define HH503_MAC_CFG_RX_HE_RESP_DUP_EN_LEN    1
#define HH503_MAC_CFG_RX_HE_RESP_DUP_EN_OFFSET    21
#define HH503_MAC_CFG_RX_HE_RESP_DUP_EN_MASK    0x200000
#define HH503_MAC_CFG_RX_VHT_RESP_DUP_EN_LEN    1
#define HH503_MAC_CFG_RX_VHT_RESP_DUP_EN_OFFSET    20
#define HH503_MAC_CFG_RX_VHT_RESP_DUP_EN_MASK    0x100000
#define HH503_MAC_CFG_RX_HT_RESP_DUP_EN_LEN    1
#define HH503_MAC_CFG_RX_HT_RESP_DUP_EN_OFFSET    19
#define HH503_MAC_CFG_RX_HT_RESP_DUP_EN_MASK    0x80000
#define HH503_MAC_CFG_RESP_RATE_CALC_MODE_LEN    1
#define HH503_MAC_CFG_RESP_RATE_CALC_MODE_OFFSET    18
#define HH503_MAC_CFG_RESP_RATE_CALC_MODE_MASK    0x40000
#define HH503_MAC_CFG_RX_CHK_TRLR_STATUS_DIS_LEN    1
#define HH503_MAC_CFG_RX_CHK_TRLR_STATUS_DIS_OFFSET    17
#define HH503_MAC_CFG_RX_CHK_TRLR_STATUS_DIS_MASK    0x20000
#define HH503_MAC_CFG_RTS_RESP_CHK_NAV_EN_LEN    1
#define HH503_MAC_CFG_RTS_RESP_CHK_NAV_EN_OFFSET    16
#define HH503_MAC_CFG_RTS_RESP_CHK_NAV_EN_MASK    0x10000
#define HH503_MAC_CFG_CTRL_RESP_ACK_EN_LEN    1
#define HH503_MAC_CFG_CTRL_RESP_ACK_EN_OFFSET    15
#define HH503_MAC_CFG_CTRL_RESP_ACK_EN_MASK    0x8000
#define HH503_MAC_CFG_MGMT_RESP_ACK_EN_LEN    1
#define HH503_MAC_CFG_MGMT_RESP_ACK_EN_OFFSET    14
#define HH503_MAC_CFG_MGMT_RESP_ACK_EN_MASK    0x4000
#define HH503_MAC_CFG_DATA_RESP_ACK_EN_LEN    1
#define HH503_MAC_CFG_DATA_RESP_ACK_EN_OFFSET    13
#define HH503_MAC_CFG_DATA_RESP_ACK_EN_MASK    0x2000
#define HH503_MAC_CFG_RESP_CTS_EN_LEN    1
#define HH503_MAC_CFG_RESP_CTS_EN_OFFSET    12
#define HH503_MAC_CFG_RESP_CTS_EN_MASK    0x1000
#define HH503_MAC_CFG_RESP_RATE_SET_LEN    12
#define HH503_MAC_CFG_RESP_RATE_SET_OFFSET    0
#define HH503_MAC_CFG_RESP_RATE_SET_MASK    0xfff
#define HH503_MAC_CFG_NUM_PA_CLKS_ONE_US_LEN    9
#define HH503_MAC_CFG_NUM_PA_CLKS_ONE_US_OFFSET    8
#define HH503_MAC_CFG_NUM_PA_CLKS_ONE_US_MASK    0x1ff00
#define HH503_MAC_CFG_NUM_PA_CLKS_DECI_US_LEN    6
#define HH503_MAC_CFG_NUM_PA_CLKS_DECI_US_OFFSET    0
#define HH503_MAC_CFG_NUM_PA_CLKS_DECI_US_MASK    0x3f
#define HH503_MAC_CFG_AUTO_RST_PHY_WHEN_BUS_ERR_LEN    1
#define HH503_MAC_CFG_AUTO_RST_PHY_WHEN_BUS_ERR_OFFSET    11
#define HH503_MAC_CFG_AUTO_RST_PHY_WHEN_BUS_ERR_MASK    0x800
#define HH503_MAC_CFG_AUTO_RST_PHY_WHEN_TX_TIMEOUT_LEN    1
#define HH503_MAC_CFG_AUTO_RST_PHY_WHEN_TX_TIMEOUT_OFFSET    10
#define HH503_MAC_CFG_AUTO_RST_PHY_WHEN_TX_TIMEOUT_MASK    0x400
#define HH503_MAC_CFG_AUTO_RST_PHY_WHEN_RX_TIMEOUT_LEN    1
#define HH503_MAC_CFG_AUTO_RST_PHY_WHEN_RX_TIMEOUT_OFFSET    9
#define HH503_MAC_CFG_AUTO_RST_PHY_WHEN_RX_TIMEOUT_MASK    0x200
#define HH503_MAC_CFG_AUTO_RST_WHEN_BUS_ERR_LEN    1
#define HH503_MAC_CFG_AUTO_RST_WHEN_BUS_ERR_OFFSET    8
#define HH503_MAC_CFG_AUTO_RST_WHEN_BUS_ERR_MASK    0x100
#define HH503_MAC_CFG_AUTO_RST_WHEN_TIME_OUT_LEN    1
#define HH503_MAC_CFG_AUTO_RST_WHEN_TIME_OUT_OFFSET    7
#define HH503_MAC_CFG_AUTO_RST_WHEN_TIME_OUT_MASK    0x80
#define HH503_MAC_CFG_TX_BC_Q_RESET_LEN    1
#define HH503_MAC_CFG_TX_BC_Q_RESET_OFFSET    6
#define HH503_MAC_CFG_TX_BC_Q_RESET_MASK    0x40
#define HH503_MAC_CFG_TX_HIPRI_Q_RESET_LEN    1
#define HH503_MAC_CFG_TX_HIPRI_Q_RESET_OFFSET    5
#define HH503_MAC_CFG_TX_HIPRI_Q_RESET_MASK    0x20
#define HH503_MAC_CFG_TX_BK_Q_RESET_LEN    1
#define HH503_MAC_CFG_TX_BK_Q_RESET_OFFSET    4
#define HH503_MAC_CFG_TX_BK_Q_RESET_MASK    0x10
#define HH503_MAC_CFG_TX_BE_Q_RESET_LEN    1
#define HH503_MAC_CFG_TX_BE_Q_RESET_OFFSET    3
#define HH503_MAC_CFG_TX_BE_Q_RESET_MASK    0x8
#define HH503_MAC_CFG_TX_VI_Q_RESET_LEN    1
#define HH503_MAC_CFG_TX_VI_Q_RESET_OFFSET    2
#define HH503_MAC_CFG_TX_VI_Q_RESET_MASK    0x4
#define HH503_MAC_CFG_TX_VO_Q_RESET_LEN    1
#define HH503_MAC_CFG_TX_VO_Q_RESET_OFFSET    1
#define HH503_MAC_CFG_TX_VO_Q_RESET_MASK    0x2
#define HH503_MAC_CFG_NAV_RESET_LEN    1
#define HH503_MAC_CFG_NAV_RESET_OFFSET    0
#define HH503_MAC_CFG_NAV_RESET_MASK    0x1
#define HH503_MAC_CFG_SLAVE_AUTO_CG_REMOVE_DELAY_LEN    8
#define HH503_MAC_CFG_SLAVE_AUTO_CG_REMOVE_DELAY_OFFSET    24
#define HH503_MAC_CFG_SLAVE_AUTO_CG_REMOVE_DELAY_MASK    0xff000000
#define HH503_MAC_CFG_AUTO_CG_REMOVE_DELAY_LEN    10
#define HH503_MAC_CFG_AUTO_CG_REMOVE_DELAY_OFFSET    14
#define HH503_MAC_CFG_AUTO_CG_REMOVE_DELAY_MASK    0xffc000
#define HH503_MAC_CFG_CLK_STAT_AON_EN_LEN    1
#define HH503_MAC_CFG_CLK_STAT_AON_EN_OFFSET    13
#define HH503_MAC_CFG_CLK_STAT_AON_EN_MASK    0x2000
#define HH503_MAC_CFG_CLK_BCN_AON_EN_LEN    1
#define HH503_MAC_CFG_CLK_BCN_AON_EN_OFFSET    12
#define HH503_MAC_CFG_CLK_BCN_AON_EN_MASK    0x1000
#define HH503_MAC_CFG_CLK_TEST_AON_EN_LEN    1
#define HH503_MAC_CFG_CLK_TEST_AON_EN_OFFSET    11
#define HH503_MAC_CFG_CLK_TEST_AON_EN_MASK    0x800
#define HH503_MAC_CFG_CLK_BIP_AON_EN_LEN    1
#define HH503_MAC_CFG_CLK_BIP_AON_EN_OFFSET    10
#define HH503_MAC_CFG_CLK_BIP_AON_EN_MASK    0x400
#define HH503_MAC_CFG_CLK_CCMP_AON_EN_LEN    1
#define HH503_MAC_CFG_CLK_CCMP_AON_EN_OFFSET    9
#define HH503_MAC_CFG_CLK_CCMP_AON_EN_MASK    0x200
#define HH503_MAC_CFG_CLK_GCMP_AON_EN_LEN    1
#define HH503_MAC_CFG_CLK_GCMP_AON_EN_OFFSET    8
#define HH503_MAC_CFG_CLK_GCMP_AON_EN_MASK    0x100
#define HH503_MAC_CFG_CLK_TXBF_IF_AON_EN_LEN    1
#define HH503_MAC_CFG_CLK_TXBF_IF_AON_EN_OFFSET    7
#define HH503_MAC_CFG_CLK_TXBF_IF_AON_EN_MASK    0x80
#define HH503_MAC_CFG_CLK_P2P_AON_EN_LEN    1
#define HH503_MAC_CFG_CLK_P2P_AON_EN_OFFSET    6
#define HH503_MAC_CFG_CLK_P2P_AON_EN_MASK    0x40
#define HH503_MAC_CFG_CLK_TX_Q_AON_EN_LEN    1
#define HH503_MAC_CFG_CLK_TX_Q_AON_EN_OFFSET    5
#define HH503_MAC_CFG_CLK_TX_Q_AON_EN_MASK    0x20
#define HH503_MAC_CFG_CLK_VAP2_TSF_AON_EN_LEN    1
#define HH503_MAC_CFG_CLK_VAP2_TSF_AON_EN_OFFSET    4
#define HH503_MAC_CFG_CLK_VAP2_TSF_AON_EN_MASK    0x10
#define HH503_MAC_CFG_CLK_VAP1_TSF_AON_EN_LEN    1
#define HH503_MAC_CFG_CLK_VAP1_TSF_AON_EN_OFFSET    3
#define HH503_MAC_CFG_CLK_VAP1_TSF_AON_EN_MASK    0x8
#define HH503_MAC_CFG_CLK_VAP0_TSF_AON_EN_LEN    1
#define HH503_MAC_CFG_CLK_VAP0_TSF_AON_EN_OFFSET    2
#define HH503_MAC_CFG_CLK_VAP0_TSF_AON_EN_MASK    0x4
#define HH503_MAC_CFG_CLK_TX_LINK_AON_EN_LEN    1
#define HH503_MAC_CFG_CLK_TX_LINK_AON_EN_OFFSET    1
#define HH503_MAC_CFG_CLK_TX_LINK_AON_EN_MASK    0x2
#define HH503_MAC_CFG_CLK_INTR_FIFO_AON_EN_LEN    1
#define HH503_MAC_CFG_CLK_INTR_FIFO_AON_EN_OFFSET    0
#define HH503_MAC_CFG_CLK_INTR_FIFO_AON_EN_MASK    0x1
#define HH503_MAC_CFG_RX_TIMEOUT_VAL_LEN    16
#define HH503_MAC_CFG_RX_TIMEOUT_VAL_OFFSET    16
#define HH503_MAC_CFG_RX_TIMEOUT_VAL_MASK    0xffff0000
#define HH503_MAC_CFG_TX_TIMEOUT_VAL_LEN    16
#define HH503_MAC_CFG_TX_TIMEOUT_VAL_OFFSET    0
#define HH503_MAC_CFG_TX_TIMEOUT_VAL_MASK    0xffff
#define HH503_MAC_CFG_PHY_RX_CNT_CLR_LEN    2
#define HH503_MAC_CFG_PHY_RX_CNT_CLR_OFFSET    24
#define HH503_MAC_CFG_PHY_RX_CNT_CLR_MASK    0x3000000
#define HH503_MAC_CFG_PHY_RX_ERR_CNT_EN_LEN    7
#define HH503_MAC_CFG_PHY_RX_ERR_CNT_EN_OFFSET    16
#define HH503_MAC_CFG_PHY_RX_ERR_CNT_EN_MASK    0x7f0000
#define HH503_MAC_CFG_RX_RESP_TIMEOUT_VAL_LEN    16
#define HH503_MAC_CFG_RX_RESP_TIMEOUT_VAL_OFFSET    0
#define HH503_MAC_CFG_RX_RESP_TIMEOUT_VAL_MASK    0xffff
#define HH503_MAC_CFG_BUS_MIN_ADDR_LEN    32
#define HH503_MAC_CFG_BUS_MIN_ADDR_OFFSET    0
#define HH503_MAC_CFG_BUS_MIN_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_BUS_MAX_ADDR_LEN    32
#define HH503_MAC_CFG_BUS_MAX_ADDR_OFFSET    0
#define HH503_MAC_CFG_BUS_MAX_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_BUS_MIN_2ADDR_LEN    32
#define HH503_MAC_CFG_BUS_MIN_2ADDR_OFFSET    0
#define HH503_MAC_CFG_BUS_MIN_2ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_BUS_MAX_2ADDR_LEN    32
#define HH503_MAC_CFG_BUS_MAX_2ADDR_OFFSET    0
#define HH503_MAC_CFG_BUS_MAX_2ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_NEXT_DESC_BASE_ADDR_LEN    12
#define HH503_MAC_CFG_NEXT_DESC_BASE_ADDR_OFFSET    0
#define HH503_MAC_CFG_NEXT_DESC_BASE_ADDR_MASK    0xfff
#define HH503_MAC_CFG_SUB_MSDU_BUFF_BASE_ADDR_LEN    12
#define HH503_MAC_CFG_SUB_MSDU_BUFF_BASE_ADDR_OFFSET    16
#define HH503_MAC_CFG_SUB_MSDU_BUFF_BASE_ADDR_MASK    0xfff0000
#define HH503_MAC_CFG_MAC_HDR_BUFF_BASE_ADDR_LEN    12
#define HH503_MAC_CFG_MAC_HDR_BUFF_BASE_ADDR_OFFSET    0
#define HH503_MAC_CFG_MAC_HDR_BUFF_BASE_ADDR_MASK    0xfff
#define HH503_MAC_CFG_RX_SMALL_BUFF_LEN_LEN    8
#define HH503_MAC_CFG_RX_SMALL_BUFF_LEN_OFFSET    24
#define HH503_MAC_CFG_RX_SMALL_BUFF_LEN_MASK    0xff000000
#define HH503_MAC_CFG_RX_HIPRI_BUFF_LEN_LEN    12
#define HH503_MAC_CFG_RX_HIPRI_BUFF_LEN_OFFSET    12
#define HH503_MAC_CFG_RX_HIPRI_BUFF_LEN_MASK    0xfff000
#define HH503_MAC_CFG_RX_NORM_BUFF_LEN_LEN    12
#define HH503_MAC_CFG_RX_NORM_BUFF_LEN_OFFSET    0
#define HH503_MAC_CFG_RX_NORM_BUFF_LEN_MASK    0xfff
#define HH503_MAC_CFG_BIP_REPLAY_FAIL_FLT_EN_LEN    1
#define HH503_MAC_CFG_BIP_REPLAY_FAIL_FLT_EN_OFFSET    31
#define HH503_MAC_CFG_BIP_REPLAY_FAIL_FLT_EN_MASK    0x80000000
#define HH503_MAC_CFG_BIP_MIC_FAIL_FLT_EN_LEN    1
#define HH503_MAC_CFG_BIP_MIC_FAIL_FLT_EN_OFFSET    30
#define HH503_MAC_CFG_BIP_MIC_FAIL_FLT_EN_MASK    0x40000000
#define HH503_MAC_CFG_DIRECT_MGMT_OTHER_BSS_FLT_EN_LEN    1
#define HH503_MAC_CFG_DIRECT_MGMT_OTHER_BSS_FLT_EN_OFFSET    29
#define HH503_MAC_CFG_DIRECT_MGMT_OTHER_BSS_FLT_EN_MASK    0x20000000
#define HH503_MAC_CFG_DIRECT_DATA_OTHER_BSS_FLT_EN_LEN    1
#define HH503_MAC_CFG_DIRECT_DATA_OTHER_BSS_FLT_EN_OFFSET    28
#define HH503_MAC_CFG_DIRECT_DATA_OTHER_BSS_FLT_EN_MASK    0x10000000
#define HH503_MAC_CFG_TKIP_MIC_FAIL_FLT_EN_LEN    1
#define HH503_MAC_CFG_TKIP_MIC_FAIL_FLT_EN_OFFSET    27
#define HH503_MAC_CFG_TKIP_MIC_FAIL_FLT_EN_MASK    0x8000000
#define HH503_MAC_CFG_CCMP_REPLAY_FAIL_FLT_EN_LEN    1
#define HH503_MAC_CFG_CCMP_REPLAY_FAIL_FLT_EN_OFFSET    26
#define HH503_MAC_CFG_CCMP_REPLAY_FAIL_FLT_EN_MASK    0x4000000
#define HH503_MAC_CFG_TKIP_REPLAY_FAIL_FLT_EN_LEN    1
#define HH503_MAC_CFG_TKIP_REPLAY_FAIL_FLT_EN_OFFSET    25
#define HH503_MAC_CFG_TKIP_REPLAY_FAIL_FLT_EN_MASK    0x2000000
#define HH503_MAC_CFG_ICV_FAIL_FLT_EN_LEN    1
#define HH503_MAC_CFG_ICV_FAIL_FLT_EN_OFFSET    24
#define HH503_MAC_CFG_ICV_FAIL_FLT_EN_MASK    0x1000000
#define HH503_MAC_CFG_CCMP_MIC_FAIL_FLT_EN_LEN    1
#define HH503_MAC_CFG_CCMP_MIC_FAIL_FLT_EN_OFFSET    23
#define HH503_MAC_CFG_CCMP_MIC_FAIL_FLT_EN_MASK    0x800000
#define HH503_MAC_CFG_KEY_SEARCH_FAIL_FLT_EN_LEN    1
#define HH503_MAC_CFG_KEY_SEARCH_FAIL_FLT_EN_OFFSET    22
#define HH503_MAC_CFG_KEY_SEARCH_FAIL_FLT_EN_MASK    0x400000
#define HH503_MAC_CFG_FCS_FAIL_FLT_EN_LEN    1
#define HH503_MAC_CFG_FCS_FAIL_FLT_EN_OFFSET    21
#define HH503_MAC_CFG_FCS_FAIL_FLT_EN_MASK    0x200000
#define HH503_MAC_CFG_DUP_FRAME_FLT_EN_LEN    1
#define HH503_MAC_CFG_DUP_FRAME_FLT_EN_OFFSET    20
#define HH503_MAC_CFG_DUP_FRAME_FLT_EN_MASK    0x100000
#define HH503_MAC_CFG_TOO_LONG_MPDU_FLT_EN_LEN    1
#define HH503_MAC_CFG_TOO_LONG_MPDU_FLT_EN_OFFSET    19
#define HH503_MAC_CFG_TOO_LONG_MPDU_FLT_EN_MASK    0x80000
#define HH503_MAC_CFG_INVALID_FRAME_TYPE_FLT_EN_LEN    1
#define HH503_MAC_CFG_INVALID_FRAME_TYPE_FLT_EN_OFFSET    18
#define HH503_MAC_CFG_INVALID_FRAME_TYPE_FLT_EN_MASK    0x40000
#define HH503_MAC_CFG_BC_KEY_SEARCH_FAIL_FLT_EN_LEN    1
#define HH503_MAC_CFG_BC_KEY_SEARCH_FAIL_FLT_EN_OFFSET    17
#define HH503_MAC_CFG_BC_KEY_SEARCH_FAIL_FLT_EN_MASK    0x20000
#define HH503_MAC_CFG_NON_DIRECT_MGMT_FLT_EN_LEN    1
#define HH503_MAC_CFG_NON_DIRECT_MGMT_FLT_EN_OFFSET    16
#define HH503_MAC_CFG_NON_DIRECT_MGMT_FLT_EN_MASK    0x10000
#define HH503_MAC_CFG_NON_DIRECT_CTRL_FLT_EN_LEN    1
#define HH503_MAC_CFG_NON_DIRECT_CTRL_FLT_EN_OFFSET    15
#define HH503_MAC_CFG_NON_DIRECT_CTRL_FLT_EN_MASK    0x8000
#define HH503_MAC_CFG_NON_DIRECT_DATA_FLT_EN_LEN    1
#define HH503_MAC_CFG_NON_DIRECT_DATA_FLT_EN_OFFSET    14
#define HH503_MAC_CFG_NON_DIRECT_DATA_FLT_EN_MASK    0x4000
#define HH503_MAC_CFG_NON_DIRECT_MGMT_OTHER_BSS_FLT_EN_LEN    1
#define HH503_MAC_CFG_NON_DIRECT_MGMT_OTHER_BSS_FLT_EN_OFFSET    13
#define HH503_MAC_CFG_NON_DIRECT_MGMT_OTHER_BSS_FLT_EN_MASK    0x2000
#define HH503_MAC_CFG_OTHER_BSS_DST_ADDR_BC_FLT_EN_LEN    1
#define HH503_MAC_CFG_OTHER_BSS_DST_ADDR_BC_FLT_EN_OFFSET    12
#define HH503_MAC_CFG_OTHER_BSS_DST_ADDR_BC_FLT_EN_MASK    0x1000
#define HH503_MAC_CFG_NON_DIRECT_DATA_OTHER_BSS_FLT_EN_LEN    1
#define HH503_MAC_CFG_NON_DIRECT_DATA_OTHER_BSS_FLT_EN_OFFSET    11
#define HH503_MAC_CFG_NON_DIRECT_DATA_OTHER_BSS_FLT_EN_MASK    0x800
#define HH503_MAC_CFG_OTHER_CTRL_FRAME_FLT_EN_LEN    1
#define HH503_MAC_CFG_OTHER_CTRL_FRAME_FLT_EN_OFFSET    10
#define HH503_MAC_CFG_OTHER_CTRL_FRAME_FLT_EN_MASK    0x400
#define HH503_MAC_CFG_CF_END_FLT_EN_LEN    1
#define HH503_MAC_CFG_CF_END_FLT_EN_OFFSET    9
#define HH503_MAC_CFG_CF_END_FLT_EN_MASK    0x200
#define HH503_MAC_CFG_DELAYED_BA_FLT_EN_LEN    1
#define HH503_MAC_CFG_DELAYED_BA_FLT_EN_OFFSET    8
#define HH503_MAC_CFG_DELAYED_BA_FLT_EN_MASK    0x100
#define HH503_MAC_CFG_IMMEDIATE_BA_FLT_EN_LEN    1
#define HH503_MAC_CFG_IMMEDIATE_BA_FLT_EN_OFFSET    7
#define HH503_MAC_CFG_IMMEDIATE_BA_FLT_EN_MASK    0x80
#define HH503_MAC_CFG_ATIM_FLT_EN_LEN    1
#define HH503_MAC_CFG_ATIM_FLT_EN_OFFSET    6
#define HH503_MAC_CFG_ATIM_FLT_EN_MASK    0x40
#define HH503_MAC_CFG_BEACON_FLT_EN_LEN    1
#define HH503_MAC_CFG_BEACON_FLT_EN_OFFSET    5
#define HH503_MAC_CFG_BEACON_FLT_EN_MASK    0x20
#define HH503_MAC_CFG_BCMC_MGMT_OTHER_BSS_FLT_EN_LEN    1
#define HH503_MAC_CFG_BCMC_MGMT_OTHER_BSS_FLT_EN_OFFSET    4
#define HH503_MAC_CFG_BCMC_MGMT_OTHER_BSS_FLT_EN_MASK    0x10
#define HH503_MAC_CFG_BCMC_DATA_OTHER_BSS_FLT_EN_LEN    1
#define HH503_MAC_CFG_BCMC_DATA_OTHER_BSS_FLT_EN_OFFSET    3
#define HH503_MAC_CFG_BCMC_DATA_OTHER_BSS_FLT_EN_MASK    0x8
#define HH503_MAC_CFG_BCMC_FLT_EN_LEN    1
#define HH503_MAC_CFG_BCMC_FLT_EN_OFFSET    2
#define HH503_MAC_CFG_BCMC_FLT_EN_MASK    0x4
#define HH503_MAC_CFG_TA_EQ_LOCAL_ADDR_FLT_EN_LEN    1
#define HH503_MAC_CFG_TA_EQ_LOCAL_ADDR_FLT_EN_OFFSET    1
#define HH503_MAC_CFG_TA_EQ_LOCAL_ADDR_FLT_EN_MASK    0x2
#define HH503_MAC_CFG_MONITOR_MODE_EN_LEN    1
#define HH503_MAC_CFG_MONITOR_MODE_EN_OFFSET    0
#define HH503_MAC_CFG_MONITOR_MODE_EN_MASK    0x1
#define HH503_MAC_CFG_RX_MULTI_BSS_MGMT_FLT_EN_LEN    1
#define HH503_MAC_CFG_RX_MULTI_BSS_MGMT_FLT_EN_OFFSET    29
#define HH503_MAC_CFG_RX_MULTI_BSS_MGMT_FLT_EN_MASK    0x20000000
#define HH503_MAC_CFG_RX_MULTI_BSS_DATA_FLT_EN_LEN    1
#define HH503_MAC_CFG_RX_MULTI_BSS_DATA_FLT_EN_OFFSET    28
#define HH503_MAC_CFG_RX_MULTI_BSS_DATA_FLT_EN_MASK    0x10000000
#define HH503_MAC_CFG_SAME_BSS_TRIGGER_FLT_EN_LEN    1
#define HH503_MAC_CFG_SAME_BSS_TRIGGER_FLT_EN_OFFSET    27
#define HH503_MAC_CFG_SAME_BSS_TRIGGER_FLT_EN_MASK    0x8000000
#define HH503_MAC_CFG_OTHER_BSS_TRIGGER_FLT_EN_LEN    1
#define HH503_MAC_CFG_OTHER_BSS_TRIGGER_FLT_EN_OFFSET    26
#define HH503_MAC_CFG_OTHER_BSS_TRIGGER_FLT_EN_MASK    0x4000000
#define HH503_MAC_CFG_OTHER_BSS_BEACON_FLT_EN_LEN    1
#define HH503_MAC_CFG_OTHER_BSS_BEACON_FLT_EN_OFFSET    25
#define HH503_MAC_CFG_OTHER_BSS_BEACON_FLT_EN_MASK    0x2000000
#define HH503_MAC_CFG_WDS_FLT_EN_LEN    1
#define HH503_MAC_CFG_WDS_FLT_EN_OFFSET    24
#define HH503_MAC_CFG_WDS_FLT_EN_MASK    0x1000000
#define HH503_MAC_CFG_WDS_BCMC_FLT_EN_LEN    1
#define HH503_MAC_CFG_WDS_BCMC_FLT_EN_OFFSET    23
#define HH503_MAC_CFG_WDS_BCMC_FLT_EN_MASK    0x800000
#define HH503_MAC_CFG_WDS_NON_DIRECT_FLT_EN_LEN    1
#define HH503_MAC_CFG_WDS_NON_DIRECT_FLT_EN_OFFSET    22
#define HH503_MAC_CFG_WDS_NON_DIRECT_FLT_EN_MASK    0x400000
#define HH503_MAC_CFG_BC_ACTION_NO_ACK_FLT_EN_LEN    1
#define HH503_MAC_CFG_BC_ACTION_NO_ACK_FLT_EN_OFFSET    21
#define HH503_MAC_CFG_BC_ACTION_NO_ACK_FLT_EN_MASK    0x200000
#define HH503_MAC_CFG_DIRECT_NDPA_FLT_EN_LEN    1
#define HH503_MAC_CFG_DIRECT_NDPA_FLT_EN_OFFSET    20
#define HH503_MAC_CFG_DIRECT_NDPA_FLT_EN_MASK    0x100000
#define HH503_MAC_CFG_NON_DIRECT_NDPA_FLT_EN_LEN    1
#define HH503_MAC_CFG_NON_DIRECT_NDPA_FLT_EN_OFFSET    19
#define HH503_MAC_CFG_NON_DIRECT_NDPA_FLT_EN_MASK    0x80000
#define HH503_MAC_CFG_OTHER_BSS_NDPA_FLT_EN_LEN    1
#define HH503_MAC_CFG_OTHER_BSS_NDPA_FLT_EN_OFFSET    18
#define HH503_MAC_CFG_OTHER_BSS_NDPA_FLT_EN_MASK    0x40000
#define HH503_MAC_CFG_NDPA_AID_MATCH_FLT_EN_LEN    1
#define HH503_MAC_CFG_NDPA_AID_MATCH_FLT_EN_OFFSET    17
#define HH503_MAC_CFG_NDPA_AID_MATCH_FLT_EN_MASK    0x20000
#define HH503_MAC_CFG_NDPA_NON_AID_MATCH_FLT_EN_LEN    1
#define HH503_MAC_CFG_NDPA_NON_AID_MATCH_FLT_EN_OFFSET    16
#define HH503_MAC_CFG_NDPA_NON_AID_MATCH_FLT_EN_MASK    0x10000
#define HH503_MAC_CFG_TRIGGER_TYPE_FLT_EN_LEN    8
#define HH503_MAC_CFG_TRIGGER_TYPE_FLT_EN_OFFSET    8
#define HH503_MAC_CFG_TRIGGER_TYPE_FLT_EN_MASK    0xff00
#define HH503_MAC_CFG_TRIGGER_TYPE_NON_MATCH_FLT_EN_LEN    8
#define HH503_MAC_CFG_TRIGGER_TYPE_NON_MATCH_FLT_EN_OFFSET    0
#define HH503_MAC_CFG_TRIGGER_TYPE_NON_MATCH_FLT_EN_MASK    0xff
#define HH503_MAC_CFG_NO_DIRECT_WEAK_RSSI_DROP_EN_LEN    1
#define HH503_MAC_CFG_NO_DIRECT_WEAK_RSSI_DROP_EN_OFFSET    30
#define HH503_MAC_CFG_NO_DIRECT_WEAK_RSSI_DROP_EN_MASK    0x40000000
#define HH503_MAC_CFG_NO_DIRECT_11B_DROP_EN_LEN    1
#define HH503_MAC_CFG_NO_DIRECT_11B_DROP_EN_OFFSET    29
#define HH503_MAC_CFG_NO_DIRECT_11B_DROP_EN_MASK    0x20000000
#define HH503_MAC_CFG_NO_DIRECT_11AG_DROP_EN_LEN    1
#define HH503_MAC_CFG_NO_DIRECT_11AG_DROP_EN_OFFSET    28
#define HH503_MAC_CFG_NO_DIRECT_11AG_DROP_EN_MASK    0x10000000
#define HH503_MAC_CFG_WEAK_RSSI_VAL_LEN    8
#define HH503_MAC_CFG_WEAK_RSSI_VAL_OFFSET    20
#define HH503_MAC_CFG_WEAK_RSSI_VAL_MASK    0xff00000
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST_FLT_EN_LEN    1
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST_FLT_EN_OFFSET    19
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST_FLT_EN_MASK    0x80000
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST_FLT_CHECK_EN_LEN    1
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST_FLT_CHECK_EN_OFFSET    18
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST_FLT_CHECK_EN_MASK    0x40000
#define HH503_MAC_CFG_MESH_WHITELIST_SEL_LEN    2
#define HH503_MAC_CFG_MESH_WHITELIST_SEL_OFFSET    16
#define HH503_MAC_CFG_MESH_WHITELIST_SEL_MASK    0x30000
#define HH503_MAC_CFG_RX_MPDU_MAX_LEN_LEN    16
#define HH503_MAC_CFG_RX_MPDU_MAX_LEN_OFFSET    0
#define HH503_MAC_CFG_RX_MPDU_MAX_LEN_MASK    0xffff
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST9_LEN    16
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST9_OFFSET    16
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST9_MASK    0xffff0000
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST8_LEN    16
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST8_OFFSET    0
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST8_MASK    0xffff
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST7_LEN    16
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST7_OFFSET    16
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST7_MASK    0xffff0000
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST6_LEN    16
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST6_OFFSET    0
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST6_MASK    0xffff
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST5_LEN    16
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST5_OFFSET    16
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST5_MASK    0xffff0000
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST4_LEN    16
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST4_OFFSET    0
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST4_MASK    0xffff
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST3_LEN    16
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST3_OFFSET    16
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST3_MASK    0xffff0000
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST2_LEN    16
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST2_OFFSET    0
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST2_MASK    0xffff
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST1_LEN    16
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST1_OFFSET    16
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST1_MASK    0xffff0000
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST0_LEN    16
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST0_OFFSET    0
#define HH503_MAC_CFG_MESH_BC_WHITE_LIST0_MASK    0xffff
#define HH503_MAC_CFG_INTR_MASK_LEN    32
#define HH503_MAC_CFG_INTR_MASK_OFFSET    0
#define HH503_MAC_CFG_INTR_MASK_MASK    0xffffffff
#define HH503_MAC_CFG_ERR_INTR_MASK_LEN    32
#define HH503_MAC_CFG_ERR_INTR_MASK_OFFSET    0
#define HH503_MAC_CFG_ERR_INTR_MASK_MASK    0xffffffff
#define HH503_MAC_CFG_ERR2_INTR_MASK_LEN    32
#define HH503_MAC_CFG_ERR2_INTR_MASK_OFFSET    0
#define HH503_MAC_CFG_ERR2_INTR_MASK_MASK    0xffffffff
#define HH503_MAC_CFG_DURATION_ADJUST_VAL_LEN    16
#define HH503_MAC_CFG_DURATION_ADJUST_VAL_OFFSET    0
#define HH503_MAC_CFG_DURATION_ADJUST_VAL_MASK    0xffff
#define HH503_MAC_CFG_MAX_DURATION_VAL_LEN    16
#define HH503_MAC_CFG_MAX_DURATION_VAL_OFFSET    16
#define HH503_MAC_CFG_MAX_DURATION_VAL_MASK    0xffff0000
#define HH503_MAC_CFG_DEFAULT_DURATION_VAL_LEN    16
#define HH503_MAC_CFG_DEFAULT_DURATION_VAL_OFFSET    0
#define HH503_MAC_CFG_DEFAULT_DURATION_VAL_MASK    0xffff
#define HH503_MAC_CFG_OBSS_DEFAULT_DURATION_VAL_LEN    16
#define HH503_MAC_CFG_OBSS_DEFAULT_DURATION_VAL_OFFSET    16
#define HH503_MAC_CFG_OBSS_DEFAULT_DURATION_VAL_MASK    0xffff0000
#define HH503_MAC_CFG_OBSS_MAX_DURATION_VAL_LEN    16
#define HH503_MAC_CFG_OBSS_MAX_DURATION_VAL_OFFSET    0
#define HH503_MAC_CFG_OBSS_MAX_DURATION_VAL_MASK    0xffff
#define HH503_MAC_CFG_SEC_CH_PIFS_SLOT_NUM_LEN    2
#define HH503_MAC_CFG_SEC_CH_PIFS_SLOT_NUM_OFFSET    30
#define HH503_MAC_CFG_SEC_CH_PIFS_SLOT_NUM_MASK    0xc0000000
#define HH503_MAC_CFG_LONG_SLOT_EN_LEN    1
#define HH503_MAC_CFG_LONG_SLOT_EN_OFFSET    29
#define HH503_MAC_CFG_LONG_SLOT_EN_MASK    0x20000000
#define HH503_MAC_CFG_LONG_SLOT_TIME_LEN    5
#define HH503_MAC_CFG_LONG_SLOT_TIME_OFFSET    24
#define HH503_MAC_CFG_LONG_SLOT_TIME_MASK    0x1f000000
#define HH503_MAC_CFG_DYN_BW_PIFS_DEBUG_EN_LEN    1
#define HH503_MAC_CFG_DYN_BW_PIFS_DEBUG_EN_OFFSET    22
#define HH503_MAC_CFG_DYN_BW_PIFS_DEBUG_EN_MASK    0x400000
#define HH503_MAC_CFG_PRI_20M_PIFS_NAV_EN_LEN    1
#define HH503_MAC_CFG_PRI_20M_PIFS_NAV_EN_OFFSET    21
#define HH503_MAC_CFG_PRI_20M_PIFS_NAV_EN_MASK    0x200000
#define HH503_MAC_CFG_SHORT_SLOT_TIME_LEN    5
#define HH503_MAC_CFG_SHORT_SLOT_TIME_OFFSET    16
#define HH503_MAC_CFG_SHORT_SLOT_TIME_MASK    0x1f0000
#define HH503_MAC_CFG_EIFS_ACK_TXTIME_11B_LEN    9
#define HH503_MAC_CFG_EIFS_ACK_TXTIME_11B_OFFSET    6
#define HH503_MAC_CFG_EIFS_ACK_TXTIME_11B_MASK    0x7fc0
#define HH503_MAC_CFG_EIFS_ACK_TXTIME_OFDM_LEN    6
#define HH503_MAC_CFG_EIFS_ACK_TXTIME_OFDM_OFFSET    0
#define HH503_MAC_CFG_EIFS_ACK_TXTIME_OFDM_MASK    0x3f
#define HH503_MAC_CFG_OFDM_SIFS_TIME_LEN    5
#define HH503_MAC_CFG_OFDM_SIFS_TIME_OFFSET    24
#define HH503_MAC_CFG_OFDM_SIFS_TIME_MASK    0x1f000000
#define HH503_MAC_CFG_DSSS_CCK_SIFS_TIME_LEN    5
#define HH503_MAC_CFG_DSSS_CCK_SIFS_TIME_OFFSET    16
#define HH503_MAC_CFG_DSSS_CCK_SIFS_TIME_MASK    0x1f0000
#define HH503_MAC_CFG_OFDM_SIFS_TIME_DECI_US_LEN    8
#define HH503_MAC_CFG_OFDM_SIFS_TIME_DECI_US_OFFSET    8
#define HH503_MAC_CFG_OFDM_SIFS_TIME_DECI_US_MASK    0xff00
#define HH503_MAC_CFG_DSSS_SIFS_TIME_DECI_US_LEN    8
#define HH503_MAC_CFG_DSSS_SIFS_TIME_DECI_US_OFFSET    0
#define HH503_MAC_CFG_DSSS_SIFS_TIME_DECI_US_MASK    0xff
#define HH503_MAC_CFG_BUS_RW_TIME_OUT_CHK_EN_LEN    1
#define HH503_MAC_CFG_BUS_RW_TIME_OUT_CHK_EN_OFFSET    8
#define HH503_MAC_CFG_BUS_RW_TIME_OUT_CHK_EN_MASK    0x100
#define HH503_MAC_CFG_BUS_RW_TIME_OUT_VAL_LEN    8
#define HH503_MAC_CFG_BUS_RW_TIME_OUT_VAL_OFFSET    0
#define HH503_MAC_CFG_BUS_RW_TIME_OUT_VAL_MASK    0xff
#define HH503_MAC_CFG_VHT_TXPLCP_DELAY_LEN    4
#define HH503_MAC_CFG_VHT_TXPLCP_DELAY_OFFSET    28
#define HH503_MAC_CFG_VHT_TXPLCP_DELAY_MASK    0xf0000000
#define HH503_MAC_CFG_HT_TXPLCP_DELAY_LEN    4
#define HH503_MAC_CFG_HT_TXPLCP_DELAY_OFFSET    24
#define HH503_MAC_CFG_HT_TXPLCP_DELAY_MASK    0xf000000
#define HH503_MAC_CFG_OFDM_TXPLCP_DELAY_LEN    4
#define HH503_MAC_CFG_OFDM_TXPLCP_DELAY_OFFSET    20
#define HH503_MAC_CFG_OFDM_TXPLCP_DELAY_MASK    0xf00000
#define HH503_MAC_CFG_DSSS_CCK_TXPLCP_DELAY_LEN    4
#define HH503_MAC_CFG_DSSS_CCK_TXPLCP_DELAY_OFFSET    16
#define HH503_MAC_CFG_DSSS_CCK_TXPLCP_DELAY_MASK    0xf0000
#define HH503_MAC_CFG_VHT_OFDM_RXPLCP_DELAY_LEN    4
#define HH503_MAC_CFG_VHT_OFDM_RXPLCP_DELAY_OFFSET    12
#define HH503_MAC_CFG_VHT_OFDM_RXPLCP_DELAY_MASK    0xf000
#define HH503_MAC_CFG_HT_OFDM_RXPLCP_DELAY_LEN    4
#define HH503_MAC_CFG_HT_OFDM_RXPLCP_DELAY_OFFSET    8
#define HH503_MAC_CFG_HT_OFDM_RXPLCP_DELAY_MASK    0xf00
#define HH503_MAC_CFG_NON_HT_OFDM_RXPLCP_DELAY_LEN    4
#define HH503_MAC_CFG_NON_HT_OFDM_RXPLCP_DELAY_OFFSET    4
#define HH503_MAC_CFG_NON_HT_OFDM_RXPLCP_DELAY_MASK    0xf0
#define HH503_MAC_CFG_DSSS_RXPLCP_DELAY_LEN    4
#define HH503_MAC_CFG_DSSS_RXPLCP_DELAY_OFFSET    0
#define HH503_MAC_CFG_DSSS_RXPLCP_DELAY_MASK    0xf
#define HH503_MAC_CFG_DSSS_RX2TX_TURNAROUND_TIME_LEN    8
#define HH503_MAC_CFG_DSSS_RX2TX_TURNAROUND_TIME_OFFSET    24
#define HH503_MAC_CFG_DSSS_RX2TX_TURNAROUND_TIME_MASK    0xff000000
#define HH503_MAC_CFG_OFDM_RX2TX_TURNAROUND_TIME_LEN    8
#define HH503_MAC_CFG_OFDM_RX2TX_TURNAROUND_TIME_OFFSET    16
#define HH503_MAC_CFG_OFDM_RX2TX_TURNAROUND_TIME_MASK    0xff0000
#define HH503_MAC_CFG_SEC_20M_CCA_DELAY_LEN    8
#define HH503_MAC_CFG_SEC_20M_CCA_DELAY_OFFSET    8
#define HH503_MAC_CFG_SEC_20M_CCA_DELAY_MASK    0xff00
#define HH503_MAC_CFG_PRI_20M_CCA_DELAY_LEN    8
#define HH503_MAC_CFG_PRI_20M_CCA_DELAY_OFFSET    0
#define HH503_MAC_CFG_PRI_20M_CCA_DELAY_MASK    0xff
#define HH503_MAC_CFG_RX_TRAILER_TIMEOUT_VAL_LEN    8
#define HH503_MAC_CFG_RX_TRAILER_TIMEOUT_VAL_OFFSET    16
#define HH503_MAC_CFG_RX_TRAILER_TIMEOUT_VAL_MASK    0xff0000
#define HH503_MAC_CFG_WL_SWITCH_WAIT_TIME_LEN    8
#define HH503_MAC_CFG_WL_SWITCH_WAIT_TIME_OFFSET    8
#define HH503_MAC_CFG_WL_SWITCH_WAIT_TIME_MASK    0xff00
#define HH503_MAC_CFG_OFDM_20M_TXPLCP_ADJUST_VAL_LEN    8
#define HH503_MAC_CFG_OFDM_20M_TXPLCP_ADJUST_VAL_OFFSET    0
#define HH503_MAC_CFG_OFDM_20M_TXPLCP_ADJUST_VAL_MASK    0xff
#define HH503_MAC_CFG_VHT_OFDM_RXPLCP_DELAY_DECI_US_LEN    8
#define HH503_MAC_CFG_VHT_OFDM_RXPLCP_DELAY_DECI_US_OFFSET    24
#define HH503_MAC_CFG_VHT_OFDM_RXPLCP_DELAY_DECI_US_MASK    0xff000000
#define HH503_MAC_CFG_HT_OFDM_RXPLCP_DELAY_DECI_US_LEN    8
#define HH503_MAC_CFG_HT_OFDM_RXPLCP_DELAY_DECI_US_OFFSET    16
#define HH503_MAC_CFG_HT_OFDM_RXPLCP_DELAY_DECI_US_MASK    0xff0000
#define HH503_MAC_CFG_NON_HT_OFDM_RXPLCP_DELAY_DECI_US_LEN    8
#define HH503_MAC_CFG_NON_HT_OFDM_RXPLCP_DELAY_DECI_US_OFFSET    8
#define HH503_MAC_CFG_NON_HT_OFDM_RXPLCP_DELAY_DECI_US_MASK    0xff00
#define HH503_MAC_CFG_DSSS_RXPLCP_DELAY_DECI_US_LEN    8
#define HH503_MAC_CFG_DSSS_RXPLCP_DELAY_DECI_US_OFFSET    0
#define HH503_MAC_CFG_DSSS_RXPLCP_DELAY_DECI_US_MASK    0xff
#define HH503_MAC_CFG_HT_RX_START_DELAY_LEN    8
#define HH503_MAC_CFG_HT_RX_START_DELAY_OFFSET    24
#define HH503_MAC_CFG_HT_RX_START_DELAY_MASK    0xff000000
#define HH503_MAC_CFG_OFDM_RX_START_DELAY_LEN    8
#define HH503_MAC_CFG_OFDM_RX_START_DELAY_OFFSET    16
#define HH503_MAC_CFG_OFDM_RX_START_DELAY_MASK    0xff0000
#define HH503_MAC_CFG_DSSS_RX_START_DELAY_SHORT_LEN    8
#define HH503_MAC_CFG_DSSS_RX_START_DELAY_SHORT_OFFSET    8
#define HH503_MAC_CFG_DSSS_RX_START_DELAY_SHORT_MASK    0xff00
#define HH503_MAC_CFG_DSSS_RX_START_DELAY_LONG_LEN    8
#define HH503_MAC_CFG_DSSS_RX_START_DELAY_LONG_OFFSET    0
#define HH503_MAC_CFG_DSSS_RX_START_DELAY_LONG_MASK    0xff
#define HH503_MAC_CFG_VHT_RX_START_DELAY_LEN    8
#define HH503_MAC_CFG_VHT_RX_START_DELAY_OFFSET    24
#define HH503_MAC_CFG_VHT_RX_START_DELAY_MASK    0xff000000
#define HH503_MAC_CFG_HE_EXT_SU_RXPLCP_DELAY_DECI_US_LEN    8
#define HH503_MAC_CFG_HE_EXT_SU_RXPLCP_DELAY_DECI_US_OFFSET    16
#define HH503_MAC_CFG_HE_EXT_SU_RXPLCP_DELAY_DECI_US_MASK    0xff0000
#define HH503_MAC_CFG_HE_MU_RXPLCP_DELAY_DECI_US_LEN    8
#define HH503_MAC_CFG_HE_MU_RXPLCP_DELAY_DECI_US_OFFSET    8
#define HH503_MAC_CFG_HE_MU_RXPLCP_DELAY_DECI_US_MASK    0xff00
#define HH503_MAC_CFG_HE_SU_RXPLCP_DELAY_DECI_US_LEN    8
#define HH503_MAC_CFG_HE_SU_RXPLCP_DELAY_DECI_US_OFFSET    0
#define HH503_MAC_CFG_HE_SU_RXPLCP_DELAY_DECI_US_MASK    0xff
#define HH503_MAC_CFG_RX_OFDM_RESP_WAIT_TIME_LEN    16
#define HH503_MAC_CFG_RX_OFDM_RESP_WAIT_TIME_OFFSET    0
#define HH503_MAC_CFG_RX_OFDM_RESP_WAIT_TIME_MASK    0xffff
#define HH503_MAC_CFG_RX_S_DSSS_RESP_WAIT_TIME_LEN    16
#define HH503_MAC_CFG_RX_S_DSSS_RESP_WAIT_TIME_OFFSET    16
#define HH503_MAC_CFG_RX_S_DSSS_RESP_WAIT_TIME_MASK    0xffff0000
#define HH503_MAC_CFG_RX_L_DSSS_RESP_WAIT_TIME_LEN    16
#define HH503_MAC_CFG_RX_L_DSSS_RESP_WAIT_TIME_OFFSET    0
#define HH503_MAC_CFG_RX_L_DSSS_RESP_WAIT_TIME_MASK    0xffff
#define HH503_MAC_CFG_MU_VO_AIFS_SLOT_NUM_LEN    4
#define HH503_MAC_CFG_MU_VO_AIFS_SLOT_NUM_OFFSET    28
#define HH503_MAC_CFG_MU_VO_AIFS_SLOT_NUM_MASK    0xf0000000
#define HH503_MAC_CFG_MU_VI_AIFS_SLOT_NUM_LEN    4
#define HH503_MAC_CFG_MU_VI_AIFS_SLOT_NUM_OFFSET    24
#define HH503_MAC_CFG_MU_VI_AIFS_SLOT_NUM_MASK    0xf000000
#define HH503_MAC_CFG_MU_BK_AIFS_SLOT_NUM_LEN    4
#define HH503_MAC_CFG_MU_BK_AIFS_SLOT_NUM_OFFSET    20
#define HH503_MAC_CFG_MU_BK_AIFS_SLOT_NUM_MASK    0xf00000
#define HH503_MAC_CFG_MU_BE_AIFS_SLOT_NUM_LEN    4
#define HH503_MAC_CFG_MU_BE_AIFS_SLOT_NUM_OFFSET    16
#define HH503_MAC_CFG_MU_BE_AIFS_SLOT_NUM_MASK    0xf0000
#define HH503_MAC_CFG_AC_VO_AIFS_SLOT_NUM_LEN    4
#define HH503_MAC_CFG_AC_VO_AIFS_SLOT_NUM_OFFSET    12
#define HH503_MAC_CFG_AC_VO_AIFS_SLOT_NUM_MASK    0xf000
#define HH503_MAC_CFG_AC_VI_AIFS_SLOT_NUM_LEN    4
#define HH503_MAC_CFG_AC_VI_AIFS_SLOT_NUM_OFFSET    8
#define HH503_MAC_CFG_AC_VI_AIFS_SLOT_NUM_MASK    0xf00
#define HH503_MAC_CFG_AC_BK_AIFS_SLOT_NUM_LEN    4
#define HH503_MAC_CFG_AC_BK_AIFS_SLOT_NUM_OFFSET    4
#define HH503_MAC_CFG_AC_BK_AIFS_SLOT_NUM_MASK    0xf0
#define HH503_MAC_CFG_AC_BE_AIFS_SLOT_NUM_LEN    4
#define HH503_MAC_CFG_AC_BE_AIFS_SLOT_NUM_OFFSET    0
#define HH503_MAC_CFG_AC_BE_AIFS_SLOT_NUM_MASK    0xf
#define HH503_MAC_CFG_AC_BE_CWMAX_LEN    4
#define HH503_MAC_CFG_AC_BE_CWMAX_OFFSET    28
#define HH503_MAC_CFG_AC_BE_CWMAX_MASK    0xf0000000
#define HH503_MAC_CFG_AC_BE_CWMIN_LEN    4
#define HH503_MAC_CFG_AC_BE_CWMIN_OFFSET    24
#define HH503_MAC_CFG_AC_BE_CWMIN_MASK    0xf000000
#define HH503_MAC_CFG_AC_BK_CWMAX_LEN    4
#define HH503_MAC_CFG_AC_BK_CWMAX_OFFSET    20
#define HH503_MAC_CFG_AC_BK_CWMAX_MASK    0xf00000
#define HH503_MAC_CFG_AC_BK_CWMIN_LEN    4
#define HH503_MAC_CFG_AC_BK_CWMIN_OFFSET    16
#define HH503_MAC_CFG_AC_BK_CWMIN_MASK    0xf0000
#define HH503_MAC_CFG_AC_VI_CWMAX_LEN    4
#define HH503_MAC_CFG_AC_VI_CWMAX_OFFSET    12
#define HH503_MAC_CFG_AC_VI_CWMAX_MASK    0xf000
#define HH503_MAC_CFG_AC_VI_CWMIN_LEN    4
#define HH503_MAC_CFG_AC_VI_CWMIN_OFFSET    8
#define HH503_MAC_CFG_AC_VI_CWMIN_MASK    0xf00
#define HH503_MAC_CFG_AC_VO_CWMAX_LEN    4
#define HH503_MAC_CFG_AC_VO_CWMAX_OFFSET    4
#define HH503_MAC_CFG_AC_VO_CWMAX_MASK    0xf0
#define HH503_MAC_CFG_AC_VO_CWMIN_LEN    4
#define HH503_MAC_CFG_AC_VO_CWMIN_OFFSET    0
#define HH503_MAC_CFG_AC_VO_CWMIN_MASK    0xf
#define HH503_MAC_CFG_MU_VO_CWMAX_LEN    4
#define HH503_MAC_CFG_MU_VO_CWMAX_OFFSET    28
#define HH503_MAC_CFG_MU_VO_CWMAX_MASK    0xf0000000
#define HH503_MAC_CFG_MU_VO_CWMIN_LEN    4
#define HH503_MAC_CFG_MU_VO_CWMIN_OFFSET    24
#define HH503_MAC_CFG_MU_VO_CWMIN_MASK    0xf000000
#define HH503_MAC_CFG_MU_VI_CWMAX_LEN    4
#define HH503_MAC_CFG_MU_VI_CWMAX_OFFSET    20
#define HH503_MAC_CFG_MU_VI_CWMAX_MASK    0xf00000
#define HH503_MAC_CFG_MU_VI_CWMIN_LEN    4
#define HH503_MAC_CFG_MU_VI_CWMIN_OFFSET    16
#define HH503_MAC_CFG_MU_VI_CWMIN_MASK    0xf0000
#define HH503_MAC_CFG_MU_BK_CWMAX_LEN    4
#define HH503_MAC_CFG_MU_BK_CWMAX_OFFSET    12
#define HH503_MAC_CFG_MU_BK_CWMAX_MASK    0xf000
#define HH503_MAC_CFG_MU_BK_CWMIN_LEN    4
#define HH503_MAC_CFG_MU_BK_CWMIN_OFFSET    8
#define HH503_MAC_CFG_MU_BK_CWMIN_MASK    0xf00
#define HH503_MAC_CFG_MU_BE_CWMAX_LEN    4
#define HH503_MAC_CFG_MU_BE_CWMAX_OFFSET    4
#define HH503_MAC_CFG_MU_BE_CWMAX_MASK    0xf0
#define HH503_MAC_CFG_MU_BE_CWMIN_LEN    4
#define HH503_MAC_CFG_MU_BE_CWMIN_OFFSET    0
#define HH503_MAC_CFG_MU_BE_CWMIN_MASK    0xf
#define HH503_MAC_CFG_CW_DOUBLE_TIMING_DEBUG_LEN    1
#define HH503_MAC_CFG_CW_DOUBLE_TIMING_DEBUG_OFFSET    21
#define HH503_MAC_CFG_CW_DOUBLE_TIMING_DEBUG_MASK    0x200000
#define HH503_MAC_CFG_BACKOFF_DELTA_VAL_LEN    5
#define HH503_MAC_CFG_BACKOFF_DELTA_VAL_OFFSET    16
#define HH503_MAC_CFG_BACKOFF_DELTA_VAL_MASK    0x1f0000
#define HH503_MAC_CFG_TX_CHK_SEC_CH_EN_LEN    1
#define HH503_MAC_CFG_TX_CHK_SEC_CH_EN_OFFSET    15
#define HH503_MAC_CFG_TX_CHK_SEC_CH_EN_MASK    0x8000
#define HH503_MAC_CFG_ONLY_BASE_CCA_EN_LEN    1
#define HH503_MAC_CFG_ONLY_BASE_CCA_EN_OFFSET    14
#define HH503_MAC_CFG_ONLY_BASE_CCA_EN_MASK    0x4000
#define HH503_MAC_CFG_EIFS_AFTER_PHY_ERR_LEN    1
#define HH503_MAC_CFG_EIFS_AFTER_PHY_ERR_OFFSET    13
#define HH503_MAC_CFG_EIFS_AFTER_PHY_ERR_MASK    0x2000
#define HH503_MAC_CFG_EIFS_AFTER_FCS_ERR_LEN    1
#define HH503_MAC_CFG_EIFS_AFTER_FCS_ERR_OFFSET    12
#define HH503_MAC_CFG_EIFS_AFTER_FCS_ERR_MASK    0x1000
#define HH503_MAC_CFG_BACKOFF_RESTART_EN_LEN    1
#define HH503_MAC_CFG_BACKOFF_RESTART_EN_OFFSET    11
#define HH503_MAC_CFG_BACKOFF_RESTART_EN_MASK    0x800
#define HH503_MAC_CFG_BACKOFF_SHUTDOWN_EN_LEN    1
#define HH503_MAC_CFG_BACKOFF_SHUTDOWN_EN_OFFSET    10
#define HH503_MAC_CFG_BACKOFF_SHUTDOWN_EN_MASK    0x400
#define HH503_MAC_CFG_TX_CHK_AGC_EN_LEN    1
#define HH503_MAC_CFG_TX_CHK_AGC_EN_OFFSET    9
#define HH503_MAC_CFG_TX_CHK_AGC_EN_MASK    0x200
#define HH503_MAC_CFG_BACKOFF_RANDOM_MODE_LEN    1
#define HH503_MAC_CFG_BACKOFF_RANDOM_MODE_OFFSET    8
#define HH503_MAC_CFG_BACKOFF_RANDOM_MODE_MASK    0x100
#define HH503_MAC_CFG_AC_PRBS_ALG_MODE_LEN    3
#define HH503_MAC_CFG_AC_PRBS_ALG_MODE_OFFSET    5
#define HH503_MAC_CFG_AC_PRBS_ALG_MODE_MASK    0xe0
#define HH503_MAC_CFG_BACKOFF_PRE_A_DONE_SLOT_NUM_LEN    5
#define HH503_MAC_CFG_BACKOFF_PRE_A_DONE_SLOT_NUM_OFFSET    0
#define HH503_MAC_CFG_BACKOFF_PRE_A_DONE_SLOT_NUM_MASK    0x1f
#define HH503_MAC_CFG_BACKOFF_STAT_PERIOD_LEN    32
#define HH503_MAC_CFG_BACKOFF_STAT_PERIOD_OFFSET    0
#define HH503_MAC_CFG_BACKOFF_STAT_PERIOD_MASK    0xffffffff
#define HH503_MAC_CFG_BACKOFF_TIMEOUT_VAL_LEN    16
#define HH503_MAC_CFG_BACKOFF_TIMEOUT_VAL_OFFSET    0
#define HH503_MAC_CFG_BACKOFF_TIMEOUT_VAL_MASK    0xffff
#define HH503_MAC_CFG_ACBK_PRBS_MAX_VAL_LEN    8
#define HH503_MAC_CFG_ACBK_PRBS_MAX_VAL_OFFSET    24
#define HH503_MAC_CFG_ACBK_PRBS_MAX_VAL_MASK    0xff000000
#define HH503_MAC_CFG_ACBK_PRBS_MIN_VAL_LEN    8
#define HH503_MAC_CFG_ACBK_PRBS_MIN_VAL_OFFSET    16
#define HH503_MAC_CFG_ACBK_PRBS_MIN_VAL_MASK    0xff0000
#define HH503_MAC_CFG_ACBE_PRBS_MAX_VAL_LEN    8
#define HH503_MAC_CFG_ACBE_PRBS_MAX_VAL_OFFSET    8
#define HH503_MAC_CFG_ACBE_PRBS_MAX_VAL_MASK    0xff00
#define HH503_MAC_CFG_ACBE_PRBS_MIN_VAL_LEN    8
#define HH503_MAC_CFG_ACBE_PRBS_MIN_VAL_OFFSET    0
#define HH503_MAC_CFG_ACBE_PRBS_MIN_VAL_MASK    0xff
#define HH503_MAC_CFG_ACVO_PRBS_MAX_VAL_LEN    8
#define HH503_MAC_CFG_ACVO_PRBS_MAX_VAL_OFFSET    24
#define HH503_MAC_CFG_ACVO_PRBS_MAX_VAL_MASK    0xff000000
#define HH503_MAC_CFG_ACVO_PRBS_MIN_VAL_LEN    8
#define HH503_MAC_CFG_ACVO_PRBS_MIN_VAL_OFFSET    16
#define HH503_MAC_CFG_ACVO_PRBS_MIN_VAL_MASK    0xff0000
#define HH503_MAC_CFG_ACVI_PRBS_MAX_VAL_LEN    8
#define HH503_MAC_CFG_ACVI_PRBS_MAX_VAL_OFFSET    8
#define HH503_MAC_CFG_ACVI_PRBS_MAX_VAL_MASK    0xff00
#define HH503_MAC_CFG_ACVI_PRBS_MIN_VAL_LEN    8
#define HH503_MAC_CFG_ACVI_PRBS_MIN_VAL_OFFSET    0
#define HH503_MAC_CFG_ACVI_PRBS_MIN_VAL_MASK    0xff
#define HH503_MAC_CFG_AC_BK_TXOP_LIMIT_LEN    16
#define HH503_MAC_CFG_AC_BK_TXOP_LIMIT_OFFSET    16
#define HH503_MAC_CFG_AC_BK_TXOP_LIMIT_MASK    0xffff0000
#define HH503_MAC_CFG_AC_BE_TXOP_LIMIT_LEN    16
#define HH503_MAC_CFG_AC_BE_TXOP_LIMIT_OFFSET    0
#define HH503_MAC_CFG_AC_BE_TXOP_LIMIT_MASK    0xffff
#define HH503_MAC_CFG_AC_VO_TXOP_LIMIT_LEN    16
#define HH503_MAC_CFG_AC_VO_TXOP_LIMIT_OFFSET    16
#define HH503_MAC_CFG_AC_VO_TXOP_LIMIT_MASK    0xffff0000
#define HH503_MAC_CFG_AC_VI_TXOP_LIMIT_LEN    16
#define HH503_MAC_CFG_AC_VI_TXOP_LIMIT_OFFSET    0
#define HH503_MAC_CFG_AC_VI_TXOP_LIMIT_MASK    0xffff
#define HH503_MAC_CFG_HIPRI_TXOP_LIMIT_LEN    16
#define HH503_MAC_CFG_HIPRI_TXOP_LIMIT_OFFSET    0
#define HH503_MAC_CFG_HIPRI_TXOP_LIMIT_MASK    0xffff
#define HH503_MAC_CFG_AC_BK_LIFETIME_VAL_LEN    16
#define HH503_MAC_CFG_AC_BK_LIFETIME_VAL_OFFSET    16
#define HH503_MAC_CFG_AC_BK_LIFETIME_VAL_MASK    0xffff0000
#define HH503_MAC_CFG_AC_BE_LIFETIME_VAL_LEN    16
#define HH503_MAC_CFG_AC_BE_LIFETIME_VAL_OFFSET    0
#define HH503_MAC_CFG_AC_BE_LIFETIME_VAL_MASK    0xffff
#define HH503_MAC_CFG_AC_VO_LIFETIME_VAL_LEN    16
#define HH503_MAC_CFG_AC_VO_LIFETIME_VAL_OFFSET    16
#define HH503_MAC_CFG_AC_VO_LIFETIME_VAL_MASK    0xffff0000
#define HH503_MAC_CFG_AC_VI_LIFETIME_VAL_LEN    16
#define HH503_MAC_CFG_AC_VI_LIFETIME_VAL_OFFSET    0
#define HH503_MAC_CFG_AC_VI_LIFETIME_VAL_MASK    0xffff
#define HH503_MAC_CFG_BC_LIFETIME_VAL_LEN    16
#define HH503_MAC_CFG_BC_LIFETIME_VAL_OFFSET    16
#define HH503_MAC_CFG_BC_LIFETIME_VAL_MASK    0xffff0000
#define HH503_MAC_CFG_HIPRI_LIFETIME_VAL_LEN    16
#define HH503_MAC_CFG_HIPRI_LIFETIME_VAL_OFFSET    0
#define HH503_MAC_CFG_HIPRI_LIFETIME_VAL_MASK    0xffff
#define HH503_MAC_CFG_MU_EDCA_TB_FAIL_ENTER_EN_LEN    1
#define HH503_MAC_CFG_MU_EDCA_TB_FAIL_ENTER_EN_OFFSET    22
#define HH503_MAC_CFG_MU_EDCA_TB_FAIL_ENTER_EN_MASK    0x400000
#define HH503_MAC_CFG_MU_EDCA_RPT_SEL_LEN    2
#define HH503_MAC_CFG_MU_EDCA_RPT_SEL_OFFSET    20
#define HH503_MAC_CFG_MU_EDCA_RPT_SEL_MASK    0x300000
#define HH503_MAC_CFG_MU_EDCA_TIMER_OFFSET_LEN    8
#define HH503_MAC_CFG_MU_EDCA_TIMER_OFFSET_OFFSET    12
#define HH503_MAC_CFG_MU_EDCA_TIMER_OFFSET_MASK    0xff000
#define HH503_MAC_CFG_MU_EDCA_ALL_AC_SWITCH_EN_LEN    1
#define HH503_MAC_CFG_MU_EDCA_ALL_AC_SWITCH_EN_OFFSET    11
#define HH503_MAC_CFG_MU_EDCA_ALL_AC_SWITCH_EN_MASK    0x800
#define HH503_MAC_CFG_MU_EDCA_RESTART_IN_MU_PERIOD_EN_LEN    1
#define HH503_MAC_CFG_MU_EDCA_RESTART_IN_MU_PERIOD_EN_OFFSET    10
#define HH503_MAC_CFG_MU_EDCA_RESTART_IN_MU_PERIOD_EN_MASK    0x400
#define HH503_MAC_CFG_MU_EDCA_FUNC_EN_LEN    1
#define HH503_MAC_CFG_MU_EDCA_FUNC_EN_OFFSET    9
#define HH503_MAC_CFG_MU_EDCA_FUNC_EN_MASK    0x200
#define HH503_MAC_CFG_AC_BK_MU_EDCA_DIS_CHANNEL_ACCESS_EN_LEN    1
#define HH503_MAC_CFG_AC_BK_MU_EDCA_DIS_CHANNEL_ACCESS_EN_OFFSET    8
#define HH503_MAC_CFG_AC_BK_MU_EDCA_DIS_CHANNEL_ACCESS_EN_MASK    0x100
#define HH503_MAC_CFG_AC_BE_MU_EDCA_DIS_CHANNEL_ACCESS_EN_LEN    1
#define HH503_MAC_CFG_AC_BE_MU_EDCA_DIS_CHANNEL_ACCESS_EN_OFFSET    7
#define HH503_MAC_CFG_AC_BE_MU_EDCA_DIS_CHANNEL_ACCESS_EN_MASK    0x80
#define HH503_MAC_CFG_AC_VI_MU_EDCA_DIS_CHANNEL_ACCESS_EN_LEN    1
#define HH503_MAC_CFG_AC_VI_MU_EDCA_DIS_CHANNEL_ACCESS_EN_OFFSET    6
#define HH503_MAC_CFG_AC_VI_MU_EDCA_DIS_CHANNEL_ACCESS_EN_MASK    0x40
#define HH503_MAC_CFG_AC_VO_MU_EDCA_DIS_CHANNEL_ACCESS_EN_LEN    1
#define HH503_MAC_CFG_AC_VO_MU_EDCA_DIS_CHANNEL_ACCESS_EN_OFFSET    5
#define HH503_MAC_CFG_AC_VO_MU_EDCA_DIS_CHANNEL_ACCESS_EN_MASK    0x20
#define HH503_MAC_CFG_MU_EDCA_TB_SUCC_SEL_LEN    1
#define HH503_MAC_CFG_MU_EDCA_TB_SUCC_SEL_OFFSET    4
#define HH503_MAC_CFG_MU_EDCA_TB_SUCC_SEL_MASK    0x10
#define HH503_MAC_CFG_ENTER_MU_EDCA_BACKOFF_RESTART_EN_LEN    1
#define HH503_MAC_CFG_ENTER_MU_EDCA_BACKOFF_RESTART_EN_OFFSET    3
#define HH503_MAC_CFG_ENTER_MU_EDCA_BACKOFF_RESTART_EN_MASK    0x8
#define HH503_MAC_CFG_QUIT_MU_EDCA_BACKOFF_RESTART_EN_LEN    1
#define HH503_MAC_CFG_QUIT_MU_EDCA_BACKOFF_RESTART_EN_OFFSET    2
#define HH503_MAC_CFG_QUIT_MU_EDCA_BACKOFF_RESTART_EN_MASK    0x4
#define HH503_MAC_CFG_ENTER_MU_EDCA_CNT_CLR_LEN    1
#define HH503_MAC_CFG_ENTER_MU_EDCA_CNT_CLR_OFFSET    1
#define HH503_MAC_CFG_ENTER_MU_EDCA_CNT_CLR_MASK    0x2
#define HH503_MAC_CFG_CLR_MU_EDCA_TIMER_CNT_CLR_LEN    1
#define HH503_MAC_CFG_CLR_MU_EDCA_TIMER_CNT_CLR_OFFSET    0
#define HH503_MAC_CFG_CLR_MU_EDCA_TIMER_CNT_CLR_MASK    0x1
#define HH503_MAC_CFG_AC_BK_MU_EDCA_TIMER_LEN    8
#define HH503_MAC_CFG_AC_BK_MU_EDCA_TIMER_OFFSET    24
#define HH503_MAC_CFG_AC_BK_MU_EDCA_TIMER_MASK    0xff000000
#define HH503_MAC_CFG_AC_BE_MU_EDCA_TIMER_LEN    8
#define HH503_MAC_CFG_AC_BE_MU_EDCA_TIMER_OFFSET    16
#define HH503_MAC_CFG_AC_BE_MU_EDCA_TIMER_MASK    0xff0000
#define HH503_MAC_CFG_AC_VI_MU_EDCA_TIMER_LEN    8
#define HH503_MAC_CFG_AC_VI_MU_EDCA_TIMER_OFFSET    8
#define HH503_MAC_CFG_AC_VI_MU_EDCA_TIMER_MASK    0xff00
#define HH503_MAC_CFG_AC_VO_MU_EDCA_TIMER_LEN    8
#define HH503_MAC_CFG_AC_VO_MU_EDCA_TIMER_OFFSET    0
#define HH503_MAC_CFG_AC_VO_MU_EDCA_TIMER_MASK    0xff
#define HH503_MAC_CFG_TXOP_DONT_TX_LEFT_TIME_LEN    16
#define HH503_MAC_CFG_TXOP_DONT_TX_LEFT_TIME_OFFSET    16
#define HH503_MAC_CFG_TXOP_DONT_TX_LEFT_TIME_MASK    0xffff0000
#define HH503_MAC_CFG_TXOP_CF_END_LIMIT_TIME_LEN    16
#define HH503_MAC_CFG_TXOP_CF_END_LIMIT_TIME_OFFSET    0
#define HH503_MAC_CFG_TXOP_CF_END_LIMIT_TIME_MASK    0xffff
#define HH503_MAC_CFG_PROT_PHY_MODE_LEN    32
#define HH503_MAC_CFG_PROT_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_PROT_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_PROT0_DATA_RATE_LEN    32
#define HH503_MAC_CFG_PROT0_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_PROT0_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_PROT1_DATA_RATE_LEN    32
#define HH503_MAC_CFG_PROT1_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_PROT1_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_PROT2_DATA_RATE_LEN    32
#define HH503_MAC_CFG_PROT2_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_PROT2_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_PROT3_DATA_RATE_LEN    32
#define HH503_MAC_CFG_PROT3_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_PROT3_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_RESP_PHY_MODE_LEN    32
#define HH503_MAC_CFG_RESP_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_RESP_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_RESP_DATA_RATE_LEN    32
#define HH503_MAC_CFG_RESP_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_RESP_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_CF_END_PHY_TX_MODE_LEN    32
#define HH503_MAC_CFG_CF_END_PHY_TX_MODE_OFFSET    0
#define HH503_MAC_CFG_CF_END_PHY_TX_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_CF_END_DATARATE_LEN    32
#define HH503_MAC_CFG_CF_END_DATARATE_OFFSET    0
#define HH503_MAC_CFG_CF_END_DATARATE_MASK    0xffffffff
#define HH503_MAC_CFG_TX_BAR_PHY_MODE_LEN    32
#define HH503_MAC_CFG_TX_BAR_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_TX_BAR_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_TX_BAR0_DATA_RATE_LEN    32
#define HH503_MAC_CFG_TX_BAR0_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_TX_BAR0_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_TX_BAR1_DATA_RATE_LEN    32
#define HH503_MAC_CFG_TX_BAR1_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_TX_BAR1_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_TX_BAR2_DATA_RATE_LEN    32
#define HH503_MAC_CFG_TX_BAR2_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_TX_BAR2_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_TX_BAR3_DATA_RATE_LEN    32
#define HH503_MAC_CFG_TX_BAR3_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_TX_BAR3_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_RESP_CTS_PHY_MODE_LEN    32
#define HH503_MAC_CFG_RESP_CTS_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_RESP_CTS_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_RESP_CTS_DATA_RATE_LEN    32
#define HH503_MAC_CFG_RESP_CTS_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_RESP_CTS_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_CALC_AAD_HLEN_OFFSET_LEN    4
#define HH503_MAC_CFG_CALC_AAD_HLEN_OFFSET_OFFSET    28
#define HH503_MAC_CFG_CALC_AAD_HLEN_OFFSET_MASK    0xf0000000
#define HH503_MAC_CFG_CALC_AAD_HLEN_WITH_HTC_LEN    1
#define HH503_MAC_CFG_CALC_AAD_HLEN_WITH_HTC_OFFSET    27
#define HH503_MAC_CFG_CALC_AAD_HLEN_WITH_HTC_MASK    0x8000000
#define HH503_MAC_CFG_TX_PROTOCOL_SET_VLD_LEN    1
#define HH503_MAC_CFG_TX_PROTOCOL_SET_VLD_OFFSET    24
#define HH503_MAC_CFG_TX_PROTOCOL_SET_VLD_MASK    0x1000000
#define HH503_MAC_CFG_TX_PROTOCOL_SET_VAL_LEN    2
#define HH503_MAC_CFG_TX_PROTOCOL_SET_VAL_OFFSET    22
#define HH503_MAC_CFG_TX_PROTOCOL_SET_VAL_MASK    0xc00000
#define HH503_MAC_CFG_TX_ABORT_STATUS_MATCH_BYPASS_LEN    1
#define HH503_MAC_CFG_TX_ABORT_STATUS_MATCH_BYPASS_OFFSET    21
#define HH503_MAC_CFG_TX_ABORT_STATUS_MATCH_BYPASS_MASK    0x200000
#define HH503_MAC_CFG_RTS_FAIL_TX_PSDU_RETRY_SET_EN_LEN    1
#define HH503_MAC_CFG_RTS_FAIL_TX_PSDU_RETRY_SET_EN_OFFSET    20
#define HH503_MAC_CFG_RTS_FAIL_TX_PSDU_RETRY_SET_EN_MASK    0x100000
#define HH503_MAC_CFG_TX_ABNORMAL_RETRY_SET_EN_LEN    1
#define HH503_MAC_CFG_TX_ABNORMAL_RETRY_SET_EN_OFFSET    19
#define HH503_MAC_CFG_TX_ABNORMAL_RETRY_SET_EN_MASK    0x80000
#define HH503_MAC_CFG_SWITCH_TX_BCN_ALLOW_BYPASS_LEN    1
#define HH503_MAC_CFG_SWITCH_TX_BCN_ALLOW_BYPASS_OFFSET    18
#define HH503_MAC_CFG_SWITCH_TX_BCN_ALLOW_BYPASS_MASK    0x40000
#define HH503_MAC_CFG_KEYFAIL_LEN_CORRECTION_EN_LEN    1
#define HH503_MAC_CFG_KEYFAIL_LEN_CORRECTION_EN_OFFSET    17
#define HH503_MAC_CFG_KEYFAIL_LEN_CORRECTION_EN_MASK    0x20000
#define HH503_MAC_CFG_CHK_TXOP_FIRST_LONGNAV_EN_LEN    1
#define HH503_MAC_CFG_CHK_TXOP_FIRST_LONGNAV_EN_OFFSET    16
#define HH503_MAC_CFG_CHK_TXOP_FIRST_LONGNAV_EN_MASK    0x10000
#define HH503_MAC_CFG_RESP_REFERENCE_RATE_11B_LEN    16
#define HH503_MAC_CFG_RESP_REFERENCE_RATE_11B_OFFSET    0
#define HH503_MAC_CFG_RESP_REFERENCE_RATE_11B_MASK    0xffff
#define HH503_MAC_CFG_11AX_STA_VAP_INDEX0_LEN    2
#define HH503_MAC_CFG_11AX_STA_VAP_INDEX0_OFFSET    30
#define HH503_MAC_CFG_11AX_STA_VAP_INDEX0_MASK    0xc0000000
#define HH503_MAC_CFG_TXOP_DURATION_THRE_LEN    10
#define HH503_MAC_CFG_TXOP_DURATION_THRE_OFFSET    20
#define HH503_MAC_CFG_TXOP_DURATION_THRE_MASK    0x3ff00000
#define HH503_MAC_CFG_RESP_TX_EXT_DUR_OFFSET_LEN    8
#define HH503_MAC_CFG_RESP_TX_EXT_DUR_OFFSET_OFFSET    12
#define HH503_MAC_CFG_RESP_TX_EXT_DUR_OFFSET_MASK    0xff000
#define HH503_MAC_CFG_RESP_TX_EXT_EN_LEN    1
#define HH503_MAC_CFG_RESP_TX_EXT_EN_OFFSET    11
#define HH503_MAC_CFG_RESP_TX_EXT_EN_MASK    0x800
#define HH503_MAC_CFG_HW_TX_UPLINK_DEFAULT_VAL_LEN    1
#define HH503_MAC_CFG_HW_TX_UPLINK_DEFAULT_VAL_OFFSET    10
#define HH503_MAC_CFG_HW_TX_UPLINK_DEFAULT_VAL_MASK    0x400
#define HH503_MAC_CFG_TRIG_RESP_1LTF_MODE_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_1LTF_MODE_OFFSET    9
#define HH503_MAC_CFG_TRIG_RESP_1LTF_MODE_MASK    0x200
#define HH503_MAC_CFG_RPT_TX_DATA_PROTOCOL_SEL_LEN    3
#define HH503_MAC_CFG_RPT_TX_DATA_PROTOCOL_SEL_OFFSET    6
#define HH503_MAC_CFG_RPT_TX_DATA_PROTOCOL_SEL_MASK    0x1c0
#define HH503_MAC_CFG_RPT_TX_DATA_SEL_LEN    2
#define HH503_MAC_CFG_RPT_TX_DATA_SEL_OFFSET    4
#define HH503_MAC_CFG_RPT_TX_DATA_SEL_MASK    0x30
#define HH503_MAC_CFG_RPT_TX_DATA_VAP_SEL_LEN    2
#define HH503_MAC_CFG_RPT_TX_DATA_VAP_SEL_OFFSET    2
#define HH503_MAC_CFG_RPT_TX_DATA_VAP_SEL_MASK    0xc
#define HH503_MAC_CFG_RPT_TX_DATA_FRMTYPE_SEL_LEN    2
#define HH503_MAC_CFG_RPT_TX_DATA_FRMTYPE_SEL_OFFSET    0
#define HH503_MAC_CFG_RPT_TX_DATA_FRMTYPE_SEL_MASK    0x3
#define HH503_MAC_CFG_DSSS_SHORT_PREAMBLE_OFFSET_LEN    8
#define HH503_MAC_CFG_DSSS_SHORT_PREAMBLE_OFFSET_OFFSET    24
#define HH503_MAC_CFG_DSSS_SHORT_PREAMBLE_OFFSET_MASK    0xff000000
#define HH503_MAC_CFG_BA_TXTIME_CALC_MODE_LEN    1
#define HH503_MAC_CFG_BA_TXTIME_CALC_MODE_OFFSET    16
#define HH503_MAC_CFG_BA_TXTIME_CALC_MODE_MASK    0x10000
#define HH503_MAC_CFG_BA_TXTIME_ADJ_VAL_LEN    16
#define HH503_MAC_CFG_BA_TXTIME_ADJ_VAL_OFFSET    0
#define HH503_MAC_CFG_BA_TXTIME_ADJ_VAL_MASK    0xffff
#define HH503_MAC_CFG_RESP_REFERENCE_RATE_11AG_LEN    32
#define HH503_MAC_CFG_RESP_REFERENCE_RATE_11AG_OFFSET    0
#define HH503_MAC_CFG_RESP_REFERENCE_RATE_11AG_MASK    0xffffffff
#define HH503_MAC_CFG_RESP_TX_EXT_DATA_RATE_LEN    32
#define HH503_MAC_CFG_RESP_TX_EXT_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_RESP_TX_EXT_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_UNPROTECTED_DIRECT_DATA_FLT_EN_LEN    6
#define HH503_MAC_CFG_UNPROTECTED_DIRECT_DATA_FLT_EN_OFFSET    16
#define HH503_MAC_CFG_UNPROTECTED_DIRECT_DATA_FLT_EN_MASK    0x3f0000
#define HH503_MAC_CFG_RESP_PS_BIT_CTRL_LEN    6
#define HH503_MAC_CFG_RESP_PS_BIT_CTRL_OFFSET    8
#define HH503_MAC_CFG_RESP_PS_BIT_CTRL_MASK    0x3f00
#define HH503_MAC_CFG_PEER_STA_PS_CTRL_LEN    6
#define HH503_MAC_CFG_PEER_STA_PS_CTRL_OFFSET    0
#define HH503_MAC_CFG_PEER_STA_PS_CTRL_MASK    0x3f
#define HH503_MAC_CFG_CCA_TIMEOUT_VAL_LEN    28
#define HH503_MAC_CFG_CCA_TIMEOUT_VAL_OFFSET    4
#define HH503_MAC_CFG_CCA_TIMEOUT_VAL_MASK    0xfffffff0
#define HH503_MAC_CFG_SEC_20M_CCA_CHK_TIMEOUT_EN_LEN    1
#define HH503_MAC_CFG_SEC_20M_CCA_CHK_TIMEOUT_EN_OFFSET    1
#define HH503_MAC_CFG_SEC_20M_CCA_CHK_TIMEOUT_EN_MASK    0x2
#define HH503_MAC_CFG_PRI_20M_CCA_CHK_TIMEOUT_EN_LEN    1
#define HH503_MAC_CFG_PRI_20M_CCA_CHK_TIMEOUT_EN_OFFSET    0
#define HH503_MAC_CFG_PRI_20M_CCA_CHK_TIMEOUT_EN_MASK    0x1
#define HH503_MAC_CFG_BAR_WIN_SHIFT_LIMIT_VAL_LEN    12
#define HH503_MAC_CFG_BAR_WIN_SHIFT_LIMIT_VAL_OFFSET    16
#define HH503_MAC_CFG_BAR_WIN_SHIFT_LIMIT_VAL_MASK    0xfff0000
#define HH503_MAC_CFG_DATA_WIN_SHIFT_LIMIT_VAL_LEN    12
#define HH503_MAC_CFG_DATA_WIN_SHIFT_LIMIT_VAL_OFFSET    0
#define HH503_MAC_CFG_DATA_WIN_SHIFT_LIMIT_VAL_MASK    0xfff
#define HH503_MAC_CFG_RX_DESC_TEST_4WORD_SEL_LEN    5
#define HH503_MAC_CFG_RX_DESC_TEST_4WORD_SEL_OFFSET    20
#define HH503_MAC_CFG_RX_DESC_TEST_4WORD_SEL_MASK    0x1f00000
#define HH503_MAC_CFG_RX_DESC_TEST_3WORD_SEL_LEN    5
#define HH503_MAC_CFG_RX_DESC_TEST_3WORD_SEL_OFFSET    15
#define HH503_MAC_CFG_RX_DESC_TEST_3WORD_SEL_MASK    0xf8000
#define HH503_MAC_CFG_RX_DESC_TEST_2WORD_SEL_LEN    5
#define HH503_MAC_CFG_RX_DESC_TEST_2WORD_SEL_OFFSET    10
#define HH503_MAC_CFG_RX_DESC_TEST_2WORD_SEL_MASK    0x7c00
#define HH503_MAC_CFG_RX_DESC_TEST_1WORD_SEL_LEN    5
#define HH503_MAC_CFG_RX_DESC_TEST_1WORD_SEL_OFFSET    5
#define HH503_MAC_CFG_RX_DESC_TEST_1WORD_SEL_MASK    0x3e0
#define HH503_MAC_CFG_RX_DESC_TEST_0WORD_SEL_LEN    5
#define HH503_MAC_CFG_RX_DESC_TEST_0WORD_SEL_OFFSET    0
#define HH503_MAC_CFG_RX_DESC_TEST_0WORD_SEL_MASK    0x1f
#define HH503_MAC_CFG_GEN_RX_FRM_EN_LEN    1
#define HH503_MAC_CFG_GEN_RX_FRM_EN_OFFSET    16
#define HH503_MAC_CFG_GEN_RX_FRM_EN_MASK    0x10000
#define HH503_MAC_CFG_BCN_TIM_HAVE_FRM_INTR_EN_LEN    1
#define HH503_MAC_CFG_BCN_TIM_HAVE_FRM_INTR_EN_OFFSET    15
#define HH503_MAC_CFG_BCN_TIM_HAVE_FRM_INTR_EN_MASK    0x8000
#define HH503_MAC_CFG_PHY_RX_SAMPLE_FCS_ERR_EN_LEN    1
#define HH503_MAC_CFG_PHY_RX_SAMPLE_FCS_ERR_EN_OFFSET    14
#define HH503_MAC_CFG_PHY_RX_SAMPLE_FCS_ERR_EN_MASK    0x4000
#define HH503_MAC_CFG_PHY_RX_SAMPLE_DELI_ERR_EN_LEN    1
#define HH503_MAC_CFG_PHY_RX_SAMPLE_DELI_ERR_EN_OFFSET    13
#define HH503_MAC_CFG_PHY_RX_SAMPLE_DELI_ERR_EN_MASK    0x2000
#define HH503_MAC_CFG_TX_ERR_FCS_EN_LEN    1
#define HH503_MAC_CFG_TX_ERR_FCS_EN_OFFSET    12
#define HH503_MAC_CFG_TX_ERR_FCS_EN_MASK    0x1000
#define HH503_MAC_CFG_NAV_BYPASS_VAL_LEN    1
#define HH503_MAC_CFG_NAV_BYPASS_VAL_OFFSET    11
#define HH503_MAC_CFG_NAV_BYPASS_VAL_MASK    0x800
#define HH503_MAC_CFG_NAV_BYPASS_EN_LEN    1
#define HH503_MAC_CFG_NAV_BYPASS_EN_OFFSET    10
#define HH503_MAC_CFG_NAV_BYPASS_EN_MASK    0x400
#define HH503_MAC_CFG_QOSDATA_CFACK_BA_OPER_BYPASS_EN_LEN    1
#define HH503_MAC_CFG_QOSDATA_CFACK_BA_OPER_BYPASS_EN_OFFSET    9
#define HH503_MAC_CFG_QOSDATA_CFACK_BA_OPER_BYPASS_EN_MASK    0x200
#define HH503_MAC_CFG_QOSDATA_CFPOLL_BA_OPER_BYPASS_EN_LEN    1
#define HH503_MAC_CFG_QOSDATA_CFPOLL_BA_OPER_BYPASS_EN_OFFSET    8
#define HH503_MAC_CFG_QOSDATA_CFPOLL_BA_OPER_BYPASS_EN_MASK    0x100
#define HH503_MAC_CFG_QOSDATA_CFACK_CFPOLL_BA_OPER_BYPASS_EN_LEN    1
#define HH503_MAC_CFG_QOSDATA_CFACK_CFPOLL_BA_OPER_BYPASS_EN_OFFSET    7
#define HH503_MAC_CFG_QOSDATA_CFACK_CFPOLL_BA_OPER_BYPASS_EN_MASK    0x80
#define HH503_MAC_CFG_QOS_NULL_BA_OPER_BYPASS_EN_LEN    1
#define HH503_MAC_CFG_QOS_NULL_BA_OPER_BYPASS_EN_OFFSET    6
#define HH503_MAC_CFG_QOS_NULL_BA_OPER_BYPASS_EN_MASK    0x40
#define HH503_MAC_CFG_QOS_CFPOLL_BA_OPER_BYPASS_EN_LEN    1
#define HH503_MAC_CFG_QOS_CFPOLL_BA_OPER_BYPASS_EN_OFFSET    5
#define HH503_MAC_CFG_QOS_CFPOLL_BA_OPER_BYPASS_EN_MASK    0x20
#define HH503_MAC_CFG_QOS_CFACK_CFPOLL_BA_OPER_BYPASS_EN_LEN    1
#define HH503_MAC_CFG_QOS_CFACK_CFPOLL_BA_OPER_BYPASS_EN_OFFSET    4
#define HH503_MAC_CFG_QOS_CFACK_CFPOLL_BA_OPER_BYPASS_EN_MASK    0x10
#define HH503_MAC_CFG_SEC_20M_CCA_BYPASS_VAL_LEN    1
#define HH503_MAC_CFG_SEC_20M_CCA_BYPASS_VAL_OFFSET    3
#define HH503_MAC_CFG_SEC_20M_CCA_BYPASS_VAL_MASK    0x8
#define HH503_MAC_CFG_SEC_20M_CCA_BYPASS_EN_LEN    1
#define HH503_MAC_CFG_SEC_20M_CCA_BYPASS_EN_OFFSET    2
#define HH503_MAC_CFG_SEC_20M_CCA_BYPASS_EN_MASK    0x4
#define HH503_MAC_CFG_PRI_20M_CCA_BYPASS_VAL_LEN    1
#define HH503_MAC_CFG_PRI_20M_CCA_BYPASS_VAL_OFFSET    1
#define HH503_MAC_CFG_PRI_20M_CCA_BYPASS_VAL_MASK    0x2
#define HH503_MAC_CFG_PRI_20M_CCA_BYPASS_EN_LEN    1
#define HH503_MAC_CFG_PRI_20M_CCA_BYPASS_EN_OFFSET    0
#define HH503_MAC_CFG_PRI_20M_CCA_BYPASS_EN_MASK    0x1
#define HH503_MAC_CFG_COUNTER_CLR_LEN    32
#define HH503_MAC_CFG_COUNTER_CLR_OFFSET    0
#define HH503_MAC_CFG_COUNTER_CLR_MASK    0xffffffff
#define HH503_MAC_CFG_COUNTER_2CLR_LEN    32
#define HH503_MAC_CFG_COUNTER_2CLR_OFFSET    0
#define HH503_MAC_CFG_COUNTER_2CLR_MASK    0xffffffff
#define HH503_MAC_CFG_COUNTER_3CLR_LEN    32
#define HH503_MAC_CFG_COUNTER_3CLR_OFFSET    0
#define HH503_MAC_CFG_COUNTER_3CLR_MASK    0xffffffff
#define HH503_MAC_CFG_COUNTER_4CLR_LEN    32
#define HH503_MAC_CFG_COUNTER_4CLR_OFFSET    0
#define HH503_MAC_CFG_COUNTER_4CLR_MASK    0xffffffff
#define HH503_MAC_CFG_CSI_RX_RSSI_SEL_LEN    1
#define HH503_MAC_CFG_CSI_RX_RSSI_SEL_OFFSET    30
#define HH503_MAC_CFG_CSI_RX_RSSI_SEL_MASK    0x40000000
#define HH503_MAC_CFG_CSI_EN_LEN    6
#define HH503_MAC_CFG_CSI_EN_OFFSET    24
#define HH503_MAC_CFG_CSI_EN_MASK    0x3f000000
#define HH503_MAC_CFG_CSI_ADDR_MATCH_BYPASS_LEN    6
#define HH503_MAC_CFG_CSI_ADDR_MATCH_BYPASS_OFFSET    18
#define HH503_MAC_CFG_CSI_ADDR_MATCH_BYPASS_MASK    0xfc0000
#define HH503_MAC_CFG_CSI_USR5_FRM_TYPE_LEN    3
#define HH503_MAC_CFG_CSI_USR5_FRM_TYPE_OFFSET    15
#define HH503_MAC_CFG_CSI_USR5_FRM_TYPE_MASK    0x38000
#define HH503_MAC_CFG_CSI_USR4_FRM_TYPE_LEN    3
#define HH503_MAC_CFG_CSI_USR4_FRM_TYPE_OFFSET    12
#define HH503_MAC_CFG_CSI_USR4_FRM_TYPE_MASK    0x7000
#define HH503_MAC_CFG_CSI_USR3_FRM_TYPE_LEN    3
#define HH503_MAC_CFG_CSI_USR3_FRM_TYPE_OFFSET    9
#define HH503_MAC_CFG_CSI_USR3_FRM_TYPE_MASK    0xe00
#define HH503_MAC_CFG_CSI_USR2_FRM_TYPE_LEN    3
#define HH503_MAC_CFG_CSI_USR2_FRM_TYPE_OFFSET    6
#define HH503_MAC_CFG_CSI_USR2_FRM_TYPE_MASK    0x1c0
#define HH503_MAC_CFG_CSI_USR1_FRM_TYPE_LEN    3
#define HH503_MAC_CFG_CSI_USR1_FRM_TYPE_OFFSET    3
#define HH503_MAC_CFG_CSI_USR1_FRM_TYPE_MASK    0x38
#define HH503_MAC_CFG_CSI_USR0_FRM_TYPE_LEN    3
#define HH503_MAC_CFG_CSI_USR0_FRM_TYPE_OFFSET    0
#define HH503_MAC_CFG_CSI_USR0_FRM_TYPE_MASK    0x7
#define HH503_MAC_CFG_CSI_USR0_ADDR_LEN    32
#define HH503_MAC_CFG_CSI_USR0_ADDR_OFFSET    0
#define HH503_MAC_CFG_CSI_USR0_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_CSI_USR1_ADDR_LEN    32
#define HH503_MAC_CFG_CSI_USR1_ADDR_OFFSET    0
#define HH503_MAC_CFG_CSI_USR1_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_CSI_USR2_ADDR_LEN    32
#define HH503_MAC_CFG_CSI_USR2_ADDR_OFFSET    0
#define HH503_MAC_CFG_CSI_USR2_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_CSI_USR3_ADDR_LEN    32
#define HH503_MAC_CFG_CSI_USR3_ADDR_OFFSET    0
#define HH503_MAC_CFG_CSI_USR3_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_CSI_USR4_ADDR_LEN    32
#define HH503_MAC_CFG_CSI_USR4_ADDR_OFFSET    0
#define HH503_MAC_CFG_CSI_USR4_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_CSI_USR5_ADDR_LEN    32
#define HH503_MAC_CFG_CSI_USR5_ADDR_OFFSET    0
#define HH503_MAC_CFG_CSI_USR5_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_CSI_USR4_PPDU_FORMAT_LEN    6
#define HH503_MAC_CFG_CSI_USR4_PPDU_FORMAT_OFFSET    24
#define HH503_MAC_CFG_CSI_USR4_PPDU_FORMAT_MASK    0x3f000000
#define HH503_MAC_CFG_CSI_USR3_PPDU_FORMAT_LEN    6
#define HH503_MAC_CFG_CSI_USR3_PPDU_FORMAT_OFFSET    18
#define HH503_MAC_CFG_CSI_USR3_PPDU_FORMAT_MASK    0xfc0000
#define HH503_MAC_CFG_CSI_USR2_PPDU_FORMAT_LEN    6
#define HH503_MAC_CFG_CSI_USR2_PPDU_FORMAT_OFFSET    12
#define HH503_MAC_CFG_CSI_USR2_PPDU_FORMAT_MASK    0x3f000
#define HH503_MAC_CFG_CSI_USR1_PPDU_FORMAT_LEN    6
#define HH503_MAC_CFG_CSI_USR1_PPDU_FORMAT_OFFSET    6
#define HH503_MAC_CFG_CSI_USR1_PPDU_FORMAT_MASK    0xfc0
#define HH503_MAC_CFG_CSI_USR0_PPDU_FORMAT_LEN    6
#define HH503_MAC_CFG_CSI_USR0_PPDU_FORMAT_OFFSET    0
#define HH503_MAC_CFG_CSI_USR0_PPDU_FORMAT_MASK    0x3f
#define HH503_MAC_CFG_CSI_USR5_PPDU_FORMAT_LEN    6
#define HH503_MAC_CFG_CSI_USR5_PPDU_FORMAT_OFFSET    24
#define HH503_MAC_CFG_CSI_USR5_PPDU_FORMAT_MASK    0x3f000000
#define HH503_MAC_CFG_CSI_USR0_SAMPLE_PERIOD_LEN    12
#define HH503_MAC_CFG_CSI_USR0_SAMPLE_PERIOD_OFFSET    12
#define HH503_MAC_CFG_CSI_USR0_SAMPLE_PERIOD_MASK    0xfff000
#define HH503_MAC_CFG_CSI_USR1_SAMPLE_PERIOD_LEN    12
#define HH503_MAC_CFG_CSI_USR1_SAMPLE_PERIOD_OFFSET    0
#define HH503_MAC_CFG_CSI_USR1_SAMPLE_PERIOD_MASK    0xfff
#define HH503_MAC_CFG_CSI_USR2_SAMPLE_PERIOD_LEN    12
#define HH503_MAC_CFG_CSI_USR2_SAMPLE_PERIOD_OFFSET    12
#define HH503_MAC_CFG_CSI_USR2_SAMPLE_PERIOD_MASK    0xfff000
#define HH503_MAC_CFG_CSI_USR3_SAMPLE_PERIOD_LEN    12
#define HH503_MAC_CFG_CSI_USR3_SAMPLE_PERIOD_OFFSET    0
#define HH503_MAC_CFG_CSI_USR3_SAMPLE_PERIOD_MASK    0xfff
#define HH503_MAC_CFG_CSI_USR4_SAMPLE_PERIOD_LEN    12
#define HH503_MAC_CFG_CSI_USR4_SAMPLE_PERIOD_OFFSET    12
#define HH503_MAC_CFG_CSI_USR4_SAMPLE_PERIOD_MASK    0xfff000
#define HH503_MAC_CFG_CSI_USR5_SAMPLE_PERIOD_LEN    12
#define HH503_MAC_CFG_CSI_USR5_SAMPLE_PERIOD_OFFSET    0
#define HH503_MAC_CFG_CSI_USR5_SAMPLE_PERIOD_MASK    0xfff
#define HH503_MAC_CFG_CSI_NON_HT_BW_MISMATCH_CENTER_FREQ_BYPASS_EN_LEN    1
#define HH503_MAC_CFG_CSI_NON_HT_BW_MISMATCH_CENTER_FREQ_BYPASS_EN_OFFSET    30
#define HH503_MAC_CFG_CSI_NON_HT_BW_MISMATCH_CENTER_FREQ_BYPASS_EN_MASK    0x40000000
#define HH503_MAC_CFG_CSI_NON_HT_BW_MISMATCH_CENTER_FREQ_LEN    1
#define HH503_MAC_CFG_CSI_NON_HT_BW_MISMATCH_CENTER_FREQ_OFFSET    29
#define HH503_MAC_CFG_CSI_NON_HT_BW_MISMATCH_CENTER_FREQ_MASK    0x20000000
#define HH503_MAC_CFG_CSI_HE_GROUPING_LEN    1
#define HH503_MAC_CFG_CSI_HE_GROUPING_OFFSET    28
#define HH503_MAC_CFG_CSI_HE_GROUPING_MASK    0x10000000
#define HH503_MAC_CFG_CSI_DIRECT_RESP_CTRL_FLT_EN_LEN    1
#define HH503_MAC_CFG_CSI_DIRECT_RESP_CTRL_FLT_EN_OFFSET    27
#define HH503_MAC_CFG_CSI_DIRECT_RESP_CTRL_FLT_EN_MASK    0x8000000
#define HH503_MAC_CFG_CSI_FCS_ERR_DROP_EN_LEN    1
#define HH503_MAC_CFG_CSI_FCS_ERR_DROP_EN_OFFSET    26
#define HH503_MAC_CFG_CSI_FCS_ERR_DROP_EN_MASK    0x4000000
#define HH503_MAC_CFG_CSI_BUFF_STEP_LEN    10
#define HH503_MAC_CFG_CSI_BUFF_STEP_OFFSET    16
#define HH503_MAC_CFG_CSI_BUFF_STEP_MASK    0x3ff0000
#define HH503_MAC_CFG_CSI_BUFF_NUM_LEN    3
#define HH503_MAC_CFG_CSI_BUFF_NUM_OFFSET    13
#define HH503_MAC_CFG_CSI_BUFF_NUM_MASK    0xe000
#define HH503_MAC_CFG_CSI_TIMEOUT_THR_LEN    5
#define HH503_MAC_CFG_CSI_TIMEOUT_THR_OFFSET    8
#define HH503_MAC_CFG_CSI_TIMEOUT_THR_MASK    0x1f00
#define HH503_MAC_CFG_CSI_SW_BUFF_INDEX_LEN    3
#define HH503_MAC_CFG_CSI_SW_BUFF_INDEX_OFFSET    5
#define HH503_MAC_CFG_CSI_SW_BUFF_INDEX_MASK    0xe0
#define HH503_MAC_CFG_CSI_RPT_CNT_CLR_LEN    5
#define HH503_MAC_CFG_CSI_RPT_CNT_CLR_OFFSET    0
#define HH503_MAC_CFG_CSI_RPT_CNT_CLR_MASK    0x1f
#define HH503_MAC_CFG_CSI_BUFF_BASE_ADDR_LEN    32
#define HH503_MAC_CFG_CSI_BUFF_BASE_ADDR_OFFSET    0
#define HH503_MAC_CFG_CSI_BUFF_BASE_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_UORA_BASIC_TRIG_RESP_QOS_NULL_EN_LEN    1
#define HH503_MAC_CFG_UORA_BASIC_TRIG_RESP_QOS_NULL_EN_OFFSET    18
#define HH503_MAC_CFG_UORA_BASIC_TRIG_RESP_QOS_NULL_EN_MASK    0x40000
#define HH503_MAC_CFG_UORA_AID0_CAP_EN_LEN    1
#define HH503_MAC_CFG_UORA_AID0_CAP_EN_OFFSET    17
#define HH503_MAC_CFG_UORA_AID0_CAP_EN_MASK    0x20000
#define HH503_MAC_CFG_UORA_AID2045_CAP_EN_LEN    1
#define HH503_MAC_CFG_UORA_AID2045_CAP_EN_OFFSET    16
#define HH503_MAC_CFG_UORA_AID2045_CAP_EN_MASK    0x10000
#define HH503_MAC_CFG_NON_UORA_TX_SUCC_RESET_OCW_EN_LEN    1
#define HH503_MAC_CFG_NON_UORA_TX_SUCC_RESET_OCW_EN_OFFSET    15
#define HH503_MAC_CFG_NON_UORA_TX_SUCC_RESET_OCW_EN_MASK    0x8000
#define HH503_MAC_CFG_UORA_OCW_MIN_TRANSMITTED_BSS_LEN    7
#define HH503_MAC_CFG_UORA_OCW_MIN_TRANSMITTED_BSS_OFFSET    8
#define HH503_MAC_CFG_UORA_OCW_MIN_TRANSMITTED_BSS_MASK    0x7f00
#define HH503_MAC_CFG_UORA_OCW_MAX_TRANSMITTED_BSS_LEN    7
#define HH503_MAC_CFG_UORA_OCW_MAX_TRANSMITTED_BSS_OFFSET    0
#define HH503_MAC_CFG_UORA_OCW_MAX_TRANSMITTED_BSS_MASK    0x7f
#define HH503_MAC_CFG_UORA_OCW_MIN_ASSOCIATED_LEN    7
#define HH503_MAC_CFG_UORA_OCW_MIN_ASSOCIATED_OFFSET    24
#define HH503_MAC_CFG_UORA_OCW_MIN_ASSOCIATED_MASK    0x7f000000
#define HH503_MAC_CFG_UORA_OCW_MAX_ASSOCIATED_LEN    7
#define HH503_MAC_CFG_UORA_OCW_MAX_ASSOCIATED_OFFSET    16
#define HH503_MAC_CFG_UORA_OCW_MAX_ASSOCIATED_MASK    0x7f0000
#define HH503_MAC_CFG_UORA_OCW_MIN_UNASSOCIATED_LEN    7
#define HH503_MAC_CFG_UORA_OCW_MIN_UNASSOCIATED_OFFSET    8
#define HH503_MAC_CFG_UORA_OCW_MIN_UNASSOCIATED_MASK    0x7f00
#define HH503_MAC_CFG_UORA_OCW_MAX_UNASSOCIATED_LEN    7
#define HH503_MAC_CFG_UORA_OCW_MAX_UNASSOCIATED_OFFSET    0
#define HH503_MAC_CFG_UORA_OCW_MAX_UNASSOCIATED_MASK    0x7f
#define HH503_MAC_CFG_LOW_LATENCY_BACKOFF_EN_AF_TXEND_LEN    1
#define HH503_MAC_CFG_LOW_LATENCY_BACKOFF_EN_AF_TXEND_OFFSET    6
#define HH503_MAC_CFG_LOW_LATENCY_BACKOFF_EN_AF_TXEND_MASK    0x40
#define HH503_MAC_CFG_LOW_LATENCY_EN_LEN    1
#define HH503_MAC_CFG_LOW_LATENCY_EN_OFFSET    5
#define HH503_MAC_CFG_LOW_LATENCY_EN_MASK    0x20
#define HH503_MAC_CFG_LOW_LATENCY_BACKOFF_EN_LEN    1
#define HH503_MAC_CFG_LOW_LATENCY_BACKOFF_EN_OFFSET    4
#define HH503_MAC_CFG_LOW_LATENCY_BACKOFF_EN_MASK    0x10
#define HH503_MAC_CFG_TX_ACK_ENABLED_AMPDU_PARAM_LEN    4
#define HH503_MAC_CFG_TX_ACK_ENABLED_AMPDU_PARAM_OFFSET    0
#define HH503_MAC_CFG_TX_ACK_ENABLED_AMPDU_PARAM_MASK    0xf
#define HH503_MAC_CFG_EDCA_TRIG_BASED_TX_HW_BAR_EN_LEN    1
#define HH503_MAC_CFG_EDCA_TRIG_BASED_TX_HW_BAR_EN_OFFSET    8
#define HH503_MAC_CFG_EDCA_TRIG_BASED_TX_HW_BAR_EN_MASK    0x100
#define HH503_MAC_CFG_TB_EDCA_HW_AMPDU_EN_LEN    1
#define HH503_MAC_CFG_TB_EDCA_HW_AMPDU_EN_OFFSET    7
#define HH503_MAC_CFG_TB_EDCA_HW_AMPDU_EN_MASK    0x80
#define HH503_MAC_CFG_TB_TXLINK_TERMINATE_EN_LEN    1
#define HH503_MAC_CFG_TB_TXLINK_TERMINATE_EN_OFFSET    6
#define HH503_MAC_CFG_TB_TXLINK_TERMINATE_EN_MASK    0x40
#define HH503_MAC_CFG_TB_TXLINK_TERMINATE_NUM_LEN    6
#define HH503_MAC_CFG_TB_TXLINK_TERMINATE_NUM_OFFSET    0
#define HH503_MAC_CFG_TB_TXLINK_TERMINATE_NUM_MASK    0x3f
#define HH503_MAC_CFG_DIAG8_NODE_SEL_LEN    4
#define HH503_MAC_CFG_DIAG8_NODE_SEL_OFFSET    28
#define HH503_MAC_CFG_DIAG8_NODE_SEL_MASK    0xf0000000
#define HH503_MAC_CFG_DIAG_NO_OUTPUT_ERR_INTR_THR_LEN    4
#define HH503_MAC_CFG_DIAG_NO_OUTPUT_ERR_INTR_THR_OFFSET    24
#define HH503_MAC_CFG_DIAG_NO_OUTPUT_ERR_INTR_THR_MASK    0xf000000
#define HH503_MAC_CFG_NO_OUTPUT_SW_TRIG_LEN    1
#define HH503_MAC_CFG_NO_OUTPUT_SW_TRIG_OFFSET    23
#define HH503_MAC_CFG_NO_OUTPUT_SW_TRIG_MASK    0x800000
#define HH503_MAC_CFG_NO_OUTPUT_EN_LEN    1
#define HH503_MAC_CFG_NO_OUTPUT_EN_OFFSET    22
#define HH503_MAC_CFG_NO_OUTPUT_EN_MASK    0x400000
#define HH503_MAC_CFG_TX_ADDR1_MATCH_EN_LEN    1
#define HH503_MAC_CFG_TX_ADDR1_MATCH_EN_OFFSET    21
#define HH503_MAC_CFG_TX_ADDR1_MATCH_EN_MASK    0x200000
#define HH503_MAC_CFG_TX_ADDR2_MATCH_EN_LEN    1
#define HH503_MAC_CFG_TX_ADDR2_MATCH_EN_OFFSET    20
#define HH503_MAC_CFG_TX_ADDR2_MATCH_EN_MASK    0x100000
#define HH503_MAC_CFG_RX_ADDR1_MATCH_EN_LEN    1
#define HH503_MAC_CFG_RX_ADDR1_MATCH_EN_OFFSET    19
#define HH503_MAC_CFG_RX_ADDR1_MATCH_EN_MASK    0x80000
#define HH503_MAC_CFG_RX_ADDR2_MATCH_EN_LEN    1
#define HH503_MAC_CFG_RX_ADDR2_MATCH_EN_OFFSET    18
#define HH503_MAC_CFG_RX_ADDR2_MATCH_EN_MASK    0x40000
#define HH503_MAC_CFG_TX_FRM_TYPE_MATCH_EN_LEN    1
#define HH503_MAC_CFG_TX_FRM_TYPE_MATCH_EN_OFFSET    17
#define HH503_MAC_CFG_TX_FRM_TYPE_MATCH_EN_MASK    0x20000
#define HH503_MAC_CFG_RX_FRM_TYPE_MATCH_EN_LEN    1
#define HH503_MAC_CFG_RX_FRM_TYPE_MATCH_EN_OFFSET    16
#define HH503_MAC_CFG_RX_FRM_TYPE_MATCH_EN_MASK    0x10000
#define HH503_MAC_CFG_MATCH_TX_FRM_TYPE_LEN    6
#define HH503_MAC_CFG_MATCH_TX_FRM_TYPE_OFFSET    8
#define HH503_MAC_CFG_MATCH_TX_FRM_TYPE_MASK    0x3f00
#define HH503_MAC_CFG_MATCH_RX_FRM_TYPE_LEN    6
#define HH503_MAC_CFG_MATCH_RX_FRM_TYPE_OFFSET    0
#define HH503_MAC_CFG_MATCH_RX_FRM_TYPE_MASK    0x3f
#define HH503_MAC_CFG_PKT_BUFFER_SEL_LEN    2
#define HH503_MAC_CFG_PKT_BUFFER_SEL_OFFSET    14
#define HH503_MAC_CFG_PKT_BUFFER_SEL_MASK    0xc000
#define HH503_MAC_CFG_NO_OUTPUT_SEL_LEN    6
#define HH503_MAC_CFG_NO_OUTPUT_SEL_OFFSET    8
#define HH503_MAC_CFG_NO_OUTPUT_SEL_MASK    0x3f00
#define HH503_MAC_CFG_DIAG_VAL_SEL_LEN    1
#define HH503_MAC_CFG_DIAG_VAL_SEL_OFFSET    7
#define HH503_MAC_CFG_DIAG_VAL_SEL_MASK    0x80
#define HH503_MAC_CFG_DIAG_TSF_SEL_LEN    2
#define HH503_MAC_CFG_DIAG_TSF_SEL_OFFSET    4
#define HH503_MAC_CFG_DIAG_TSF_SEL_MASK    0x30
#define HH503_MAC_CFG_DIAG_SEL_LEN    4
#define HH503_MAC_CFG_DIAG_SEL_OFFSET    0
#define HH503_MAC_CFG_DIAG_SEL_MASK    0xf
#define HH503_MAC_CFG_MATCH_TX_ADDR1_LEN    8
#define HH503_MAC_CFG_MATCH_TX_ADDR1_OFFSET    24
#define HH503_MAC_CFG_MATCH_TX_ADDR1_MASK    0xff000000
#define HH503_MAC_CFG_MATCH_TX_ADDR2_LEN    8
#define HH503_MAC_CFG_MATCH_TX_ADDR2_OFFSET    16
#define HH503_MAC_CFG_MATCH_TX_ADDR2_MASK    0xff0000
#define HH503_MAC_CFG_MATCH_RX_ADDR1_LEN    8
#define HH503_MAC_CFG_MATCH_RX_ADDR1_OFFSET    8
#define HH503_MAC_CFG_MATCH_RX_ADDR1_MASK    0xff00
#define HH503_MAC_CFG_MATCH_RX_ADDR2_LEN    8
#define HH503_MAC_CFG_MATCH_RX_ADDR2_OFFSET    0
#define HH503_MAC_CFG_MATCH_RX_ADDR2_MASK    0xff
#define HH503_MAC_CFG_RES_FOR_DIAG_MUX_LEN    32
#define HH503_MAC_CFG_RES_FOR_DIAG_MUX_OFFSET    0
#define HH503_MAC_CFG_RES_FOR_DIAG_MUX_MASK    0xffffffff
#define HH503_MAC_CFG_SET_FOR_ECO1_LEN    32
#define HH503_MAC_CFG_SET_FOR_ECO1_OFFSET    0
#define HH503_MAC_CFG_SET_FOR_ECO1_MASK    0xffffffff
#define HH503_MAC_CFG_EDCA_SIFS_SW_BYPASS_EN_LEN    1
#define HH503_MAC_CFG_EDCA_SIFS_SW_BYPASS_EN_OFFSET    8
#define HH503_MAC_CFG_EDCA_SIFS_SW_BYPASS_EN_MASK    0x100
#define HH503_MAC_CFG_SW_BYPASS_EDCA_SIFS_TIME_DECI_LEN    8
#define HH503_MAC_CFG_SW_BYPASS_EDCA_SIFS_TIME_DECI_OFFSET    0
#define HH503_MAC_CFG_SW_BYPASS_EDCA_SIFS_TIME_DECI_MASK    0xff
#define HH503_MAC_CFG_ONE_PKT_TX_VAP_INDEX_LEN    2
#define HH503_MAC_CFG_ONE_PKT_TX_VAP_INDEX_OFFSET    16
#define HH503_MAC_CFG_ONE_PKT_TX_VAP_INDEX_MASK    0x30000
#define HH503_MAC_CFG_ONE_PKT_TX_PEER_INDEX_LEN    3
#define HH503_MAC_CFG_ONE_PKT_TX_PEER_INDEX_OFFSET    13
#define HH503_MAC_CFG_ONE_PKT_TX_PEER_INDEX_MASK    0xe000
#define HH503_MAC_CFG_ONE_PKT_TIMEOUT_DIS_LEN    1
#define HH503_MAC_CFG_ONE_PKT_TIMEOUT_DIS_OFFSET    12
#define HH503_MAC_CFG_ONE_PKT_TIMEOUT_DIS_MASK    0x1000
#define HH503_MAC_CFG_ONE_PKT_TX_CNT_LEN    8
#define HH503_MAC_CFG_ONE_PKT_TX_CNT_OFFSET    4
#define HH503_MAC_CFG_ONE_PKT_TX_CNT_MASK    0xff0
#define HH503_MAC_CFG_ONE_PKT_COEX_PRI_MODE_LEN    2
#define HH503_MAC_CFG_ONE_PKT_COEX_PRI_MODE_OFFSET    2
#define HH503_MAC_CFG_ONE_PKT_COEX_PRI_MODE_MASK    0xc
#define HH503_MAC_CFG_ONE_PKT_SEL_LEN    2
#define HH503_MAC_CFG_ONE_PKT_SEL_OFFSET    0
#define HH503_MAC_CFG_ONE_PKT_SEL_MASK    0x3
#define HH503_MAC_CFG_ONE_PKT_QOS_DUR_VAL_LEN    16
#define HH503_MAC_CFG_ONE_PKT_QOS_DUR_VAL_OFFSET    4
#define HH503_MAC_CFG_ONE_PKT_QOS_DUR_VAL_MASK    0xffff0
#define HH503_MAC_CFG_ONE_PKT_QOS_DUR_SET_MODE_LEN    1
#define HH503_MAC_CFG_ONE_PKT_QOS_DUR_SET_MODE_OFFSET    3
#define HH503_MAC_CFG_ONE_PKT_QOS_DUR_SET_MODE_MASK    0x8
#define HH503_MAC_CFG_ONE_PKT_INTR_MODE_LEN    1
#define HH503_MAC_CFG_ONE_PKT_INTR_MODE_OFFSET    2
#define HH503_MAC_CFG_ONE_PKT_INTR_MODE_MASK    0x4
#define HH503_MAC_CFG_DBAC_TX_CNT_CLR_LEN    1
#define HH503_MAC_CFG_DBAC_TX_CNT_CLR_OFFSET    1
#define HH503_MAC_CFG_DBAC_TX_CNT_CLR_MASK    0x2
#define HH503_MAC_CFG_DBAC_TX_INTR_CLR_LEN    1
#define HH503_MAC_CFG_DBAC_TX_INTR_CLR_OFFSET    0
#define HH503_MAC_CFG_DBAC_TX_INTR_CLR_MASK    0x1
#define HH503_MAC_CFG_ONE_PKT_FRAME_TIMEOUT_LEN    16
#define HH503_MAC_CFG_ONE_PKT_FRAME_TIMEOUT_OFFSET    16
#define HH503_MAC_CFG_ONE_PKT_FRAME_TIMEOUT_MASK    0xffff0000
#define HH503_MAC_CFG_ONE_PKT_DUR_VAL_LEN    16
#define HH503_MAC_CFG_ONE_PKT_DUR_VAL_OFFSET    0
#define HH503_MAC_CFG_ONE_PKT_DUR_VAL_MASK    0xffff
#define HH503_MAC_CFG_ONE_PKT_BUFF_ADDR_LEN    32
#define HH503_MAC_CFG_ONE_PKT_BUFF_ADDR_OFFSET    0
#define HH503_MAC_CFG_ONE_PKT_BUFF_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_ONE_PKT_PHY_MODE_LEN    32
#define HH503_MAC_CFG_ONE_PKT_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_ONE_PKT_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_ONE_PKT_DATA_RATE_LEN    32
#define HH503_MAC_CFG_ONE_PKT_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_ONE_PKT_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_TX_QUEUE_MASK_LEN    6
#define HH503_MAC_CFG_TX_QUEUE_MASK_OFFSET    8
#define HH503_MAC_CFG_TX_QUEUE_MASK_MASK    0x3f00
#define HH503_MAC_CFG_P2P_SUSPEND_MODE_LEN    1
#define HH503_MAC_CFG_P2P_SUSPEND_MODE_OFFSET    7
#define HH503_MAC_CFG_P2P_SUSPEND_MODE_MASK    0x80
#define HH503_MAC_CFG_TX_QUEUE_MASK_NOSUSPEND_VLD_LEN    1
#define HH503_MAC_CFG_TX_QUEUE_MASK_NOSUSPEND_VLD_OFFSET    6
#define HH503_MAC_CFG_TX_QUEUE_MASK_NOSUSPEND_VLD_MASK    0x40
#define HH503_MAC_CFG_TWT_TXOP_LIMIT_OFF_LEN    1
#define HH503_MAC_CFG_TWT_TXOP_LIMIT_OFF_OFFSET    5
#define HH503_MAC_CFG_TWT_TXOP_LIMIT_OFF_MASK    0x20
#define HH503_MAC_CFG_TWT_START_TIME_DEBUG_EN_LEN    1
#define HH503_MAC_CFG_TWT_START_TIME_DEBUG_EN_OFFSET    4
#define HH503_MAC_CFG_TWT_START_TIME_DEBUG_EN_MASK    0x10
#define HH503_MAC_CFG_P2P_VAP_SEL_LEN    2
#define HH503_MAC_CFG_P2P_VAP_SEL_OFFSET    2
#define HH503_MAC_CFG_P2P_VAP_SEL_MASK    0xc
#define HH503_MAC_CFG_P2P_ABSENT_SUSPEND_EN_LEN    1
#define HH503_MAC_CFG_P2P_ABSENT_SUSPEND_EN_OFFSET    1
#define HH503_MAC_CFG_P2P_ABSENT_SUSPEND_EN_MASK    0x2
#define HH503_MAC_CFG_P2P_APP_PS_EN_LEN    1
#define HH503_MAC_CFG_P2P_APP_PS_EN_OFFSET    0
#define HH503_MAC_CFG_P2P_APP_PS_EN_MASK    0x1
#define HH503_MAC_CFG_P2P_NOA_COUNT_LEN    8
#define HH503_MAC_CFG_P2P_NOA_COUNT_OFFSET    8
#define HH503_MAC_CFG_P2P_NOA_COUNT_MASK    0xff00
#define HH503_MAC_CFG_TWT_WAKE_TX_EN_LEN    1
#define HH503_MAC_CFG_TWT_WAKE_TX_EN_OFFSET    3
#define HH503_MAC_CFG_TWT_WAKE_TX_EN_MASK    0x8
#define HH503_MAC_CFG_TWT_EN_LEN    1
#define HH503_MAC_CFG_TWT_EN_OFFSET    2
#define HH503_MAC_CFG_TWT_EN_MASK    0x4
#define HH503_MAC_CFG_P2P_NOA_OPER_LEN    2
#define HH503_MAC_CFG_P2P_NOA_OPER_OFFSET    0
#define HH503_MAC_CFG_P2P_NOA_OPER_MASK    0x3
#define HH503_MAC_CFG_P2P_CT_WINDOW_VAL_LEN    8
#define HH503_MAC_CFG_P2P_CT_WINDOW_VAL_OFFSET    24
#define HH503_MAC_CFG_P2P_CT_WINDOW_VAL_MASK    0xff000000
#define HH503_MAC_CFG_P2P_BCN_TIMEOUT_VAL_LEN    8
#define HH503_MAC_CFG_P2P_BCN_TIMEOUT_VAL_OFFSET    16
#define HH503_MAC_CFG_P2P_BCN_TIMEOUT_VAL_MASK    0xff0000
#define HH503_MAC_CFG_P2P_CT_WINDOW_OFFSET_VAL_LEN    16
#define HH503_MAC_CFG_P2P_CT_WINDOW_OFFSET_VAL_OFFSET    0
#define HH503_MAC_CFG_P2P_CT_WINDOW_OFFSET_VAL_MASK    0xffff
#define HH503_MAC_CFG_P2P_NOA_START_TIME_LEN    32
#define HH503_MAC_CFG_P2P_NOA_START_TIME_OFFSET    0
#define HH503_MAC_CFG_P2P_NOA_START_TIME_MASK    0xffffffff
#define HH503_MAC_CFG_TWT_START_TIME_H_LEN    32
#define HH503_MAC_CFG_TWT_START_TIME_H_OFFSET    0
#define HH503_MAC_CFG_TWT_START_TIME_H_MASK    0xffffffff
#define HH503_MAC_CFG_P2P_NOA_DURATION_LEN    32
#define HH503_MAC_CFG_P2P_NOA_DURATION_OFFSET    0
#define HH503_MAC_CFG_P2P_NOA_DURATION_MASK    0xffffffff
#define HH503_MAC_CFG_P2P_NOA_INTERVAL_LEN    32
#define HH503_MAC_CFG_P2P_NOA_INTERVAL_OFFSET    0
#define HH503_MAC_CFG_P2P_NOA_INTERVAL_MASK    0xffffffff
#define HH503_MAC_CFG_P2P_INTR_OFFSET_VAL_LEN    16
#define HH503_MAC_CFG_P2P_INTR_OFFSET_VAL_OFFSET    16
#define HH503_MAC_CFG_P2P_INTR_OFFSET_VAL_MASK    0xffff0000
#define HH503_MAC_CFG_P2P_NOA_START_OFFSET_VAL_LEN    16
#define HH503_MAC_CFG_P2P_NOA_START_OFFSET_VAL_OFFSET    0
#define HH503_MAC_CFG_P2P_NOA_START_OFFSET_VAL_MASK    0xffff
#define HH503_MAC_CFG_TWT_RESP_QOSNULL_ACKPOLICY_LEN    2
#define HH503_MAC_CFG_TWT_RESP_QOSNULL_ACKPOLICY_OFFSET    4
#define HH503_MAC_CFG_TWT_RESP_QOSNULL_ACKPOLICY_MASK    0x30
#define HH503_MAC_CFG_HW_TX_PS_POLL_EN_LEN    1
#define HH503_MAC_CFG_HW_TX_PS_POLL_EN_OFFSET    3
#define HH503_MAC_CFG_HW_TX_PS_POLL_EN_MASK    0x8
#define HH503_MAC_CFG_TRIG_RESP_HW_TWT_EN_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_HW_TWT_EN_OFFSET    2
#define HH503_MAC_CFG_TRIG_RESP_HW_TWT_EN_MASK    0x4
#define HH503_MAC_CFG_TRIG_RESP_TWT_MAX_CNT_LEN    2
#define HH503_MAC_CFG_TRIG_RESP_TWT_MAX_CNT_OFFSET    0
#define HH503_MAC_CFG_TRIG_RESP_TWT_MAX_CNT_MASK    0x3
#define HH503_MAC_CFG_PS_POLL_BUFFER_WORD0_LEN    32
#define HH503_MAC_CFG_PS_POLL_BUFFER_WORD0_OFFSET    0
#define HH503_MAC_CFG_PS_POLL_BUFFER_WORD0_MASK    0xffffffff
#define HH503_MAC_CFG_PS_POLL_BUFFER_WORD1_LEN    32
#define HH503_MAC_CFG_PS_POLL_BUFFER_WORD1_OFFSET    0
#define HH503_MAC_CFG_PS_POLL_BUFFER_WORD1_MASK    0xffffffff
#define HH503_MAC_CFG_PS_POLL_BUFFER_WORD2_LEN    32
#define HH503_MAC_CFG_PS_POLL_BUFFER_WORD2_OFFSET    0
#define HH503_MAC_CFG_PS_POLL_BUFFER_WORD2_MASK    0xffffffff
#define HH503_MAC_CFG_PS_POLL_BUFFER_WORD3_LEN    32
#define HH503_MAC_CFG_PS_POLL_BUFFER_WORD3_OFFSET    0
#define HH503_MAC_CFG_PS_POLL_BUFFER_WORD3_MASK    0xffffffff
#define HH503_MAC_CFG_INTRA_PS_NUM_CLKS_DLY_LEN    10
#define HH503_MAC_CFG_INTRA_PS_NUM_CLKS_DLY_OFFSET    8
#define HH503_MAC_CFG_INTRA_PS_NUM_CLKS_DLY_MASK    0x3ff00
#define HH503_MAC_CFG_INTRA_PPDU_PS_CLOSE_PHY_EN_LEN    1
#define HH503_MAC_CFG_INTRA_PPDU_PS_CLOSE_PHY_EN_OFFSET    6
#define HH503_MAC_CFG_INTRA_PPDU_PS_CLOSE_PHY_EN_MASK    0x40
#define HH503_MAC_CFG_INTRA_PPDU_PS_EN_LEN    1
#define HH503_MAC_CFG_INTRA_PPDU_PS_EN_OFFSET    5
#define HH503_MAC_CFG_INTRA_PPDU_PS_EN_MASK    0x20
#define HH503_MAC_CFG_INTRA_PS_HE_UP_EN_LEN    1
#define HH503_MAC_CFG_INTRA_PS_HE_UP_EN_OFFSET    4
#define HH503_MAC_CFG_INTRA_PS_HE_UP_EN_MASK    0x10
#define HH503_MAC_CFG_INTRA_PS_VHT_UP_EN_LEN    1
#define HH503_MAC_CFG_INTRA_PS_VHT_UP_EN_OFFSET    3
#define HH503_MAC_CFG_INTRA_PS_VHT_UP_EN_MASK    0x8
#define HH503_MAC_CFG_INTRA_PS_AMPDU_NOT_DIRECT_EN_LEN    1
#define HH503_MAC_CFG_INTRA_PS_AMPDU_NOT_DIRECT_EN_OFFSET    2
#define HH503_MAC_CFG_INTRA_PS_AMPDU_NOT_DIRECT_EN_MASK    0x4
#define HH503_MAC_CFG_INTRA_PS_VHT_MU_EN_LEN    1
#define HH503_MAC_CFG_INTRA_PS_VHT_MU_EN_OFFSET    1
#define HH503_MAC_CFG_INTRA_PS_VHT_MU_EN_MASK    0x2
#define HH503_MAC_CFG_INTRA_PS_HE_MU_EN_LEN    1
#define HH503_MAC_CFG_INTRA_PS_HE_MU_EN_OFFSET    0
#define HH503_MAC_CFG_INTRA_PS_HE_MU_EN_MASK    0x1
#define HH503_MAC_CFG_INTRA_PPDU_PS_TIME_LIMIT_LEN    16
#define HH503_MAC_CFG_INTRA_PPDU_PS_TIME_LIMIT_OFFSET    16
#define HH503_MAC_CFG_INTRA_PPDU_PS_TIME_LIMIT_MASK    0xffff0000
#define HH503_MAC_CFG_HE_INTRA_PPDU_PS_TIME_OFFSET_LEN    16
#define HH503_MAC_CFG_HE_INTRA_PPDU_PS_TIME_OFFSET_OFFSET    0
#define HH503_MAC_CFG_HE_INTRA_PPDU_PS_TIME_OFFSET_MASK    0xffff
#define HH503_MAC_CFG_VHT_INTRA_PPDU_PS_TIME_OFFSET_LEN    16
#define HH503_MAC_CFG_VHT_INTRA_PPDU_PS_TIME_OFFSET_OFFSET    16
#define HH503_MAC_CFG_VHT_INTRA_PPDU_PS_TIME_OFFSET_MASK    0xffff0000
#define HH503_MAC_CFG_HT_INTRA_PPDU_PS_TIME_OFFSET_LEN    16
#define HH503_MAC_CFG_HT_INTRA_PPDU_PS_TIME_OFFSET_OFFSET    0
#define HH503_MAC_CFG_HT_INTRA_PPDU_PS_TIME_OFFSET_MASK    0xffff
#define HH503_MAC_CFG_HE_NDP_TXOP_DURATION_SET_UNSPECIFIED_EN_LEN    1
#define HH503_MAC_CFG_HE_NDP_TXOP_DURATION_SET_UNSPECIFIED_EN_OFFSET    26
#define HH503_MAC_CFG_HE_NDP_TXOP_DURATION_SET_UNSPECIFIED_EN_MASK    0x4000000
#define HH503_MAC_CFG_HE_SOUNDING_PARAM_DIFF_EN_LEN    1
#define HH503_MAC_CFG_HE_SOUNDING_PARAM_DIFF_EN_OFFSET    25
#define HH503_MAC_CFG_HE_SOUNDING_PARAM_DIFF_EN_MASK    0x2000000
#define HH503_MAC_CFG_SOUNDING_IMMEDIATE_RESP_EN_LEN    1
#define HH503_MAC_CFG_SOUNDING_IMMEDIATE_RESP_EN_OFFSET    24
#define HH503_MAC_CFG_SOUNDING_IMMEDIATE_RESP_EN_MASK    0x1000000
#define HH503_MAC_CFG_RX_VHT_NDP_MAX_TIME_LEN    8
#define HH503_MAC_CFG_RX_VHT_NDP_MAX_TIME_OFFSET    16
#define HH503_MAC_CFG_RX_VHT_NDP_MAX_TIME_MASK    0xff0000
#define HH503_MAC_CFG_HT_MATRIX_BUFFER_NUM_LEN    4
#define HH503_MAC_CFG_HT_MATRIX_BUFFER_NUM_OFFSET    12
#define HH503_MAC_CFG_HT_MATRIX_BUFFER_NUM_MASK    0xf000
#define HH503_MAC_CFG_NDP_SOUNDING_RESP_BW_FOLLOW_NDP_EN_LEN    1
#define HH503_MAC_CFG_NDP_SOUNDING_RESP_BW_FOLLOW_NDP_EN_OFFSET    10
#define HH503_MAC_CFG_NDP_SOUNDING_RESP_BW_FOLLOW_NDP_EN_MASK    0x400
#define HH503_MAC_CFG_HT_MATRIX_BUFFER_STEP_LEN    10
#define HH503_MAC_CFG_HT_MATRIX_BUFFER_STEP_OFFSET    0
#define HH503_MAC_CFG_HT_MATRIX_BUFFER_STEP_MASK    0x3ff
#define HH503_MAC_CFG_NON_TB_SOUNDING_RPT_NG_LEN    6
#define HH503_MAC_CFG_NON_TB_SOUNDING_RPT_NG_OFFSET    22
#define HH503_MAC_CFG_NON_TB_SOUNDING_RPT_NG_MASK    0xfc00000
#define HH503_MAC_CFG_NON_TB_SOUNDING_RPT_CODEBOOK_LEN    6
#define HH503_MAC_CFG_NON_TB_SOUNDING_RPT_CODEBOOK_OFFSET    16
#define HH503_MAC_CFG_NON_TB_SOUNDING_RPT_CODEBOOK_MASK    0x3f0000
#define HH503_MAC_CFG_HT_MATRIX_CALC_0GROUPING_LEN    4
#define HH503_MAC_CFG_HT_MATRIX_CALC_0GROUPING_OFFSET    12
#define HH503_MAC_CFG_HT_MATRIX_CALC_0GROUPING_MASK    0xf000
#define HH503_MAC_CFG_HT_MATRIX_CALC_0CODEBOOK_LEN    12
#define HH503_MAC_CFG_HT_MATRIX_CALC_0CODEBOOK_OFFSET    0
#define HH503_MAC_CFG_HT_MATRIX_CALC_0CODEBOOK_MASK    0xfff
#define HH503_MAC_CFG_MATRIX_CALC_TIMEOUT_VALUE_LEN    8
#define HH503_MAC_CFG_MATRIX_CALC_TIMEOUT_VALUE_OFFSET    24
#define HH503_MAC_CFG_MATRIX_CALC_TIMEOUT_VALUE_MASK    0xff000000
#define HH503_MAC_CFG_VHT_MATRIX_CALC_0GROUPING_LEN    12
#define HH503_MAC_CFG_VHT_MATRIX_CALC_0GROUPING_OFFSET    12
#define HH503_MAC_CFG_VHT_MATRIX_CALC_0GROUPING_MASK    0xfff000
#define HH503_MAC_CFG_VHT_MATRIX_CALC_0CODEBOOK_LEN    12
#define HH503_MAC_CFG_VHT_MATRIX_CALC_0CODEBOOK_OFFSET    0
#define HH503_MAC_CFG_VHT_MATRIX_CALC_0CODEBOOK_MASK    0xfff
#define HH503_MAC_CFG_TXBF_VHT_BUFF2_LEN_LEN    10
#define HH503_MAC_CFG_TXBF_VHT_BUFF2_LEN_OFFSET    22
#define HH503_MAC_CFG_TXBF_VHT_BUFF2_LEN_MASK    0xffc00000
#define HH503_MAC_CFG_TXBF_VHT_BUFF1_LEN_LEN    10
#define HH503_MAC_CFG_TXBF_VHT_BUFF1_LEN_OFFSET    12
#define HH503_MAC_CFG_TXBF_VHT_BUFF1_LEN_MASK    0x3ff000
#define HH503_MAC_CFG_TXBF_VHT_BUFF0_LEN_LEN    10
#define HH503_MAC_CFG_TXBF_VHT_BUFF0_LEN_OFFSET    0
#define HH503_MAC_CFG_TXBF_VHT_BUFF0_LEN_MASK    0x3ff
#define HH503_MAC_CFG_TXBF_HE_BUFF2_LEN_LEN    10
#define HH503_MAC_CFG_TXBF_HE_BUFF2_LEN_OFFSET    22
#define HH503_MAC_CFG_TXBF_HE_BUFF2_LEN_MASK    0xffc00000
#define HH503_MAC_CFG_TXBF_HE_BUFF1_LEN_LEN    10
#define HH503_MAC_CFG_TXBF_HE_BUFF1_LEN_OFFSET    12
#define HH503_MAC_CFG_TXBF_HE_BUFF1_LEN_MASK    0x3ff000
#define HH503_MAC_CFG_TXBF_HE_BUFF0_LEN_LEN    10
#define HH503_MAC_CFG_TXBF_HE_BUFF0_LEN_OFFSET    0
#define HH503_MAC_CFG_TXBF_HE_BUFF0_LEN_MASK    0x3ff
#define HH503_MAC_CFG_HT_MATRIX_BUFFER_POINTER_LEN    32
#define HH503_MAC_CFG_HT_MATRIX_BUFFER_POINTER_OFFSET    0
#define HH503_MAC_CFG_HT_MATRIX_BUFFER_POINTER_MASK    0xffffffff
#define HH503_MAC_CFG_VHT_BF_PHY_MODE_LEN    32
#define HH503_MAC_CFG_VHT_BF_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_VHT_BF_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_VHT_BF_DATA_RATE_LEN    32
#define HH503_MAC_CFG_VHT_BF_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_VHT_BF_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_HE_BF_DATA_RATE_LEN    32
#define HH503_MAC_CFG_HE_BF_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_HE_BF_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_VHT_MATRIX_BUFF_ADDR_LEN    32
#define HH503_MAC_CFG_VAP0_VHT_MATRIX_BUFF_ADDR_OFFSET    0
#define HH503_MAC_CFG_VAP0_VHT_MATRIX_BUFF_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_HE_MATRIX_BUFF_ADDR_LEN    32
#define HH503_MAC_CFG_VAP0_HE_MATRIX_BUFF_ADDR_OFFSET    0
#define HH503_MAC_CFG_VAP0_HE_MATRIX_BUFF_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_VAP1_VHT_MATRIX_BUFF_ADDR_LEN    32
#define HH503_MAC_CFG_VAP1_VHT_MATRIX_BUFF_ADDR_OFFSET    0
#define HH503_MAC_CFG_VAP1_VHT_MATRIX_BUFF_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_VAP1_HE_MATRIX_BUFF_ADDR_LEN    32
#define HH503_MAC_CFG_VAP1_HE_MATRIX_BUFF_ADDR_OFFSET    0
#define HH503_MAC_CFG_VAP1_HE_MATRIX_BUFF_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_VAP2_VHT_MATRIX_BUFF_ADDR_LEN    32
#define HH503_MAC_CFG_VAP2_VHT_MATRIX_BUFF_ADDR_OFFSET    0
#define HH503_MAC_CFG_VAP2_VHT_MATRIX_BUFF_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_VAP2_HE_MATRIX_BUFF_ADDR_LEN    32
#define HH503_MAC_CFG_VAP2_HE_MATRIX_BUFF_ADDR_OFFSET    0
#define HH503_MAC_CFG_VAP2_HE_MATRIX_BUFF_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_RESP_DSSS_TX_POWER_LV_LEN    24
#define HH503_MAC_CFG_RESP_DSSS_TX_POWER_LV_OFFSET    0
#define HH503_MAC_CFG_RESP_DSSS_TX_POWER_LV_MASK    0xffffff
#define HH503_MAC_CFG_RESP_DSSS_TX_POWER_LV_MIN_LEN    24
#define HH503_MAC_CFG_RESP_DSSS_TX_POWER_LV_MIN_OFFSET    0
#define HH503_MAC_CFG_RESP_DSSS_TX_POWER_LV_MIN_MASK    0xffffff
#define HH503_MAC_CFG_RESP_DSSS_TX_POWER_LV_MAX_LEN    24
#define HH503_MAC_CFG_RESP_DSSS_TX_POWER_LV_MAX_OFFSET    0
#define HH503_MAC_CFG_RESP_DSSS_TX_POWER_LV_MAX_MASK    0xffffff
#define HH503_MAC_CFG_RESP_OFDM_24M_TX_POWER_LV_LEN    24
#define HH503_MAC_CFG_RESP_OFDM_24M_TX_POWER_LV_OFFSET    0
#define HH503_MAC_CFG_RESP_OFDM_24M_TX_POWER_LV_MASK    0xffffff
#define HH503_MAC_CFG_RESP_OFDM_24M_TX_POWER_LV_MIN_LEN    24
#define HH503_MAC_CFG_RESP_OFDM_24M_TX_POWER_LV_MIN_OFFSET    0
#define HH503_MAC_CFG_RESP_OFDM_24M_TX_POWER_LV_MIN_MASK    0xffffff
#define HH503_MAC_CFG_RESP_OFDM_24M_TX_POWER_LV_MAX_LEN    24
#define HH503_MAC_CFG_RESP_OFDM_24M_TX_POWER_LV_MAX_OFFSET    0
#define HH503_MAC_CFG_RESP_OFDM_24M_TX_POWER_LV_MAX_MASK    0xffffff
#define HH503_MAC_CFG_RESP_POWER_LV_MIN_RSSI_LEN    8
#define HH503_MAC_CFG_RESP_POWER_LV_MIN_RSSI_OFFSET    8
#define HH503_MAC_CFG_RESP_POWER_LV_MIN_RSSI_MASK    0xff00
#define HH503_MAC_CFG_RESP_POWER_LV_MAX_RSSI_LEN    8
#define HH503_MAC_CFG_RESP_POWER_LV_MAX_RSSI_OFFSET    0
#define HH503_MAC_CFG_RESP_POWER_LV_MAX_RSSI_MASK    0xff
#define HH503_MAC_CFG_ANTI_INTF_TIME1_VAL_LEN    16
#define HH503_MAC_CFG_ANTI_INTF_TIME1_VAL_OFFSET    16
#define HH503_MAC_CFG_ANTI_INTF_TIME1_VAL_MASK    0xffff0000
#define HH503_MAC_CFG_ANTI_INTF_TIME2_VAL_LEN    16
#define HH503_MAC_CFG_ANTI_INTF_TIME2_VAL_OFFSET    0
#define HH503_MAC_CFG_ANTI_INTF_TIME2_VAL_MASK    0xffff
#define HH503_MAC_CFG_ANTI_INTF_THR0_3VAL_LEN    8
#define HH503_MAC_CFG_ANTI_INTF_THR0_3VAL_OFFSET    24
#define HH503_MAC_CFG_ANTI_INTF_THR0_3VAL_MASK    0xff000000
#define HH503_MAC_CFG_ANTI_INTF_THR0_2VAL_LEN    8
#define HH503_MAC_CFG_ANTI_INTF_THR0_2VAL_OFFSET    16
#define HH503_MAC_CFG_ANTI_INTF_THR0_2VAL_MASK    0xff0000
#define HH503_MAC_CFG_ANTI_INTF_THR0_1VAL_LEN    8
#define HH503_MAC_CFG_ANTI_INTF_THR0_1VAL_OFFSET    8
#define HH503_MAC_CFG_ANTI_INTF_THR0_1VAL_MASK    0xff00
#define HH503_MAC_CFG_ANTI_INTF_0THR_DEBUG_EN1_LEN    1
#define HH503_MAC_CFG_ANTI_INTF_0THR_DEBUG_EN1_OFFSET    2
#define HH503_MAC_CFG_ANTI_INTF_0THR_DEBUG_EN1_MASK    0x4
#define HH503_MAC_CFG_ANTI_INTF_0THR_DEBUG_EN_LEN    1
#define HH503_MAC_CFG_ANTI_INTF_0THR_DEBUG_EN_OFFSET    1
#define HH503_MAC_CFG_ANTI_INTF_0THR_DEBUG_EN_MASK    0x2
#define HH503_MAC_CFG_ANTI_INTF_TX_RTS_DECR_RANK_EN_LEN    1
#define HH503_MAC_CFG_ANTI_INTF_TX_RTS_DECR_RANK_EN_OFFSET    0
#define HH503_MAC_CFG_ANTI_INTF_TX_RTS_DECR_RANK_EN_MASK    0x1
#define HH503_MAC_CFG_ANTI_INTF_THR1_3VAL_LEN    8
#define HH503_MAC_CFG_ANTI_INTF_THR1_3VAL_OFFSET    24
#define HH503_MAC_CFG_ANTI_INTF_THR1_3VAL_MASK    0xff000000
#define HH503_MAC_CFG_ANTI_INTF_THR1_2VAL_LEN    8
#define HH503_MAC_CFG_ANTI_INTF_THR1_2VAL_OFFSET    16
#define HH503_MAC_CFG_ANTI_INTF_THR1_2VAL_MASK    0xff0000
#define HH503_MAC_CFG_ANTI_INTF_THR1_1VAL_LEN    8
#define HH503_MAC_CFG_ANTI_INTF_THR1_1VAL_OFFSET    8
#define HH503_MAC_CFG_ANTI_INTF_THR1_1VAL_MASK    0xff00
#define HH503_MAC_CFG_ANTI_INTF_THR1_0VAL_LEN    8
#define HH503_MAC_CFG_ANTI_INTF_THR1_0VAL_OFFSET    0
#define HH503_MAC_CFG_ANTI_INTF_THR1_0VAL_MASK    0xff
#define HH503_MAC_CFG_COEX_RF_STABLE_TIME_LEN    8
#define HH503_MAC_CFG_COEX_RF_STABLE_TIME_OFFSET    24
#define HH503_MAC_CFG_COEX_RF_STABLE_TIME_MASK    0xff000000
#define HH503_MAC_CFG_COEX_RX_TX_ABORT_PREEMPT_EN_LEN    1
#define HH503_MAC_CFG_COEX_RX_TX_ABORT_PREEMPT_EN_OFFSET    23
#define HH503_MAC_CFG_COEX_RX_TX_ABORT_PREEMPT_EN_MASK    0x800000
#define HH503_MAC_CFG_COEX_SW_TX_ABORT_REQ_LEN    1
#define HH503_MAC_CFG_COEX_SW_TX_ABORT_REQ_OFFSET    22
#define HH503_MAC_CFG_COEX_SW_TX_ABORT_REQ_MASK    0x400000
#define HH503_MAC_CFG_COEX_SW_TX_ABORT_MODE_LEN    1
#define HH503_MAC_CFG_COEX_SW_TX_ABORT_MODE_OFFSET    21
#define HH503_MAC_CFG_COEX_SW_TX_ABORT_MODE_MASK    0x200000
#define HH503_MAC_CFG_COEX_SW_RX_ABORT_REQ_LEN    1
#define HH503_MAC_CFG_COEX_SW_RX_ABORT_REQ_OFFSET    20
#define HH503_MAC_CFG_COEX_SW_RX_ABORT_REQ_MASK    0x100000
#define HH503_MAC_CFG_COEX_HW_TX_RESP_OTHER_PRI_MODE_LEN    2
#define HH503_MAC_CFG_COEX_HW_TX_RESP_OTHER_PRI_MODE_OFFSET    18
#define HH503_MAC_CFG_COEX_HW_TX_RESP_OTHER_PRI_MODE_MASK    0xc0000
#define HH503_MAC_CFG_COEX_HW_TX_RESP_CTS_PRI_MODE_LEN    2
#define HH503_MAC_CFG_COEX_HW_TX_RESP_CTS_PRI_MODE_OFFSET    16
#define HH503_MAC_CFG_COEX_HW_TX_RESP_CTS_PRI_MODE_MASK    0x30000
#define HH503_MAC_CFG_COEX_HW_TX_RESP_BA_PRI_MODE_LEN    2
#define HH503_MAC_CFG_COEX_HW_TX_RESP_BA_PRI_MODE_OFFSET    14
#define HH503_MAC_CFG_COEX_HW_TX_RESP_BA_PRI_MODE_MASK    0xc000
#define HH503_MAC_CFG_COEX_TX_ABORT_PREEMPT_TYPE_LEN    2
#define HH503_MAC_CFG_COEX_TX_ABORT_PREEMPT_TYPE_OFFSET    12
#define HH503_MAC_CFG_COEX_TX_ABORT_PREEMPT_TYPE_MASK    0x3000
#define HH503_MAC_CFG_COEX_HW_RX_RESP_OTHER_PRI_MODE_LEN    2
#define HH503_MAC_CFG_COEX_HW_RX_RESP_OTHER_PRI_MODE_OFFSET    10
#define HH503_MAC_CFG_COEX_HW_RX_RESP_OTHER_PRI_MODE_MASK    0xc00
#define HH503_MAC_CFG_COEX_HW_RX_RESP_CTS_PRI_MODE_LEN    2
#define HH503_MAC_CFG_COEX_HW_RX_RESP_CTS_PRI_MODE_OFFSET    8
#define HH503_MAC_CFG_COEX_HW_RX_RESP_CTS_PRI_MODE_MASK    0x300
#define HH503_MAC_CFG_COEX_HW_RX_RESP_BA_PRI_MODE_LEN    2
#define HH503_MAC_CFG_COEX_HW_RX_RESP_BA_PRI_MODE_OFFSET    6
#define HH503_MAC_CFG_COEX_HW_RX_RESP_BA_PRI_MODE_MASK    0xc0
#define HH503_MAC_CFG_COEX_SW_RX_ABORT_MODE_LEN    1
#define HH503_MAC_CFG_COEX_SW_RX_ABORT_MODE_OFFSET    5
#define HH503_MAC_CFG_COEX_SW_RX_ABORT_MODE_MASK    0x20
#define HH503_MAC_CFG_COEX_HW_RX_PRIORITY_DIS_LEN    1
#define HH503_MAC_CFG_COEX_HW_RX_PRIORITY_DIS_OFFSET    4
#define HH503_MAC_CFG_COEX_HW_RX_PRIORITY_DIS_MASK    0x10
#define HH503_MAC_CFG_COEX_SW_RX_STATUS_FLAG_LEN    1
#define HH503_MAC_CFG_COEX_SW_RX_STATUS_FLAG_OFFSET    3
#define HH503_MAC_CFG_COEX_SW_RX_STATUS_FLAG_MASK    0x8
#define HH503_MAC_CFG_COEX_SW_TX_STATUS_FLAG_LEN    1
#define HH503_MAC_CFG_COEX_SW_TX_STATUS_FLAG_OFFSET    2
#define HH503_MAC_CFG_COEX_SW_TX_STATUS_FLAG_MASK    0x4
#define HH503_MAC_CFG_COEX_PRIORITY_MODE_LEN    2
#define HH503_MAC_CFG_COEX_PRIORITY_MODE_OFFSET    0
#define HH503_MAC_CFG_COEX_PRIORITY_MODE_MASK    0x3
#define HH503_MAC_CFG_COEX_TX_PEER_INDEX_LEN    3
#define HH503_MAC_CFG_COEX_TX_PEER_INDEX_OFFSET    28
#define HH503_MAC_CFG_COEX_TX_PEER_INDEX_MASK    0x70000000
#define HH503_MAC_CFG_COEX_TX_QOS_NULL_TID_LEN    4
#define HH503_MAC_CFG_COEX_TX_QOS_NULL_TID_OFFSET    24
#define HH503_MAC_CFG_COEX_TX_QOS_NULL_TID_MASK    0xf000000
#define HH503_MAC_CFG_COEX_TX_VAP_INDEX_LEN    2
#define HH503_MAC_CFG_COEX_TX_VAP_INDEX_OFFSET    22
#define HH503_MAC_CFG_COEX_TX_VAP_INDEX_MASK    0xc00000
#define HH503_MAC_CFG_COEX_TX_NORM_Q_REQ_EN_LEN    1
#define HH503_MAC_CFG_COEX_TX_NORM_Q_REQ_EN_OFFSET    20
#define HH503_MAC_CFG_COEX_TX_NORM_Q_REQ_EN_MASK    0x100000
#define HH503_MAC_CFG_COEX_TX_HIPRI_Q_REQ_EN_LEN    1
#define HH503_MAC_CFG_COEX_TX_HIPRI_Q_REQ_EN_OFFSET    19
#define HH503_MAC_CFG_COEX_TX_HIPRI_Q_REQ_EN_MASK    0x80000
#define HH503_MAC_CFG_COEX_TX_BCN_REQ_EN_LEN    1
#define HH503_MAC_CFG_COEX_TX_BCN_REQ_EN_OFFSET    18
#define HH503_MAC_CFG_COEX_TX_BCN_REQ_EN_MASK    0x40000
#define HH503_MAC_CFG_COEX_TX_PREEMPT_AON_EN_LEN    1
#define HH503_MAC_CFG_COEX_TX_PREEMPT_AON_EN_OFFSET    17
#define HH503_MAC_CFG_COEX_TX_PREEMPT_AON_EN_MASK    0x20000
#define HH503_MAC_CFG_COEX_TX_ABORT_RESP_EN_LEN    1
#define HH503_MAC_CFG_COEX_TX_ABORT_RESP_EN_OFFSET    16
#define HH503_MAC_CFG_COEX_TX_ABORT_RESP_EN_MASK    0x10000
#define HH503_MAC_CFG_COEX_POST_PREEMPT_TX_CNT_LEN    4
#define HH503_MAC_CFG_COEX_POST_PREEMPT_TX_CNT_OFFSET    12
#define HH503_MAC_CFG_COEX_POST_PREEMPT_TX_CNT_MASK    0xf000
#define HH503_MAC_CFG_COEX_TX_ABORT_POST_PREEMT_DIS_LEN    1
#define HH503_MAC_CFG_COEX_TX_ABORT_POST_PREEMT_DIS_OFFSET    11
#define HH503_MAC_CFG_COEX_TX_ABORT_POST_PREEMT_DIS_MASK    0x800
#define HH503_MAC_CFG_COEX_POST_PREEMPT_TX_EN_LEN    1
#define HH503_MAC_CFG_COEX_POST_PREEMPT_TX_EN_OFFSET    10
#define HH503_MAC_CFG_COEX_POST_PREEMPT_TX_EN_MASK    0x400
#define HH503_MAC_CFG_COEX_PREEMPT_TX_CNT_LEN    2
#define HH503_MAC_CFG_COEX_PREEMPT_TX_CNT_OFFSET    8
#define HH503_MAC_CFG_COEX_PREEMPT_TX_CNT_MASK    0x300
#define HH503_MAC_CFG_COEX_MAX_CNT_LEN    8
#define HH503_MAC_CFG_COEX_MAX_CNT_OFFSET    0
#define HH503_MAC_CFG_COEX_MAX_CNT_MASK    0xff
#define HH503_MAC_CFG_COEX_ABORT_SELF_CTS_DURATION_LEN    16
#define HH503_MAC_CFG_COEX_ABORT_SELF_CTS_DURATION_OFFSET    16
#define HH503_MAC_CFG_COEX_ABORT_SELF_CTS_DURATION_MASK    0xffff0000
#define HH503_MAC_CFG_COEX_CF_END_TX_TIME_LEN    16
#define HH503_MAC_CFG_COEX_CF_END_TX_TIME_OFFSET    0
#define HH503_MAC_CFG_COEX_CF_END_TX_TIME_MASK    0xffff
#define HH503_MAC_CFG_COEX_ABORT_SELF_CTS_PHY_MODE_LEN    32
#define HH503_MAC_CFG_COEX_ABORT_SELF_CTS_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_COEX_ABORT_SELF_CTS_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_COEX_ABORT_SELF_CTS_DATA_RATE_LEN    32
#define HH503_MAC_CFG_COEX_ABORT_SELF_CTS_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_COEX_ABORT_SELF_CTS_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_COEX_BT_ABORT_TIMEOUT_VAL_LEN    16
#define HH503_MAC_CFG_COEX_BT_ABORT_TIMEOUT_VAL_OFFSET    16
#define HH503_MAC_CFG_COEX_BT_ABORT_TIMEOUT_VAL_MASK    0xffff0000
#define HH503_MAC_CFG_COEX_POST_PREEMPT_TIMEOUT_VAL_LEN    16
#define HH503_MAC_CFG_COEX_POST_PREEMPT_TIMEOUT_VAL_OFFSET    0
#define HH503_MAC_CFG_COEX_POST_PREEMPT_TIMEOUT_VAL_MASK    0xffff
#define HH503_MAC_CFG_COEX_ABORT_NULL_BUFF_ADDR_LEN    32
#define HH503_MAC_CFG_COEX_ABORT_NULL_BUFF_ADDR_OFFSET    0
#define HH503_MAC_CFG_COEX_ABORT_NULL_BUFF_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_TX_FOREVER_FRAME_NUM_LEN    16
#define HH503_MAC_CFG_TX_FOREVER_FRAME_NUM_OFFSET    0
#define HH503_MAC_CFG_TX_FOREVER_FRAME_NUM_MASK    0xffff
#define HH503_MAC_CFG_TX_FOREVER_FTM_CALI_EN_LEN    1
#define HH503_MAC_CFG_TX_FOREVER_FTM_CALI_EN_OFFSET    28
#define HH503_MAC_CFG_TX_FOREVER_FTM_CALI_EN_MASK    0x10000000
#define HH503_MAC_CFG_TX_FOREVER_MODE_LEN    4
#define HH503_MAC_CFG_TX_FOREVER_MODE_OFFSET    24
#define HH503_MAC_CFG_TX_FOREVER_MODE_MASK    0xf000000
#define HH503_MAC_CFG_TX_FOREVER_DATA_LEN    8
#define HH503_MAC_CFG_TX_FOREVER_DATA_OFFSET    16
#define HH503_MAC_CFG_TX_FOREVER_DATA_MASK    0xff0000
#define HH503_MAC_CFG_TX_FOREVER_FRAME_GAP_LEN    16
#define HH503_MAC_CFG_TX_FOREVER_FRAME_GAP_OFFSET    0
#define HH503_MAC_CFG_TX_FOREVER_FRAME_GAP_MASK    0xffff
#define HH503_MAC_CFG_TX_FOREVER_LEGACY_LEN_LEN    12
#define HH503_MAC_CFG_TX_FOREVER_LEGACY_LEN_OFFSET    20
#define HH503_MAC_CFG_TX_FOREVER_LEGACY_LEN_MASK    0xfff00000
#define HH503_MAC_CFG_TX_FOREVER_PSDU_LEN_LEN    20
#define HH503_MAC_CFG_TX_FOREVER_PSDU_LEN_OFFSET    0
#define HH503_MAC_CFG_TX_FOREVER_PSDU_LEN_MASK    0xfffff
#define HH503_MAC_CFG_TX_FOREVER_PHY_MODE_LEN    32
#define HH503_MAC_CFG_TX_FOREVER_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_TX_FOREVER_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_TX_FOREVER_DATA_RATE_LEN    32
#define HH503_MAC_CFG_TX_FOREVER_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_TX_FOREVER_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_TX_FOREVER_FCS_VAL_LEN    32
#define HH503_MAC_CFG_TX_FOREVER_FCS_VAL_OFFSET    0
#define HH503_MAC_CFG_TX_FOREVER_FCS_VAL_MASK    0xffffffff
#define HH503_MAC_CFG_TX_FOREVER_SPATIAL_RESUE_LEN    16
#define HH503_MAC_CFG_TX_FOREVER_SPATIAL_RESUE_OFFSET    16
#define HH503_MAC_CFG_TX_FOREVER_SPATIAL_RESUE_MASK    0xffff0000
#define HH503_MAC_CFG_TX_FOREVER_PRE_FEC_PAD_FACTOR_LEN    2
#define HH503_MAC_CFG_TX_FOREVER_PRE_FEC_PAD_FACTOR_OFFSET    12
#define HH503_MAC_CFG_TX_FOREVER_PRE_FEC_PAD_FACTOR_MASK    0x3000
#define HH503_MAC_CFG_TX_FOREVER_PE_DISAMBIGUITY_LEN    1
#define HH503_MAC_CFG_TX_FOREVER_PE_DISAMBIGUITY_OFFSET    11
#define HH503_MAC_CFG_TX_FOREVER_PE_DISAMBIGUITY_MASK    0x800
#define HH503_MAC_CFG_TX_FOREVER_LDPC_EXTRA_SYM_LEN    1
#define HH503_MAC_CFG_TX_FOREVER_LDPC_EXTRA_SYM_OFFSET    10
#define HH503_MAC_CFG_TX_FOREVER_LDPC_EXTRA_SYM_MASK    0x400
#define HH503_MAC_CFG_TX_FOREVER_DOPPLER_LEN    1
#define HH503_MAC_CFG_TX_FOREVER_DOPPLER_OFFSET    9
#define HH503_MAC_CFG_TX_FOREVER_DOPPLER_MASK    0x200
#define HH503_MAC_CFG_TX_FOREVER_SCRAMBLER_INIT_STATE_EN_LEN    1
#define HH503_MAC_CFG_TX_FOREVER_SCRAMBLER_INIT_STATE_EN_OFFSET    7
#define HH503_MAC_CFG_TX_FOREVER_SCRAMBLER_INIT_STATE_EN_MASK    0x80
#define HH503_MAC_CFG_TX_FOREVER_TXOP_DURATION_LEN    7
#define HH503_MAC_CFG_TX_FOREVER_TXOP_DURATION_OFFSET    0
#define HH503_MAC_CFG_TX_FOREVER_TXOP_DURATION_MASK    0x7f
#define HH503_MAC_CFG_TX_FOREVER_SCRAMBLER_INIT_STATE_LEN    7
#define HH503_MAC_CFG_TX_FOREVER_SCRAMBLER_INIT_STATE_OFFSET    25
#define HH503_MAC_CFG_TX_FOREVER_SCRAMBLER_INIT_STATE_MASK    0xfe000000
#define HH503_MAC_CFG_TX_FOREVER_TRIGGER_RESPONDING_LEN    1
#define HH503_MAC_CFG_TX_FOREVER_TRIGGER_RESPONDING_OFFSET    15
#define HH503_MAC_CFG_TX_FOREVER_TRIGGER_RESPONDING_MASK    0x8000
#define HH503_MAC_CFG_TX_FOREVER_STARTING_STS_NUM_LEN    3
#define HH503_MAC_CFG_TX_FOREVER_STARTING_STS_NUM_OFFSET    12
#define HH503_MAC_CFG_TX_FOREVER_STARTING_STS_NUM_MASK    0x7000
#define HH503_MAC_CFG_TX_FOREVER_HE_N_LTF_SYM_LEN    3
#define HH503_MAC_CFG_TX_FOREVER_HE_N_LTF_SYM_OFFSET    9
#define HH503_MAC_CFG_TX_FOREVER_HE_N_LTF_SYM_MASK    0xe00
#define HH503_MAC_CFG_TX_FOREVER_HE_TRIG_MU_MIMO_LTF_MODE_LEN    1
#define HH503_MAC_CFG_TX_FOREVER_HE_TRIG_MU_MIMO_LTF_MODE_OFFSET    8
#define HH503_MAC_CFG_TX_FOREVER_HE_TRIG_MU_MIMO_LTF_MODE_MASK    0x100
#define HH503_MAC_CFG_TX_FOREVER_RU_ALLOCATION_LEN    8
#define HH503_MAC_CFG_TX_FOREVER_RU_ALLOCATION_OFFSET    0
#define HH503_MAC_CFG_TX_FOREVER_RU_ALLOCATION_MASK    0xff
#define HH503_MAC_CFG_TX_FOREVER_RU_TONE_INDEX_LEN    8
#define HH503_MAC_CFG_TX_FOREVER_RU_TONE_INDEX_OFFSET    24
#define HH503_MAC_CFG_TX_FOREVER_RU_TONE_INDEX_MASK    0xff000000
#define HH503_MAC_CFG_TX_FOREVER_PHASE_INCR_LEN    13
#define HH503_MAC_CFG_TX_FOREVER_PHASE_INCR_OFFSET    5
#define HH503_MAC_CFG_TX_FOREVER_PHASE_INCR_MASK    0x3ffe0
#define HH503_MAC_CFG_TX_FOREVER_HE_TRIG_TB_FEADBACK_STATUS_LEN    1
#define HH503_MAC_CFG_TX_FOREVER_HE_TRIG_TB_FEADBACK_STATUS_OFFSET    4
#define HH503_MAC_CFG_TX_FOREVER_HE_TRIG_TB_FEADBACK_STATUS_MASK    0x10
#define HH503_MAC_CFG_TX_FOREVER_HE_TRIG_NDP_FLAG_LEN    1
#define HH503_MAC_CFG_TX_FOREVER_HE_TRIG_NDP_FLAG_OFFSET    3
#define HH503_MAC_CFG_TX_FOREVER_HE_TRIG_NDP_FLAG_MASK    0x8
#define HH503_MAC_CFG_TX_FOREVER_TRS_RESPONDING_LEN    1
#define HH503_MAC_CFG_TX_FOREVER_TRS_RESPONDING_OFFSET    2
#define HH503_MAC_CFG_TX_FOREVER_TRS_RESPONDING_MASK    0x4
#define HH503_MAC_CFG_SNAP_HDR_LSB_LEN    32
#define HH503_MAC_CFG_SNAP_HDR_LSB_OFFSET    0
#define HH503_MAC_CFG_SNAP_HDR_LSB_MASK    0xffffffff
#define HH503_MAC_CFG_SNAP_HDR_MSB_LEN    16
#define HH503_MAC_CFG_SNAP_HDR_MSB_OFFSET    0
#define HH503_MAC_CFG_SNAP_HDR_MSB_MASK    0xffff
#define HH503_MAC_CFG_RX_DYN_BW_SEL_LEN    1
#define HH503_MAC_CFG_RX_DYN_BW_SEL_OFFSET    3
#define HH503_MAC_CFG_RX_DYN_BW_SEL_MASK    0x8
#define HH503_MAC_CFG_RX_DYN_RTS_CHK_SEC_CH_EN_LEN    1
#define HH503_MAC_CFG_RX_DYN_RTS_CHK_SEC_CH_EN_OFFSET    2
#define HH503_MAC_CFG_RX_DYN_RTS_CHK_SEC_CH_EN_MASK    0x4
#define HH503_MAC_CFG_RX_RTS_RESP_CTS_MODE_LEN    1
#define HH503_MAC_CFG_RX_RTS_RESP_CTS_MODE_OFFSET    1
#define HH503_MAC_CFG_RX_RTS_RESP_CTS_MODE_MASK    0x2
#define HH503_MAC_CFG_RX_STA_RTS_CHK_SEC_CH_EN_LEN    1
#define HH503_MAC_CFG_RX_STA_RTS_CHK_SEC_CH_EN_OFFSET    0
#define HH503_MAC_CFG_RX_STA_RTS_CHK_SEC_CH_EN_MASK    0x1
#define HH503_MAC_CFG_CH_LOAD_STAT_PERIOD_LEN    32
#define HH503_MAC_CFG_CH_LOAD_STAT_PERIOD_OFFSET    0
#define HH503_MAC_CFG_CH_LOAD_STAT_PERIOD_MASK    0xffffffff
#define HH503_MAC_CFG_CH_STAT_RX_HT_ADJ_VAL_LEN    8
#define HH503_MAC_CFG_CH_STAT_RX_HT_ADJ_VAL_OFFSET    24
#define HH503_MAC_CFG_CH_STAT_RX_HT_ADJ_VAL_MASK    0xff000000
#define HH503_MAC_CFG_CH_STAT_RX_LEGACY_ADJ_VAL_LEN    8
#define HH503_MAC_CFG_CH_STAT_RX_LEGACY_ADJ_VAL_OFFSET    16
#define HH503_MAC_CFG_CH_STAT_RX_LEGACY_ADJ_VAL_MASK    0xff0000
#define HH503_MAC_CFG_CH_STAT_RX_11B_LONG_ADJ_VAL_LEN    8
#define HH503_MAC_CFG_CH_STAT_RX_11B_LONG_ADJ_VAL_OFFSET    8
#define HH503_MAC_CFG_CH_STAT_RX_11B_LONG_ADJ_VAL_MASK    0xff00
#define HH503_MAC_CFG_CH_STAT_RX_11B_SHORT_ADJ_VAL_LEN    8
#define HH503_MAC_CFG_CH_STAT_RX_11B_SHORT_ADJ_VAL_OFFSET    0
#define HH503_MAC_CFG_CH_STAT_RX_11B_SHORT_ADJ_VAL_MASK    0xff
#define HH503_MAC_CFG_CH_STAT_TX_ADJ_VAL_LEN    8
#define HH503_MAC_CFG_CH_STAT_TX_ADJ_VAL_OFFSET    8
#define HH503_MAC_CFG_CH_STAT_TX_ADJ_VAL_MASK    0xff00
#define HH503_MAC_CFG_CH_STAT_RX_VHT_ADJ_VAL_LEN    8
#define HH503_MAC_CFG_CH_STAT_RX_VHT_ADJ_VAL_OFFSET    0
#define HH503_MAC_CFG_CH_STAT_RX_VHT_ADJ_VAL_MASK    0xff
#define HH503_MAC_CFG_OBSS_PD_SR_80M_OFFSET_LEN    3
#define HH503_MAC_CFG_OBSS_PD_SR_80M_OFFSET_OFFSET    29
#define HH503_MAC_CFG_OBSS_PD_SR_80M_OFFSET_MASK    0xe0000000
#define HH503_MAC_CFG_OBSS_PD_SR_40M_OFFSET_LEN    3
#define HH503_MAC_CFG_OBSS_PD_SR_40M_OFFSET_OFFSET    26
#define HH503_MAC_CFG_OBSS_PD_SR_40M_OFFSET_MASK    0x1c000000
#define HH503_MAC_CFG_OBSS_PD_RESET_PHY_RX_EN_LEN    1
#define HH503_MAC_CFG_OBSS_PD_RESET_PHY_RX_EN_OFFSET    25
#define HH503_MAC_CFG_OBSS_PD_RESET_PHY_RX_EN_MASK    0x2000000
#define HH503_MAC_CFG_OBSS_PD_BYPASS_SHORT_FRM_LEN    1
#define HH503_MAC_CFG_OBSS_PD_BYPASS_SHORT_FRM_OFFSET    24
#define HH503_MAC_CFG_OBSS_PD_BYPASS_SHORT_FRM_MASK    0x1000000
#define HH503_MAC_CFG_OBSS_PD_BYPASS_FRM_LEN_LEN    8
#define HH503_MAC_CFG_OBSS_PD_BYPASS_FRM_LEN_OFFSET    16
#define HH503_MAC_CFG_OBSS_PD_BYPASS_FRM_LEN_MASK    0xff0000
#define HH503_MAC_CFG_OBSS_PD_DIS_LOW_PWR_LEN    1
#define HH503_MAC_CFG_OBSS_PD_DIS_LOW_PWR_OFFSET    15
#define HH503_MAC_CFG_OBSS_PD_DIS_LOW_PWR_MASK    0x8000
#define HH503_MAC_CFG_OBSS_PD_CHK_FCS_EN_LEN    1
#define HH503_MAC_CFG_OBSS_PD_CHK_FCS_EN_OFFSET    14
#define HH503_MAC_CFG_OBSS_PD_CHK_FCS_EN_MASK    0x4000
#define HH503_MAC_CFG_OBSS_PD_MGMT_FRM_BYPASS_LEN    1
#define HH503_MAC_CFG_OBSS_PD_MGMT_FRM_BYPASS_OFFSET    13
#define HH503_MAC_CFG_OBSS_PD_MGMT_FRM_BYPASS_MASK    0x2000
#define HH503_MAC_CFG_OBSS_PD_CTRL_FRM_BYPASS_LEN    1
#define HH503_MAC_CFG_OBSS_PD_CTRL_FRM_BYPASS_OFFSET    12
#define HH503_MAC_CFG_OBSS_PD_CTRL_FRM_BYPASS_MASK    0x1000
#define HH503_MAC_CFG_BSS_COLOR_DISALLOW_LEN    1
#define HH503_MAC_CFG_BSS_COLOR_DISALLOW_OFFSET    11
#define HH503_MAC_CFG_BSS_COLOR_DISALLOW_MASK    0x800
#define HH503_MAC_CFG_OBSS_PD_SR_TRIG_DIS_LEN    1
#define HH503_MAC_CFG_OBSS_PD_SR_TRIG_DIS_OFFSET    10
#define HH503_MAC_CFG_OBSS_PD_SR_TRIG_DIS_MASK    0x400
#define HH503_MAC_CFG_OBSS_PD_EN_SEL_LEN    1
#define HH503_MAC_CFG_OBSS_PD_EN_SEL_OFFSET    9
#define HH503_MAC_CFG_OBSS_PD_EN_SEL_MASK    0x200
#define HH503_MAC_CFG_NON_SRG_CTS_BYPASS_LEN    1
#define HH503_MAC_CFG_NON_SRG_CTS_BYPASS_OFFSET    8
#define HH503_MAC_CFG_NON_SRG_CTS_BYPASS_MASK    0x100
#define HH503_MAC_CFG_TRIG_OBSS_PD_SR_BYPASS_LEN    1
#define HH503_MAC_CFG_TRIG_OBSS_PD_SR_BYPASS_OFFSET    7
#define HH503_MAC_CFG_TRIG_OBSS_PD_SR_BYPASS_MASK    0x80
#define HH503_MAC_CFG_SRG_GROUP_ID_EN_LEN    1
#define HH503_MAC_CFG_SRG_GROUP_ID_EN_OFFSET    6
#define HH503_MAC_CFG_SRG_GROUP_ID_EN_MASK    0x40
#define HH503_MAC_CFG_SRG_PARTIAL_BSSID_EN_LEN    1
#define HH503_MAC_CFG_SRG_PARTIAL_BSSID_EN_OFFSET    5
#define HH503_MAC_CFG_SRG_PARTIAL_BSSID_EN_MASK    0x20
#define HH503_MAC_CFG_SRG_BSS_COLOR_EN_LEN    1
#define HH503_MAC_CFG_SRG_BSS_COLOR_EN_OFFSET    4
#define HH503_MAC_CFG_SRG_BSS_COLOR_EN_MASK    0x10
#define HH503_MAC_CFG_SRG_ELEMENT_VLD_LEN    1
#define HH503_MAC_CFG_SRG_ELEMENT_VLD_OFFSET    3
#define HH503_MAC_CFG_SRG_ELEMENT_VLD_MASK    0x8
#define HH503_MAC_CFG_SRG_PPDU_CHK_EN_LEN    1
#define HH503_MAC_CFG_SRG_PPDU_CHK_EN_OFFSET    2
#define HH503_MAC_CFG_SRG_PPDU_CHK_EN_MASK    0x4
#define HH503_MAC_CFG_OBSS_PD_BASE_CHK_EN_LEN    1
#define HH503_MAC_CFG_OBSS_PD_BASE_CHK_EN_OFFSET    1
#define HH503_MAC_CFG_OBSS_PD_BASE_CHK_EN_MASK    0x2
#define HH503_MAC_CFG_OBSS_PD_SPR_EN_LEN    1
#define HH503_MAC_CFG_OBSS_PD_SPR_EN_OFFSET    0
#define HH503_MAC_CFG_OBSS_PD_SPR_EN_MASK    0x1
#define HH503_MAC_CFG_SRP_NON_OBSS_PD_VAL_LEN    4
#define HH503_MAC_CFG_SRP_NON_OBSS_PD_VAL_OFFSET    28
#define HH503_MAC_CFG_SRP_NON_OBSS_PD_VAL_MASK    0xf0000000
#define HH503_MAC_CFG_SRP_DISALLOW_VAL_LEN    4
#define HH503_MAC_CFG_SRP_DISALLOW_VAL_OFFSET    24
#define HH503_MAC_CFG_SRP_DISALLOW_VAL_MASK    0xf000000
#define HH503_MAC_CFG_PSR_BASED_SR_80M_OFFSET_LEN    3
#define HH503_MAC_CFG_PSR_BASED_SR_80M_OFFSET_OFFSET    21
#define HH503_MAC_CFG_PSR_BASED_SR_80M_OFFSET_MASK    0xe00000
#define HH503_MAC_CFG_PSR_BASED_SR_40M_OFFSET_LEN    3
#define HH503_MAC_CFG_PSR_BASED_SR_40M_OFFSET_OFFSET    18
#define HH503_MAC_CFG_PSR_BASED_SR_40M_OFFSET_MASK    0x1c0000
#define HH503_MAC_CFG_SR_EN_FOR_TEST_LEN    1
#define HH503_MAC_CFG_SR_EN_FOR_TEST_OFFSET    17
#define HH503_MAC_CFG_SR_EN_FOR_TEST_MASK    0x20000
#define HH503_MAC_CFG_PSR_RESET_PHY_RX_EN_LEN    1
#define HH503_MAC_CFG_PSR_RESET_PHY_RX_EN_OFFSET    16
#define HH503_MAC_CFG_PSR_RESET_PHY_RX_EN_MASK    0x10000
#define HH503_MAC_CFG_PSR_SR_PWR_OFFSET_LEN    8
#define HH503_MAC_CFG_PSR_SR_PWR_OFFSET_OFFSET    8
#define HH503_MAC_CFG_PSR_SR_PWR_OFFSET_MASK    0xff00
#define HH503_MAC_CFG_PSR_PWR_SW_CALC_LEN    1
#define HH503_MAC_CFG_PSR_PWR_SW_CALC_OFFSET    7
#define HH503_MAC_CFG_PSR_PWR_SW_CALC_MASK    0x80
#define HH503_MAC_CFG_PSR_BASED_INSERT_HTC_PROMODE_LEN    1
#define HH503_MAC_CFG_PSR_BASED_INSERT_HTC_PROMODE_OFFSET    6
#define HH503_MAC_CFG_PSR_BASED_INSERT_HTC_PROMODE_MASK    0x40
#define HH503_MAC_CFG_PSR_SEC_20M_EN_LEN    1
#define HH503_MAC_CFG_PSR_SEC_20M_EN_OFFSET    5
#define HH503_MAC_CFG_PSR_SEC_20M_EN_MASK    0x20
#define HH503_MAC_CFG_PSR_PSRT_PPDU_TX_EN_LEN    1
#define HH503_MAC_CFG_PSR_PSRT_PPDU_TX_EN_OFFSET    3
#define HH503_MAC_CFG_PSR_PSRT_PPDU_TX_EN_MASK    0x8
#define HH503_MAC_CFG_PSR_PSRT_PPDU_RESP_EN_LEN    1
#define HH503_MAC_CFG_PSR_PSRT_PPDU_RESP_EN_OFFSET    2
#define HH503_MAC_CFG_PSR_PSRT_PPDU_RESP_EN_MASK    0x4
#define HH503_MAC_CFG_PSR_BASED_SR_DISALLOW_LEN    1
#define HH503_MAC_CFG_PSR_BASED_SR_DISALLOW_OFFSET    1
#define HH503_MAC_CFG_PSR_BASED_SR_DISALLOW_MASK    0x2
#define HH503_MAC_CFG_PSR_BASED_SR_EN_LEN    1
#define HH503_MAC_CFG_PSR_BASED_SR_EN_OFFSET    0
#define HH503_MAC_CFG_PSR_BASED_SR_EN_MASK    0x1
#define HH503_MAC_CFG_PSR_BASED_SR_PWR_LV_DEFAULT_LEN    8
#define HH503_MAC_CFG_PSR_BASED_SR_PWR_LV_DEFAULT_OFFSET    24
#define HH503_MAC_CFG_PSR_BASED_SR_PWR_LV_DEFAULT_MASK    0xff000000
#define HH503_MAC_CFG_PSR_BASED_SR_PSRT_PWR_LEN    8
#define HH503_MAC_CFG_PSR_BASED_SR_PSRT_PWR_OFFSET    16
#define HH503_MAC_CFG_PSR_BASED_SR_PSRT_PWR_MASK    0xff0000
#define HH503_MAC_CFG_PSR_SR_RPT_START_LEN    1
#define HH503_MAC_CFG_PSR_SR_RPT_START_OFFSET    15
#define HH503_MAC_CFG_PSR_SR_RPT_START_MASK    0x8000
#define HH503_MAC_CFG_PSR_SR_RPT_CLR_LEN    1
#define HH503_MAC_CFG_PSR_SR_RPT_CLR_OFFSET    13
#define HH503_MAC_CFG_PSR_SR_RPT_CLR_MASK    0x2000
#define HH503_MAC_CFG_OBSS_PD_TX_RPT_CLR_LEN    1
#define HH503_MAC_CFG_OBSS_PD_TX_RPT_CLR_OFFSET    12
#define HH503_MAC_CFG_OBSS_PD_TX_RPT_CLR_MASK    0x1000
#define HH503_MAC_CFG_OBSS_PD_TX_RPT_START_LEN    1
#define HH503_MAC_CFG_OBSS_PD_TX_RPT_START_OFFSET    11
#define HH503_MAC_CFG_OBSS_PD_TX_RPT_START_MASK    0x800
#define HH503_MAC_CFG_OBSS_PD_RPT_START_LEN    1
#define HH503_MAC_CFG_OBSS_PD_RPT_START_OFFSET    9
#define HH503_MAC_CFG_OBSS_PD_RPT_START_MASK    0x200
#define HH503_MAC_CFG_OBSS_PD_RPT_END_LEN    1
#define HH503_MAC_CFG_OBSS_PD_RPT_END_OFFSET    8
#define HH503_MAC_CFG_OBSS_PD_RPT_END_MASK    0x100
#define HH503_MAC_CFG_OBSS_PD_RPT_CLR_LEN    1
#define HH503_MAC_CFG_OBSS_PD_RPT_CLR_OFFSET    7
#define HH503_MAC_CFG_OBSS_PD_RPT_CLR_MASK    0x80
#define HH503_MAC_CFG_SR_DISALLOW_NAV_EN_LEN    1
#define HH503_MAC_CFG_SR_DISALLOW_NAV_EN_OFFSET    6
#define HH503_MAC_CFG_SR_DISALLOW_NAV_EN_MASK    0x40
#define HH503_MAC_CFG_OBSS_PD_BASED_TX_RATE_RANK_SEL_LEN    2
#define HH503_MAC_CFG_OBSS_PD_BASED_TX_RATE_RANK_SEL_OFFSET    4
#define HH503_MAC_CFG_OBSS_PD_BASED_TX_RATE_RANK_SEL_MASK    0x30
#define HH503_MAC_CFG_OBSS_PD_BASED_TX_RATE_RANK_EN_LEN    1
#define HH503_MAC_CFG_OBSS_PD_BASED_TX_RATE_RANK_EN_OFFSET    3
#define HH503_MAC_CFG_OBSS_PD_BASED_TX_RATE_RANK_EN_MASK    0x8
#define HH503_MAC_CFG_PSR_BASED_SR_TX_RATE_RANK_SEL_LEN    2
#define HH503_MAC_CFG_PSR_BASED_SR_TX_RATE_RANK_SEL_OFFSET    1
#define HH503_MAC_CFG_PSR_BASED_SR_TX_RATE_RANK_SEL_MASK    0x6
#define HH503_MAC_CFG_PSR_BASED_SR_TX_RATE_RANK_EN_LEN    1
#define HH503_MAC_CFG_PSR_BASED_SR_TX_RATE_RANK_EN_OFFSET    0
#define HH503_MAC_CFG_PSR_BASED_SR_TX_RATE_RANK_EN_MASK    0x1
#define HH503_MAC_CFG_BSS_COLOR_RPT_CLR_LEN    1
#define HH503_MAC_CFG_BSS_COLOR_RPT_CLR_OFFSET    10
#define HH503_MAC_CFG_BSS_COLOR_RPT_CLR_MASK    0x400
#define HH503_MAC_CFG_BSS_COLOR_RPT_EN_LEN    1
#define HH503_MAC_CFG_BSS_COLOR_RPT_EN_OFFSET    9
#define HH503_MAC_CFG_BSS_COLOR_RPT_EN_MASK    0x200
#define HH503_MAC_CFG_BSS_COLOR_CHK_DATA_FRM_LEN    1
#define HH503_MAC_CFG_BSS_COLOR_CHK_DATA_FRM_OFFSET    8
#define HH503_MAC_CFG_BSS_COLOR_CHK_DATA_FRM_MASK    0x100
#define HH503_MAC_CFG_OBSS_CNT_RSSI_RANK0_LEN    8
#define HH503_MAC_CFG_OBSS_CNT_RSSI_RANK0_OFFSET    0
#define HH503_MAC_CFG_OBSS_CNT_RSSI_RANK0_MASK    0xff
#define HH503_MAC_CFG_OBSS_CNT_RSSI_RANK1_LEN    8
#define HH503_MAC_CFG_OBSS_CNT_RSSI_RANK1_OFFSET    24
#define HH503_MAC_CFG_OBSS_CNT_RSSI_RANK1_MASK    0xff000000
#define HH503_MAC_CFG_OBSS_CNT_RSSI_RANK2_LEN    8
#define HH503_MAC_CFG_OBSS_CNT_RSSI_RANK2_OFFSET    16
#define HH503_MAC_CFG_OBSS_CNT_RSSI_RANK2_MASK    0xff0000
#define HH503_MAC_CFG_OBSS_CNT_RSSI_RANK3_LEN    8
#define HH503_MAC_CFG_OBSS_CNT_RSSI_RANK3_OFFSET    8
#define HH503_MAC_CFG_OBSS_CNT_RSSI_RANK3_MASK    0xff00
#define HH503_MAC_CFG_OBSS_CNT_RSSI_RANK4_LEN    8
#define HH503_MAC_CFG_OBSS_CNT_RSSI_RANK4_OFFSET    0
#define HH503_MAC_CFG_OBSS_CNT_RSSI_RANK4_MASK    0xff
#define HH503_MAC_CFG_OBSS_PD_EN_OFFSET_LEN    8
#define HH503_MAC_CFG_OBSS_PD_EN_OFFSET_OFFSET    24
#define HH503_MAC_CFG_OBSS_PD_EN_OFFSET_MASK    0xff000000
#define HH503_MAC_CFG_PSR_SR_EN_OFFSET_LEN    8
#define HH503_MAC_CFG_PSR_SR_EN_OFFSET_OFFSET    16
#define HH503_MAC_CFG_PSR_SR_EN_OFFSET_MASK    0xff0000
#define HH503_MAC_CFG_OBSS_PD_RX_RESET_NUM_LEN    8
#define HH503_MAC_CFG_OBSS_PD_RX_RESET_NUM_OFFSET    8
#define HH503_MAC_CFG_OBSS_PD_RX_RESET_NUM_MASK    0xff00
#define HH503_MAC_CFG_PSR_SR_RX_RESET_NUM_LEN    8
#define HH503_MAC_CFG_PSR_SR_RX_RESET_NUM_OFFSET    0
#define HH503_MAC_CFG_PSR_SR_RX_RESET_NUM_MASK    0xff
#define HH503_MAC_CFG_OBSS_PD_SRG_TX_POWER_LEN    8
#define HH503_MAC_CFG_OBSS_PD_SRG_TX_POWER_OFFSET    24
#define HH503_MAC_CFG_OBSS_PD_SRG_TX_POWER_MASK    0xff000000
#define HH503_MAC_CFG_OBSS_PD_SR_TX_POWER_LEN    8
#define HH503_MAC_CFG_OBSS_PD_SR_TX_POWER_OFFSET    16
#define HH503_MAC_CFG_OBSS_PD_SR_TX_POWER_MASK    0xff0000
#define HH503_MAC_CFG_SRG_OBSS_PD_LV_LEN    8
#define HH503_MAC_CFG_SRG_OBSS_PD_LV_OFFSET    8
#define HH503_MAC_CFG_SRG_OBSS_PD_LV_MASK    0xff00
#define HH503_MAC_CFG_OBSS_PD_LV_LEN    8
#define HH503_MAC_CFG_OBSS_PD_LV_OFFSET    0
#define HH503_MAC_CFG_OBSS_PD_LV_MASK    0xff
#define HH503_MAC_CFG_OBSS_PD_MIN_DEFAULT_LEN    8
#define HH503_MAC_CFG_OBSS_PD_MIN_DEFAULT_OFFSET    24
#define HH503_MAC_CFG_OBSS_PD_MIN_DEFAULT_MASK    0xff000000
#define HH503_MAC_CFG_INTRA_BSS_RSSI_VAL_LEN    8
#define HH503_MAC_CFG_INTRA_BSS_RSSI_VAL_OFFSET    16
#define HH503_MAC_CFG_INTRA_BSS_RSSI_VAL_MASK    0xff0000
#define HH503_MAC_CFG_OBSS_PD_RSSI_MAX_VAL_LEN    8
#define HH503_MAC_CFG_OBSS_PD_RSSI_MAX_VAL_OFFSET    8
#define HH503_MAC_CFG_OBSS_PD_RSSI_MAX_VAL_MASK    0xff00
#define HH503_MAC_CFG_OBSS_PD_RSSI_MIN_VAL_LEN    8
#define HH503_MAC_CFG_OBSS_PD_RSSI_MIN_VAL_OFFSET    0
#define HH503_MAC_CFG_OBSS_PD_RSSI_MIN_VAL_MASK    0xff
#define HH503_MAC_CFG_NUM_SR_CLK_ONE_US_LEN    10
#define HH503_MAC_CFG_NUM_SR_CLK_ONE_US_OFFSET    16
#define HH503_MAC_CFG_NUM_SR_CLK_ONE_US_MASK    0x3ff0000
#define HH503_MAC_CFG_SR_PIFS_CLK_NUM_LEN    16
#define HH503_MAC_CFG_SR_PIFS_CLK_NUM_OFFSET    0
#define HH503_MAC_CFG_SR_PIFS_CLK_NUM_MASK    0xffff
#define HH503_MAC_CFG_SRG_BSS_COLOR_BITMAP_L_LEN    32
#define HH503_MAC_CFG_SRG_BSS_COLOR_BITMAP_L_OFFSET    0
#define HH503_MAC_CFG_SRG_BSS_COLOR_BITMAP_L_MASK    0xffffffff
#define HH503_MAC_CFG_SRG_BSS_COLOR_BITMAP_H_LEN    32
#define HH503_MAC_CFG_SRG_BSS_COLOR_BITMAP_H_OFFSET    0
#define HH503_MAC_CFG_SRG_BSS_COLOR_BITMAP_H_MASK    0xffffffff
#define HH503_MAC_CFG_SRG_PARTIAL_BSSID_BITMAP_L_LEN    32
#define HH503_MAC_CFG_SRG_PARTIAL_BSSID_BITMAP_L_OFFSET    0
#define HH503_MAC_CFG_SRG_PARTIAL_BSSID_BITMAP_L_MASK    0xffffffff
#define HH503_MAC_CFG_SRG_PARTIAL_BSSID_BITMAP_H_LEN    32
#define HH503_MAC_CFG_SRG_PARTIAL_BSSID_BITMAP_H_OFFSET    0
#define HH503_MAC_CFG_SRG_PARTIAL_BSSID_BITMAP_H_MASK    0xffffffff
#define HH503_MAC_CFG_PSRT_PPDU_HTC_VAL_LEN    32
#define HH503_MAC_CFG_PSRT_PPDU_HTC_VAL_OFFSET    0
#define HH503_MAC_CFG_PSRT_PPDU_HTC_VAL_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_0_LEN    32
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_0_OFFSET    0
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_0_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_1_LEN    32
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_1_OFFSET    0
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_1_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_2_LEN    32
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_2_OFFSET    0
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_2_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_3_LEN    32
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_3_OFFSET    0
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_3_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_4_LEN    32
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_4_OFFSET    0
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_4_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_5_LEN    32
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_5_OFFSET    0
#define HH503_MAC_CFG_HE_TB_MCS_TX_POWER_5_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TX_POWER_SET_0_LEN    32
#define HH503_MAC_CFG_HE_TX_POWER_SET_0_OFFSET    0
#define HH503_MAC_CFG_HE_TX_POWER_SET_0_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TX_POWER_SET_1_LEN    32
#define HH503_MAC_CFG_HE_TX_POWER_SET_1_OFFSET    0
#define HH503_MAC_CFG_HE_TX_POWER_SET_1_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TX_POWER_SET_2_LEN    32
#define HH503_MAC_CFG_HE_TX_POWER_SET_2_OFFSET    0
#define HH503_MAC_CFG_HE_TX_POWER_SET_2_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TX_POWER_SET_3_LEN    32
#define HH503_MAC_CFG_HE_TX_POWER_SET_3_OFFSET    0
#define HH503_MAC_CFG_HE_TX_POWER_SET_3_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TX_POWER_SET_4_LEN    32
#define HH503_MAC_CFG_HE_TX_POWER_SET_4_OFFSET    0
#define HH503_MAC_CFG_HE_TX_POWER_SET_4_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TX_POWER_SET_5_LEN    32
#define HH503_MAC_CFG_HE_TX_POWER_SET_5_OFFSET    0
#define HH503_MAC_CFG_HE_TX_POWER_SET_5_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TX_POWER_SET_6_LEN    32
#define HH503_MAC_CFG_HE_TX_POWER_SET_6_OFFSET    0
#define HH503_MAC_CFG_HE_TX_POWER_SET_6_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TX_POWER_SET_7_LEN    32
#define HH503_MAC_CFG_HE_TX_POWER_SET_7_OFFSET    0
#define HH503_MAC_CFG_HE_TX_POWER_SET_7_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TX_POWER_SET_8_LEN    32
#define HH503_MAC_CFG_HE_TX_POWER_SET_8_OFFSET    0
#define HH503_MAC_CFG_HE_TX_POWER_SET_8_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TX_POWER_SET_9_LEN    32
#define HH503_MAC_CFG_HE_TX_POWER_SET_9_OFFSET    0
#define HH503_MAC_CFG_HE_TX_POWER_SET_9_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TX_POWER_SET_A_LEN    32
#define HH503_MAC_CFG_HE_TX_POWER_SET_A_OFFSET    0
#define HH503_MAC_CFG_HE_TX_POWER_SET_A_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TX_POWER_SET_B_LEN    32
#define HH503_MAC_CFG_HE_TX_POWER_SET_B_OFFSET    0
#define HH503_MAC_CFG_HE_TX_POWER_SET_B_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TX_POWER_SET_C_LEN    32
#define HH503_MAC_CFG_HE_TX_POWER_SET_C_OFFSET    0
#define HH503_MAC_CFG_HE_TX_POWER_SET_C_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TX_POWER_SET_D_LEN    32
#define HH503_MAC_CFG_HE_TX_POWER_SET_D_OFFSET    0
#define HH503_MAC_CFG_HE_TX_POWER_SET_D_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TX_POWER_SET_E_LEN    32
#define HH503_MAC_CFG_HE_TX_POWER_SET_E_OFFSET    0
#define HH503_MAC_CFG_HE_TX_POWER_SET_E_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TX_POWER_SET_F_LEN    32
#define HH503_MAC_CFG_HE_TX_POWER_SET_F_OFFSET    0
#define HH503_MAC_CFG_HE_TX_POWER_SET_F_MASK    0xffffffff
#define HH503_MAC_CFG_HE_TB_RU_TX_POWER_MAX_26_LEN    6
#define HH503_MAC_CFG_HE_TB_RU_TX_POWER_MAX_26_OFFSET    18
#define HH503_MAC_CFG_HE_TB_RU_TX_POWER_MAX_26_MASK    0xfc0000
#define HH503_MAC_CFG_HE_TB_RU_TX_POWER_MAX_52_LEN    6
#define HH503_MAC_CFG_HE_TB_RU_TX_POWER_MAX_52_OFFSET    12
#define HH503_MAC_CFG_HE_TB_RU_TX_POWER_MAX_52_MASK    0x3f000
#define HH503_MAC_CFG_HE_TB_RU_TX_POWER_MAX_106_LEN    6
#define HH503_MAC_CFG_HE_TB_RU_TX_POWER_MAX_106_OFFSET    6
#define HH503_MAC_CFG_HE_TB_RU_TX_POWER_MAX_106_MASK    0xfc0
#define HH503_MAC_CFG_HE_TB_RU_TX_POWER_MAX_242_LEN    6
#define HH503_MAC_CFG_HE_TB_RU_TX_POWER_MAX_242_OFFSET    0
#define HH503_MAC_CFG_HE_TB_RU_TX_POWER_MAX_242_MASK    0x3f
#define HH503_MAC_CFG_TRS_RESP_TPC_POWER_MODE_LEN    1
#define HH503_MAC_CFG_TRS_RESP_TPC_POWER_MODE_OFFSET    6
#define HH503_MAC_CFG_TRS_RESP_TPC_POWER_MODE_MASK    0x40
#define HH503_MAC_CFG_BASIC_RESP_TPC_POWER_MODE_LEN    1
#define HH503_MAC_CFG_BASIC_RESP_TPC_POWER_MODE_OFFSET    5
#define HH503_MAC_CFG_BASIC_RESP_TPC_POWER_MODE_MASK    0x20
#define HH503_MAC_CFG_BQRP_RESP_TPC_POWER_MODE_LEN    1
#define HH503_MAC_CFG_BQRP_RESP_TPC_POWER_MODE_OFFSET    4
#define HH503_MAC_CFG_BQRP_RESP_TPC_POWER_MODE_MASK    0x10
#define HH503_MAC_CFG_BSRP_RESP_TPC_POWER_MODE_LEN    1
#define HH503_MAC_CFG_BSRP_RESP_TPC_POWER_MODE_OFFSET    3
#define HH503_MAC_CFG_BSRP_RESP_TPC_POWER_MODE_MASK    0x8
#define HH503_MAC_CFG_NFRP_RESP_TPC_POWER_MODE_LEN    1
#define HH503_MAC_CFG_NFRP_RESP_TPC_POWER_MODE_OFFSET    2
#define HH503_MAC_CFG_NFRP_RESP_TPC_POWER_MODE_MASK    0x4
#define HH503_MAC_CFG_MU_BAR_RESP_TPC_POWER_MODE_LEN    1
#define HH503_MAC_CFG_MU_BAR_RESP_TPC_POWER_MODE_OFFSET    1
#define HH503_MAC_CFG_MU_BAR_RESP_TPC_POWER_MODE_MASK    0x2
#define HH503_MAC_CFG_BFRP_RESP_TPC_POWER_MODE_LEN    1
#define HH503_MAC_CFG_BFRP_RESP_TPC_POWER_MODE_OFFSET    0
#define HH503_MAC_CFG_BFRP_RESP_TPC_POWER_MODE_MASK    0x1
#define HH503_MAC_CFG_SRPT_RESP_PD_VAL_LEN    32
#define HH503_MAC_CFG_SRPT_RESP_PD_VAL_OFFSET    0
#define HH503_MAC_CFG_SRPT_RESP_PD_VAL_MASK    0xffffffff
#define HH503_MAC_CFG_SRPT_RESP_SRP_VAL_LEN    32
#define HH503_MAC_CFG_SRPT_RESP_SRP_VAL_OFFSET    0
#define HH503_MAC_CFG_SRPT_RESP_SRP_VAL_MASK    0xffffffff
#define HH503_MAC_CFG_FTM_SEQ_NO_CHK_EN_LEN    1
#define HH503_MAC_CFG_FTM_SEQ_NO_CHK_EN_OFFSET    2
#define HH503_MAC_CFG_FTM_SEQ_NO_CHK_EN_MASK    0x4
#define HH503_MAC_CFG_FTM_DIALOG_TOKEN_CHK_EN_LEN    1
#define HH503_MAC_CFG_FTM_DIALOG_TOKEN_CHK_EN_OFFSET    1
#define HH503_MAC_CFG_FTM_DIALOG_TOKEN_CHK_EN_MASK    0x2
#define HH503_MAC_CFG_FTM_EN_LEN    1
#define HH503_MAC_CFG_FTM_EN_OFFSET    0
#define HH503_MAC_CFG_FTM_EN_MASK    0x1
#define HH503_MAC_CFG_RX_HE_HTC_INTR_EN_LEN    15
#define HH503_MAC_CFG_RX_HE_HTC_INTR_EN_OFFSET    0
#define HH503_MAC_CFG_RX_HE_HTC_INTR_EN_MASK    0x7fff
#define HH503_MAC_CFG_TB_MONITOR_AID_VAL_LEN    12
#define HH503_MAC_CFG_TB_MONITOR_AID_VAL_OFFSET    4
#define HH503_MAC_CFG_TB_MONITOR_AID_VAL_MASK    0xfff0
#define HH503_MAC_CFG_TB_MONITOR_STATIC_CLR_LEN    1
#define HH503_MAC_CFG_TB_MONITOR_STATIC_CLR_OFFSET    2
#define HH503_MAC_CFG_TB_MONITOR_STATIC_CLR_MASK    0x4
#define HH503_MAC_CFG_TB_MONITOR_FIRST_USER_INFO_MATCH_EN_LEN    1
#define HH503_MAC_CFG_TB_MONITOR_FIRST_USER_INFO_MATCH_EN_OFFSET    1
#define HH503_MAC_CFG_TB_MONITOR_FIRST_USER_INFO_MATCH_EN_MASK    0x2
#define HH503_MAC_CFG_TB_MONITOR_EN_LEN    1
#define HH503_MAC_CFG_TB_MONITOR_EN_OFFSET    0
#define HH503_MAC_CFG_TB_MONITOR_EN_MASK    0x1
#define HH503_MAC_CFG_TB_MONITOR_PARAM_LEN    32
#define HH503_MAC_CFG_TB_MONITOR_PARAM_OFFSET    0
#define HH503_MAC_CFG_TB_MONITOR_PARAM_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_MACADDR_L_LEN    32
#define HH503_MAC_CFG_VAP0_MACADDR_L_OFFSET    0
#define HH503_MAC_CFG_VAP0_MACADDR_L_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_MACADDR_H_LEN    16
#define HH503_MAC_CFG_VAP0_MACADDR_H_OFFSET    16
#define HH503_MAC_CFG_VAP0_MACADDR_H_MASK    0xffff0000
#define HH503_MAC_CFG_VAP0_BSSID_H_LEN    16
#define HH503_MAC_CFG_VAP0_BSSID_H_OFFSET    0
#define HH503_MAC_CFG_VAP0_BSSID_H_MASK    0xffff
#define HH503_MAC_CFG_VAP0_BSSID_L_LEN    32
#define HH503_MAC_CFG_VAP0_BSSID_L_OFFSET    0
#define HH503_MAC_CFG_VAP0_BSSID_L_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_SYNC_BCN_DIRECT_LEN    1
#define HH503_MAC_CFG_VAP0_SYNC_BCN_DIRECT_OFFSET    11
#define HH503_MAC_CFG_VAP0_SYNC_BCN_DIRECT_MASK    0x800
#define HH503_MAC_CFG_VAP0_RX_TIM_SYNC_EN_LEN    1
#define HH503_MAC_CFG_VAP0_RX_TIM_SYNC_EN_OFFSET    10
#define HH503_MAC_CFG_VAP0_RX_TIM_SYNC_EN_MASK    0x400
#define HH503_MAC_CFG_VAP0_RX_FILS_DISC_SYNC_EN_LEN    1
#define HH503_MAC_CFG_VAP0_RX_FILS_DISC_SYNC_EN_OFFSET    9
#define HH503_MAC_CFG_VAP0_RX_FILS_DISC_SYNC_EN_MASK    0x200
#define HH503_MAC_CFG_VAP0_BCN_FAIL_TX_BC_Q_EN_LEN    1
#define HH503_MAC_CFG_VAP0_BCN_FAIL_TX_BC_Q_EN_OFFSET    8
#define HH503_MAC_CFG_VAP0_BCN_FAIL_TX_BC_Q_EN_MASK    0x100
#define HH503_MAC_CFG_VAP0_TX_BCN_SUSPEND_LEN    1
#define HH503_MAC_CFG_VAP0_TX_BCN_SUSPEND_OFFSET    7
#define HH503_MAC_CFG_VAP0_TX_BCN_SUSPEND_MASK    0x80
#define HH503_MAC_CFG_VAP0_BCN_PERIOD_SYNC_DIS_LEN    1
#define HH503_MAC_CFG_VAP0_BCN_PERIOD_SYNC_DIS_OFFSET    6
#define HH503_MAC_CFG_VAP0_BCN_PERIOD_SYNC_DIS_MASK    0x40
#define HH503_MAC_CFG_VAP0_DTIM_INTR_EN_LEN    1
#define HH503_MAC_CFG_VAP0_DTIM_INTR_EN_OFFSET    5
#define HH503_MAC_CFG_VAP0_DTIM_INTR_EN_MASK    0x20
#define HH503_MAC_CFG_VAP0_LISTEN_INTR_EN_LEN    1
#define HH503_MAC_CFG_VAP0_LISTEN_INTR_EN_OFFSET    4
#define HH503_MAC_CFG_VAP0_LISTEN_INTR_EN_MASK    0x10
#define HH503_MAC_CFG_VAP0_RX_BCN_SYNC_EN_LEN    1
#define HH503_MAC_CFG_VAP0_RX_BCN_SYNC_EN_OFFSET    3
#define HH503_MAC_CFG_VAP0_RX_BCN_SYNC_EN_MASK    0x8
#define HH503_MAC_CFG_VAP0_RX_PRB_RSP_SYNC_EN_LEN    1
#define HH503_MAC_CFG_VAP0_RX_PRB_RSP_SYNC_EN_OFFSET    2
#define HH503_MAC_CFG_VAP0_RX_PRB_RSP_SYNC_EN_MASK    0x4
#define HH503_MAC_CFG_VAP0_PS_MODE_EN_LEN    1
#define HH503_MAC_CFG_VAP0_PS_MODE_EN_OFFSET    1
#define HH503_MAC_CFG_VAP0_PS_MODE_EN_MASK    0x2
#define HH503_MAC_CFG_VAP0_RX_BCN_TIMEOUT_CHK_EN_LEN    1
#define HH503_MAC_CFG_VAP0_RX_BCN_TIMEOUT_CHK_EN_OFFSET    0
#define HH503_MAC_CFG_VAP0_RX_BCN_TIMEOUT_CHK_EN_MASK    0x1
#define HH503_MAC_CFG_VAP0_DTIM_PERIOD_LEN    8
#define HH503_MAC_CFG_VAP0_DTIM_PERIOD_OFFSET    24
#define HH503_MAC_CFG_VAP0_DTIM_PERIOD_MASK    0xff000000
#define HH503_MAC_CFG_VAP0_LISTEN_INTERVAL_LEN    8
#define HH503_MAC_CFG_VAP0_LISTEN_INTERVAL_OFFSET    16
#define HH503_MAC_CFG_VAP0_LISTEN_INTERVAL_MASK    0xff0000
#define HH503_MAC_CFG_VAP0_OFFSET_TBTT_VAL_LEN    16
#define HH503_MAC_CFG_VAP0_OFFSET_TBTT_VAL_OFFSET    0
#define HH503_MAC_CFG_VAP0_OFFSET_TBTT_VAL_MASK    0xffff
#define HH503_MAC_CFG_VAP0_BCN_ADDR_LEN    32
#define HH503_MAC_CFG_VAP0_BCN_ADDR_OFFSET    0
#define HH503_MAC_CFG_VAP0_BCN_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_BCN_TIM_POS_LEN    16
#define HH503_MAC_CFG_VAP0_BCN_TIM_POS_OFFSET    16
#define HH503_MAC_CFG_VAP0_BCN_TIM_POS_MASK    0xffff0000
#define HH503_MAC_CFG_VAP0_BCN_LEN_LEN    16
#define HH503_MAC_CFG_VAP0_BCN_LEN_OFFSET    0
#define HH503_MAC_CFG_VAP0_BCN_LEN_MASK    0xffff
#define HH503_MAC_CFG_VAP0_BCN_PHY_MODE_LEN    32
#define HH503_MAC_CFG_VAP0_BCN_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_VAP0_BCN_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_BCN_DATA_RATE_LEN    32
#define HH503_MAC_CFG_VAP0_BCN_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_VAP0_BCN_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_PARTIAL_BSS_COLOR_LEN    4
#define HH503_MAC_CFG_VAP0_PARTIAL_BSS_COLOR_OFFSET    28
#define HH503_MAC_CFG_VAP0_PARTIAL_BSS_COLOR_MASK    0xf0000000
#define HH503_MAC_CFG_VAP0_AID_VAL_LEN    12
#define HH503_MAC_CFG_VAP0_AID_VAL_OFFSET    16
#define HH503_MAC_CFG_VAP0_AID_VAL_MASK    0xfff0000
#define HH503_MAC_CFG_VAP0_BSS_COLOR_LEN    6
#define HH503_MAC_CFG_VAP0_BSS_COLOR_OFFSET    9
#define HH503_MAC_CFG_VAP0_BSS_COLOR_MASK    0x7e00
#define HH503_MAC_CFG_VAP0_PARTIAL_AID_LEN    9
#define HH503_MAC_CFG_VAP0_PARTIAL_AID_OFFSET    0
#define HH503_MAC_CFG_VAP0_PARTIAL_AID_MASK    0x1ff
#define HH503_MAC_CFG_VAP1_MACADDR_L_LEN    32
#define HH503_MAC_CFG_VAP1_MACADDR_L_OFFSET    0
#define HH503_MAC_CFG_VAP1_MACADDR_L_MASK    0xffffffff
#define HH503_MAC_CFG_VAP1_MACADDR_H_LEN    16
#define HH503_MAC_CFG_VAP1_MACADDR_H_OFFSET    16
#define HH503_MAC_CFG_VAP1_MACADDR_H_MASK    0xffff0000
#define HH503_MAC_CFG_VAP1_BSSID_H_LEN    16
#define HH503_MAC_CFG_VAP1_BSSID_H_OFFSET    0
#define HH503_MAC_CFG_VAP1_BSSID_H_MASK    0xffff
#define HH503_MAC_CFG_VAP1_BSSID_L_LEN    32
#define HH503_MAC_CFG_VAP1_BSSID_L_OFFSET    0
#define HH503_MAC_CFG_VAP1_BSSID_L_MASK    0xffffffff
#define HH503_MAC_CFG_VAP1_SYNC_BCN_DIRECT_LEN    1
#define HH503_MAC_CFG_VAP1_SYNC_BCN_DIRECT_OFFSET    11
#define HH503_MAC_CFG_VAP1_SYNC_BCN_DIRECT_MASK    0x800
#define HH503_MAC_CFG_VAP1_RX_TIM_SYNC_EN_LEN    1
#define HH503_MAC_CFG_VAP1_RX_TIM_SYNC_EN_OFFSET    10
#define HH503_MAC_CFG_VAP1_RX_TIM_SYNC_EN_MASK    0x400
#define HH503_MAC_CFG_VAP1_RX_FILS_DISC_SYNC_EN_LEN    1
#define HH503_MAC_CFG_VAP1_RX_FILS_DISC_SYNC_EN_OFFSET    9
#define HH503_MAC_CFG_VAP1_RX_FILS_DISC_SYNC_EN_MASK    0x200
#define HH503_MAC_CFG_VAP1_BCN_FAIL_TX_BC_Q_EN_LEN    1
#define HH503_MAC_CFG_VAP1_BCN_FAIL_TX_BC_Q_EN_OFFSET    8
#define HH503_MAC_CFG_VAP1_BCN_FAIL_TX_BC_Q_EN_MASK    0x100
#define HH503_MAC_CFG_VAP1_TX_BCN_SUSPEND_LEN    1
#define HH503_MAC_CFG_VAP1_TX_BCN_SUSPEND_OFFSET    7
#define HH503_MAC_CFG_VAP1_TX_BCN_SUSPEND_MASK    0x80
#define HH503_MAC_CFG_VAP1_BCN_PERIOD_SYNC_DIS_LEN    1
#define HH503_MAC_CFG_VAP1_BCN_PERIOD_SYNC_DIS_OFFSET    6
#define HH503_MAC_CFG_VAP1_BCN_PERIOD_SYNC_DIS_MASK    0x40
#define HH503_MAC_CFG_VAP1_DTIM_INTR_EN_LEN    1
#define HH503_MAC_CFG_VAP1_DTIM_INTR_EN_OFFSET    5
#define HH503_MAC_CFG_VAP1_DTIM_INTR_EN_MASK    0x20
#define HH503_MAC_CFG_VAP1_LISTEN_INTR_EN_LEN    1
#define HH503_MAC_CFG_VAP1_LISTEN_INTR_EN_OFFSET    4
#define HH503_MAC_CFG_VAP1_LISTEN_INTR_EN_MASK    0x10
#define HH503_MAC_CFG_VAP1_RX_BCN_SYNC_EN_LEN    1
#define HH503_MAC_CFG_VAP1_RX_BCN_SYNC_EN_OFFSET    3
#define HH503_MAC_CFG_VAP1_RX_BCN_SYNC_EN_MASK    0x8
#define HH503_MAC_CFG_VAP1_RX_PRB_RSP_SYNC_EN_LEN    1
#define HH503_MAC_CFG_VAP1_RX_PRB_RSP_SYNC_EN_OFFSET    2
#define HH503_MAC_CFG_VAP1_RX_PRB_RSP_SYNC_EN_MASK    0x4
#define HH503_MAC_CFG_VAP1_PS_MODE_EN_LEN    1
#define HH503_MAC_CFG_VAP1_PS_MODE_EN_OFFSET    1
#define HH503_MAC_CFG_VAP1_PS_MODE_EN_MASK    0x2
#define HH503_MAC_CFG_VAP1_RX_BCN_TIMEOUT_CHK_EN_LEN    1
#define HH503_MAC_CFG_VAP1_RX_BCN_TIMEOUT_CHK_EN_OFFSET    0
#define HH503_MAC_CFG_VAP1_RX_BCN_TIMEOUT_CHK_EN_MASK    0x1
#define HH503_MAC_CFG_VAP1_DTIM_PERIOD_LEN    8
#define HH503_MAC_CFG_VAP1_DTIM_PERIOD_OFFSET    24
#define HH503_MAC_CFG_VAP1_DTIM_PERIOD_MASK    0xff000000
#define HH503_MAC_CFG_VAP1_LISTEN_INTERVAL_LEN    8
#define HH503_MAC_CFG_VAP1_LISTEN_INTERVAL_OFFSET    16
#define HH503_MAC_CFG_VAP1_LISTEN_INTERVAL_MASK    0xff0000
#define HH503_MAC_CFG_VAP1_OFFSET_TBTT_VAL_LEN    16
#define HH503_MAC_CFG_VAP1_OFFSET_TBTT_VAL_OFFSET    0
#define HH503_MAC_CFG_VAP1_OFFSET_TBTT_VAL_MASK    0xffff
#define HH503_MAC_CFG_VAP1_BCN_ADDR_LEN    32
#define HH503_MAC_CFG_VAP1_BCN_ADDR_OFFSET    0
#define HH503_MAC_CFG_VAP1_BCN_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_VAP1_BCN_TIM_POS_LEN    16
#define HH503_MAC_CFG_VAP1_BCN_TIM_POS_OFFSET    16
#define HH503_MAC_CFG_VAP1_BCN_TIM_POS_MASK    0xffff0000
#define HH503_MAC_CFG_VAP1_BCN_LEN_LEN    16
#define HH503_MAC_CFG_VAP1_BCN_LEN_OFFSET    0
#define HH503_MAC_CFG_VAP1_BCN_LEN_MASK    0xffff
#define HH503_MAC_CFG_VAP1_BCN_PHY_MODE_LEN    32
#define HH503_MAC_CFG_VAP1_BCN_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_VAP1_BCN_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_VAP1_BCN_DATA_RATE_LEN    32
#define HH503_MAC_CFG_VAP1_BCN_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_VAP1_BCN_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_VAP1_PARTIAL_BSS_COLOR_LEN    4
#define HH503_MAC_CFG_VAP1_PARTIAL_BSS_COLOR_OFFSET    28
#define HH503_MAC_CFG_VAP1_PARTIAL_BSS_COLOR_MASK    0xf0000000
#define HH503_MAC_CFG_VAP1_AID_VAL_LEN    12
#define HH503_MAC_CFG_VAP1_AID_VAL_OFFSET    16
#define HH503_MAC_CFG_VAP1_AID_VAL_MASK    0xfff0000
#define HH503_MAC_CFG_VAP1_BSS_COLOR_LEN    6
#define HH503_MAC_CFG_VAP1_BSS_COLOR_OFFSET    9
#define HH503_MAC_CFG_VAP1_BSS_COLOR_MASK    0x7e00
#define HH503_MAC_CFG_VAP1_PARTIAL_AID_LEN    9
#define HH503_MAC_CFG_VAP1_PARTIAL_AID_OFFSET    0
#define HH503_MAC_CFG_VAP1_PARTIAL_AID_MASK    0x1ff
#define HH503_MAC_CFG_VAP2_MACADDR_L_LEN    32
#define HH503_MAC_CFG_VAP2_MACADDR_L_OFFSET    0
#define HH503_MAC_CFG_VAP2_MACADDR_L_MASK    0xffffffff
#define HH503_MAC_CFG_VAP2_MACADDR_H_LEN    16
#define HH503_MAC_CFG_VAP2_MACADDR_H_OFFSET    16
#define HH503_MAC_CFG_VAP2_MACADDR_H_MASK    0xffff0000
#define HH503_MAC_CFG_VAP2_BSSID_H_LEN    16
#define HH503_MAC_CFG_VAP2_BSSID_H_OFFSET    0
#define HH503_MAC_CFG_VAP2_BSSID_H_MASK    0xffff
#define HH503_MAC_CFG_VAP2_BSSID_L_LEN    32
#define HH503_MAC_CFG_VAP2_BSSID_L_OFFSET    0
#define HH503_MAC_CFG_VAP2_BSSID_L_MASK    0xffffffff
#define HH503_MAC_CFG_VAP2_SYNC_BCN_DIRECT_LEN    1
#define HH503_MAC_CFG_VAP2_SYNC_BCN_DIRECT_OFFSET    11
#define HH503_MAC_CFG_VAP2_SYNC_BCN_DIRECT_MASK    0x800
#define HH503_MAC_CFG_VAP2_RX_TIM_SYNC_EN_LEN    1
#define HH503_MAC_CFG_VAP2_RX_TIM_SYNC_EN_OFFSET    10
#define HH503_MAC_CFG_VAP2_RX_TIM_SYNC_EN_MASK    0x400
#define HH503_MAC_CFG_VAP2_RX_FILS_DISC_SYNC_EN_LEN    1
#define HH503_MAC_CFG_VAP2_RX_FILS_DISC_SYNC_EN_OFFSET    9
#define HH503_MAC_CFG_VAP2_RX_FILS_DISC_SYNC_EN_MASK    0x200
#define HH503_MAC_CFG_VAP2_BCN_FAIL_TX_BC_Q_EN_LEN    1
#define HH503_MAC_CFG_VAP2_BCN_FAIL_TX_BC_Q_EN_OFFSET    8
#define HH503_MAC_CFG_VAP2_BCN_FAIL_TX_BC_Q_EN_MASK    0x100
#define HH503_MAC_CFG_VAP2_TX_BCN_SUSPEND_LEN    1
#define HH503_MAC_CFG_VAP2_TX_BCN_SUSPEND_OFFSET    7
#define HH503_MAC_CFG_VAP2_TX_BCN_SUSPEND_MASK    0x80
#define HH503_MAC_CFG_VAP2_BCN_PERIOD_SYNC_DIS_LEN    1
#define HH503_MAC_CFG_VAP2_BCN_PERIOD_SYNC_DIS_OFFSET    6
#define HH503_MAC_CFG_VAP2_BCN_PERIOD_SYNC_DIS_MASK    0x40
#define HH503_MAC_CFG_VAP2_DTIM_INTR_EN_LEN    1
#define HH503_MAC_CFG_VAP2_DTIM_INTR_EN_OFFSET    5
#define HH503_MAC_CFG_VAP2_DTIM_INTR_EN_MASK    0x20
#define HH503_MAC_CFG_VAP2_LISTEN_INTR_EN_LEN    1
#define HH503_MAC_CFG_VAP2_LISTEN_INTR_EN_OFFSET    4
#define HH503_MAC_CFG_VAP2_LISTEN_INTR_EN_MASK    0x10
#define HH503_MAC_CFG_VAP2_RX_BCN_SYNC_EN_LEN    1
#define HH503_MAC_CFG_VAP2_RX_BCN_SYNC_EN_OFFSET    3
#define HH503_MAC_CFG_VAP2_RX_BCN_SYNC_EN_MASK    0x8
#define HH503_MAC_CFG_VAP2_RX_PRB_RSP_SYNC_EN_LEN    1
#define HH503_MAC_CFG_VAP2_RX_PRB_RSP_SYNC_EN_OFFSET    2
#define HH503_MAC_CFG_VAP2_RX_PRB_RSP_SYNC_EN_MASK    0x4
#define HH503_MAC_CFG_VAP2_PS_MODE_EN_LEN    1
#define HH503_MAC_CFG_VAP2_PS_MODE_EN_OFFSET    1
#define HH503_MAC_CFG_VAP2_PS_MODE_EN_MASK    0x2
#define HH503_MAC_CFG_VAP2_RX_BCN_TIMEOUT_CHK_EN_LEN    1
#define HH503_MAC_CFG_VAP2_RX_BCN_TIMEOUT_CHK_EN_OFFSET    0
#define HH503_MAC_CFG_VAP2_RX_BCN_TIMEOUT_CHK_EN_MASK    0x1
#define HH503_MAC_CFG_VAP2_DTIM_PERIOD_LEN    8
#define HH503_MAC_CFG_VAP2_DTIM_PERIOD_OFFSET    24
#define HH503_MAC_CFG_VAP2_DTIM_PERIOD_MASK    0xff000000
#define HH503_MAC_CFG_VAP2_LISTEN_INTERVAL_LEN    8
#define HH503_MAC_CFG_VAP2_LISTEN_INTERVAL_OFFSET    16
#define HH503_MAC_CFG_VAP2_LISTEN_INTERVAL_MASK    0xff0000
#define HH503_MAC_CFG_VAP2_OFFSET_TBTT_VAL_LEN    16
#define HH503_MAC_CFG_VAP2_OFFSET_TBTT_VAL_OFFSET    0
#define HH503_MAC_CFG_VAP2_OFFSET_TBTT_VAL_MASK    0xffff
#define HH503_MAC_CFG_VAP2_BCN_ADDR_LEN    32
#define HH503_MAC_CFG_VAP2_BCN_ADDR_OFFSET    0
#define HH503_MAC_CFG_VAP2_BCN_ADDR_MASK    0xffffffff
#define HH503_MAC_CFG_VAP2_BCN_TIM_POS_LEN    16
#define HH503_MAC_CFG_VAP2_BCN_TIM_POS_OFFSET    16
#define HH503_MAC_CFG_VAP2_BCN_TIM_POS_MASK    0xffff0000
#define HH503_MAC_CFG_VAP2_BCN_LEN_LEN    16
#define HH503_MAC_CFG_VAP2_BCN_LEN_OFFSET    0
#define HH503_MAC_CFG_VAP2_BCN_LEN_MASK    0xffff
#define HH503_MAC_CFG_VAP2_BCN_PHY_MODE_LEN    32
#define HH503_MAC_CFG_VAP2_BCN_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_VAP2_BCN_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_VAP2_BCN_DATA_RATE_LEN    32
#define HH503_MAC_CFG_VAP2_BCN_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_VAP2_BCN_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_VAP2_PARTIAL_BSS_COLOR_LEN    4
#define HH503_MAC_CFG_VAP2_PARTIAL_BSS_COLOR_OFFSET    28
#define HH503_MAC_CFG_VAP2_PARTIAL_BSS_COLOR_MASK    0xf0000000
#define HH503_MAC_CFG_VAP2_AID_VAL_LEN    12
#define HH503_MAC_CFG_VAP2_AID_VAL_OFFSET    16
#define HH503_MAC_CFG_VAP2_AID_VAL_MASK    0xfff0000
#define HH503_MAC_CFG_VAP2_BSS_COLOR_LEN    6
#define HH503_MAC_CFG_VAP2_BSS_COLOR_OFFSET    9
#define HH503_MAC_CFG_VAP2_BSS_COLOR_MASK    0x7e00
#define HH503_MAC_CFG_VAP2_PARTIAL_AID_LEN    9
#define HH503_MAC_CFG_VAP2_PARTIAL_AID_OFFSET    0
#define HH503_MAC_CFG_VAP2_PARTIAL_AID_MASK    0x1ff
#define HH503_MAC_CFG_TSF_WORK_TIMER_US_EN_LEN    1
#define HH503_MAC_CFG_TSF_WORK_TIMER_US_EN_OFFSET    19
#define HH503_MAC_CFG_TSF_WORK_TIMER_US_EN_MASK    0x80000
#define HH503_MAC_CFG_TSF_PULSE_SEL_LEN    2
#define HH503_MAC_CFG_TSF_PULSE_SEL_OFFSET    17
#define HH503_MAC_CFG_TSF_PULSE_SEL_MASK    0x60000
#define HH503_MAC_CFG_TSF_PULSE_EN_LEN    1
#define HH503_MAC_CFG_TSF_PULSE_EN_OFFSET    16
#define HH503_MAC_CFG_TSF_PULSE_EN_MASK    0x10000
#define HH503_MAC_CFG_VAP_TSF_ADJUST_OFFSET_VAL_LEN    16
#define HH503_MAC_CFG_VAP_TSF_ADJUST_OFFSET_VAL_OFFSET    0
#define HH503_MAC_CFG_VAP_TSF_ADJUST_OFFSET_VAL_MASK    0xffff
#define HH503_MAC_CFG_DST_TSF_VAP_INDEX_LEN    2
#define HH503_MAC_CFG_DST_TSF_VAP_INDEX_OFFSET    6
#define HH503_MAC_CFG_DST_TSF_VAP_INDEX_MASK    0xc0
#define HH503_MAC_CFG_SCR_TSF_VAP_INDEX_LEN    2
#define HH503_MAC_CFG_SCR_TSF_VAP_INDEX_OFFSET    4
#define HH503_MAC_CFG_SCR_TSF_VAP_INDEX_MASK    0x30
#define HH503_MAC_CFG_VAP_TSF_ADJUST_EN_LEN    1
#define HH503_MAC_CFG_VAP_TSF_ADJUST_EN_OFFSET    0
#define HH503_MAC_CFG_VAP_TSF_ADJUST_EN_MASK    0x1
#define HH503_MAC_CFG_TSF_PULSE_TIMESTAMP_LEN    16
#define HH503_MAC_CFG_TSF_PULSE_TIMESTAMP_OFFSET    16
#define HH503_MAC_CFG_TSF_PULSE_TIMESTAMP_MASK    0xffff0000
#define HH503_MAC_CFG_TSF_PULSE_TIMESTAMP_MASK_LEN    16
#define HH503_MAC_CFG_TSF_PULSE_TIMESTAMP_MASK_OFFSET    0
#define HH503_MAC_CFG_TSF_PULSE_TIMESTAMP_MASK_MASK    0xffff
#define HH503_MAC_CFG_TX_BCN_HTC_EN_LEN    1
#define HH503_MAC_CFG_TX_BCN_HTC_EN_OFFSET    24
#define HH503_MAC_CFG_TX_BCN_HTC_EN_MASK    0x1000000
#define HH503_MAC_CFG_RX_BCN_TIMEOUT_VAL_LEN    8
#define HH503_MAC_CFG_RX_BCN_TIMEOUT_VAL_OFFSET    16
#define HH503_MAC_CFG_RX_BCN_TIMEOUT_VAL_MASK    0xff0000
#define HH503_MAC_CFG_TX_BEACON_MISS_MAX_NUM_LEN    8
#define HH503_MAC_CFG_TX_BEACON_MISS_MAX_NUM_OFFSET    8
#define HH503_MAC_CFG_TX_BEACON_MISS_MAX_NUM_MASK    0xff00
#define HH503_MAC_CFG_TX_BCN_TIMEOUT_VAL_LEN    8
#define HH503_MAC_CFG_TX_BCN_TIMEOUT_VAL_OFFSET    0
#define HH503_MAC_CFG_TX_BCN_TIMEOUT_VAL_MASK    0xff
#define HH503_MAC_CFG_VAP0_TRANS_BSSID_H_LEN    16
#define HH503_MAC_CFG_VAP0_TRANS_BSSID_H_OFFSET    0
#define HH503_MAC_CFG_VAP0_TRANS_BSSID_H_MASK    0xffff
#define HH503_MAC_CFG_VAP0_TRANS_BSSID_L_LEN    32
#define HH503_MAC_CFG_VAP0_TRANS_BSSID_L_OFFSET    0
#define HH503_MAC_CFG_VAP0_TRANS_BSSID_L_MASK    0xffffffff
#define HH503_MAC_CFG_VAP1_TRANS_BSSID_H_LEN    16
#define HH503_MAC_CFG_VAP1_TRANS_BSSID_H_OFFSET    0
#define HH503_MAC_CFG_VAP1_TRANS_BSSID_H_MASK    0xffff
#define HH503_MAC_CFG_VAP1_TRANS_BSSID_L_LEN    32
#define HH503_MAC_CFG_VAP1_TRANS_BSSID_L_OFFSET    0
#define HH503_MAC_CFG_VAP1_TRANS_BSSID_L_MASK    0xffffffff
#define HH503_MAC_CFG_MULTI_NONTRANS_CHECK_EN_LEN    1
#define HH503_MAC_CFG_MULTI_NONTRANS_CHECK_EN_OFFSET    16
#define HH503_MAC_CFG_MULTI_NONTRANS_CHECK_EN_MASK    0x10000
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID1_H_LEN    16
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID1_H_OFFSET    0
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID1_H_MASK    0xffff
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID1_L_LEN    32
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID1_L_OFFSET    0
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID1_L_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID2_H_LEN    16
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID2_H_OFFSET    0
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID2_H_MASK    0xffff
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID2_L_LEN    32
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID2_L_OFFSET    0
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID2_L_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID3_H_LEN    16
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID3_H_OFFSET    0
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID3_H_MASK    0xffff
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID3_L_LEN    32
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID3_L_OFFSET    0
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID3_L_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID4_H_LEN    16
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID4_H_OFFSET    0
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID4_H_MASK    0xffff
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID4_L_LEN    32
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID4_L_OFFSET    0
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID4_L_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID5_H_LEN    16
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID5_H_OFFSET    0
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID5_H_MASK    0xffff
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID5_L_LEN    32
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID5_L_OFFSET    0
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID5_L_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID6_H_LEN    16
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID6_H_OFFSET    0
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID6_H_MASK    0xffff
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID6_L_LEN    32
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID6_L_OFFSET    0
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID6_L_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID7_H_LEN    16
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID7_H_OFFSET    0
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID7_H_MASK    0xffff
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID7_L_LEN    32
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID7_L_OFFSET    0
#define HH503_MAC_CFG_VAP0_NONTRANS_BSSID7_L_MASK    0xffffffff
#define HH503_MAC_CFG_TRIG_TRS_RESP_UPH_INSERT_EN_LEN    1
#define HH503_MAC_CFG_TRIG_TRS_RESP_UPH_INSERT_EN_OFFSET    27
#define HH503_MAC_CFG_TRIG_TRS_RESP_UPH_INSERT_EN_MASK    0x8000000
#define HH503_MAC_CFG_RX_PSDU_STATUS_CLR_BYPASS_LEN    1
#define HH503_MAC_CFG_RX_PSDU_STATUS_CLR_BYPASS_OFFSET    26
#define HH503_MAC_CFG_RX_PSDU_STATUS_CLR_BYPASS_MASK    0x4000000
#define HH503_MAC_CFG_TRIG_RESP_OBSS_NB_RU_SUPPORT_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_OBSS_NB_RU_SUPPORT_OFFSET    25
#define HH503_MAC_CFG_TRIG_RESP_OBSS_NB_RU_SUPPORT_MASK    0x2000000
#define HH503_MAC_CFG_TRIG_RESP_NOT_SUPPORT_CHK_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_NOT_SUPPORT_CHK_OFFSET    24
#define HH503_MAC_CFG_TRIG_RESP_NOT_SUPPORT_CHK_MASK    0x1000000
#define HH503_MAC_CFG_TRIG_RESP_ADD_PSDU_CNT_EN_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_ADD_PSDU_CNT_EN_OFFSET    23
#define HH503_MAC_CFG_TRIG_RESP_ADD_PSDU_CNT_EN_MASK    0x800000
#define HH503_MAC_CFG_TRIG_RESP_CS_CHK_EN_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_CS_CHK_EN_OFFSET    22
#define HH503_MAC_CFG_TRIG_RESP_CS_CHK_EN_MASK    0x400000
#define HH503_MAC_CFG_TRIG_RESP_INTR_ADD_SUCCESS_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_INTR_ADD_SUCCESS_OFFSET    21
#define HH503_MAC_CFG_TRIG_RESP_INTR_ADD_SUCCESS_MASK    0x200000
#define HH503_MAC_CFG_TRIG_NON_DIRECT_FRAME_AID_CHECK_EN_LEN    1
#define HH503_MAC_CFG_TRIG_NON_DIRECT_FRAME_AID_CHECK_EN_OFFSET    20
#define HH503_MAC_CFG_TRIG_NON_DIRECT_FRAME_AID_CHECK_EN_MASK    0x100000
#define HH503_MAC_CFG_RX_TRIG_GI_LTF_TYPE_LEN    4
#define HH503_MAC_CFG_RX_TRIG_GI_LTF_TYPE_OFFSET    16
#define HH503_MAC_CFG_RX_TRIG_GI_LTF_TYPE_MASK    0xf0000
#define HH503_MAC_CFG_TRIG_PADDING_TIME_CHECK_THR_LEN    8
#define HH503_MAC_CFG_TRIG_PADDING_TIME_CHECK_THR_OFFSET    8
#define HH503_MAC_CFG_TRIG_PADDING_TIME_CHECK_THR_MASK    0xff00
#define HH503_MAC_CFG_TRIG_FIRST_USER_INFO_MATCH_EN_LEN    1
#define HH503_MAC_CFG_TRIG_FIRST_USER_INFO_MATCH_EN_OFFSET    7
#define HH503_MAC_CFG_TRIG_FIRST_USER_INFO_MATCH_EN_MASK    0x80
#define HH503_MAC_CFG_TRIG_RESP_UPLINK_DSCR_EN_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_UPLINK_DSCR_EN_OFFSET    6
#define HH503_MAC_CFG_TRIG_RESP_UPLINK_DSCR_EN_MASK    0x40
#define HH503_MAC_CFG_TRIG_RESP_LEN_CHK_EN_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_LEN_CHK_EN_OFFSET    5
#define HH503_MAC_CFG_TRIG_RESP_LEN_CHK_EN_MASK    0x20
#define HH503_MAC_CFG_NORMAL_POLICY_CHECK_EN_LEN    1
#define HH503_MAC_CFG_NORMAL_POLICY_CHECK_EN_OFFSET    4
#define HH503_MAC_CFG_NORMAL_POLICY_CHECK_EN_MASK    0x10
#define HH503_MAC_CFG_HTP_POLICY_CHECK_EN_LEN    1
#define HH503_MAC_CFG_HTP_POLICY_CHECK_EN_OFFSET    3
#define HH503_MAC_CFG_HTP_POLICY_CHECK_EN_MASK    0x8
#define HH503_MAC_CFG_RX_TRIG_INTR_EN_LEN    1
#define HH503_MAC_CFG_RX_TRIG_INTR_EN_OFFSET    2
#define HH503_MAC_CFG_RX_TRIG_INTR_EN_MASK    0x4
#define HH503_MAC_CFG_TRIG_DIRECT_FRAME_AID_CHECK_EN_LEN    1
#define HH503_MAC_CFG_TRIG_DIRECT_FRAME_AID_CHECK_EN_OFFSET    1
#define HH503_MAC_CFG_TRIG_DIRECT_FRAME_AID_CHECK_EN_MASK    0x2
#define HH503_MAC_CFG_TRIG_TRS_PADDING_TIME_ERR_CLR_LEN    1
#define HH503_MAC_CFG_TRIG_TRS_PADDING_TIME_ERR_CLR_OFFSET    0
#define HH503_MAC_CFG_TRIG_TRS_PADDING_TIME_ERR_CLR_MASK    0x1
#define HH503_MAC_CFG_NO_TRIG_WITH_HTP_RESP_BYPASS_LEN    1
#define HH503_MAC_CFG_NO_TRIG_WITH_HTP_RESP_BYPASS_OFFSET    31
#define HH503_MAC_CFG_NO_TRIG_WITH_HTP_RESP_BYPASS_MASK    0x80000000
#define HH503_MAC_CFG_RESP_AMPDU_MMSS_VAL_LEN    3
#define HH503_MAC_CFG_RESP_AMPDU_MMSS_VAL_OFFSET    28
#define HH503_MAC_CFG_RESP_AMPDU_MMSS_VAL_MASK    0x70000000
#define HH503_MAC_CFG_TRIG_RESP_PARAM_SET_EN_LEN    12
#define HH503_MAC_CFG_TRIG_RESP_PARAM_SET_EN_OFFSET    16
#define HH503_MAC_CFG_TRIG_RESP_PARAM_SET_EN_MASK    0xfff0000
#define HH503_MAC_CFG_RESP_TRIG_INTR_EN_LEN    1
#define HH503_MAC_CFG_RESP_TRIG_INTR_EN_OFFSET    15
#define HH503_MAC_CFG_RESP_TRIG_INTR_EN_MASK    0x8000
#define HH503_MAC_CFG_RESP_TRS_INTR_EN_LEN    1
#define HH503_MAC_CFG_RESP_TRS_INTR_EN_OFFSET    14
#define HH503_MAC_CFG_RESP_TRS_INTR_EN_MASK    0x4000
#define HH503_MAC_CFG_EDCA_TRIG_INTR_EN_LEN    1
#define HH503_MAC_CFG_EDCA_TRIG_INTR_EN_OFFSET    13
#define HH503_MAC_CFG_EDCA_TRIG_INTR_EN_MASK    0x2000
#define HH503_MAC_CFG_TRIG_RESP_DOPPLER_THRELEVEL_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_DOPPLER_THRELEVEL_OFFSET    12
#define HH503_MAC_CFG_TRIG_RESP_DOPPLER_THRELEVEL_MASK    0x1000
#define HH503_MAC_CFG_TRIG_RESP_DCM_THRELEVEL_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_DCM_THRELEVEL_OFFSET    11
#define HH503_MAC_CFG_TRIG_RESP_DCM_THRELEVEL_MASK    0x800
#define HH503_MAC_CFG_TRIG_RESP_NSS_THRELEVEL_LEN    3
#define HH503_MAC_CFG_TRIG_RESP_NSS_THRELEVEL_OFFSET    8
#define HH503_MAC_CFG_TRIG_RESP_NSS_THRELEVEL_MASK    0x700
#define HH503_MAC_CFG_TRIG_RESP_MCS_THRELEVEL_LEN    4
#define HH503_MAC_CFG_TRIG_RESP_MCS_THRELEVEL_OFFSET    4
#define HH503_MAC_CFG_TRIG_RESP_MCS_THRELEVEL_MASK    0xf0
#define HH503_MAC_CFG_TRIG_RESP_BW_THRELEVEL_LEN    2
#define HH503_MAC_CFG_TRIG_RESP_BW_THRELEVEL_OFFSET    2
#define HH503_MAC_CFG_TRIG_RESP_BW_THRELEVEL_MASK    0xc
#define HH503_MAC_CFG_TRIG_RESP_RU_TX_DISABLE_MSB_LEN    2
#define HH503_MAC_CFG_TRIG_RESP_RU_TX_DISABLE_MSB_OFFSET    0
#define HH503_MAC_CFG_TRIG_RESP_RU_TX_DISABLE_MSB_MASK    0x3
#define HH503_MAC_CFG_TRIG_RESP_RU_TX_DISABLE_LSB_LEN    32
#define HH503_MAC_CFG_TRIG_RESP_RU_TX_DISABLE_LSB_OFFSET    0
#define HH503_MAC_CFG_TRIG_RESP_RU_TX_DISABLE_LSB_MASK    0xffffffff
#define HH503_MAC_CFG_TRIG_RESP_PHY_PHASE_INCR_EN_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_PHY_PHASE_INCR_EN_OFFSET    31
#define HH503_MAC_CFG_TRIG_RESP_PHY_PHASE_INCR_EN_MASK    0x80000000
#define HH503_MAC_CFG_TRIG_RESP_PHY_PHASE_INCR_LEN    15
#define HH503_MAC_CFG_TRIG_RESP_PHY_PHASE_INCR_OFFSET    16
#define HH503_MAC_CFG_TRIG_RESP_PHY_PHASE_INCR_MASK    0x7fff0000
#define HH503_MAC_CFG_RESP_POWER_ORIGINAL_EN_LEN    1
#define HH503_MAC_CFG_RESP_POWER_ORIGINAL_EN_OFFSET    15
#define HH503_MAC_CFG_RESP_POWER_ORIGINAL_EN_MASK    0x8000
#define HH503_MAC_CFG_TRIG_RESP_RU0_NO_CHK_SECCH_CCA_EN_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_RU0_NO_CHK_SECCH_CCA_EN_OFFSET    14
#define HH503_MAC_CFG_TRIG_RESP_RU0_NO_CHK_SECCH_CCA_EN_MASK    0x4000
#define HH503_MAC_CFG_TX_QOSNULL_ACKPOLICY_SET_EN_LEN    1
#define HH503_MAC_CFG_TX_QOSNULL_ACKPOLICY_SET_EN_OFFSET    13
#define HH503_MAC_CFG_TX_QOSNULL_ACKPOLICY_SET_EN_MASK    0x2000
#define HH503_MAC_CFG_RESP_QOSNULL_SEQNUM_MODE_LEN    1
#define HH503_MAC_CFG_RESP_QOSNULL_SEQNUM_MODE_OFFSET    12
#define HH503_MAC_CFG_RESP_QOSNULL_SEQNUM_MODE_MASK    0x1000
#define HH503_MAC_CFG_RESP_QOSNULL_SEQNUM_VAL_LEN    12
#define HH503_MAC_CFG_RESP_QOSNULL_SEQNUM_VAL_OFFSET    0
#define HH503_MAC_CFG_RESP_QOSNULL_SEQNUM_VAL_MASK    0xfff
#define HH503_MAC_CFG_BSRP_RESP_TX_CHAIN_LEN    2
#define HH503_MAC_CFG_BSRP_RESP_TX_CHAIN_OFFSET    24
#define HH503_MAC_CFG_BSRP_RESP_TX_CHAIN_MASK    0x3000000
#define HH503_MAC_CFG_BFRP_RESP_TX_CHAIN_LEN    2
#define HH503_MAC_CFG_BFRP_RESP_TX_CHAIN_OFFSET    22
#define HH503_MAC_CFG_BFRP_RESP_TX_CHAIN_MASK    0xc00000
#define HH503_MAC_CFG_MU_BAR_RESP_TX_CHAIN_LEN    2
#define HH503_MAC_CFG_MU_BAR_RESP_TX_CHAIN_OFFSET    20
#define HH503_MAC_CFG_MU_BAR_RESP_TX_CHAIN_MASK    0x300000
#define HH503_MAC_CFG_NFRP_RESP_TX_CHAIN_LEN    2
#define HH503_MAC_CFG_NFRP_RESP_TX_CHAIN_OFFSET    18
#define HH503_MAC_CFG_NFRP_RESP_TX_CHAIN_MASK    0xc0000
#define HH503_MAC_CFG_BQRP_RESP_TX_CHAIN_LEN    2
#define HH503_MAC_CFG_BQRP_RESP_TX_CHAIN_OFFSET    16
#define HH503_MAC_CFG_BQRP_RESP_TX_CHAIN_MASK    0x30000
#define HH503_MAC_CFG_BASIC_RESP_TX_CHAIN_LEN    2
#define HH503_MAC_CFG_BASIC_RESP_TX_CHAIN_OFFSET    14
#define HH503_MAC_CFG_BASIC_RESP_TX_CHAIN_MASK    0xc000
#define HH503_MAC_CFG_BSRP_RESP_PHY_MODE_EN_LEN    2
#define HH503_MAC_CFG_BSRP_RESP_PHY_MODE_EN_OFFSET    12
#define HH503_MAC_CFG_BSRP_RESP_PHY_MODE_EN_MASK    0x3000
#define HH503_MAC_CFG_BFRP_RESP_PHY_MODE_EN_LEN    2
#define HH503_MAC_CFG_BFRP_RESP_PHY_MODE_EN_OFFSET    10
#define HH503_MAC_CFG_BFRP_RESP_PHY_MODE_EN_MASK    0xc00
#define HH503_MAC_CFG_MU_BAR_RESP_PHY_MODE_EN_LEN    2
#define HH503_MAC_CFG_MU_BAR_RESP_PHY_MODE_EN_OFFSET    8
#define HH503_MAC_CFG_MU_BAR_RESP_PHY_MODE_EN_MASK    0x300
#define HH503_MAC_CFG_BQRP_RESP_PHY_MODE_EN_LEN    2
#define HH503_MAC_CFG_BQRP_RESP_PHY_MODE_EN_OFFSET    6
#define HH503_MAC_CFG_BQRP_RESP_PHY_MODE_EN_MASK    0xc0
#define HH503_MAC_CFG_BASIC_RESP_PHY_MODE_EN_LEN    2
#define HH503_MAC_CFG_BASIC_RESP_PHY_MODE_EN_OFFSET    4
#define HH503_MAC_CFG_BASIC_RESP_PHY_MODE_EN_MASK    0x30
#define HH503_MAC_CFG_NFRP_RESP_PHY_MODE_EN_LEN    1
#define HH503_MAC_CFG_NFRP_RESP_PHY_MODE_EN_OFFSET    3
#define HH503_MAC_CFG_NFRP_RESP_PHY_MODE_EN_MASK    0x8
#define HH503_MAC_CFG_MU_RTS_RESP_PHY_MODE_EN_LEN    1
#define HH503_MAC_CFG_MU_RTS_RESP_PHY_MODE_EN_OFFSET    2
#define HH503_MAC_CFG_MU_RTS_RESP_PHY_MODE_EN_MASK    0x4
#define HH503_MAC_CFG_TRS_RESP_PHY_MODE_EN_LEN    2
#define HH503_MAC_CFG_TRS_RESP_PHY_MODE_EN_OFFSET    0
#define HH503_MAC_CFG_TRS_RESP_PHY_MODE_EN_MASK    0x3
#define HH503_MAC_CFG_TRS_RESP_BYPASS_LEN    1
#define HH503_MAC_CFG_TRS_RESP_BYPASS_OFFSET    7
#define HH503_MAC_CFG_TRS_RESP_BYPASS_MASK    0x80
#define HH503_MAC_CFG_BASIC_TRIG_RESP_BYPASS_LEN    1
#define HH503_MAC_CFG_BASIC_TRIG_RESP_BYPASS_OFFSET    6
#define HH503_MAC_CFG_BASIC_TRIG_RESP_BYPASS_MASK    0x40
#define HH503_MAC_CFG_BFRP_TRIG_RESP_BYPASS_LEN    1
#define HH503_MAC_CFG_BFRP_TRIG_RESP_BYPASS_OFFSET    5
#define HH503_MAC_CFG_BFRP_TRIG_RESP_BYPASS_MASK    0x20
#define HH503_MAC_CFG_MU_BAR_TRIG_RESP_BYPASS_LEN    1
#define HH503_MAC_CFG_MU_BAR_TRIG_RESP_BYPASS_OFFSET    4
#define HH503_MAC_CFG_MU_BAR_TRIG_RESP_BYPASS_MASK    0x10
#define HH503_MAC_CFG_MU_RTS_TRIG_RESP_BYPASS_LEN    1
#define HH503_MAC_CFG_MU_RTS_TRIG_RESP_BYPASS_OFFSET    3
#define HH503_MAC_CFG_MU_RTS_TRIG_RESP_BYPASS_MASK    0x8
#define HH503_MAC_CFG_BSRP_TRIG_RESP_BYPASS_LEN    1
#define HH503_MAC_CFG_BSRP_TRIG_RESP_BYPASS_OFFSET    2
#define HH503_MAC_CFG_BSRP_TRIG_RESP_BYPASS_MASK    0x4
#define HH503_MAC_CFG_BQRP_TRIG_RESP_BYPASS_LEN    1
#define HH503_MAC_CFG_BQRP_TRIG_RESP_BYPASS_OFFSET    1
#define HH503_MAC_CFG_BQRP_TRIG_RESP_BYPASS_MASK    0x2
#define HH503_MAC_CFG_NFRP_TRIG_RESP_BYPASS_LEN    1
#define HH503_MAC_CFG_NFRP_TRIG_RESP_BYPASS_OFFSET    0
#define HH503_MAC_CFG_NFRP_TRIG_RESP_BYPASS_MASK    0x1
#define HH503_MAC_CFG_MC_QOS_BITMAP_SEARCH_EN_LEN    1
#define HH503_MAC_CFG_MC_QOS_BITMAP_SEARCH_EN_OFFSET    18
#define HH503_MAC_CFG_MC_QOS_BITMAP_SEARCH_EN_MASK    0x40000
#define HH503_MAC_CFG_BC_QOS_BITMAP_SEARCH_EN_LEN    1
#define HH503_MAC_CFG_BC_QOS_BITMAP_SEARCH_EN_OFFSET    17
#define HH503_MAC_CFG_BC_QOS_BITMAP_SEARCH_EN_MASK    0x20000
#define HH503_MAC_CFG_SINGLE_QOS_RESP_BA_EN_LEN    1
#define HH503_MAC_CFG_SINGLE_QOS_RESP_BA_EN_OFFSET    16
#define HH503_MAC_CFG_SINGLE_QOS_RESP_BA_EN_MASK    0x10000
#define HH503_MAC_CFG_BASIC_NO_RESP_EN_LEN    1
#define HH503_MAC_CFG_BASIC_NO_RESP_EN_OFFSET    15
#define HH503_MAC_CFG_BASIC_NO_RESP_EN_MASK    0x8000
#define HH503_MAC_CFG_TRS_NO_RESP_EN_LEN    1
#define HH503_MAC_CFG_TRS_NO_RESP_EN_OFFSET    14
#define HH503_MAC_CFG_TRS_NO_RESP_EN_MASK    0x4000
#define HH503_MAC_CFG_TRS_QOS_RESP_QOS_NULL_EN_LEN    1
#define HH503_MAC_CFG_TRS_QOS_RESP_QOS_NULL_EN_OFFSET    13
#define HH503_MAC_CFG_TRS_QOS_RESP_QOS_NULL_EN_MASK    0x2000
#define HH503_MAC_CFG_TRS_MGMT_RESP_QOS_NULL_EN_LEN    1
#define HH503_MAC_CFG_TRS_MGMT_RESP_QOS_NULL_EN_OFFSET    12
#define HH503_MAC_CFG_TRS_MGMT_RESP_QOS_NULL_EN_MASK    0x1000
#define HH503_MAC_CFG_TRS_RESP_QOS_NULL_EN_LEN    1
#define HH503_MAC_CFG_TRS_RESP_QOS_NULL_EN_OFFSET    11
#define HH503_MAC_CFG_TRS_RESP_QOS_NULL_EN_MASK    0x800
#define HH503_MAC_CFG_BASIC_RESP_QOS_NULL_EN_LEN    1
#define HH503_MAC_CFG_BASIC_RESP_QOS_NULL_EN_OFFSET    10
#define HH503_MAC_CFG_BASIC_RESP_QOS_NULL_EN_MASK    0x400
#define HH503_MAC_CFG_BSRP_RESP_QOS_NULL_EN_LEN    1
#define HH503_MAC_CFG_BSRP_RESP_QOS_NULL_EN_OFFSET    9
#define HH503_MAC_CFG_BSRP_RESP_QOS_NULL_EN_MASK    0x200
#define HH503_MAC_CFG_BQRP_RESP_QOS_NULL_EN_LEN    1
#define HH503_MAC_CFG_BQRP_RESP_QOS_NULL_EN_OFFSET    8
#define HH503_MAC_CFG_BQRP_RESP_QOS_NULL_EN_MASK    0x100
#define HH503_MAC_CFG_TRS_QOS_RESP_BA_EN_LEN    1
#define HH503_MAC_CFG_TRS_QOS_RESP_BA_EN_OFFSET    7
#define HH503_MAC_CFG_TRS_QOS_RESP_BA_EN_MASK    0x80
#define HH503_MAC_CFG_TRS_NOQOS_RESP_BA_EN_LEN    1
#define HH503_MAC_CFG_TRS_NOQOS_RESP_BA_EN_OFFSET    6
#define HH503_MAC_CFG_TRS_NOQOS_RESP_BA_EN_MASK    0x40
#define HH503_MAC_CFG_BASIC_QOS_RESP_BA_EN_LEN    1
#define HH503_MAC_CFG_BASIC_QOS_RESP_BA_EN_OFFSET    5
#define HH503_MAC_CFG_BASIC_QOS_RESP_BA_EN_MASK    0x20
#define HH503_MAC_CFG_BSRP_QOS_RESP_BA_EN_LEN    1
#define HH503_MAC_CFG_BSRP_QOS_RESP_BA_EN_OFFSET    4
#define HH503_MAC_CFG_BSRP_QOS_RESP_BA_EN_MASK    0x10
#define HH503_MAC_CFG_BQRP_QOS_RESP_BA_EN_LEN    1
#define HH503_MAC_CFG_BQRP_QOS_RESP_BA_EN_OFFSET    3
#define HH503_MAC_CFG_BQRP_QOS_RESP_BA_EN_MASK    0x8
#define HH503_MAC_CFG_BASIC_RESP_AMPDU_EN_LEN    1
#define HH503_MAC_CFG_BASIC_RESP_AMPDU_EN_OFFSET    0
#define HH503_MAC_CFG_BASIC_RESP_AMPDU_EN_MASK    0x1
#define HH503_MAC_CFG_TRIG_RESP_PARAM_LEN    32
#define HH503_MAC_CFG_TRIG_RESP_PARAM_OFFSET    0
#define HH503_MAC_CFG_TRIG_RESP_PARAM_MASK    0xffffffff
#define HH503_MAC_CFG_TRIG_RESP_PE_DUR_LEN    2
#define HH503_MAC_CFG_TRIG_RESP_PE_DUR_OFFSET    25
#define HH503_MAC_CFG_TRIG_RESP_PE_DUR_MASK    0x6000000
#define HH503_MAC_CFG_TRIG_RESP_SPATIAL_REUSE_LEN    16
#define HH503_MAC_CFG_TRIG_RESP_SPATIAL_REUSE_OFFSET    0
#define HH503_MAC_CFG_TRIG_RESP_SPATIAL_REUSE_MASK    0xffff
#define HH503_MAC_CFG_BFRP_RESP_DATA_RATE_EN_LEN    10
#define HH503_MAC_CFG_BFRP_RESP_DATA_RATE_EN_OFFSET    20
#define HH503_MAC_CFG_BFRP_RESP_DATA_RATE_EN_MASK    0x3ff00000
#define HH503_MAC_CFG_MU_BAR_RESP_DATA_RATE_EN_LEN    10
#define HH503_MAC_CFG_MU_BAR_RESP_DATA_RATE_EN_OFFSET    8
#define HH503_MAC_CFG_MU_BAR_RESP_DATA_RATE_EN_MASK    0x3ff00
#define HH503_MAC_CFG_TRS_RESP_DATA_RATE_EN_LEN    8
#define HH503_MAC_CFG_TRS_RESP_DATA_RATE_EN_OFFSET    0
#define HH503_MAC_CFG_TRS_RESP_DATA_RATE_EN_MASK    0xff
#define HH503_MAC_CFG_BASIC_RESP_DATA_RATE_EN_LEN    10
#define HH503_MAC_CFG_BASIC_RESP_DATA_RATE_EN_OFFSET    22
#define HH503_MAC_CFG_BASIC_RESP_DATA_RATE_EN_MASK    0xffc00000
#define HH503_MAC_CFG_BSRP_RESP_DATA_RATE_EN_LEN    10
#define HH503_MAC_CFG_BSRP_RESP_DATA_RATE_EN_OFFSET    12
#define HH503_MAC_CFG_BSRP_RESP_DATA_RATE_EN_MASK    0x3ff000
#define HH503_MAC_CFG_BQRP_RESP_DATA_RATE_EN_LEN    10
#define HH503_MAC_CFG_BQRP_RESP_DATA_RATE_EN_OFFSET    0
#define HH503_MAC_CFG_BQRP_RESP_DATA_RATE_EN_MASK    0x3ff
#define HH503_MAC_CFG_HE_BASICTRIG_RESP_INSERT_HTC_EN_LEN    1
#define HH503_MAC_CFG_HE_BASICTRIG_RESP_INSERT_HTC_EN_OFFSET    23
#define HH503_MAC_CFG_HE_BASICTRIG_RESP_INSERT_HTC_EN_MASK    0x800000
#define HH503_MAC_CFG_BASIC_RESP_ORIGINAL_EN3_LEN    1
#define HH503_MAC_CFG_BASIC_RESP_ORIGINAL_EN3_OFFSET    22
#define HH503_MAC_CFG_BASIC_RESP_ORIGINAL_EN3_MASK    0x400000
#define HH503_MAC_CFG_BASIC_RESP_ORIGINAL_EN2_LEN    1
#define HH503_MAC_CFG_BASIC_RESP_ORIGINAL_EN2_OFFSET    21
#define HH503_MAC_CFG_BASIC_RESP_ORIGINAL_EN2_MASK    0x200000
#define HH503_MAC_CFG_BASIC_RESP_ORIGINAL_EN1_LEN    1
#define HH503_MAC_CFG_BASIC_RESP_ORIGINAL_EN1_OFFSET    20
#define HH503_MAC_CFG_BASIC_RESP_ORIGINAL_EN1_MASK    0x100000
#define HH503_MAC_CFG_BASIC_RESP_4QOSNULL_EN_LEN    1
#define HH503_MAC_CFG_BASIC_RESP_4QOSNULL_EN_OFFSET    19
#define HH503_MAC_CFG_BASIC_RESP_4QOSNULL_EN_MASK    0x80000
#define HH503_MAC_CFG_BASIC_RESP_DESC_LEN_CHK_EN_LEN    1
#define HH503_MAC_CFG_BASIC_RESP_DESC_LEN_CHK_EN_OFFSET    18
#define HH503_MAC_CFG_BASIC_RESP_DESC_LEN_CHK_EN_MASK    0x40000
#define HH503_MAC_CFG_TRIG_RESP_CTRLFRM_CHK_MODE_LEN    2
#define HH503_MAC_CFG_TRIG_RESP_CTRLFRM_CHK_MODE_OFFSET    16
#define HH503_MAC_CFG_TRIG_RESP_CTRLFRM_CHK_MODE_MASK    0x30000
#define HH503_MAC_CFG_BASIC_TRIG_RESP_MODE_LEN    1
#define HH503_MAC_CFG_BASIC_TRIG_RESP_MODE_OFFSET    15
#define HH503_MAC_CFG_BASIC_TRIG_RESP_MODE_MASK    0x8000
#define HH503_MAC_CFG_TRIG_RESP_TX_QOSNULL_EN3_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_TX_QOSNULL_EN3_OFFSET    14
#define HH503_MAC_CFG_TRIG_RESP_TX_QOSNULL_EN3_MASK    0x4000
#define HH503_MAC_CFG_TRIG_RESP_TX_QOSNULL_EN1_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_TX_QOSNULL_EN1_OFFSET    13
#define HH503_MAC_CFG_TRIG_RESP_TX_QOSNULL_EN1_MASK    0x2000
#define HH503_MAC_CFG_TRIG_RESP_TX_QOSNULL_EN2_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_TX_QOSNULL_EN2_OFFSET    12
#define HH503_MAC_CFG_TRIG_RESP_TX_QOSNULL_EN2_MASK    0x1000
#define HH503_MAC_CFG_TRIG_RESP_AC_ORDER_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_AC_ORDER_OFFSET    11
#define HH503_MAC_CFG_TRIG_RESP_AC_ORDER_MASK    0x800
#define HH503_MAC_CFG_TRIG_RESP_AC_HIP_EN_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_AC_HIP_EN_OFFSET    10
#define HH503_MAC_CFG_TRIG_RESP_AC_HIP_EN_MASK    0x400
#define HH503_MAC_CFG_BASIC_RESP_DESC_INSERT_HTC_EN_LEN    1
#define HH503_MAC_CFG_BASIC_RESP_DESC_INSERT_HTC_EN_OFFSET    9
#define HH503_MAC_CFG_BASIC_RESP_DESC_INSERT_HTC_EN_MASK    0x200
#define HH503_MAC_CFG_TRIG_RESP_CHK_TID_EN_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_CHK_TID_EN_OFFSET    8
#define HH503_MAC_CFG_TRIG_RESP_CHK_TID_EN_MASK    0x100
#define HH503_MAC_CFG_TRIG_RESP_AC_CH_THRE_LEN    3
#define HH503_MAC_CFG_TRIG_RESP_AC_CH_THRE_OFFSET    5
#define HH503_MAC_CFG_TRIG_RESP_AC_CH_THRE_MASK    0xe0
#define HH503_MAC_CFG_TRIG_RESP_AC_HPRI_EN_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_AC_HPRI_EN_OFFSET    4
#define HH503_MAC_CFG_TRIG_RESP_AC_HPRI_EN_MASK    0x10
#define HH503_MAC_CFG_TRIG_RESP_AC_LPRI_EN_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_AC_LPRI_EN_OFFSET    3
#define HH503_MAC_CFG_TRIG_RESP_AC_LPRI_EN_MASK    0x8
#define HH503_MAC_CFG_TRIG_RESP_MMSF_VLD_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_MMSF_VLD_OFFSET    2
#define HH503_MAC_CFG_TRIG_RESP_MMSF_VLD_MASK    0x4
#define HH503_MAC_CFG_TRIG_RESP_DUR_EDCA_MODE_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_DUR_EDCA_MODE_OFFSET    1
#define HH503_MAC_CFG_TRIG_RESP_DUR_EDCA_MODE_MASK    0x2
#define HH503_MAC_CFG_TRIG_RESP_TRIGDUR_LESS_MODE_LEN    1
#define HH503_MAC_CFG_TRIG_RESP_TRIGDUR_LESS_MODE_OFFSET    0
#define HH503_MAC_CFG_TRIG_RESP_TRIGDUR_LESS_MODE_MASK    0x1
#define HH503_MAC_CFG_BASIC_TID_LEN    4
#define HH503_MAC_CFG_BASIC_TID_OFFSET    24
#define HH503_MAC_CFG_BASIC_TID_MASK    0xf000000
#define HH503_MAC_CFG_BASIC_QUEUE_SIZE_LEN    8
#define HH503_MAC_CFG_BASIC_QUEUE_SIZE_OFFSET    16
#define HH503_MAC_CFG_BASIC_QUEUE_SIZE_MASK    0xff0000
#define HH503_MAC_CFG_TRIG_RESP_DUR_ADJ_VAL_LEN    16
#define HH503_MAC_CFG_TRIG_RESP_DUR_ADJ_VAL_OFFSET    0
#define HH503_MAC_CFG_TRIG_RESP_DUR_ADJ_VAL_MASK    0xffff
#define HH503_MAC_CFG_BASICTRIG_RESP_HTC_FLD_VAL_LEN    32
#define HH503_MAC_CFG_BASICTRIG_RESP_HTC_FLD_VAL_OFFSET    0
#define HH503_MAC_CFG_BASICTRIG_RESP_HTC_FLD_VAL_MASK    0xffffffff
#define HH503_MAC_CFG_BASIC_RESP_DATA_RATE_LEN    32
#define HH503_MAC_CFG_BASIC_RESP_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_BASIC_RESP_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_BASIC_RESP_PHY_MODE_LEN    32
#define HH503_MAC_CFG_BASIC_RESP_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_BASIC_RESP_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_RX_HE_TRS_EN_LEN    1
#define HH503_MAC_CFG_RX_HE_TRS_EN_OFFSET    28
#define HH503_MAC_CFG_RX_HE_TRS_EN_MASK    0x10000000
#define HH503_MAC_CFG_RX_HE_TRS_INTR_EN_LEN    1
#define HH503_MAC_CFG_RX_HE_TRS_INTR_EN_OFFSET    27
#define HH503_MAC_CFG_RX_HE_TRS_INTR_EN_MASK    0x8000000
#define HH503_MAC_CFG_TRS_RESP_INTR_ADD_SUCCESS_LEN    1
#define HH503_MAC_CFG_TRS_RESP_INTR_ADD_SUCCESS_OFFSET    26
#define HH503_MAC_CFG_TRS_RESP_INTR_ADD_SUCCESS_MASK    0x4000000
#define HH503_MAC_CFG_HE_TRS_RESP_INSERT_HTC_EN_LEN    1
#define HH503_MAC_CFG_HE_TRS_RESP_INSERT_HTC_EN_OFFSET    25
#define HH503_MAC_CFG_HE_TRS_RESP_INSERT_HTC_EN_MASK    0x2000000
#define HH503_MAC_CFG_TRS_RESP_AP_DEFAULT_PE_DUR_LEN    2
#define HH503_MAC_CFG_TRS_RESP_AP_DEFAULT_PE_DUR_OFFSET    23
#define HH503_MAC_CFG_TRS_RESP_AP_DEFAULT_PE_DUR_MASK    0x1800000
#define HH503_MAC_CFG_TRS_RESP_PARAM_SET_EN_LEN    3
#define HH503_MAC_CFG_TRS_RESP_PARAM_SET_EN_OFFSET    20
#define HH503_MAC_CFG_TRS_RESP_PARAM_SET_EN_MASK    0x700000
#define HH503_MAC_CFG_TRS_RESP_LEN_CHK_EN_LEN    1
#define HH503_MAC_CFG_TRS_RESP_LEN_CHK_EN_OFFSET    19
#define HH503_MAC_CFG_TRS_RESP_LEN_CHK_EN_MASK    0x80000
#define HH503_MAC_CFG_TRS_RESP_OBSS_NB_RU_SUPPORT_LEN    1
#define HH503_MAC_CFG_TRS_RESP_OBSS_NB_RU_SUPPORT_OFFSET    18
#define HH503_MAC_CFG_TRS_RESP_OBSS_NB_RU_SUPPORT_MASK    0x40000
#define HH503_MAC_CFG_TRS_RESP_NOT_SUPPORT_CHK_LEN    1
#define HH503_MAC_CFG_TRS_RESP_NOT_SUPPORT_CHK_OFFSET    17
#define HH503_MAC_CFG_TRS_RESP_NOT_SUPPORT_CHK_MASK    0x20000
#define HH503_MAC_CFG_TRS_RESP_DCM_THRELEVEL_LEN    1
#define HH503_MAC_CFG_TRS_RESP_DCM_THRELEVEL_OFFSET    16
#define HH503_MAC_CFG_TRS_RESP_DCM_THRELEVEL_MASK    0x10000
#define HH503_MAC_CFG_TRS_RESP_MCS_THRELEVEL_LEN    2
#define HH503_MAC_CFG_TRS_RESP_MCS_THRELEVEL_OFFSET    14
#define HH503_MAC_CFG_TRS_RESP_MCS_THRELEVEL_MASK    0xc000
#define HH503_MAC_CFG_TRS_RESP_BW_THRELEVEL_LEN    2
#define HH503_MAC_CFG_TRS_RESP_BW_THRELEVEL_OFFSET    12
#define HH503_MAC_CFG_TRS_RESP_BW_THRELEVEL_MASK    0x3000
#define HH503_MAC_CFG_TRS_TID_LEN    4
#define HH503_MAC_CFG_TRS_TID_OFFSET    8
#define HH503_MAC_CFG_TRS_TID_MASK    0xf00
#define HH503_MAC_CFG_TRS_QUEUE_SIZE_LEN    8
#define HH503_MAC_CFG_TRS_QUEUE_SIZE_OFFSET    0
#define HH503_MAC_CFG_TRS_QUEUE_SIZE_MASK    0xff
#define HH503_MAC_CFG_TRS_RESP_SPATIAL_REUSE_LEN    16
#define HH503_MAC_CFG_TRS_RESP_SPATIAL_REUSE_OFFSET    0
#define HH503_MAC_CFG_TRS_RESP_SPATIAL_REUSE_MASK    0xffff
#define HH503_MAC_CFG_TRS_RESP_HTC_FLD_VAL_LEN    32
#define HH503_MAC_CFG_TRS_RESP_HTC_FLD_VAL_OFFSET    0
#define HH503_MAC_CFG_TRS_RESP_HTC_FLD_VAL_MASK    0xffffffff
#define HH503_MAC_CFG_TRS_RESP_PARAM_LEN    32
#define HH503_MAC_CFG_TRS_RESP_PARAM_OFFSET    0
#define HH503_MAC_CFG_TRS_RESP_PARAM_MASK    0xffffffff
#define HH503_MAC_CFG_TRS_RESP_DATA_RATE_LEN    32
#define HH503_MAC_CFG_TRS_RESP_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_TRS_RESP_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_TRS_RESP_PHY_MODE_LEN    32
#define HH503_MAC_CFG_TRS_RESP_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_TRS_RESP_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_HE_BFRP_RESP_INSERT_HTC_EN_LEN    1
#define HH503_MAC_CFG_HE_BFRP_RESP_INSERT_HTC_EN_OFFSET    15
#define HH503_MAC_CFG_HE_BFRP_RESP_INSERT_HTC_EN_MASK    0x8000
#define HH503_MAC_CFG_VHT_MU_SOUNDING_WAIT_BRP_TIMEOUT_CHK_EN_LEN    1
#define HH503_MAC_CFG_VHT_MU_SOUNDING_WAIT_BRP_TIMEOUT_CHK_EN_OFFSET    14
#define HH503_MAC_CFG_VHT_MU_SOUNDING_WAIT_BRP_TIMEOUT_CHK_EN_MASK    0x4000
#define HH503_MAC_CFG_RX_SOUNDING_PEER_INDEX_TIMING_DEBUG_EN_LEN    1
#define HH503_MAC_CFG_RX_SOUNDING_PEER_INDEX_TIMING_DEBUG_EN_OFFSET    13
#define HH503_MAC_CFG_RX_SOUNDING_PEER_INDEX_TIMING_DEBUG_EN_MASK    0x2000
#define HH503_MAC_CFG_MU_SOUNDING_CHK_TA_EN_LEN    1
#define HH503_MAC_CFG_MU_SOUNDING_CHK_TA_EN_OFFSET    12
#define HH503_MAC_CFG_MU_SOUNDING_CHK_TA_EN_MASK    0x1000
#define HH503_MAC_CFG_MU_SOUNDING_RESP_DEBUG_EN_LEN    1
#define HH503_MAC_CFG_MU_SOUNDING_RESP_DEBUG_EN_OFFSET    11
#define HH503_MAC_CFG_MU_SOUNDING_RESP_DEBUG_EN_MASK    0x800
#define HH503_MAC_CFG_TB_SOUNDING_WAIT_BFRP_TIMEOUT_CHK_EN_LEN    1
#define HH503_MAC_CFG_TB_SOUNDING_WAIT_BFRP_TIMEOUT_CHK_EN_OFFSET    10
#define HH503_MAC_CFG_TB_SOUNDING_WAIT_BFRP_TIMEOUT_CHK_EN_MASK    0x400
#define HH503_MAC_CFG_TB_SOUNDING_BFRP_TIMEOUT_VAL_LEN    10
#define HH503_MAC_CFG_TB_SOUNDING_BFRP_TIMEOUT_VAL_OFFSET    0
#define HH503_MAC_CFG_TB_SOUNDING_BFRP_TIMEOUT_VAL_MASK    0x3ff
#define HH503_MAC_CFG_BFRP_RESP_HTC_FLD_VAL_LEN    32
#define HH503_MAC_CFG_BFRP_RESP_HTC_FLD_VAL_OFFSET    0
#define HH503_MAC_CFG_BFRP_RESP_HTC_FLD_VAL_MASK    0xffffffff
#define HH503_MAC_CFG_BFRP_RESP_DATA_RATE_LEN    32
#define HH503_MAC_CFG_BFRP_RESP_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_BFRP_RESP_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_BFRP_RESP_PHY_MODE_LEN    32
#define HH503_MAC_CFG_BFRP_RESP_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_BFRP_RESP_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_MU_RTS_PRI20M_POS_LEN    2
#define HH503_MAC_CFG_MU_RTS_PRI20M_POS_OFFSET    8
#define HH503_MAC_CFG_MU_RTS_PRI20M_POS_MASK    0x300
#define HH503_MAC_CFG_MU_RTS_UL_BW_CHK_EN_LEN    1
#define HH503_MAC_CFG_MU_RTS_UL_BW_CHK_EN_OFFSET    6
#define HH503_MAC_CFG_MU_RTS_UL_BW_CHK_EN_MASK    0x40
#define HH503_MAC_CFG_MU_RTS_RESP_BW_MODE_LEN    1
#define HH503_MAC_CFG_MU_RTS_RESP_BW_MODE_OFFSET    5
#define HH503_MAC_CFG_MU_RTS_RESP_BW_MODE_MASK    0x20
#define HH503_MAC_CFG_MU_RTS_RESP_BW_CHK_EN_LEN    1
#define HH503_MAC_CFG_MU_RTS_RESP_BW_CHK_EN_OFFSET    4
#define HH503_MAC_CFG_MU_RTS_RESP_BW_CHK_EN_MASK    0x10
#define HH503_MAC_CFG_MU_RTS_RESP_CCA_CHK_EN_LEN    1
#define HH503_MAC_CFG_MU_RTS_RESP_CCA_CHK_EN_OFFSET    3
#define HH503_MAC_CFG_MU_RTS_RESP_CCA_CHK_EN_MASK    0x8
#define HH503_MAC_CFG_RESP_MURTS_OBSS_NB_RU_CHK_EN_LEN    1
#define HH503_MAC_CFG_RESP_MURTS_OBSS_NB_RU_CHK_EN_OFFSET    2
#define HH503_MAC_CFG_RESP_MURTS_OBSS_NB_RU_CHK_EN_MASK    0x4
#define HH503_MAC_CFG_RESP_MURTS_NOT_SUPPORT_CHK_LEVEL_LEN    2
#define HH503_MAC_CFG_RESP_MURTS_NOT_SUPPORT_CHK_LEVEL_OFFSET    0
#define HH503_MAC_CFG_RESP_MURTS_NOT_SUPPORT_CHK_LEVEL_MASK    0x3
#define HH503_MAC_CFG_MU_RTS_RESP_PHY_MODE_LEN    32
#define HH503_MAC_CFG_MU_RTS_RESP_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_MU_RTS_RESP_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_MU_RTS_RESP_DATA_RATE_LEN    32
#define HH503_MAC_CFG_MU_RTS_RESP_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_MU_RTS_RESP_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_RX_MBA_CHK_TID_EN_LEN    1
#define HH503_MAC_CFG_RX_MBA_CHK_TID_EN_OFFSET    31
#define HH503_MAC_CFG_RX_MBA_CHK_TID_EN_MASK    0x80000000
#define HH503_MAC_CFG_RX_DIRECT_MSTA_BA_AID_UNMATCH_EN_LEN    1
#define HH503_MAC_CFG_RX_DIRECT_MSTA_BA_AID_UNMATCH_EN_OFFSET    30
#define HH503_MAC_CFG_RX_DIRECT_MSTA_BA_AID_UNMATCH_EN_MASK    0x40000000
#define HH503_MAC_CFG_TX_SINGLE_MPDU_IN_SESSION_SET_EOF_EN_LEN    1
#define HH503_MAC_CFG_TX_SINGLE_MPDU_IN_SESSION_SET_EOF_EN_OFFSET    29
#define HH503_MAC_CFG_TX_SINGLE_MPDU_IN_SESSION_SET_EOF_EN_MASK    0x20000000
#define HH503_MAC_CFG_BAR_ACK_POLICY_RESP_BYPASS_LEN    1
#define HH503_MAC_CFG_BAR_ACK_POLICY_RESP_BYPASS_OFFSET    28
#define HH503_MAC_CFG_BAR_ACK_POLICY_RESP_BYPASS_MASK    0x10000000
#define HH503_MAC_CFG_1ST_TX_RETRY_SET_EN_LEN    1
#define HH503_MAC_CFG_1ST_TX_RETRY_SET_EN_OFFSET    27
#define HH503_MAC_CFG_1ST_TX_RETRY_SET_EN_MASK    0x8000000
#define HH503_MAC_CFG_MU_BAR_BAR_ABR_CHK_EN_LEN    1
#define HH503_MAC_CFG_MU_BAR_BAR_ABR_CHK_EN_OFFSET    26
#define HH503_MAC_CFG_MU_BAR_BAR_ABR_CHK_EN_MASK    0x4000000
#define HH503_MAC_CFG_HT_SINGLE_MPDU_INAMPDU_FD_EN_LEN    1
#define HH503_MAC_CFG_HT_SINGLE_MPDU_INAMPDU_FD_EN_OFFSET    25
#define HH503_MAC_CFG_HT_SINGLE_MPDU_INAMPDU_FD_EN_MASK    0x2000000
#define HH503_MAC_CFG_S_MPDU_IN_AMPDU_RX_ACK_EN_LEN    1
#define HH503_MAC_CFG_S_MPDU_IN_AMPDU_RX_ACK_EN_OFFSET    24
#define HH503_MAC_CFG_S_MPDU_IN_AMPDU_RX_ACK_EN_MASK    0x1000000
#define HH503_MAC_CFG_S_MPDU_NON_AMPDU_RX_CBA_EN_LEN    1
#define HH503_MAC_CFG_S_MPDU_NON_AMPDU_RX_CBA_EN_OFFSET    23
#define HH503_MAC_CFG_S_MPDU_NON_AMPDU_RX_CBA_EN_MASK    0x800000
#define HH503_MAC_CFG_RESP_HE_SINGLE_TID_BA_TYPE_LEN    1
#define HH503_MAC_CFG_RESP_HE_SINGLE_TID_BA_TYPE_OFFSET    22
#define HH503_MAC_CFG_RESP_HE_SINGLE_TID_BA_TYPE_MASK    0x400000
#define HH503_MAC_CFG_TB_CNT_BAR_ADD_EN_LEN    1
#define HH503_MAC_CFG_TB_CNT_BAR_ADD_EN_OFFSET    21
#define HH503_MAC_CFG_TB_CNT_BAR_ADD_EN_MASK    0x200000
#define HH503_MAC_CFG_IMMDY_BAR_CHECK_EN_LEN    1
#define HH503_MAC_CFG_IMMDY_BAR_CHECK_EN_OFFSET    20
#define HH503_MAC_CFG_IMMDY_BAR_CHECK_EN_MASK    0x100000
#define HH503_MAC_CFG_MU_SSN_TID_NUM_LEN    4
#define HH503_MAC_CFG_MU_SSN_TID_NUM_OFFSET    16
#define HH503_MAC_CFG_MU_SSN_TID_NUM_MASK    0xf0000
#define HH503_MAC_CFG_MULTI_STA_ACK_AID_LEN    12
#define HH503_MAC_CFG_MULTI_STA_ACK_AID_OFFSET    0
#define HH503_MAC_CFG_MULTI_STA_ACK_AID_MASK    0xfff
#define HH503_MAC_CFG_MU_BAR_RESP_DATA_RATE_LEN    32
#define HH503_MAC_CFG_MU_BAR_RESP_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_MU_BAR_RESP_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_MU_BAR_RESP_PHY_MODE_LEN    32
#define HH503_MAC_CFG_MU_BAR_RESP_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_MU_BAR_RESP_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_NFRP_PE_DISAMBIGUITY_LEN    1
#define HH503_MAC_CFG_NFRP_PE_DISAMBIGUITY_OFFSET    22
#define HH503_MAC_CFG_NFRP_PE_DISAMBIGUITY_MASK    0x400000
#define HH503_MAC_CFG_NFRP_LDPC_EXTRA_SYM_LEN    1
#define HH503_MAC_CFG_NFRP_LDPC_EXTRA_SYM_OFFSET    21
#define HH503_MAC_CFG_NFRP_LDPC_EXTRA_SYM_MASK    0x200000
#define HH503_MAC_CFG_NFRP_DOPPLER_LEN    1
#define HH503_MAC_CFG_NFRP_DOPPLER_OFFSET    20
#define HH503_MAC_CFG_NFRP_DOPPLER_MASK    0x100000
#define HH503_MAC_CFG_NFRP_A_FACTOR_LEN    2
#define HH503_MAC_CFG_NFRP_A_FACTOR_OFFSET    18
#define HH503_MAC_CFG_NFRP_A_FACTOR_MASK    0xc0000
#define HH503_MAC_CFG_NFRP_FEEDBACK_TYPE_DIS_LEN    1
#define HH503_MAC_CFG_NFRP_FEEDBACK_TYPE_DIS_OFFSET    17
#define HH503_MAC_CFG_NFRP_FEEDBACK_TYPE_DIS_MASK    0x20000
#define HH503_MAC_CFG_NFRP_FEEDBACK_STATUS_LEN    1
#define HH503_MAC_CFG_NFRP_FEEDBACK_STATUS_OFFSET    16
#define HH503_MAC_CFG_NFRP_FEEDBACK_STATUS_MASK    0x10000
#define HH503_MAC_CFG_NFRP_RESP_SPATIAL_REUSE_LEN    16
#define HH503_MAC_CFG_NFRP_RESP_SPATIAL_REUSE_OFFSET    0
#define HH503_MAC_CFG_NFRP_RESP_SPATIAL_REUSE_MASK    0xffff
#define HH503_MAC_CFG_NFRP_RESP_DATA_RATE_EN_LEN    6
#define HH503_MAC_CFG_NFRP_RESP_DATA_RATE_EN_OFFSET    16
#define HH503_MAC_CFG_NFRP_RESP_DATA_RATE_EN_MASK    0x3f0000
#define HH503_MAC_CFG_NFRP_RESP_RU_ALLOCATION_LEN    16
#define HH503_MAC_CFG_NFRP_RESP_RU_ALLOCATION_OFFSET    0
#define HH503_MAC_CFG_NFRP_RESP_RU_ALLOCATION_MASK    0xffff
#define HH503_MAC_CFG_NFRP_RESP_DATA_RATE_LEN    32
#define HH503_MAC_CFG_NFRP_RESP_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_NFRP_RESP_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_NFRP_RESP_PHY_MODE_LEN    32
#define HH503_MAC_CFG_NFRP_RESP_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_NFRP_RESP_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_BQRP_RESP_HTC_FLD_VAL_EN_LEN    1
#define HH503_MAC_CFG_BQRP_RESP_HTC_FLD_VAL_EN_OFFSET    16
#define HH503_MAC_CFG_BQRP_RESP_HTC_FLD_VAL_EN_MASK    0x10000
#define HH503_MAC_CFG_HE_BQRP_RESP_INSERT_HTC_EN_LEN    1
#define HH503_MAC_CFG_HE_BQRP_RESP_INSERT_HTC_EN_OFFSET    15
#define HH503_MAC_CFG_HE_BQRP_RESP_INSERT_HTC_EN_MASK    0x8000
#define HH503_MAC_CFG_BSRP_RESP_SINGLE_TID_EN_LEN    1
#define HH503_MAC_CFG_BSRP_RESP_SINGLE_TID_EN_OFFSET    14
#define HH503_MAC_CFG_BSRP_RESP_SINGLE_TID_EN_MASK    0x4000
#define HH503_MAC_CFG_BSRP_RESP_AMPDU_EN_LEN    1
#define HH503_MAC_CFG_BSRP_RESP_AMPDU_EN_OFFSET    13
#define HH503_MAC_CFG_BSRP_RESP_AMPDU_EN_MASK    0x2000
#define HH503_MAC_CFG_BSRP_RESP_QUEUE_SIZE_AC_EN_LEN    1
#define HH503_MAC_CFG_BSRP_RESP_QUEUE_SIZE_AC_EN_OFFSET    12
#define HH503_MAC_CFG_BSRP_RESP_QUEUE_SIZE_AC_EN_MASK    0x1000
#define HH503_MAC_CFG_BQR_TID_LEN    4
#define HH503_MAC_CFG_BQR_TID_OFFSET    8
#define HH503_MAC_CFG_BQR_TID_MASK    0xf00
#define HH503_MAC_CFG_BQR_QUEUE_SIZE_LEN    8
#define HH503_MAC_CFG_BQR_QUEUE_SIZE_OFFSET    0
#define HH503_MAC_CFG_BQR_QUEUE_SIZE_MASK    0xff
#define HH503_MAC_CFG_BQRP_RESP_HTC_FLD_VAL_LEN    32
#define HH503_MAC_CFG_BQRP_RESP_HTC_FLD_VAL_OFFSET    0
#define HH503_MAC_CFG_BQRP_RESP_HTC_FLD_VAL_MASK    0xffffffff
#define HH503_MAC_CFG_BQRP_RESP_DATA_RATE_LEN    32
#define HH503_MAC_CFG_BQRP_RESP_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_BQRP_RESP_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_BQRP_RESP_PHY_MODE_LEN    32
#define HH503_MAC_CFG_BQRP_RESP_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_BQRP_RESP_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_BSRP_RESP_HTC_FLD_VAL_LEN    32
#define HH503_MAC_CFG_BSRP_RESP_HTC_FLD_VAL_OFFSET    0
#define HH503_MAC_CFG_BSRP_RESP_HTC_FLD_VAL_MASK    0xffffffff
#define HH503_MAC_CFG_BSRP_RESP_DATA_RATE_LEN    32
#define HH503_MAC_CFG_BSRP_RESP_DATA_RATE_OFFSET    0
#define HH503_MAC_CFG_BSRP_RESP_DATA_RATE_MASK    0xffffffff
#define HH503_MAC_CFG_BSRP_RESP_PHY_MODE_LEN    32
#define HH503_MAC_CFG_BSRP_RESP_PHY_MODE_OFFSET    0
#define HH503_MAC_CFG_BSRP_RESP_PHY_MODE_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_QUEUE_SIZE_MSB_LEN    32
#define HH503_MAC_CFG_VAP0_QUEUE_SIZE_MSB_OFFSET    0
#define HH503_MAC_CFG_VAP0_QUEUE_SIZE_MSB_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_QUEUE_SIZE_LSB_LEN    32
#define HH503_MAC_CFG_VAP0_QUEUE_SIZE_LSB_OFFSET    0
#define HH503_MAC_CFG_VAP0_QUEUE_SIZE_LSB_MASK    0xffffffff
#define HH503_MAC_CFG_VAP1_QUEUE_SIZE_MSB_LEN    32
#define HH503_MAC_CFG_VAP1_QUEUE_SIZE_MSB_OFFSET    0
#define HH503_MAC_CFG_VAP1_QUEUE_SIZE_MSB_MASK    0xffffffff
#define HH503_MAC_CFG_VAP1_QUEUE_SIZE_LSB_LEN    32
#define HH503_MAC_CFG_VAP1_QUEUE_SIZE_LSB_OFFSET    0
#define HH503_MAC_CFG_VAP1_QUEUE_SIZE_LSB_MASK    0xffffffff
#define HH503_MAC_CFG_VAP2_QUEUE_SIZE_MSB_LEN    32
#define HH503_MAC_CFG_VAP2_QUEUE_SIZE_MSB_OFFSET    0
#define HH503_MAC_CFG_VAP2_QUEUE_SIZE_MSB_MASK    0xffffffff
#define HH503_MAC_CFG_VAP2_QUEUE_SIZE_LSB_LEN    32
#define HH503_MAC_CFG_VAP2_QUEUE_SIZE_LSB_OFFSET    0
#define HH503_MAC_CFG_VAP2_QUEUE_SIZE_LSB_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_AC_QUEUE_SIZE_LEN    32
#define HH503_MAC_CFG_VAP0_AC_QUEUE_SIZE_OFFSET    0
#define HH503_MAC_CFG_VAP0_AC_QUEUE_SIZE_MASK    0xffffffff
#define HH503_MAC_CFG_VAP1_AC_QUEUE_SIZE_LEN    32
#define HH503_MAC_CFG_VAP1_AC_QUEUE_SIZE_OFFSET    0
#define HH503_MAC_CFG_VAP1_AC_QUEUE_SIZE_MASK    0xffffffff
#define HH503_MAC_CFG_VAP2_AC_QUEUE_SIZE_LEN    32
#define HH503_MAC_CFG_VAP2_AC_QUEUE_SIZE_OFFSET    0
#define HH503_MAC_CFG_VAP2_AC_QUEUE_SIZE_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_AC_QUEUE_TID_LEN    16
#define HH503_MAC_CFG_VAP0_AC_QUEUE_TID_OFFSET    16
#define HH503_MAC_CFG_VAP0_AC_QUEUE_TID_MASK    0xffff0000
#define HH503_MAC_CFG_VAP1_AC_QUEUE_TID_LEN    16
#define HH503_MAC_CFG_VAP1_AC_QUEUE_TID_OFFSET    0
#define HH503_MAC_CFG_VAP1_AC_QUEUE_TID_MASK    0xffff
#define HH503_MAC_CFG_VAP2_AC_QUEUE_TID_LEN    16
#define HH503_MAC_CFG_VAP2_AC_QUEUE_TID_OFFSET    0
#define HH503_MAC_CFG_VAP2_AC_QUEUE_TID_MASK    0xffff
#define HH503_MAC_CFG_BSR_TID_LEN    4
#define HH503_MAC_CFG_BSR_TID_OFFSET    8
#define HH503_MAC_CFG_BSR_TID_MASK    0xf00
#define HH503_MAC_CFG_BSR_QUEUE_SIZE_LEN    8
#define HH503_MAC_CFG_BSR_QUEUE_SIZE_OFFSET    0
#define HH503_MAC_CFG_BSR_QUEUE_SIZE_MASK    0xff
#define HH503_MAC_CFG_VAP0_TSF_W_VAL_MSB_LEN    32
#define HH503_MAC_CFG_VAP0_TSF_W_VAL_MSB_OFFSET    0
#define HH503_MAC_CFG_VAP0_TSF_W_VAL_MSB_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_TSF_W_VAL_LSB_LEN    32
#define HH503_MAC_CFG_VAP0_TSF_W_VAL_LSB_OFFSET    0
#define HH503_MAC_CFG_VAP0_TSF_W_VAL_LSB_MASK    0xffffffff
#define HH503_MAC_CFG_VAP0_BCN_PERIOD_LEN    16
#define HH503_MAC_CFG_VAP0_BCN_PERIOD_OFFSET    0
#define HH503_MAC_CFG_VAP0_BCN_PERIOD_MASK    0xffff
#define HH503_MAC_CFG_VAP0_TBTT_W_VAL_LEN    26
#define HH503_MAC_CFG_VAP0_TBTT_W_VAL_OFFSET    0
#define HH503_MAC_CFG_VAP0_TBTT_W_VAL_MASK    0x3ffffff
#define HH503_MAC_CFG_VAP0_DTIM_W_VAL_LEN    8
#define HH503_MAC_CFG_VAP0_DTIM_W_VAL_OFFSET    0
#define HH503_MAC_CFG_VAP0_DTIM_W_VAL_MASK    0xff
#define HH503_MAC_CFG_VAP0_LISTEN_W_VAL_LEN    8
#define HH503_MAC_CFG_VAP0_LISTEN_W_VAL_OFFSET    0
#define HH503_MAC_CFG_VAP0_LISTEN_W_VAL_MASK    0xff
#define HH503_MAC_CFG_VAP1_TSF_W_VAL_MSB_LEN    32
#define HH503_MAC_CFG_VAP1_TSF_W_VAL_MSB_OFFSET    0
#define HH503_MAC_CFG_VAP1_TSF_W_VAL_MSB_MASK    0xffffffff
#define HH503_MAC_CFG_VAP1_TSF_W_VAL_LSB_LEN    32
#define HH503_MAC_CFG_VAP1_TSF_W_VAL_LSB_OFFSET    0
#define HH503_MAC_CFG_VAP1_TSF_W_VAL_LSB_MASK    0xffffffff
#define HH503_MAC_CFG_VAP1_BCN_PERIOD_LEN    16
#define HH503_MAC_CFG_VAP1_BCN_PERIOD_OFFSET    0
#define HH503_MAC_CFG_VAP1_BCN_PERIOD_MASK    0xffff
#define HH503_MAC_CFG_VAP1_TBTT_W_VAL_LEN    26
#define HH503_MAC_CFG_VAP1_TBTT_W_VAL_OFFSET    0
#define HH503_MAC_CFG_VAP1_TBTT_W_VAL_MASK    0x3ffffff
#define HH503_MAC_CFG_VAP1_DTIM_W_VAL_LEN    8
#define HH503_MAC_CFG_VAP1_DTIM_W_VAL_OFFSET    0
#define HH503_MAC_CFG_VAP1_DTIM_W_VAL_MASK    0xff
#define HH503_MAC_CFG_VAP1_LISTEN_W_VAL_LEN    8
#define HH503_MAC_CFG_VAP1_LISTEN_W_VAL_OFFSET    0
#define HH503_MAC_CFG_VAP1_LISTEN_W_VAL_MASK    0xff
#define HH503_MAC_CFG_VAP2_TSF_W_VAL_MSB_LEN    32
#define HH503_MAC_CFG_VAP2_TSF_W_VAL_MSB_OFFSET    0
#define HH503_MAC_CFG_VAP2_TSF_W_VAL_MSB_MASK    0xffffffff
#define HH503_MAC_CFG_VAP2_TSF_W_VAL_LSB_LEN    32
#define HH503_MAC_CFG_VAP2_TSF_W_VAL_LSB_OFFSET    0
#define HH503_MAC_CFG_VAP2_TSF_W_VAL_LSB_MASK    0xffffffff
#define HH503_MAC_CFG_VAP2_BCN_PERIOD_LEN    16
#define HH503_MAC_CFG_VAP2_BCN_PERIOD_OFFSET    0
#define HH503_MAC_CFG_VAP2_BCN_PERIOD_MASK    0xffff
#define HH503_MAC_CFG_VAP2_TBTT_W_VAL_LEN    26
#define HH503_MAC_CFG_VAP2_TBTT_W_VAL_OFFSET    0
#define HH503_MAC_CFG_VAP2_TBTT_W_VAL_MASK    0x3ffffff
#define HH503_MAC_CFG_VAP2_DTIM_W_VAL_LEN    8
#define HH503_MAC_CFG_VAP2_DTIM_W_VAL_OFFSET    0
#define HH503_MAC_CFG_VAP2_DTIM_W_VAL_MASK    0xff
#define HH503_MAC_CFG_VAP2_LISTEN_W_VAL_LEN    8
#define HH503_MAC_CFG_VAP2_LISTEN_W_VAL_OFFSET    0
#define HH503_MAC_CFG_VAP2_LISTEN_W_VAL_MASK    0xff
#define HH503_MAC_CFG_TX_BC_Q_WADDR_LEN    20
#define HH503_MAC_CFG_TX_BC_Q_WADDR_OFFSET    0
#define HH503_MAC_CFG_TX_BC_Q_WADDR_MASK    0xfffff
#define HH503_MAC_CFG_AC_BE_Q_WADDR_LEN    20
#define HH503_MAC_CFG_AC_BE_Q_WADDR_OFFSET    0
#define HH503_MAC_CFG_AC_BE_Q_WADDR_MASK    0xfffff
#define HH503_MAC_CFG_AC_BK_Q_WADDR_LEN    20
#define HH503_MAC_CFG_AC_BK_Q_WADDR_OFFSET    0
#define HH503_MAC_CFG_AC_BK_Q_WADDR_MASK    0xfffff
#define HH503_MAC_CFG_AC_VI_Q_WADDR_LEN    20
#define HH503_MAC_CFG_AC_VI_Q_WADDR_OFFSET    0
#define HH503_MAC_CFG_AC_VI_Q_WADDR_MASK    0xfffff
#define HH503_MAC_CFG_AC_VO_Q_WADDR_LEN    20
#define HH503_MAC_CFG_AC_VO_Q_WADDR_OFFSET    0
#define HH503_MAC_CFG_AC_VO_Q_WADDR_MASK    0xfffff
#define HH503_MAC_CFG_TX_HIPRI_Q_WADDR_LEN    20
#define HH503_MAC_CFG_TX_HIPRI_Q_WADDR_OFFSET    0
#define HH503_MAC_CFG_TX_HIPRI_Q_WADDR_MASK    0xfffff
#define HH503_MAC_CFG_RX_HIPRI_Q_WADDR_LEN    32
#define HH503_MAC_CFG_RX_HIPRI_Q_WADDR_OFFSET    0
#define HH503_MAC_CFG_RX_HIPRI_Q_WADDR_MASK    0xffffffff
#define HH503_MAC_CFG_RX_NORM_Q_WADDR_LEN    32
#define HH503_MAC_CFG_RX_NORM_Q_WADDR_OFFSET    0
#define HH503_MAC_CFG_RX_NORM_Q_WADDR_MASK    0xffffffff
#define HH503_MAC_CFG_RX_SMALL_Q_WADDR_LEN    32
#define HH503_MAC_CFG_RX_SMALL_Q_WADDR_OFFSET    0
#define HH503_MAC_CFG_RX_SMALL_Q_WADDR_MASK    0xffffffff
#define HH503_MAC_CFG_INTR_CLR_LEN    32
#define HH503_MAC_CFG_INTR_CLR_OFFSET    0
#define HH503_MAC_CFG_INTR_CLR_MASK    0xffffffff
#define HH503_MAC_CFG_ERR_INTR_CLR_LEN    32
#define HH503_MAC_CFG_ERR_INTR_CLR_OFFSET    0
#define HH503_MAC_CFG_ERR_INTR_CLR_MASK    0xffffffff
#define HH503_MAC_CFG_ERR2_INTR_CLR_LEN    32
#define HH503_MAC_CFG_ERR2_INTR_CLR_OFFSET    0
#define HH503_MAC_CFG_ERR2_INTR_CLR_MASK    0xffffffff
#define HH503_MAC_CFG_AC_PRBS_SEED_VAL_LEN    8
#define HH503_MAC_CFG_AC_PRBS_SEED_VAL_OFFSET    0
#define HH503_MAC_CFG_AC_PRBS_SEED_VAL_MASK    0xff
#define HH503_MAC_CFG_BACKOFF_STAT_CTRL_LEN    1
#define HH503_MAC_CFG_BACKOFF_STAT_CTRL_OFFSET    0
#define HH503_MAC_CFG_BACKOFF_STAT_CTRL_MASK    0x1
#define HH503_MAC_CFG_COEX_PRIORITY_PERIOD_LEN    16
#define HH503_MAC_CFG_COEX_PRIORITY_PERIOD_OFFSET    0
#define HH503_MAC_CFG_COEX_PRIORITY_PERIOD_MASK    0xffff
#define HH503_MAC_CFG_COEX_OCCUPIED_PERIOD_LEN    16
#define HH503_MAC_CFG_COEX_OCCUPIED_PERIOD_OFFSET    0
#define HH503_MAC_CFG_COEX_OCCUPIED_PERIOD_MASK    0xffff
#define HH503_MAC_CFG_COEX_BT_20DBM_ST_CLR_LEN    1
#define HH503_MAC_CFG_COEX_BT_20DBM_ST_CLR_OFFSET    0
#define HH503_MAC_CFG_COEX_BT_20DBM_ST_CLR_MASK    0x1
#define HH503_MAC_CFG_CH_STAT_EN_LEN    1
#define HH503_MAC_CFG_CH_STAT_EN_OFFSET    0
#define HH503_MAC_CFG_CH_STAT_EN_MASK    0x1
#define HH503_MAC_CFG_FTM_SAMPLE_EN_LEN    1
#define HH503_MAC_CFG_FTM_SAMPLE_EN_OFFSET    0
#define HH503_MAC_CFG_FTM_SAMPLE_EN_MASK    0x1
#define HH503_MAC_CFG_DIAG8_EN_LEN    1
#define HH503_MAC_CFG_DIAG8_EN_OFFSET    3
#define HH503_MAC_CFG_DIAG8_EN_MASK    0x8
#define HH503_MAC_CFG_TX_DIAG_EN_LEN    1
#define HH503_MAC_CFG_TX_DIAG_EN_OFFSET    2
#define HH503_MAC_CFG_TX_DIAG_EN_MASK    0x4
#define HH503_MAC_CFG_RX_DIAG_EN_LEN    1
#define HH503_MAC_CFG_RX_DIAG_EN_OFFSET    1
#define HH503_MAC_CFG_RX_DIAG_EN_MASK    0x2
#define HH503_MAC_CFG_DIAG6_EN_LEN    1
#define HH503_MAC_CFG_DIAG6_EN_OFFSET    0
#define HH503_MAC_CFG_DIAG6_EN_MASK    0x1
#define HH503_MAC_CFG_AC_BK_MU_EDCA_TIMER_CLR_EN_LEN    1
#define HH503_MAC_CFG_AC_BK_MU_EDCA_TIMER_CLR_EN_OFFSET    3
#define HH503_MAC_CFG_AC_BK_MU_EDCA_TIMER_CLR_EN_MASK    0x8
#define HH503_MAC_CFG_AC_BE_MU_EDCA_TIMER_CLR_EN_LEN    1
#define HH503_MAC_CFG_AC_BE_MU_EDCA_TIMER_CLR_EN_OFFSET    2
#define HH503_MAC_CFG_AC_BE_MU_EDCA_TIMER_CLR_EN_MASK    0x4
#define HH503_MAC_CFG_AC_VI_MU_EDCA_TIMER_CLR_EN_LEN    1
#define HH503_MAC_CFG_AC_VI_MU_EDCA_TIMER_CLR_EN_OFFSET    1
#define HH503_MAC_CFG_AC_VI_MU_EDCA_TIMER_CLR_EN_MASK    0x2
#define HH503_MAC_CFG_AC_VO_MU_EDCA_TIMER_CLR_EN_LEN    1
#define HH503_MAC_CFG_AC_VO_MU_EDCA_TIMER_CLR_EN_OFFSET    0
#define HH503_MAC_CFG_AC_VO_MU_EDCA_TIMER_CLR_EN_MASK    0x1
#define HH503_MAC_CFG_ANTI_INTF_TIMER_EN_LEN    1
#define HH503_MAC_CFG_ANTI_INTF_TIMER_EN_OFFSET    0
#define HH503_MAC_CFG_ANTI_INTF_TIMER_EN_MASK    0x1
#define HH503_MAC_CFG_MU_EDCA_SW_TRIG_LEN    4
#define HH503_MAC_CFG_MU_EDCA_SW_TRIG_OFFSET    0
#define HH503_MAC_CFG_MU_EDCA_SW_TRIG_MASK    0xf
#define HH503_MAC_RPT_MAC_RX_MODE_LEN    1
#define HH503_MAC_RPT_MAC_RX_MODE_OFFSET    26
#define HH503_MAC_RPT_MAC_RX_MODE_MASK    0x4000000
#define HH503_MAC_RPT_MAC_TX_MODE_LEN    1
#define HH503_MAC_RPT_MAC_TX_MODE_OFFSET    25
#define HH503_MAC_RPT_MAC_TX_MODE_MASK    0x2000000
#define HH503_MAC_RPT_COEX_BT_20DBM_REQ_LEN    1
#define HH503_MAC_RPT_COEX_BT_20DBM_REQ_OFFSET    24
#define HH503_MAC_RPT_COEX_BT_20DBM_REQ_MASK    0x1000000
#define HH503_MAC_RPT_COEX_MODE_SELECT_LEN    1
#define HH503_MAC_RPT_COEX_MODE_SELECT_OFFSET    23
#define HH503_MAC_RPT_COEX_MODE_SELECT_MASK    0x800000
#define HH503_MAC_RPT_COEX_RX_ABORT_MODE_LEN    1
#define HH503_MAC_RPT_COEX_RX_ABORT_MODE_OFFSET    20
#define HH503_MAC_RPT_COEX_RX_ABORT_MODE_MASK    0x100000
#define HH503_MAC_RPT_COEX_TX_ABORT_MODE_LEN    1
#define HH503_MAC_RPT_COEX_TX_ABORT_MODE_OFFSET    19
#define HH503_MAC_RPT_COEX_TX_ABORT_MODE_MASK    0x80000
#define HH503_MAC_RPT_COEX_RX_ABORT_STATE_LEN    1
#define HH503_MAC_RPT_COEX_RX_ABORT_STATE_OFFSET    18
#define HH503_MAC_RPT_COEX_RX_ABORT_STATE_MASK    0x40000
#define HH503_MAC_RPT_COEX_TX_ABORT_STATE_LEN    1
#define HH503_MAC_RPT_COEX_TX_ABORT_STATE_OFFSET    17
#define HH503_MAC_RPT_COEX_TX_ABORT_STATE_MASK    0x20000
#define HH503_MAC_RPT_COEX_ABORT_PREEMPT_TIME_OUT_LEN    1
#define HH503_MAC_RPT_COEX_ABORT_PREEMPT_TIME_OUT_OFFSET    16
#define HH503_MAC_RPT_COEX_ABORT_PREEMPT_TIME_OUT_MASK    0x10000
#define HH503_MAC_RPT_COEX_ABORT_PREEMPT_DONE_LEN    1
#define HH503_MAC_RPT_COEX_ABORT_PREEMPT_DONE_OFFSET    15
#define HH503_MAC_RPT_COEX_ABORT_PREEMPT_DONE_MASK    0x8000
#define HH503_MAC_RPT_COEX_ABORT_POST_PREEMPT_DONE_LEN    1
#define HH503_MAC_RPT_COEX_ABORT_POST_PREEMPT_DONE_OFFSET    14
#define HH503_MAC_RPT_COEX_ABORT_POST_PREEMPT_DONE_MASK    0x4000
#define HH503_MAC_ONE_PKT_NULL_DATA_SUCCESS_LEN    1
#define HH503_MAC_ONE_PKT_NULL_DATA_SUCCESS_OFFSET    13
#define HH503_MAC_ONE_PKT_NULL_DATA_SUCCESS_MASK    0x2000
#define HH503_MAC_ONE_PKT_SELF_CTS_SUCCESS_LEN    1
#define HH503_MAC_ONE_PKT_SELF_CTS_SUCCESS_OFFSET    12
#define HH503_MAC_ONE_PKT_SELF_CTS_SUCCESS_MASK    0x1000
#define HH503_MAC_MAC_IN_ONE_PACKET_MODE_LEN    1
#define HH503_MAC_MAC_IN_ONE_PACKET_MODE_OFFSET    11
#define HH503_MAC_MAC_IN_ONE_PACKET_MODE_MASK    0x800
#define HH503_MAC_BCN_TX_PREV_TXED_FLAG_LEN    3
#define HH503_MAC_BCN_TX_PREV_TXED_FLAG_OFFSET    6
#define HH503_MAC_BCN_TX_PREV_TXED_FLAG_MASK    0x1c0
#define HH503_MAC_TX_SUSPEND_STATE_LEN    1
#define HH503_MAC_TX_SUSPEND_STATE_OFFSET    5
#define HH503_MAC_TX_SUSPEND_STATE_MASK    0x20
#define HH503_MAC_CCA_SEC_20M_LEN    1
#define HH503_MAC_CCA_SEC_20M_OFFSET    1
#define HH503_MAC_CCA_SEC_20M_MASK    0x2
#define HH503_MAC_CCA_PRI_20M_LEN    1
#define HH503_MAC_CCA_PRI_20M_OFFSET    0
#define HH503_MAC_CCA_PRI_20M_MASK    0x1
#define HH503_MAC_RPT_INTR_HE_ROM_UPDATE_LEN    1
#define HH503_MAC_RPT_INTR_HE_ROM_UPDATE_OFFSET    31
#define HH503_MAC_RPT_INTR_HE_ROM_UPDATE_MASK    0x80000000
#define HH503_MAC_RPT_INTR_RX_TRIG_FRM_LEN    1
#define HH503_MAC_RPT_INTR_RX_TRIG_FRM_OFFSET    30
#define HH503_MAC_RPT_INTR_RX_TRIG_FRM_MASK    0x40000000
#define HH503_MAC_RPT_INTR_BCN_NO_FRM_LEN    1
#define HH503_MAC_RPT_INTR_BCN_NO_FRM_OFFSET    29
#define HH503_MAC_RPT_INTR_BCN_NO_FRM_MASK    0x20000000
#define HH503_MAC_RPT_INTR_FTM_LEN    1
#define HH503_MAC_RPT_INTR_FTM_OFFSET    28
#define HH503_MAC_RPT_INTR_FTM_MASK    0x10000000
#define HH503_MAC_RPT_TX_VECTOR_DATA_INTR_LEN    1
#define HH503_MAC_RPT_TX_VECTOR_DATA_INTR_OFFSET    27
#define HH503_MAC_RPT_TX_VECTOR_DATA_INTR_MASK    0x8000000
#define HH503_MAC_RPT_PHY_RX_PSDU_DONE_LEN    1
#define HH503_MAC_RPT_PHY_RX_PSDU_DONE_OFFSET    26
#define HH503_MAC_RPT_PHY_RX_PSDU_DONE_MASK    0x4000000
#define HH503_MAC_RPT_INTR_P2P_ABSENT_END_LEN    1
#define HH503_MAC_RPT_INTR_P2P_ABSENT_END_OFFSET    25
#define HH503_MAC_RPT_INTR_P2P_ABSENT_END_MASK    0x2000000
#define HH503_MAC_RPT_INTR_P2P_ABSENT_START_LEN    1
#define HH503_MAC_RPT_INTR_P2P_ABSENT_START_OFFSET    24
#define HH503_MAC_RPT_INTR_P2P_ABSENT_START_MASK    0x1000000
#define HH503_MAC_RPT_INTR_VAP2_WAIT_BCN_TIMEOUT_LEN    1
#define HH503_MAC_RPT_INTR_VAP2_WAIT_BCN_TIMEOUT_OFFSET    23
#define HH503_MAC_RPT_INTR_VAP2_WAIT_BCN_TIMEOUT_MASK    0x800000
#define HH503_MAC_RPT_INTR_VAP1_WAIT_BCN_TIMEOUT_LEN    1
#define HH503_MAC_RPT_INTR_VAP1_WAIT_BCN_TIMEOUT_OFFSET    22
#define HH503_MAC_RPT_INTR_VAP1_WAIT_BCN_TIMEOUT_MASK    0x400000
#define HH503_MAC_RPT_INTR_VAP0_WAIT_BCN_TIMEOUT_LEN    1
#define HH503_MAC_RPT_INTR_VAP0_WAIT_BCN_TIMEOUT_OFFSET    21
#define HH503_MAC_RPT_INTR_VAP0_WAIT_BCN_TIMEOUT_MASK    0x200000
#define HH503_MAC_RPT_INTR_P2P_NOA_ABSENT_END_LEN    1
#define HH503_MAC_RPT_INTR_P2P_NOA_ABSENT_END_OFFSET    20
#define HH503_MAC_RPT_INTR_P2P_NOA_ABSENT_END_MASK    0x100000
#define HH503_MAC_RPT_INTR_P2P_NOA_ABSENT_START_LEN    1
#define HH503_MAC_RPT_INTR_P2P_NOA_ABSENT_START_OFFSET    19
#define HH503_MAC_RPT_INTR_P2P_NOA_ABSENT_START_MASK    0x80000
#define HH503_MAC_RPT_INTR_P2P_CT_WINDOW_END_LEN    1
#define HH503_MAC_RPT_INTR_P2P_CT_WINDOW_END_OFFSET    18
#define HH503_MAC_RPT_INTR_P2P_CT_WINDOW_END_MASK    0x40000
#define HH503_MAC_RPT_INTR_CH_STATISTIC_DONE_LEN    1
#define HH503_MAC_RPT_INTR_CH_STATISTIC_DONE_OFFSET    17
#define HH503_MAC_RPT_INTR_CH_STATISTIC_DONE_MASK    0x20000
#define HH503_MAC_RPT_INTR_MODE_SELECT_END_LEN    1
#define HH503_MAC_RPT_INTR_MODE_SELECT_END_OFFSET    16
#define HH503_MAC_RPT_INTR_MODE_SELECT_END_MASK    0x10000
#define HH503_MAC_RPT_INTR_ABORT_DONE_LEN    1
#define HH503_MAC_RPT_INTR_ABORT_DONE_OFFSET    15
#define HH503_MAC_RPT_INTR_ABORT_DONE_MASK    0x8000
#define HH503_MAC_RPT_INTR_ONE_PACKET_DONE_LEN    1
#define HH503_MAC_RPT_INTR_ONE_PACKET_DONE_OFFSET    14
#define HH503_MAC_RPT_INTR_ONE_PACKET_DONE_MASK    0x4000
#define HH503_MAC_RPT_INTR_CSI_DONE_LEN    1
#define HH503_MAC_RPT_INTR_CSI_DONE_OFFSET    13
#define HH503_MAC_RPT_INTR_CSI_DONE_MASK    0x2000
#define HH503_MAC_RPT_INTR_TX_SUSPENDED_LEN    1
#define HH503_MAC_RPT_INTR_TX_SUSPENDED_OFFSET    12
#define HH503_MAC_RPT_INTR_TX_SUSPENDED_MASK    0x1000
#define HH503_MAC_RPT_INTR_ABORT_END_LEN    1
#define HH503_MAC_RPT_INTR_ABORT_END_OFFSET    10
#define HH503_MAC_RPT_INTR_ABORT_END_MASK    0x400
#define HH503_MAC_RPT_INTR_ABORT_START_LEN    1
#define HH503_MAC_RPT_INTR_ABORT_START_OFFSET    9
#define HH503_MAC_RPT_INTR_ABORT_START_MASK    0x200
#define HH503_MAC_RPT_INTR_VAP0_TBTT_LEN    1
#define HH503_MAC_RPT_INTR_VAP0_TBTT_OFFSET    8
#define HH503_MAC_RPT_INTR_VAP0_TBTT_MASK    0x100
#define HH503_MAC_RPT_INTR_VAP1_TBTT_LEN    1
#define HH503_MAC_RPT_INTR_VAP1_TBTT_OFFSET    7
#define HH503_MAC_RPT_INTR_VAP1_TBTT_MASK    0x80
#define HH503_MAC_RPT_INTR_VAP2_TBTT_LEN    1
#define HH503_MAC_RPT_INTR_VAP2_TBTT_OFFSET    6
#define HH503_MAC_RPT_INTR_VAP2_TBTT_MASK    0x40
#define HH503_MAC_RPT_SOUNDING_INTR_LEN    1
#define HH503_MAC_RPT_SOUNDING_INTR_OFFSET    4
#define HH503_MAC_RPT_SOUNDING_INTR_MASK    0x10
#define HH503_MAC_RPT_INTR_ERROR_LEN    1
#define HH503_MAC_RPT_INTR_ERROR_OFFSET    3
#define HH503_MAC_RPT_INTR_ERROR_MASK    0x8
#define HH503_MAC_RPT_INTR_RX_HIPRI_COMPLETE_LEN    1
#define HH503_MAC_RPT_INTR_RX_HIPRI_COMPLETE_OFFSET    2
#define HH503_MAC_RPT_INTR_RX_HIPRI_COMPLETE_MASK    0x4
#define HH503_MAC_RPT_INTR_TX_COMPLETE_LEN    1
#define HH503_MAC_RPT_INTR_TX_COMPLETE_OFFSET    1
#define HH503_MAC_RPT_INTR_TX_COMPLETE_MASK    0x2
#define HH503_MAC_RPT_INTR_RX_NORM_COMPLETE_LEN    1
#define HH503_MAC_RPT_INTR_RX_NORM_COMPLETE_OFFSET    0
#define HH503_MAC_RPT_INTR_RX_NORM_COMPLETE_MASK    0x1
#define HH503_MAC_RPT_ERR_RX_OVERLAP_ERR_LEN    1
#define HH503_MAC_RPT_ERR_RX_OVERLAP_ERR_OFFSET    30
#define HH503_MAC_RPT_ERR_RX_OVERLAP_ERR_MASK    0x40000000
#define HH503_MAC_RPT_ERR_UNEXPECTED_RX_DESC_ADDR_LEN    1
#define HH503_MAC_RPT_ERR_UNEXPECTED_RX_DESC_ADDR_OFFSET    29
#define HH503_MAC_RPT_ERR_UNEXPECTED_RX_DESC_ADDR_MASK    0x20000000
#define HH503_MAC_RPT_ERR_INTR_FIFO_UNEXPECTED_READ_LEN    1
#define HH503_MAC_RPT_ERR_INTR_FIFO_UNEXPECTED_READ_OFFSET    28
#define HH503_MAC_RPT_ERR_INTR_FIFO_UNEXPECTED_READ_MASK    0x10000000
#define HH503_MAC_RPT_ERR_BEACON_MISS_LEN    1
#define HH503_MAC_RPT_ERR_BEACON_MISS_OFFSET    27
#define HH503_MAC_RPT_ERR_BEACON_MISS_MASK    0x8000000
#define HH503_MAC_RPT_TB_INTR_ERR_LEN    1
#define HH503_MAC_RPT_TB_INTR_ERR_OFFSET    26
#define HH503_MAC_RPT_TB_INTR_ERR_MASK    0x4000000
#define HH503_MAC_RPT_ERR_CCA_TIME_OUT_LEN    1
#define HH503_MAC_RPT_ERR_CCA_TIME_OUT_OFFSET    25
#define HH503_MAC_RPT_ERR_CCA_TIME_OUT_MASK    0x2000000
#define HH503_MAC_RPT_ERR_MATRIX_CALC_TIME_OUT_LEN    1
#define HH503_MAC_RPT_ERR_MATRIX_CALC_TIME_OUT_OFFSET    24
#define HH503_MAC_RPT_ERR_MATRIX_CALC_TIME_OUT_MASK    0x1000000
#define HH503_MAC_RPT_ERR_TX_HIPRI_Q_OVERRUN_LEN    1
#define HH503_MAC_RPT_ERR_TX_HIPRI_Q_OVERRUN_OFFSET    23
#define HH503_MAC_RPT_ERR_TX_HIPRI_Q_OVERRUN_MASK    0x800000
#define HH503_MAC_RPT_ERR_TX_ACVO_Q_OVERRUN_LEN    1
#define HH503_MAC_RPT_ERR_TX_ACVO_Q_OVERRUN_OFFSET    22
#define HH503_MAC_RPT_ERR_TX_ACVO_Q_OVERRUN_MASK    0x400000
#define HH503_MAC_RPT_ERR_TX_ACVI_Q_OVERRUN_LEN    1
#define HH503_MAC_RPT_ERR_TX_ACVI_Q_OVERRUN_OFFSET    21
#define HH503_MAC_RPT_ERR_TX_ACVI_Q_OVERRUN_MASK    0x200000
#define HH503_MAC_RPT_ERR_TX_ACBE_Q_OVERRUN_LEN    1
#define HH503_MAC_RPT_ERR_TX_ACBE_Q_OVERRUN_OFFSET    20
#define HH503_MAC_RPT_ERR_TX_ACBE_Q_OVERRUN_MASK    0x100000
#define HH503_MAC_RPT_ERR_TX_ACBK_Q_OVERRUN_LEN    1
#define HH503_MAC_RPT_ERR_TX_ACBK_Q_OVERRUN_OFFSET    19
#define HH503_MAC_RPT_ERR_TX_ACBK_Q_OVERRUN_MASK    0x80000
#define HH503_MAC_RPT_ERR_BUS_WADDR_ERR_LEN    1
#define HH503_MAC_RPT_ERR_BUS_WADDR_ERR_OFFSET    18
#define HH503_MAC_RPT_ERR_BUS_WADDR_ERR_MASK    0x40000
#define HH503_MAC_RPT_ERR_BUS_WLEN_ERR_LEN    1
#define HH503_MAC_RPT_ERR_BUS_WLEN_ERR_OFFSET    17
#define HH503_MAC_RPT_ERR_BUS_WLEN_ERR_MASK    0x20000
#define HH503_MAC_RPT_ERR_BUS_RADDR_ERR_LEN    1
#define HH503_MAC_RPT_ERR_BUS_RADDR_ERR_OFFSET    16
#define HH503_MAC_RPT_ERR_BUS_RADDR_ERR_MASK    0x10000
#define HH503_MAC_RPT_ERR_BUS_RLEN_ERR_LEN    1
#define HH503_MAC_RPT_ERR_BUS_RLEN_ERR_OFFSET    15
#define HH503_MAC_RPT_ERR_BUS_RLEN_ERR_MASK    0x8000
#define HH503_MAC_RPT_ERR_UNEXPECTED_HIRX_Q_EMPTY_LEN    1
#define HH503_MAC_RPT_ERR_UNEXPECTED_HIRX_Q_EMPTY_OFFSET    14
#define HH503_MAC_RPT_ERR_UNEXPECTED_HIRX_Q_EMPTY_MASK    0x4000
#define HH503_MAC_RPT_ERR_UNEXPECTED_RX_Q_EMPTY_LEN    1
#define HH503_MAC_RPT_ERR_UNEXPECTED_RX_Q_EMPTY_OFFSET    13
#define HH503_MAC_RPT_ERR_UNEXPECTED_RX_Q_EMPTY_MASK    0x2000
#define HH503_MAC_RPT_ERR_HIRX_INTR_FIFO_OVERRUN_LEN    1
#define HH503_MAC_RPT_ERR_HIRX_INTR_FIFO_OVERRUN_OFFSET    12
#define HH503_MAC_RPT_ERR_HIRX_INTR_FIFO_OVERRUN_MASK    0x1000
#define HH503_MAC_RPT_ERR_RX_INTR_FIFO_OVERRUN_LEN    1
#define HH503_MAC_RPT_ERR_RX_INTR_FIFO_OVERRUN_OFFSET    11
#define HH503_MAC_RPT_ERR_RX_INTR_FIFO_OVERRUN_MASK    0x800
#define HH503_MAC_RPT_ERR_TX_INTR_FIFO_OVERRUN_LEN    1
#define HH503_MAC_RPT_ERR_TX_INTR_FIFO_OVERRUN_OFFSET    10
#define HH503_MAC_RPT_ERR_TX_INTR_FIFO_OVERRUN_MASK    0x400
#define HH503_MAC_RPT_ERR_TX_HANDLER_ST_TIMEOUT_LEN    1
#define HH503_MAC_RPT_ERR_TX_HANDLER_ST_TIMEOUT_OFFSET    9
#define HH503_MAC_RPT_ERR_TX_HANDLER_ST_TIMEOUT_MASK    0x200
#define HH503_MAC_RPT_ERR_RX_HANDLER_ST_TIMEOUT_LEN    1
#define HH503_MAC_RPT_ERR_RX_HANDLER_ST_TIMEOUT_OFFSET    8
#define HH503_MAC_RPT_ERR_RX_HANDLER_ST_TIMEOUT_MASK    0x100
#define HH503_MAC_RPT_ERR_TX_FSM_ST_TIMEOUT_LEN    1
#define HH503_MAC_RPT_ERR_TX_FSM_ST_TIMEOUT_OFFSET    7
#define HH503_MAC_RPT_ERR_TX_FSM_ST_TIMEOUT_MASK    0x80
#define HH503_MAC_RPT_ERR_RX_FSM_ST_TIMEOUT_LEN    1
#define HH503_MAC_RPT_ERR_RX_FSM_ST_TIMEOUT_OFFSET    6
#define HH503_MAC_RPT_ERR_RX_FSM_ST_TIMEOUT_MASK    0x40
#define HH503_MAC_RPT_ERR_TX_DATAFLOW_BREAK_LEN    1
#define HH503_MAC_RPT_ERR_TX_DATAFLOW_BREAK_OFFSET    5
#define HH503_MAC_RPT_ERR_TX_DATAFLOW_BREAK_MASK    0x20
#define HH503_MAC_RPT_ERR_PHY_RX_FIFO_OVERRUN_LEN    1
#define HH503_MAC_RPT_ERR_PHY_RX_FIFO_OVERRUN_OFFSET    4
#define HH503_MAC_RPT_ERR_PHY_RX_FIFO_OVERRUN_MASK    0x10
#define HH503_MAC_RPT_ERR_PHY_TRLR_TIME_OUT_LEN    1
#define HH503_MAC_RPT_ERR_PHY_TRLR_TIME_OUT_OFFSET    3
#define HH503_MAC_RPT_ERR_PHY_TRLR_TIME_OUT_MASK    0x8
#define HH503_MAC_RPT_ERR_BA_ENTRY_NOT_FOUND_LEN    1
#define HH503_MAC_RPT_ERR_BA_ENTRY_NOT_FOUND_OFFSET    2
#define HH503_MAC_RPT_ERR_BA_ENTRY_NOT_FOUND_MASK    0x4
#define HH503_MAC_RPT_ERR_TX_VECTOR_ERR_LEN    1
#define HH503_MAC_RPT_ERR_TX_VECTOR_ERR_OFFSET    1
#define HH503_MAC_RPT_ERR_TX_VECTOR_ERR_MASK    0x2
#define HH503_MAC_RPT_ERR_PARA_CFG_ERR_LEN    1
#define HH503_MAC_RPT_ERR_PARA_CFG_ERR_OFFSET    0
#define HH503_MAC_RPT_ERR_PARA_CFG_ERR_MASK    0x1
#define HH503_MAC_RPT_ERR_BUS_RW_TIMEOUT_LEN    1
#define HH503_MAC_RPT_ERR_BUS_RW_TIMEOUT_OFFSET    13
#define HH503_MAC_RPT_ERR_BUS_RW_TIMEOUT_MASK    0x2000
#define HH503_MAC_RPT_ERR_OBSS_NAV_PROT_LEN    1
#define HH503_MAC_RPT_ERR_OBSS_NAV_PROT_OFFSET    12
#define HH503_MAC_RPT_ERR_OBSS_NAV_PROT_MASK    0x1000
#define HH503_MAC_RPT_ERR_BSS_NAV_PROT_LEN    1
#define HH503_MAC_RPT_ERR_BSS_NAV_PROT_OFFSET    11
#define HH503_MAC_RPT_ERR_BSS_NAV_PROT_MASK    0x800
#define HH503_MAC_RPT_ERR_TX_BC_Q_OVERRUN_LEN    1
#define HH503_MAC_RPT_ERR_TX_BC_Q_OVERRUN_OFFSET    10
#define HH503_MAC_RPT_ERR_TX_BC_Q_OVERRUN_MASK    0x400
#define HH503_MAC_RPT_ERR_PARA_CFG_4ERR_LEN    1
#define HH503_MAC_RPT_ERR_PARA_CFG_4ERR_OFFSET    9
#define HH503_MAC_RPT_ERR_PARA_CFG_4ERR_MASK    0x200
#define HH503_MAC_RPT_ERR_EDCA_ST_TIMEOUT_LEN    1
#define HH503_MAC_RPT_ERR_EDCA_ST_TIMEOUT_OFFSET    8
#define HH503_MAC_RPT_ERR_EDCA_ST_TIMEOUT_MASK    0x100
#define HH503_MAC_RPT_ERR_PARA_CFG_3ERR_LEN    1
#define HH503_MAC_RPT_ERR_PARA_CFG_3ERR_OFFSET    7
#define HH503_MAC_RPT_ERR_PARA_CFG_3ERR_MASK    0x80
#define HH503_MAC_RPT_ERR_PARA_CFG_2ERR_LEN    1
#define HH503_MAC_RPT_ERR_PARA_CFG_2ERR_OFFSET    6
#define HH503_MAC_RPT_ERR_PARA_CFG_2ERR_MASK    0x40
#define HH503_MAC_RPT_ERR_RX_SMALL_Q_EMPTY_LEN    1
#define HH503_MAC_RPT_ERR_RX_SMALL_Q_EMPTY_OFFSET    5
#define HH503_MAC_RPT_ERR_RX_SMALL_Q_EMPTY_MASK    0x20
#define HH503_MAC_RPT_ERR_TX_HIPRI_BACKOFF_TIMEOUT_LEN    1
#define HH503_MAC_RPT_ERR_TX_HIPRI_BACKOFF_TIMEOUT_OFFSET    4
#define HH503_MAC_RPT_ERR_TX_HIPRI_BACKOFF_TIMEOUT_MASK    0x10
#define HH503_MAC_RPT_ERR_TX_ACVO_BACKOFF_TIMEOUT_LEN    1
#define HH503_MAC_RPT_ERR_TX_ACVO_BACKOFF_TIMEOUT_OFFSET    3
#define HH503_MAC_RPT_ERR_TX_ACVO_BACKOFF_TIMEOUT_MASK    0x8
#define HH503_MAC_RPT_ERR_TX_ACVI_BACKOFF_TIMEOUT_LEN    1
#define HH503_MAC_RPT_ERR_TX_ACVI_BACKOFF_TIMEOUT_OFFSET    2
#define HH503_MAC_RPT_ERR_TX_ACVI_BACKOFF_TIMEOUT_MASK    0x4
#define HH503_MAC_RPT_ERR_TX_ACBK_BACKOFF_TIMEOUT_LEN    1
#define HH503_MAC_RPT_ERR_TX_ACBK_BACKOFF_TIMEOUT_OFFSET    1
#define HH503_MAC_RPT_ERR_TX_ACBK_BACKOFF_TIMEOUT_MASK    0x2
#define HH503_MAC_RPT_ERR_TX_ACBE_BACKOFF_TIMEOUT_LEN    1
#define HH503_MAC_RPT_ERR_TX_ACBE_BACKOFF_TIMEOUT_OFFSET    0
#define HH503_MAC_RPT_ERR_TX_ACBE_BACKOFF_TIMEOUT_MASK    0x1
#define HH503_MAC_RX_HIPRI_Q_CURR_PTR_LEN    32
#define HH503_MAC_RX_HIPRI_Q_CURR_PTR_OFFSET    0
#define HH503_MAC_RX_HIPRI_Q_CURR_PTR_MASK    0xffffffff
#define HH503_MAC_RX_NORM_Q_CURR_PTR_LEN    32
#define HH503_MAC_RX_NORM_Q_CURR_PTR_OFFSET    0
#define HH503_MAC_RX_NORM_Q_CURR_PTR_MASK    0xffffffff
#define HH503_MAC_RX_SMALL_Q_CURR_PTR_LEN    32
#define HH503_MAC_RX_SMALL_Q_CURR_PTR_OFFSET    0
#define HH503_MAC_RX_SMALL_Q_CURR_PTR_MASK    0xffffffff
#define HH503_MAC_RPT_RX_HIPRI_FRAME_TYPE_LEN    6
#define HH503_MAC_RPT_RX_HIPRI_FRAME_TYPE_OFFSET    24
#define HH503_MAC_RPT_RX_HIPRI_FRAME_TYPE_MASK    0x3f000000
#define HH503_MAC_RX_HIPRI_BUFF_CNT_LEN    8
#define HH503_MAC_RX_HIPRI_BUFF_CNT_OFFSET    16
#define HH503_MAC_RX_HIPRI_BUFF_CNT_MASK    0xff0000
#define HH503_MAC_RX_SMALL_BUFF_CNT_LEN    6
#define HH503_MAC_RX_SMALL_BUFF_CNT_OFFSET    8
#define HH503_MAC_RX_SMALL_BUFF_CNT_MASK    0x3f00
#define HH503_MAC_RX_NORM_BUFF_CNT_LEN    6
#define HH503_MAC_RX_NORM_BUFF_CNT_OFFSET    0
#define HH503_MAC_RX_NORM_BUFF_CNT_MASK    0x3f
#define HH503_MAC_RX_HIPRI_BUFF_PTR_LEN    32
#define HH503_MAC_RX_HIPRI_BUFF_PTR_OFFSET    0
#define HH503_MAC_RX_HIPRI_BUFF_PTR_MASK    0xffffffff
#define HH503_MAC_RX_NORM_BUFF_PTR_LEN    32
#define HH503_MAC_RX_NORM_BUFF_PTR_OFFSET    0
#define HH503_MAC_RX_NORM_BUFF_PTR_MASK    0xffffffff
#define HH503_MAC_RX_SMALL_BUFF_PTR_LEN    32
#define HH503_MAC_RX_SMALL_BUFF_PTR_OFFSET    0
#define HH503_MAC_RX_SMALL_BUFF_PTR_MASK    0xffffffff
#define HH503_MAC_RPT_TX_PDET_CH_LEN    1
#define HH503_MAC_RPT_TX_PDET_CH_OFFSET    29
#define HH503_MAC_RPT_TX_PDET_CH_MASK    0x20000000
#define HH503_MAC_RPT_TX_PDET_EN_LEN    1
#define HH503_MAC_RPT_TX_PDET_EN_OFFSET    28
#define HH503_MAC_RPT_TX_PDET_EN_MASK    0x10000000
#define HH503_MAC_RPT_TX_PDET_VAL_LEN    10
#define HH503_MAC_RPT_TX_PDET_VAL_OFFSET    16
#define HH503_MAC_RPT_TX_PDET_VAL_MASK    0x3ff0000
#define HH503_MAC_TX_BUFF_CNT_LEN    6
#define HH503_MAC_TX_BUFF_CNT_OFFSET    0
#define HH503_MAC_TX_BUFF_CNT_MASK    0x3f
#define HH503_MAC_TX_BUFF_PTR_LEN    32
#define HH503_MAC_TX_BUFF_PTR_OFFSET    0
#define HH503_MAC_TX_BUFF_PTR_MASK    0xffffffff
#define HH503_MAC_AC_BE_Q_CURR_PTR_LEN    32
#define HH503_MAC_AC_BE_Q_CURR_PTR_OFFSET    0
#define HH503_MAC_AC_BE_Q_CURR_PTR_MASK    0xffffffff
#define HH503_MAC_AC_BK_Q_CURR_PTR_LEN    32
#define HH503_MAC_AC_BK_Q_CURR_PTR_OFFSET    0
#define HH503_MAC_AC_BK_Q_CURR_PTR_MASK    0xffffffff
#define HH503_MAC_AC_VI_Q_CURR_PTR_LEN    32
#define HH503_MAC_AC_VI_Q_CURR_PTR_OFFSET    0
#define HH503_MAC_AC_VI_Q_CURR_PTR_MASK    0xffffffff
#define HH503_MAC_AC_VO_Q_CURR_PTR_LEN    32
#define HH503_MAC_AC_VO_Q_CURR_PTR_OFFSET    0
#define HH503_MAC_AC_VO_Q_CURR_PTR_MASK    0xffffffff
#define HH503_MAC_TX_HIPRI_Q_CURR_PTR_LEN    32
#define HH503_MAC_TX_HIPRI_Q_CURR_PTR_OFFSET    0
#define HH503_MAC_TX_HIPRI_Q_CURR_PTR_MASK    0xffffffff
#define HH503_MAC_TX_BC_Q_CURR_PTR_LEN    32
#define HH503_MAC_TX_BC_Q_CURR_PTR_OFFSET    0
#define HH503_MAC_TX_BC_Q_CURR_PTR_MASK    0xffffffff
#define HH503_MAC_RPT_TX_BC_LINK_REMAIN_NUM_LEN    4
#define HH503_MAC_RPT_TX_BC_LINK_REMAIN_NUM_OFFSET    4
#define HH503_MAC_RPT_TX_BC_LINK_REMAIN_NUM_MASK    0xf0
#define HH503_MAC_TX_BC_Q_FULL_LEN    1
#define HH503_MAC_TX_BC_Q_FULL_OFFSET    1
#define HH503_MAC_TX_BC_Q_FULL_MASK    0x2
#define HH503_MAC_TX_BC_Q_EMPTY_LEN    1
#define HH503_MAC_TX_BC_Q_EMPTY_OFFSET    0
#define HH503_MAC_TX_BC_Q_EMPTY_MASK    0x1
#define HH503_MAC_RPT_HIPRI_LINK_REMAIN_NUM_LEN    4
#define HH503_MAC_RPT_HIPRI_LINK_REMAIN_NUM_OFFSET    28
#define HH503_MAC_RPT_HIPRI_LINK_REMAIN_NUM_MASK    0xf0000000
#define HH503_MAC_RPT_AC_VO_LINK_REMAIN_NUM_LEN    4
#define HH503_MAC_RPT_AC_VO_LINK_REMAIN_NUM_OFFSET    24
#define HH503_MAC_RPT_AC_VO_LINK_REMAIN_NUM_MASK    0xf000000
#define HH503_MAC_RPT_AC_VI_LINK_REMAIN_NUM_LEN    4
#define HH503_MAC_RPT_AC_VI_LINK_REMAIN_NUM_OFFSET    20
#define HH503_MAC_RPT_AC_VI_LINK_REMAIN_NUM_MASK    0xf00000
#define HH503_MAC_RPT_AC_BK_LINK_REMAIN_NUM_LEN    4
#define HH503_MAC_RPT_AC_BK_LINK_REMAIN_NUM_OFFSET    16
#define HH503_MAC_RPT_AC_BK_LINK_REMAIN_NUM_MASK    0xf0000
#define HH503_MAC_RPT_AC_BE_LINK_REMAIN_NUM_LEN    4
#define HH503_MAC_RPT_AC_BE_LINK_REMAIN_NUM_OFFSET    12
#define HH503_MAC_RPT_AC_BE_LINK_REMAIN_NUM_MASK    0xf000
#define HH503_MAC_TX_HIPRI_Q_FULL_LEN    1
#define HH503_MAC_TX_HIPRI_Q_FULL_OFFSET    9
#define HH503_MAC_TX_HIPRI_Q_FULL_MASK    0x200
#define HH503_MAC_TX_HIPRI_Q_EMPTY_LEN    1
#define HH503_MAC_TX_HIPRI_Q_EMPTY_OFFSET    8
#define HH503_MAC_TX_HIPRI_Q_EMPTY_MASK    0x100
#define HH503_MAC_AC_VO_Q_FULL_LEN    1
#define HH503_MAC_AC_VO_Q_FULL_OFFSET    7
#define HH503_MAC_AC_VO_Q_FULL_MASK    0x80
#define HH503_MAC_AC_VO_Q_EMPTY_LEN    1
#define HH503_MAC_AC_VO_Q_EMPTY_OFFSET    6
#define HH503_MAC_AC_VO_Q_EMPTY_MASK    0x40
#define HH503_MAC_AC_VI_Q_FULL_LEN    1
#define HH503_MAC_AC_VI_Q_FULL_OFFSET    5
#define HH503_MAC_AC_VI_Q_FULL_MASK    0x20
#define HH503_MAC_AC_VI_Q_EMPTY_LEN    1
#define HH503_MAC_AC_VI_Q_EMPTY_OFFSET    4
#define HH503_MAC_AC_VI_Q_EMPTY_MASK    0x10
#define HH503_MAC_AC_BK_Q_FULL_LEN    1
#define HH503_MAC_AC_BK_Q_FULL_OFFSET    3
#define HH503_MAC_AC_BK_Q_FULL_MASK    0x8
#define HH503_MAC_AC_BK_Q_EMPTY_LEN    1
#define HH503_MAC_AC_BK_Q_EMPTY_OFFSET    2
#define HH503_MAC_AC_BK_Q_EMPTY_MASK    0x4
#define HH503_MAC_AC_BE_Q_FULL_LEN    1
#define HH503_MAC_AC_BE_Q_FULL_OFFSET    1
#define HH503_MAC_AC_BE_Q_FULL_MASK    0x2
#define HH503_MAC_AC_BE_Q_EMPTY_LEN    1
#define HH503_MAC_AC_BE_Q_EMPTY_OFFSET    0
#define HH503_MAC_AC_BE_Q_EMPTY_MASK    0x1
#define HH503_MAC_VAP0_DTIM_CURR_CNT_LEN    8
#define HH503_MAC_VAP0_DTIM_CURR_CNT_OFFSET    24
#define HH503_MAC_VAP0_DTIM_CURR_CNT_MASK    0xff000000
#define HH503_MAC_VAP0_LISTEN_CNT_LEN    8
#define HH503_MAC_VAP0_LISTEN_CNT_OFFSET    16
#define HH503_MAC_VAP0_LISTEN_CNT_MASK    0xff0000
#define HH503_MAC_RPT_VAP0_RX_BCN_PERIOD_LEN    16
#define HH503_MAC_RPT_VAP0_RX_BCN_PERIOD_OFFSET    0
#define HH503_MAC_RPT_VAP0_RX_BCN_PERIOD_MASK    0xffff
#define HH503_MAC_VAP0_TSF_CURR_VAL_MSB_LEN    32
#define HH503_MAC_VAP0_TSF_CURR_VAL_MSB_OFFSET    0
#define HH503_MAC_VAP0_TSF_CURR_VAL_MSB_MASK    0xffffffff
#define HH503_MAC_VAP0_TSF_CURR_VAL_LSB_LEN    32
#define HH503_MAC_VAP0_TSF_CURR_VAL_LSB_OFFSET    0
#define HH503_MAC_VAP0_TSF_CURR_VAL_LSB_MASK    0xffffffff
#define HH503_MAC_VAP0_TBTT_CURR_CNT_LEN    26
#define HH503_MAC_VAP0_TBTT_CURR_CNT_OFFSET    0
#define HH503_MAC_VAP0_TBTT_CURR_CNT_MASK    0x3ffffff
#define HH503_MAC_VAP1_TSF_CURR_VAL_MSB_LEN    32
#define HH503_MAC_VAP1_TSF_CURR_VAL_MSB_OFFSET    0
#define HH503_MAC_VAP1_TSF_CURR_VAL_MSB_MASK    0xffffffff
#define HH503_MAC_VAP1_TSF_CURR_VAL_LSB_LEN    32
#define HH503_MAC_VAP1_TSF_CURR_VAL_LSB_OFFSET    0
#define HH503_MAC_VAP1_TSF_CURR_VAL_LSB_MASK    0xffffffff
#define HH503_MAC_VAP1_TBTT_CURR_CNT_LEN    26
#define HH503_MAC_VAP1_TBTT_CURR_CNT_OFFSET    0
#define HH503_MAC_VAP1_TBTT_CURR_CNT_MASK    0x3ffffff
#define HH503_MAC_VAP1_DTIM_CURR_CNT_LEN    8
#define HH503_MAC_VAP1_DTIM_CURR_CNT_OFFSET    24
#define HH503_MAC_VAP1_DTIM_CURR_CNT_MASK    0xff000000
#define HH503_MAC_VAP1_LISTEN_CNT_LEN    8
#define HH503_MAC_VAP1_LISTEN_CNT_OFFSET    16
#define HH503_MAC_VAP1_LISTEN_CNT_MASK    0xff0000
#define HH503_MAC_RPT_VAP1_RX_BCN_PERIOD_LEN    16
#define HH503_MAC_RPT_VAP1_RX_BCN_PERIOD_OFFSET    0
#define HH503_MAC_RPT_VAP1_RX_BCN_PERIOD_MASK    0xffff
#define HH503_MAC_VAP2_TSF_CURR_VAL_MSB_LEN    32
#define HH503_MAC_VAP2_TSF_CURR_VAL_MSB_OFFSET    0
#define HH503_MAC_VAP2_TSF_CURR_VAL_MSB_MASK    0xffffffff
#define HH503_MAC_VAP2_TSF_CURR_VAL_LSB_LEN    32
#define HH503_MAC_VAP2_TSF_CURR_VAL_LSB_OFFSET    0
#define HH503_MAC_VAP2_TSF_CURR_VAL_LSB_MASK    0xffffffff
#define HH503_MAC_VAP2_TBTT_CURR_CNT_LEN    26
#define HH503_MAC_VAP2_TBTT_CURR_CNT_OFFSET    0
#define HH503_MAC_VAP2_TBTT_CURR_CNT_MASK    0x3ffffff
#define HH503_MAC_VAP2_DTIM_CURR_CNT_LEN    8
#define HH503_MAC_VAP2_DTIM_CURR_CNT_OFFSET    24
#define HH503_MAC_VAP2_DTIM_CURR_CNT_MASK    0xff000000
#define HH503_MAC_VAP2_LISTEN_CNT_LEN    8
#define HH503_MAC_VAP2_LISTEN_CNT_OFFSET    16
#define HH503_MAC_VAP2_LISTEN_CNT_MASK    0xff0000
#define HH503_MAC_RPT_VAP2_RX_BCN_PERIOD_LEN    16
#define HH503_MAC_RPT_VAP2_RX_BCN_PERIOD_OFFSET    0
#define HH503_MAC_RPT_VAP2_RX_BCN_PERIOD_MASK    0xffff
#define HH503_MAC_RPT_TSF_PULSE_TIMESTAMP_MSB_LEN    32
#define HH503_MAC_RPT_TSF_PULSE_TIMESTAMP_MSB_OFFSET    0
#define HH503_MAC_RPT_TSF_PULSE_TIMESTAMP_MSB_MASK    0xffffffff
#define HH503_MAC_RPT_TSF_PULSE_TIMESTAMP_LSB_LEN    32
#define HH503_MAC_RPT_TSF_PULSE_TIMESTAMP_LSB_OFFSET    0
#define HH503_MAC_RPT_TSF_PULSE_TIMESTAMP_LSB_MASK    0xffffffff
#define HH503_MAC_RPT_TSF_ADJ_DELTA_1D_LEN    16
#define HH503_MAC_RPT_TSF_ADJ_DELTA_1D_OFFSET    16
#define HH503_MAC_RPT_TSF_ADJ_DELTA_1D_MASK    0xffff0000
#define HH503_MAC_RPT_TSF_ADJ_DELTA_LEN    16
#define HH503_MAC_RPT_TSF_ADJ_DELTA_OFFSET    0
#define HH503_MAC_RPT_TSF_ADJ_DELTA_MASK    0xffff
#define HH503_MAC_RPT_TSF_RX_BCN_PRB_LEN    32
#define HH503_MAC_RPT_TSF_RX_BCN_PRB_OFFSET    0
#define HH503_MAC_RPT_TSF_RX_BCN_PRB_MASK    0xffffffff
#define HH503_MAC_RPT_TSF_RX_BCN_PRB_1D_LEN    32
#define HH503_MAC_RPT_TSF_RX_BCN_PRB_1D_OFFSET    0
#define HH503_MAC_RPT_TSF_RX_BCN_PRB_1D_MASK    0xffffffff
#define HH503_MAC_VAP2_BCN_MISS_MAX_CNT_LEN    8
#define HH503_MAC_VAP2_BCN_MISS_MAX_CNT_OFFSET    16
#define HH503_MAC_VAP2_BCN_MISS_MAX_CNT_MASK    0xff0000
#define HH503_MAC_VAP1_BCN_MISS_MAX_CNT_LEN    8
#define HH503_MAC_VAP1_BCN_MISS_MAX_CNT_OFFSET    8
#define HH503_MAC_VAP1_BCN_MISS_MAX_CNT_MASK    0xff00
#define HH503_MAC_VAP0_BCN_MISS_MAX_CNT_LEN    8
#define HH503_MAC_VAP0_BCN_MISS_MAX_CNT_OFFSET    0
#define HH503_MAC_VAP0_BCN_MISS_MAX_CNT_MASK    0xff
#define HH503_MAC_PRIMARY_20M_IDLE_CNT_LEN    26
#define HH503_MAC_PRIMARY_20M_IDLE_CNT_OFFSET    0
#define HH503_MAC_PRIMARY_20M_IDLE_CNT_MASK    0x3ffffff
#define HH503_MAC_PRIMARY_40M_IDLE_CNT_LEN    26
#define HH503_MAC_PRIMARY_40M_IDLE_CNT_OFFSET    0
#define HH503_MAC_PRIMARY_40M_IDLE_CNT_MASK    0x3ffffff
#define HH503_MAC_RPT_SEC_20M_IDLE_CNT_LEN    26
#define HH503_MAC_RPT_SEC_20M_IDLE_CNT_OFFSET    0
#define HH503_MAC_RPT_SEC_20M_IDLE_CNT_MASK    0x3ffffff
#define HH503_MAC_TX_PROGRESS_CNT_LEN    26
#define HH503_MAC_TX_PROGRESS_CNT_OFFSET    0
#define HH503_MAC_TX_PROGRESS_CNT_MASK    0x3ffffff
#define HH503_MAC_RX_PROGRESS_CNT_LEN    26
#define HH503_MAC_RX_PROGRESS_CNT_OFFSET    0
#define HH503_MAC_RX_PROGRESS_CNT_MASK    0x3ffffff
#define HH503_MAC_RPT_P2P_NOA_CNT_LEN    8
#define HH503_MAC_RPT_P2P_NOA_CNT_OFFSET    8
#define HH503_MAC_RPT_P2P_NOA_CNT_MASK    0xff00
#define HH503_MAC_P2P_NOA_STATUS_LEN    2
#define HH503_MAC_P2P_NOA_STATUS_OFFSET    1
#define HH503_MAC_P2P_NOA_STATUS_MASK    0x6
#define HH503_MAC_P2P_ABSENT_STATE_LEN    1
#define HH503_MAC_P2P_ABSENT_STATE_OFFSET    0
#define HH503_MAC_P2P_ABSENT_STATE_MASK    0x1
#define HH503_MAC_RPT_P2P_NOA_ABSENT_START_CNT_LEN    16
#define HH503_MAC_RPT_P2P_NOA_ABSENT_START_CNT_OFFSET    16
#define HH503_MAC_RPT_P2P_NOA_ABSENT_START_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_P2P_NOA_ABSENT_END_CNT_LEN    16
#define HH503_MAC_RPT_P2P_NOA_ABSENT_END_CNT_OFFSET    0
#define HH503_MAC_RPT_P2P_NOA_ABSENT_END_CNT_MASK    0xffff
#define HH503_MAC_RPT_P2P_NOA_ABSENT_TIME_LEN    32
#define HH503_MAC_RPT_P2P_NOA_ABSENT_TIME_OFFSET    0
#define HH503_MAC_RPT_P2P_NOA_ABSENT_TIME_MASK    0xffffffff
#define HH503_MAC_RPT_P2P_NOA_INTERVAL_CNT_LEN    32
#define HH503_MAC_RPT_P2P_NOA_INTERVAL_CNT_OFFSET    0
#define HH503_MAC_RPT_P2P_NOA_INTERVAL_CNT_MASK    0xffffffff
#define HH503_MAC_RPT_ENTER_INTRA_PPDU_PS_CNT_LEN    16
#define HH503_MAC_RPT_ENTER_INTRA_PPDU_PS_CNT_OFFSET    0
#define HH503_MAC_RPT_ENTER_INTRA_PPDU_PS_CNT_MASK    0xffff
#define HH503_MAC_RPT_ENTER_INTRA_PPDU_PS_TIME_CNT_LEN    26
#define HH503_MAC_RPT_ENTER_INTRA_PPDU_PS_TIME_CNT_OFFSET    0
#define HH503_MAC_RPT_ENTER_INTRA_PPDU_PS_TIME_CNT_MASK    0x3ffffff
#define HH503_MAC_BACKOFF_STAT_TOTAL_DELAY_LEN    26
#define HH503_MAC_BACKOFF_STAT_TOTAL_DELAY_OFFSET    0
#define HH503_MAC_BACKOFF_STAT_TOTAL_DELAY_MASK    0x3ffffff
#define HH503_MAC_BACKOFF_STAT_TOTAL_PSDU_CNT_LEN    16
#define HH503_MAC_BACKOFF_STAT_TOTAL_PSDU_CNT_OFFSET    16
#define HH503_MAC_BACKOFF_STAT_TOTAL_PSDU_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_BACKOFF_STAT_TOTAL_RETRY_CNT_LEN    16
#define HH503_MAC_RPT_BACKOFF_STAT_TOTAL_RETRY_CNT_OFFSET    0
#define HH503_MAC_RPT_BACKOFF_STAT_TOTAL_RETRY_CNT_MASK    0xffff
#define HH503_MAC_RPT_WL_MAC_PROJ_INFO_LEN    8
#define HH503_MAC_RPT_WL_MAC_PROJ_INFO_OFFSET    24
#define HH503_MAC_RPT_WL_MAC_PROJ_INFO_MASK    0xff000000
#define HH503_MAC_RPT_WL_MAC_VER_NO_LEN    8
#define HH503_MAC_RPT_WL_MAC_VER_NO_OFFSET    16
#define HH503_MAC_RPT_WL_MAC_VER_NO_MASK    0xff0000
#define HH503_MAC_RPT_WL_MAC_VER_DATE_LEN    12
#define HH503_MAC_RPT_WL_MAC_VER_DATE_OFFSET    0
#define HH503_MAC_RPT_WL_MAC_VER_DATE_MASK    0xfff
#define HH503_MAC_RPT_COEX_MODE_SELECT_TIME_CNT_LEN    32
#define HH503_MAC_RPT_COEX_MODE_SELECT_TIME_CNT_OFFSET    0
#define HH503_MAC_RPT_COEX_MODE_SELECT_TIME_CNT_MASK    0xffffffff
#define HH503_MAC_RPT_FTM_T1_TIMER_MSB_LEN    16
#define HH503_MAC_RPT_FTM_T1_TIMER_MSB_OFFSET    0
#define HH503_MAC_RPT_FTM_T1_TIMER_MSB_MASK    0xffff
#define HH503_MAC_RPT_FTM_T1_TIMER_LSB_LEN    32
#define HH503_MAC_RPT_FTM_T1_TIMER_LSB_OFFSET    0
#define HH503_MAC_RPT_FTM_T1_TIMER_LSB_MASK    0xffffffff
#define HH503_MAC_RPT_FTM_T4_TIMER_INTP_LEN    5
#define HH503_MAC_RPT_FTM_T4_TIMER_INTP_OFFSET    20
#define HH503_MAC_RPT_FTM_T4_TIMER_INTP_MASK    0x1f00000
#define HH503_MAC_RPT_FTM_T4_SAMPLE_VLD_LEN    1
#define HH503_MAC_RPT_FTM_T4_SAMPLE_VLD_OFFSET    17
#define HH503_MAC_RPT_FTM_T4_SAMPLE_VLD_MASK    0x20000
#define HH503_MAC_RPT_FTM_T4_TIMER_VLD_LEN    1
#define HH503_MAC_RPT_FTM_T4_TIMER_VLD_OFFSET    16
#define HH503_MAC_RPT_FTM_T4_TIMER_VLD_MASK    0x10000
#define HH503_MAC_RPT_FTM_T4_TIMER_MSB_LEN    16
#define HH503_MAC_RPT_FTM_T4_TIMER_MSB_OFFSET    0
#define HH503_MAC_RPT_FTM_T4_TIMER_MSB_MASK    0xffff
#define HH503_MAC_RPT_FTM_T4_TIMER_LSB_LEN    32
#define HH503_MAC_RPT_FTM_T4_TIMER_LSB_OFFSET    0
#define HH503_MAC_RPT_FTM_T4_TIMER_LSB_MASK    0xffffffff
#define HH503_MAC_RPT_FTM_T2_TIMER_INTP_LEN    5
#define HH503_MAC_RPT_FTM_T2_TIMER_INTP_OFFSET    20
#define HH503_MAC_RPT_FTM_T2_TIMER_INTP_MASK    0x1f00000
#define HH503_MAC_RPT_FTM_T2_SAMPLE_VLD_LEN    1
#define HH503_MAC_RPT_FTM_T2_SAMPLE_VLD_OFFSET    17
#define HH503_MAC_RPT_FTM_T2_SAMPLE_VLD_MASK    0x20000
#define HH503_MAC_RPT_FTM_T2_TIMER_VLD_LEN    1
#define HH503_MAC_RPT_FTM_T2_TIMER_VLD_OFFSET    16
#define HH503_MAC_RPT_FTM_T2_TIMER_VLD_MASK    0x10000
#define HH503_MAC_RPT_FTM_T2_TIMER_MSB_LEN    16
#define HH503_MAC_RPT_FTM_T2_TIMER_MSB_OFFSET    0
#define HH503_MAC_RPT_FTM_T2_TIMER_MSB_MASK    0xffff
#define HH503_MAC_RPT_FTM_T2_TIMER_LSB_LEN    32
#define HH503_MAC_RPT_FTM_T2_TIMER_LSB_OFFSET    0
#define HH503_MAC_RPT_FTM_T2_TIMER_LSB_MASK    0xffffffff
#define HH503_MAC_RPT_FTM_T3_TIMER_MSB_LEN    16
#define HH503_MAC_RPT_FTM_T3_TIMER_MSB_OFFSET    0
#define HH503_MAC_RPT_FTM_T3_TIMER_MSB_MASK    0xffff
#define HH503_MAC_RPT_FTM_T3_TIMER_LSB_LEN    32
#define HH503_MAC_RPT_FTM_T3_TIMER_LSB_OFFSET    0
#define HH503_MAC_RPT_FTM_T3_TIMER_LSB_MASK    0xffffffff
#define HH503_MAC_RPT_FTM_HE_FLAG_LEN    1
#define HH503_MAC_RPT_FTM_HE_FLAG_OFFSET    30
#define HH503_MAC_RPT_FTM_HE_FLAG_MASK    0x40000000
#define HH503_MAC_RPT_FTM_PREAMBLE_MODE_LEN    1
#define HH503_MAC_RPT_FTM_PREAMBLE_MODE_OFFSET    28
#define HH503_MAC_RPT_FTM_PREAMBLE_MODE_MASK    0x10000000
#define HH503_MAC_RPT_FTM_BW_LEN    4
#define HH503_MAC_RPT_FTM_BW_OFFSET    24
#define HH503_MAC_RPT_FTM_BW_MASK    0xf000000
#define HH503_MAC_RPT_FTM_RATE_LEN    8
#define HH503_MAC_RPT_FTM_RATE_OFFSET    16
#define HH503_MAC_RPT_FTM_RATE_MASK    0xff0000
#define HH503_MAC_RPT_FTM_FOLLOW_UP_TOKEN_LEN    8
#define HH503_MAC_RPT_FTM_FOLLOW_UP_TOKEN_OFFSET    8
#define HH503_MAC_RPT_FTM_FOLLOW_UP_TOKEN_MASK    0xff00
#define HH503_MAC_RPT_FTM_DIALOG_TOKEN_LEN    8
#define HH503_MAC_RPT_FTM_DIALOG_TOKEN_OFFSET    0
#define HH503_MAC_RPT_FTM_DIALOG_TOKEN_MASK    0xff
#define HH503_MAC_RPT_NAV_PROT_CNT_LEN    16
#define HH503_MAC_RPT_NAV_PROT_CNT_OFFSET    16
#define HH503_MAC_RPT_NAV_PROT_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_NAV_PROT_VAL_LEN    16
#define HH503_MAC_RPT_NAV_PROT_VAL_OFFSET    0
#define HH503_MAC_RPT_NAV_PROT_VAL_MASK    0xffff
#define HH503_MAC_OBSS_NAV_CURR_VAL_LEN    16
#define HH503_MAC_OBSS_NAV_CURR_VAL_OFFSET    16
#define HH503_MAC_OBSS_NAV_CURR_VAL_MASK    0xffff0000
#define HH503_MAC_BSS_NAV_CURR_VAL_LEN    16
#define HH503_MAC_BSS_NAV_CURR_VAL_OFFSET    0
#define HH503_MAC_BSS_NAV_CURR_VAL_MASK    0xffff
#define HH503_MAC_RPT_MUX_SAME_BSS_FLAG_LEN    1
#define HH503_MAC_RPT_MUX_SAME_BSS_FLAG_OFFSET    17
#define HH503_MAC_RPT_MUX_SAME_BSS_FLAG_MASK    0x20000
#define HH503_MAC_RPT_RX_UPDATE_NAV_EN_LEN    1
#define HH503_MAC_RPT_RX_UPDATE_NAV_EN_OFFSET    16
#define HH503_MAC_RPT_RX_UPDATE_NAV_EN_MASK    0x10000
#define HH503_MAC_RPT_UPDATE_NAV_VAL_LEN    16
#define HH503_MAC_RPT_UPDATE_NAV_VAL_OFFSET    0
#define HH503_MAC_RPT_UPDATE_NAV_VAL_MASK    0xffff
#define HH503_MAC_TXOP_NAV_TIMER_LEN    16
#define HH503_MAC_TXOP_NAV_TIMER_OFFSET    0
#define HH503_MAC_TXOP_NAV_TIMER_MASK    0xffff
#define HH503_MAC_RPT_BCN_TIM_VAP_INDEX_LEN    5
#define HH503_MAC_RPT_BCN_TIM_VAP_INDEX_OFFSET    0
#define HH503_MAC_RPT_BCN_TIM_VAP_INDEX_MASK    0x1f
#define HH503_MAC_HE_HTC_INTR_CNT_LEN    2
#define HH503_MAC_HE_HTC_INTR_CNT_OFFSET    30
#define HH503_MAC_HE_HTC_INTR_CNT_MASK    0xc0000000
#define HH503_MAC_HE_HTC_LEN    30
#define HH503_MAC_HE_HTC_OFFSET    0
#define HH503_MAC_HE_HTC_MASK    0x3fffffff
#define HH503_MAC_HE_HTC_VAP_INDEX_LEN    5
#define HH503_MAC_HE_HTC_VAP_INDEX_OFFSET    20
#define HH503_MAC_HE_HTC_VAP_INDEX_MASK    0x1f00000
#define HH503_MAC_HE_HTC_INTR_TYPE_LEN    4
#define HH503_MAC_HE_HTC_INTR_TYPE_OFFSET    16
#define HH503_MAC_HE_HTC_INTR_TYPE_MASK    0xf0000
#define HH503_MAC_RPT_HE_ROM_VAP_INDEX_LEN    5
#define HH503_MAC_RPT_HE_ROM_VAP_INDEX_OFFSET    8
#define HH503_MAC_RPT_HE_ROM_VAP_INDEX_MASK    0x1f00
#define HH503_MAC_RPT_HE_ROM_NSS_LEN    3
#define HH503_MAC_RPT_HE_ROM_NSS_OFFSET    2
#define HH503_MAC_RPT_HE_ROM_NSS_MASK    0x1c
#define HH503_MAC_RPT_HE_ROM_BW_LEN    2
#define HH503_MAC_RPT_HE_ROM_BW_OFFSET    0
#define HH503_MAC_RPT_HE_ROM_BW_MASK    0x3
#define HH503_MAC_RPT_MAC_DIAG_NO_OUTPUT_LEN    1
#define HH503_MAC_RPT_MAC_DIAG_NO_OUTPUT_OFFSET    16
#define HH503_MAC_RPT_MAC_DIAG_NO_OUTPUT_MASK    0x10000
#define HH503_MAC_RPT_MAC_DIAG_CNT_LEN    16
#define HH503_MAC_RPT_MAC_DIAG_CNT_OFFSET    0
#define HH503_MAC_RPT_MAC_DIAG_CNT_MASK    0xffff
#define HH503_MAC_RPT_TRIG_TRS_PADDING_TIME_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_TRS_PADDING_TIME_CNT_OFFSET    20
#define HH503_MAC_RPT_TRIG_TRS_PADDING_TIME_CNT_MASK    0xff00000
#define HH503_MAC_TRIG_PSDU_STATUS_LEN    3
#define HH503_MAC_TRIG_PSDU_STATUS_OFFSET    16
#define HH503_MAC_TRIG_PSDU_STATUS_MASK    0x70000
#define HH503_MAC_TRIG_MPDU_STATUS_LEN    2
#define HH503_MAC_TRIG_MPDU_STATUS_OFFSET    14
#define HH503_MAC_TRIG_MPDU_STATUS_MASK    0xc000
#define HH503_MAC_TRS_MPDU_STATUS_LEN    2
#define HH503_MAC_TRS_MPDU_STATUS_OFFSET    12
#define HH503_MAC_TRS_MPDU_STATUS_MASK    0x3000
#define HH503_MAC_RPT_TRIG_TRS_PADDING_TIME_ERR_LEN    1
#define HH503_MAC_RPT_TRIG_TRS_PADDING_TIME_ERR_OFFSET    11
#define HH503_MAC_RPT_TRIG_TRS_PADDING_TIME_ERR_MASK    0x800
#define HH503_MAC_TRS_PSDU_STATUS_LEN    3
#define HH503_MAC_TRS_PSDU_STATUS_OFFSET    8
#define HH503_MAC_TRS_PSDU_STATUS_MASK    0x700
#define HH503_MAC_RO_BASIC_TRIG_USER_INFO_LEN    8
#define HH503_MAC_RO_BASIC_TRIG_USER_INFO_OFFSET    0
#define HH503_MAC_RO_BASIC_TRIG_USER_INFO_MASK    0xff
#define HH503_MAC_RO_TRIG_COMMON_INFO_MSB_LEN    32
#define HH503_MAC_RO_TRIG_COMMON_INFO_MSB_OFFSET    0
#define HH503_MAC_RO_TRIG_COMMON_INFO_MSB_MASK    0xffffffff
#define HH503_MAC_RO_TRIG_COMMON_INFO_LSB_LEN    32
#define HH503_MAC_RO_TRIG_COMMON_INFO_LSB_OFFSET    0
#define HH503_MAC_RO_TRIG_COMMON_INFO_LSB_MASK    0xffffffff
#define HH503_MAC_RO_TRIG_USER_INFO_MSB_LEN    9
#define HH503_MAC_RO_TRIG_USER_INFO_MSB_OFFSET    0
#define HH503_MAC_RO_TRIG_USER_INFO_MSB_MASK    0x1ff
#define HH503_MAC_RO_TRIG_USER_INFO_LSB_LEN    32
#define HH503_MAC_RO_TRIG_USER_INFO_LSB_OFFSET    0
#define HH503_MAC_RO_TRIG_USER_INFO_LSB_MASK    0xffffffff
#define HH503_MAC_RPT_MU_SSN_TID_LEN    20
#define HH503_MAC_RPT_MU_SSN_TID_OFFSET    0
#define HH503_MAC_RPT_MU_SSN_TID_MASK    0xfffff
#define HH503_MAC_RO_BFRP_TRIG_USER_INFO_LEN    8
#define HH503_MAC_RO_BFRP_TRIG_USER_INFO_OFFSET    16
#define HH503_MAC_RO_BFRP_TRIG_USER_INFO_MASK    0xff0000
#define HH503_MAC_RO_MU_BAR_TRIG_USER_INFO_LEN    16
#define HH503_MAC_RO_MU_BAR_TRIG_USER_INFO_OFFSET    0
#define HH503_MAC_RO_MU_BAR_TRIG_USER_INFO_MASK    0xffff
#define HH503_MAC_RPT_SAME_BSS_TRIGGER_FLT_CNT_LEN    16
#define HH503_MAC_RPT_SAME_BSS_TRIGGER_FLT_CNT_OFFSET    16
#define HH503_MAC_RPT_SAME_BSS_TRIGGER_FLT_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_OTHER_BSS_TRIGGER_FLT_CNT_LEN    16
#define HH503_MAC_RPT_OTHER_BSS_TRIGGER_FLT_CNT_OFFSET    0
#define HH503_MAC_RPT_OTHER_BSS_TRIGGER_FLT_CNT_MASK    0xffff
#define HH503_MAC_RPT_TRIGGER_TRS_FRAME_CNT_LEN    16
#define HH503_MAC_RPT_TRIGGER_TRS_FRAME_CNT_OFFSET    0
#define HH503_MAC_RPT_TRIGGER_TRS_FRAME_CNT_MASK    0xffff
#define HH503_MAC_RPT_TB_RESP_TRIG_MONITOR_INFO_LEN    16
#define HH503_MAC_RPT_TB_RESP_TRIG_MONITOR_INFO_OFFSET    16
#define HH503_MAC_RPT_TB_RESP_TRIG_MONITOR_INFO_MASK    0xffff0000
#define HH503_MAC_RPT_TB_EDCA_MONITOR_INFO_LEN    16
#define HH503_MAC_RPT_TB_EDCA_MONITOR_INFO_OFFSET    0
#define HH503_MAC_RPT_TB_EDCA_MONITOR_INFO_MASK    0xffff
#define HH503_MAC_RPT_TB_EDCA_DUR_CALC_VAL_LEN    12
#define HH503_MAC_RPT_TB_EDCA_DUR_CALC_VAL_OFFSET    20
#define HH503_MAC_RPT_TB_EDCA_DUR_CALC_VAL_MASK    0xfff00000
#define HH503_MAC_RPT_TB_EDCA_PSDU_LEN_LEN    20
#define HH503_MAC_RPT_TB_EDCA_PSDU_LEN_OFFSET    0
#define HH503_MAC_RPT_TB_EDCA_PSDU_LEN_MASK    0xfffff
#define HH503_MAC_RPT_TRIG_RESP_NFRP_NDP_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_NFRP_NDP_CNT_OFFSET    24
#define HH503_MAC_RPT_TRIG_RESP_NFRP_NDP_CNT_MASK    0xff000000
#define HH503_MAC_RPT_TRIG_RESP_BFRP_ACTION_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BFRP_ACTION_CNT_OFFSET    16
#define HH503_MAC_RPT_TRIG_RESP_BFRP_ACTION_CNT_MASK    0xff0000
#define HH503_MAC_RPT_TRIG_RESP_BSRP_QOS_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BSRP_QOS_CNT_OFFSET    8
#define HH503_MAC_RPT_TRIG_RESP_BSRP_QOS_CNT_MASK    0xff00
#define HH503_MAC_RPT_TRIG_RESP_BSRP_BA_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BSRP_BA_CNT_OFFSET    0
#define HH503_MAC_RPT_TRIG_RESP_BSRP_BA_CNT_MASK    0xff
#define HH503_MAC_RPT_TRIG_RESP_BQRP_QOS_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BQRP_QOS_CNT_OFFSET    24
#define HH503_MAC_RPT_TRIG_RESP_BQRP_QOS_CNT_MASK    0xff000000
#define HH503_MAC_RPT_TRIG_RESP_BQRP_BA_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BQRP_BA_CNT_OFFSET    16
#define HH503_MAC_RPT_TRIG_RESP_BQRP_BA_CNT_MASK    0xff0000
#define HH503_MAC_RPT_TRIG_RESP_MU_RTS_CTS_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_MU_RTS_CTS_CNT_OFFSET    8
#define HH503_MAC_RPT_TRIG_RESP_MU_RTS_CTS_CNT_MASK    0xff00
#define HH503_MAC_RPT_TRIG_RESP_MU_BAR_BA_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_MU_BAR_BA_CNT_OFFSET    0
#define HH503_MAC_RPT_TRIG_RESP_MU_BAR_BA_CNT_MASK    0xff
#define HH503_MAC_RPT_TRIG_RESP_TRS_QOS_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_TRS_QOS_CNT_OFFSET    24
#define HH503_MAC_RPT_TRIG_RESP_TRS_QOS_CNT_MASK    0xff000000
#define HH503_MAC_RPT_TRIG_RESP_TRS_BA_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_TRS_BA_CNT_OFFSET    16
#define HH503_MAC_RPT_TRIG_RESP_TRS_BA_CNT_MASK    0xff0000
#define HH503_MAC_RPT_TRIG_RESP_TRS_ACK_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_TRS_ACK_CNT_OFFSET    8
#define HH503_MAC_RPT_TRIG_RESP_TRS_ACK_CNT_MASK    0xff00
#define HH503_MAC_RPT_TRIG_RESP_BASIC_QOS_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BASIC_QOS_CNT_OFFSET    0
#define HH503_MAC_RPT_TRIG_RESP_BASIC_QOS_CNT_MASK    0xff
#define HH503_MAC_RPT_TRIG_RESP_BASIC_BA_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BASIC_BA_CNT_OFFSET    24
#define HH503_MAC_RPT_TRIG_RESP_BASIC_BA_CNT_MASK    0xff000000
#define HH503_MAC_RPT_TRIG_RESP_TB_INTR_CNT_LEN    16
#define HH503_MAC_RPT_TRIG_RESP_TB_INTR_CNT_OFFSET    0
#define HH503_MAC_RPT_TRIG_RESP_TB_INTR_CNT_MASK    0xffff
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DSCR_SUCC_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DSCR_SUCC_CNT_OFFSET    24
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DSCR_SUCC_CNT_MASK    0xff000000
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DSCR_TX_FAIL_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DSCR_TX_FAIL_CNT_OFFSET    16
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DSCR_TX_FAIL_CNT_MASK    0xff0000
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DSCR_RX_RESP_FAIL_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DSCR_RX_RESP_FAIL_CNT_OFFSET    8
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DSCR_RX_RESP_FAIL_CNT_MASK    0xff00
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DSCR_LEN_LONGER_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DSCR_LEN_LONGER_CNT_OFFSET    0
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DSCR_LEN_LONGER_CNT_MASK    0xff
#define HH503_MAC_RPT_TRIG_RESP_BSRP_TX_AMPDU_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BSRP_TX_AMPDU_CNT_OFFSET    8
#define HH503_MAC_RPT_TRIG_RESP_BSRP_TX_AMPDU_CNT_MASK    0xff00
#define HH503_MAC_RPT_TRIG_RESP_BASIC_TX_AMPDU_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BASIC_TX_AMPDU_CNT_OFFSET    0
#define HH503_MAC_RPT_TRIG_RESP_BASIC_TX_AMPDU_CNT_MASK    0xff
#define HH503_MAC_RPT_TRIG_RESP_BASIC_PSPOLL_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BASIC_PSPOLL_CNT_OFFSET    24
#define HH503_MAC_RPT_TRIG_RESP_BASIC_PSPOLL_CNT_MASK    0xff000000
#define HH503_MAC_RPT_BASIC_RESP_TWT_TX_CNT_WITH_FAIL_LEN    8
#define HH503_MAC_RPT_BASIC_RESP_TWT_TX_CNT_WITH_FAIL_OFFSET    8
#define HH503_MAC_RPT_BASIC_RESP_TWT_TX_CNT_WITH_FAIL_MASK    0xff00
#define HH503_MAC_RPT_BASIC_RESP_TWT_TX_CNT_WITH_SUCC_LEN    8
#define HH503_MAC_RPT_BASIC_RESP_TWT_TX_CNT_WITH_SUCC_OFFSET    0
#define HH503_MAC_RPT_BASIC_RESP_TWT_TX_CNT_WITH_SUCC_MASK    0xff
#define HH503_MAC_RPT_TX_DATA_WORD0_LEN    32
#define HH503_MAC_RPT_TX_DATA_WORD0_OFFSET    0
#define HH503_MAC_RPT_TX_DATA_WORD0_MASK    0xffffffff
#define HH503_MAC_RPT_TX_DATA_WORD1_LEN    32
#define HH503_MAC_RPT_TX_DATA_WORD1_OFFSET    0
#define HH503_MAC_RPT_TX_DATA_WORD1_MASK    0xffffffff
#define HH503_MAC_RPT_TX_DATA_WORD2_LEN    32
#define HH503_MAC_RPT_TX_DATA_WORD2_OFFSET    0
#define HH503_MAC_RPT_TX_DATA_WORD2_MASK    0xffffffff
#define HH503_MAC_RPT_TX_DATA_WORD3_LEN    32
#define HH503_MAC_RPT_TX_DATA_WORD3_OFFSET    0
#define HH503_MAC_RPT_TX_DATA_WORD3_MASK    0xffffffff
#define HH503_MAC_RPT_TX_DATA_WORD4_LEN    32
#define HH503_MAC_RPT_TX_DATA_WORD4_OFFSET    0
#define HH503_MAC_RPT_TX_DATA_WORD4_MASK    0xffffffff
#define HH503_MAC_RPT_TX_DATA_WORD5_LEN    32
#define HH503_MAC_RPT_TX_DATA_WORD5_OFFSET    0
#define HH503_MAC_RPT_TX_DATA_WORD5_MASK    0xffffffff
#define HH503_MAC_RPT_TX_DATA_WORD6_LEN    32
#define HH503_MAC_RPT_TX_DATA_WORD6_OFFSET    0
#define HH503_MAC_RPT_TX_DATA_WORD6_MASK    0xffffffff
#define HH503_MAC_RPT_TX_DATA_WORD7_LEN    32
#define HH503_MAC_RPT_TX_DATA_WORD7_OFFSET    0
#define HH503_MAC_RPT_TX_DATA_WORD7_MASK    0xffffffff
#define HH503_MAC_RPT_TX_DATA_WORD8_LEN    32
#define HH503_MAC_RPT_TX_DATA_WORD8_OFFSET    0
#define HH503_MAC_RPT_TX_DATA_WORD8_MASK    0xffffffff
#define HH503_MAC_RX_HDR_REPORT_0WORD_LEN    32
#define HH503_MAC_RX_HDR_REPORT_0WORD_OFFSET    0
#define HH503_MAC_RX_HDR_REPORT_0WORD_MASK    0xffffffff
#define HH503_MAC_RX_HDR_REPORT_1WORD_LEN    32
#define HH503_MAC_RX_HDR_REPORT_1WORD_OFFSET    0
#define HH503_MAC_RX_HDR_REPORT_1WORD_MASK    0xffffffff
#define HH503_MAC_RX_HDR_REPORT_2WORD_LEN    32
#define HH503_MAC_RX_HDR_REPORT_2WORD_OFFSET    0
#define HH503_MAC_RX_HDR_REPORT_2WORD_MASK    0xffffffff
#define HH503_MAC_RX_HDR_REPORT_3WORD_LEN    32
#define HH503_MAC_RX_HDR_REPORT_3WORD_OFFSET    0
#define HH503_MAC_RX_HDR_REPORT_3WORD_MASK    0xffffffff
#define HH503_MAC_RX_HDR_REPORT_4WORD_LEN    32
#define HH503_MAC_RX_HDR_REPORT_4WORD_OFFSET    0
#define HH503_MAC_RX_HDR_REPORT_4WORD_MASK    0xffffffff
#define HH503_MAC_RX_HDR_REPORT_5WORD_LEN    32
#define HH503_MAC_RX_HDR_REPORT_5WORD_OFFSET    0
#define HH503_MAC_RX_HDR_REPORT_5WORD_MASK    0xffffffff
#define HH503_MAC_RX_HDR_REPORT_6WORD_LEN    32
#define HH503_MAC_RX_HDR_REPORT_6WORD_OFFSET    0
#define HH503_MAC_RX_HDR_REPORT_6WORD_MASK    0xffffffff
#define HH503_MAC_RX_HDR_REPORT_7WORD_LEN    32
#define HH503_MAC_RX_HDR_REPORT_7WORD_OFFSET    0
#define HH503_MAC_RX_HDR_REPORT_7WORD_MASK    0xffffffff
#define HH503_MAC_M2P_RX_DATA_REPORT_0WORD_LEN    32
#define HH503_MAC_M2P_RX_DATA_REPORT_0WORD_OFFSET    0
#define HH503_MAC_M2P_RX_DATA_REPORT_0WORD_MASK    0xffffffff
#define HH503_MAC_M2P_RX_DATA_REPORT_1WORD_LEN    32
#define HH503_MAC_M2P_RX_DATA_REPORT_1WORD_OFFSET    0
#define HH503_MAC_M2P_RX_DATA_REPORT_1WORD_MASK    0xffffffff
#define HH503_MAC_P2M_RX_REC_CNT_REPORT_LEN    16
#define HH503_MAC_P2M_RX_REC_CNT_REPORT_OFFSET    16
#define HH503_MAC_P2M_RX_REC_CNT_REPORT_MASK    0xffff0000
#define HH503_MAC_P2M_RX_ERR_CNT_REPORT_LEN    16
#define HH503_MAC_P2M_RX_ERR_CNT_REPORT_OFFSET    0
#define HH503_MAC_P2M_RX_ERR_CNT_REPORT_MASK    0xffff
#define HH503_MAC_RO_TRIG_RSSI_LEN    9
#define HH503_MAC_RO_TRIG_RSSI_OFFSET    16
#define HH503_MAC_RO_TRIG_RSSI_MASK    0x1ff0000
#define HH503_MAC_RX_TRLR_CNT_REPORT_LEN    6
#define HH503_MAC_RX_TRLR_CNT_REPORT_OFFSET    8
#define HH503_MAC_RX_TRLR_CNT_REPORT_MASK    0x3f00
#define HH503_MAC_RX_HDR_CNT_REPORT_LEN    6
#define HH503_MAC_RX_HDR_CNT_REPORT_OFFSET    0
#define HH503_MAC_RX_HDR_CNT_REPORT_MASK    0x3f
#define HH503_MAC_RPT_SIFS_RX2TX_WAIT_TIMER_LEN    8
#define HH503_MAC_RPT_SIFS_RX2TX_WAIT_TIMER_OFFSET    12
#define HH503_MAC_RPT_SIFS_RX2TX_WAIT_TIMER_MASK    0xff000
#define HH503_MAC_RPT_RECV_SIFS_ACK_WAIT_TIMER_LEN    12
#define HH503_MAC_RPT_RECV_SIFS_ACK_WAIT_TIMER_OFFSET    0
#define HH503_MAC_RPT_RECV_SIFS_ACK_WAIT_TIMER_MASK    0xfff
#define HH503_MAC_PHY_RX_FIFO_RD_VALID_DEPTH_MAX_LEN    8
#define HH503_MAC_PHY_RX_FIFO_RD_VALID_DEPTH_MAX_OFFSET    0
#define HH503_MAC_PHY_RX_FIFO_RD_VALID_DEPTH_MAX_MASK    0xff
#define HH503_MAC_RPT_PHY_RX_NO_RDY_ERR_CNT_LEN    16
#define HH503_MAC_RPT_PHY_RX_NO_RDY_ERR_CNT_OFFSET    16
#define HH503_MAC_RPT_PHY_RX_NO_RDY_ERR_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_RX_BUFF_TOO_SMALL_CNT_LEN    16
#define HH503_MAC_RPT_RX_BUFF_TOO_SMALL_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_BUFF_TOO_SMALL_CNT_MASK    0xffff
#define HH503_MAC_MON_TX_HDL_FSM_LEN    8
#define HH503_MAC_MON_TX_HDL_FSM_OFFSET    24
#define HH503_MAC_MON_TX_HDL_FSM_MASK    0xff000000
#define HH503_MAC_MON_TX_BURST_FSM_LEN    8
#define HH503_MAC_MON_TX_BURST_FSM_OFFSET    16
#define HH503_MAC_MON_TX_BURST_FSM_MASK    0xff0000
#define HH503_MAC_MON_TX_PSDU_FSM_LEN    4
#define HH503_MAC_MON_TX_PSDU_FSM_OFFSET    12
#define HH503_MAC_MON_TX_PSDU_FSM_MASK    0xf000
#define HH503_MAC_MON_TX_MPDU_FSM_LEN    4
#define HH503_MAC_MON_TX_MPDU_FSM_OFFSET    8
#define HH503_MAC_MON_TX_MPDU_FSM_MASK    0xf00
#define HH503_MAC_MON_CE_CTRL_FSM_LEN    8
#define HH503_MAC_MON_CE_CTRL_FSM_OFFSET    0
#define HH503_MAC_MON_CE_CTRL_FSM_MASK    0xff
#define HH503_MAC_MON_RX_PSDU_FSM_LEN    4
#define HH503_MAC_MON_RX_PSDU_FSM_OFFSET    28
#define HH503_MAC_MON_RX_PSDU_FSM_MASK    0xf0000000
#define HH503_MAC_MON_RX_MPDU_FSM_LEN    4
#define HH503_MAC_MON_RX_MPDU_FSM_OFFSET    24
#define HH503_MAC_MON_RX_MPDU_FSM_MASK    0xf000000
#define HH503_MAC_MON_RX_DMAIF_FSM_LEN    4
#define HH503_MAC_MON_RX_DMAIF_FSM_OFFSET    16
#define HH503_MAC_MON_RX_DMAIF_FSM_MASK    0xf0000
#define HH503_MAC_MON_RX_HDL_FSM_LEN    8
#define HH503_MAC_MON_RX_HDL_FSM_OFFSET    8
#define HH503_MAC_MON_RX_HDL_FSM_MASK    0xff00
#define HH503_MAC_MON_COMP_DMA_FSM_LEN    4
#define HH503_MAC_MON_COMP_DMA_FSM_OFFSET    4
#define HH503_MAC_MON_COMP_DMA_FSM_MASK    0xf0
#define HH503_MAC_MON_TX_DMAIF_FSM_LEN    4
#define HH503_MAC_MON_TX_DMAIF_FSM_OFFSET    0
#define HH503_MAC_MON_TX_DMAIF_FSM_MASK    0xf
#define HH503_MAC_MON_EDCA_FSM_LEN    8
#define HH503_MAC_MON_EDCA_FSM_OFFSET    24
#define HH503_MAC_MON_EDCA_FSM_MASK    0xff000000
#define HH503_MAC_MON_CH_ACC_FSM_LEN    8
#define HH503_MAC_MON_CH_ACC_FSM_OFFSET    16
#define HH503_MAC_MON_CH_ACC_FSM_MASK    0xff0000
#define HH503_MAC_MON_COEX_FSM_LEN    4
#define HH503_MAC_MON_COEX_FSM_OFFSET    12
#define HH503_MAC_MON_COEX_FSM_MASK    0xf000
#define HH503_MAC_MON_SIFS_FSM_LEN    4
#define HH503_MAC_MON_SIFS_FSM_OFFSET    8
#define HH503_MAC_MON_SIFS_FSM_MASK    0xf00
#define HH503_MAC_MON_DBAC_FSM_LEN    4
#define HH503_MAC_MON_DBAC_FSM_OFFSET    4
#define HH503_MAC_MON_DBAC_FSM_MASK    0xf0
#define HH503_MAC_MON_BCN_FSM_LEN    3
#define HH503_MAC_MON_BCN_FSM_OFFSET    0
#define HH503_MAC_MON_BCN_FSM_MASK    0x7
#define HH503_MAC_CE_IO_FIFO_LEN    4
#define HH503_MAC_CE_IO_FIFO_OFFSET    16
#define HH503_MAC_CE_IO_FIFO_MASK    0xf0000
#define HH503_MAC_AES_IP_BUFFER_LEN    4
#define HH503_MAC_AES_IP_BUFFER_OFFSET    12
#define HH503_MAC_AES_IP_BUFFER_MASK    0xf000
#define HH503_MAC_AES_OP_BUFFER_LEN    4
#define HH503_MAC_AES_OP_BUFFER_OFFSET    8
#define HH503_MAC_AES_OP_BUFFER_MASK    0xf00
#define HH503_MAC_RC4_IP_BUFFER_LEN    4
#define HH503_MAC_RC4_IP_BUFFER_OFFSET    4
#define HH503_MAC_RC4_IP_BUFFER_MASK    0xf0
#define HH503_MAC_RC4_OP_BUFFER_LEN    4
#define HH503_MAC_RC4_OP_BUFFER_OFFSET    0
#define HH503_MAC_RC4_OP_BUFFER_MASK    0xf
#define HH503_MAC_MON_RX_Q_FSM_LEN    4
#define HH503_MAC_MON_RX_Q_FSM_OFFSET    28
#define HH503_MAC_MON_RX_Q_FSM_MASK    0xf0000000
#define HH503_MAC_MON_TX_Q_FSM_LEN    4
#define HH503_MAC_MON_TX_Q_FSM_OFFSET    24
#define HH503_MAC_MON_TX_Q_FSM_MASK    0xf000000
#define HH503_MAC_MON_PHY_RX_FSM_LEN    4
#define HH503_MAC_MON_PHY_RX_FSM_OFFSET    20
#define HH503_MAC_MON_PHY_RX_FSM_MASK    0xf00000
#define HH503_MAC_MON_PHY_TX_FSM_LEN    4
#define HH503_MAC_MON_PHY_TX_FSM_OFFSET    16
#define HH503_MAC_MON_PHY_TX_FSM_MASK    0xf0000
#define HH503_MAC_MON_TX_Q_PL_FSM_LEN    4
#define HH503_MAC_MON_TX_Q_PL_FSM_OFFSET    12
#define HH503_MAC_MON_TX_Q_PL_FSM_MASK    0xf000
#define HH503_MAC_MON_COMP_RPT_FSM_LEN    4
#define HH503_MAC_MON_COMP_RPT_FSM_OFFSET    8
#define HH503_MAC_MON_COMP_RPT_FSM_MASK    0xf00
#define HH503_MAC_MON_RWCH_FSM_LEN    8
#define HH503_MAC_MON_RWCH_FSM_OFFSET    0
#define HH503_MAC_MON_RWCH_FSM_MASK    0xff
#define HH503_MAC_BUS_RWCH_FIFO_LEN    4
#define HH503_MAC_BUS_RWCH_FIFO_OFFSET    0
#define HH503_MAC_BUS_RWCH_FIFO_MASK    0xf
#define HH503_MAC_BUS_RWCH_REQ_BASE_LEN    32
#define HH503_MAC_BUS_RWCH_REQ_BASE_OFFSET    0
#define HH503_MAC_BUS_RWCH_REQ_BASE_MASK    0xffffffff
#define HH503_MAC_BUS_RWCH_REQ_LEN_LEN    16
#define HH503_MAC_BUS_RWCH_REQ_LEN_OFFSET    0
#define HH503_MAC_BUS_RWCH_REQ_LEN_MASK    0xffff
#define HH503_MAC_TX_HI_PRI_MPDU_CNT_LEN    16
#define HH503_MAC_TX_HI_PRI_MPDU_CNT_OFFSET    16
#define HH503_MAC_TX_HI_PRI_MPDU_CNT_MASK    0xffff0000
#define HH503_MAC_TX_NORMAL_PRI_MPDU_CNT_LEN    16
#define HH503_MAC_TX_NORMAL_PRI_MPDU_CNT_OFFSET    0
#define HH503_MAC_TX_NORMAL_PRI_MPDU_CNT_MASK    0xffff
#define HH503_MAC_TX_AMPDU_COUNT_LEN    16
#define HH503_MAC_TX_AMPDU_COUNT_OFFSET    16
#define HH503_MAC_TX_AMPDU_COUNT_MASK    0xffff0000
#define HH503_MAC_TX_MPDU_INAMPDU_COUNT_LEN    16
#define HH503_MAC_TX_MPDU_INAMPDU_COUNT_OFFSET    0
#define HH503_MAC_TX_MPDU_INAMPDU_COUNT_MASK    0xffff
#define HH503_MAC_TX_OCTECTS_IN_AMPDU_LEN    32
#define HH503_MAC_TX_OCTECTS_IN_AMPDU_OFFSET    0
#define HH503_MAC_TX_OCTECTS_IN_AMPDU_MASK    0xffffffff
#define HH503_MAC_TX_BEACON_COUNT_LEN    16
#define HH503_MAC_TX_BEACON_COUNT_OFFSET    0
#define HH503_MAC_TX_BEACON_COUNT_MASK    0xffff
#define HH503_MAC_HIPRI_Q_RETRY_COUNT_LEN    16
#define HH503_MAC_HIPRI_Q_RETRY_COUNT_OFFSET    16
#define HH503_MAC_HIPRI_Q_RETRY_COUNT_MASK    0xffff0000
#define HH503_MAC_NORM_Q_RETRY_COUNT_LEN    16
#define HH503_MAC_NORM_Q_RETRY_COUNT_OFFSET    0
#define HH503_MAC_NORM_Q_RETRY_COUNT_MASK    0xffff
#define HH503_MAC_RX_AMPDU_COUNT_LEN    16
#define HH503_MAC_RX_AMPDU_COUNT_OFFSET    0
#define HH503_MAC_RX_AMPDU_COUNT_MASK    0xffff
#define HH503_MAC_RX_PASSED_MPDU_IN_AMPDU_CNT_LEN    16
#define HH503_MAC_RX_PASSED_MPDU_IN_AMPDU_CNT_OFFSET    16
#define HH503_MAC_RX_PASSED_MPDU_IN_AMPDU_CNT_MASK    0xffff0000
#define HH503_MAC_RX_FAILED_MPDU_IN_AMPDU_CNT_LEN    16
#define HH503_MAC_RX_FAILED_MPDU_IN_AMPDU_CNT_OFFSET    0
#define HH503_MAC_RX_FAILED_MPDU_IN_AMPDU_CNT_MASK    0xffff
#define HH503_MAC_RX_OCTECTS_IN_AMPDU_LEN    32
#define HH503_MAC_RX_OCTECTS_IN_AMPDU_OFFSET    0
#define HH503_MAC_RX_OCTECTS_IN_AMPDU_MASK    0xffffffff
#define HH503_MAC_RX_DELIMIT_FAIL_COUNT_LEN    16
#define HH503_MAC_RX_DELIMIT_FAIL_COUNT_OFFSET    16
#define HH503_MAC_RX_DELIMIT_FAIL_COUNT_MASK    0xffff0000
#define HH503_MAC_RX_DUP_MPDU_CNT_LEN    16
#define HH503_MAC_RX_DUP_MPDU_CNT_OFFSET    0
#define HH503_MAC_RX_DUP_MPDU_CNT_MASK    0xffff
#define HH503_MAC_RX_PASSED_MPDU_CNT_LEN    32
#define HH503_MAC_RX_PASSED_MPDU_CNT_OFFSET    0
#define HH503_MAC_RX_PASSED_MPDU_CNT_MASK    0xffffffff
#define HH503_MAC_RX_FAILED_MPDU_CNT_LEN    32
#define HH503_MAC_RX_FAILED_MPDU_CNT_OFFSET    0
#define HH503_MAC_RX_FAILED_MPDU_CNT_MASK    0xffffffff
#define HH503_MAC_RX_BEACON_CNT_LEN    16
#define HH503_MAC_RX_BEACON_CNT_OFFSET    0
#define HH503_MAC_RX_BEACON_CNT_MASK    0xffff
#define HH503_MAC_RX_PHY_ERR_MAC_PASSED_CNT_LEN    16
#define HH503_MAC_RX_PHY_ERR_MAC_PASSED_CNT_OFFSET    0
#define HH503_MAC_RX_PHY_ERR_MAC_PASSED_CNT_MASK    0xffff
#define HH503_MAC_RX_PHY_LONGER_ERR_CNT_LEN    16
#define HH503_MAC_RX_PHY_LONGER_ERR_CNT_OFFSET    16
#define HH503_MAC_RX_PHY_LONGER_ERR_CNT_MASK    0xffff0000
#define HH503_MAC_RX_PHY_SHORTER_ERR_CNT_LEN    16
#define HH503_MAC_RX_PHY_SHORTER_ERR_CNT_OFFSET    0
#define HH503_MAC_RX_PHY_SHORTER_ERR_CNT_MASK    0xffff
#define HH503_MAC_RX_FILTERED_CNT_LEN    16
#define HH503_MAC_RX_FILTERED_CNT_OFFSET    0
#define HH503_MAC_RX_FILTERED_CNT_MASK    0xffff
#define HH503_MAC_RPT_EXPECT_AMPDU_LEN_LEN    20
#define HH503_MAC_RPT_EXPECT_AMPDU_LEN_OFFSET    0
#define HH503_MAC_RPT_EXPECT_AMPDU_LEN_MASK    0xfffff
#define HH503_MAC_RPT_BA_NOT_FOUND_TID_LEN    4
#define HH503_MAC_RPT_BA_NOT_FOUND_TID_OFFSET    16
#define HH503_MAC_RPT_BA_NOT_FOUND_TID_MASK    0xf0000
#define HH503_MAC_RPT_BA_NOT_FOUND_ADDR_MSB_LEN    16
#define HH503_MAC_RPT_BA_NOT_FOUND_ADDR_MSB_OFFSET    0
#define HH503_MAC_RPT_BA_NOT_FOUND_ADDR_MSB_MASK    0xffff
#define HH503_MAC_RPT_BA_NOT_FOUND_ADDR_LSB_LEN    32
#define HH503_MAC_RPT_BA_NOT_FOUND_ADDR_LSB_OFFSET    0
#define HH503_MAC_RPT_BA_NOT_FOUND_ADDR_LSB_MASK    0xffffffff
#define HH503_MAC_RPT_AMPDU_RETRY_CNT_LEN    16
#define HH503_MAC_RPT_AMPDU_RETRY_CNT_OFFSET    0
#define HH503_MAC_RPT_AMPDU_RETRY_CNT_MASK    0xffff
#define HH503_MAC_TKIP_REPLAY_FAIL_CNT_LEN    16
#define HH503_MAC_TKIP_REPLAY_FAIL_CNT_OFFSET    16
#define HH503_MAC_TKIP_REPLAY_FAIL_CNT_MASK    0xffff0000
#define HH503_MAC_CCMP_REPLAY_FAIL_CNT_LEN    16
#define HH503_MAC_CCMP_REPLAY_FAIL_CNT_OFFSET    0
#define HH503_MAC_CCMP_REPLAY_FAIL_CNT_MASK    0xffff
#define HH503_MAC_RPT_RX_TKIP_MIC_FAIL_CNT_LEN    16
#define HH503_MAC_RPT_RX_TKIP_MIC_FAIL_CNT_OFFSET    16
#define HH503_MAC_RPT_RX_TKIP_MIC_FAIL_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_RX_CCMP_MIC_FAIL_CNT_LEN    16
#define HH503_MAC_RPT_RX_CCMP_MIC_FAIL_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_CCMP_MIC_FAIL_CNT_MASK    0xffff
#define HH503_MAC_RPT_RX_BIP_MIC_FAIL_CNT_LEN    16
#define HH503_MAC_RPT_RX_BIP_MIC_FAIL_CNT_OFFSET    16
#define HH503_MAC_RPT_RX_BIP_MIC_FAIL_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_RX_BIP_REPLAY_FAIL_CNT_LEN    16
#define HH503_MAC_RPT_RX_BIP_REPLAY_FAIL_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_BIP_REPLAY_FAIL_CNT_MASK    0xffff
#define HH503_MAC_RPT_RX_ICV_FAIL_CNT_LEN    16
#define HH503_MAC_RPT_RX_ICV_FAIL_CNT_OFFSET    16
#define HH503_MAC_RPT_RX_ICV_FAIL_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_RX_KEY_SEARCH_FAIL_CNT_LEN    16
#define HH503_MAC_RPT_RX_KEY_SEARCH_FAIL_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_KEY_SEARCH_FAIL_CNT_MASK    0xffff
#define HH503_MAC_RPT_RX_FCS_FAIL_CNT_LEN    16
#define HH503_MAC_RPT_RX_FCS_FAIL_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_FCS_FAIL_CNT_MASK    0xffff
#define HH503_MAC_RPT_RX_DELAY_BA_CNT_LEN    16
#define HH503_MAC_RPT_RX_DELAY_BA_CNT_OFFSET    16
#define HH503_MAC_RPT_RX_DELAY_BA_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_RX_IM_BA_CNT_LEN    16
#define HH503_MAC_RPT_RX_IM_BA_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_IM_BA_CNT_MASK    0xffff
#define HH503_MAC_RPT_RX_BSS_NON_DIRECT_DATA_CNT_LEN    16
#define HH503_MAC_RPT_RX_BSS_NON_DIRECT_DATA_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_BSS_NON_DIRECT_DATA_CNT_MASK    0xffff
#define HH503_MAC_RPT_RX_OBSS_MCBC_DATA_CNT_LEN    16
#define HH503_MAC_RPT_RX_OBSS_MCBC_DATA_CNT_OFFSET    16
#define HH503_MAC_RPT_RX_OBSS_MCBC_DATA_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_RX_OBSS_UC_DATA_CNT_LEN    16
#define HH503_MAC_RPT_RX_OBSS_UC_DATA_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_OBSS_UC_DATA_CNT_MASK    0xffff
#define HH503_MAC_RPT_RX_ACK_CNT_LEN    16
#define HH503_MAC_RPT_RX_ACK_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_ACK_CNT_MASK    0xffff
#define HH503_MAC_RPT_RX_RTS_CNT_LEN    16
#define HH503_MAC_RPT_RX_RTS_CNT_OFFSET    16
#define HH503_MAC_RPT_RX_RTS_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_RX_CTS_CNT_LEN    16
#define HH503_MAC_RPT_RX_CTS_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_CTS_CNT_MASK    0xffff
#define HH503_MAC_RPT_RX_MU_MIMO_PSDU_WITH_SUCCESS_CNT_LEN    16
#define HH503_MAC_RPT_RX_MU_MIMO_PSDU_WITH_SUCCESS_CNT_OFFSET    16
#define HH503_MAC_RPT_RX_MU_MIMO_PSDU_WITH_SUCCESS_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_RX_MU_MIMO_PSDU_WITH_FAIL_CNT_LEN    16
#define HH503_MAC_RPT_RX_MU_MIMO_PSDU_WITH_FAIL_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_MU_MIMO_PSDU_WITH_FAIL_CNT_MASK    0xffff
#define HH503_MAC_RPT_RX_OFDMA_PSDU_WITH_SUCCESS_CNT_LEN    16
#define HH503_MAC_RPT_RX_OFDMA_PSDU_WITH_SUCCESS_CNT_OFFSET    16
#define HH503_MAC_RPT_RX_OFDMA_PSDU_WITH_SUCCESS_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_RX_OFDMA_PSDU_WITH_FAIL_CNT_LEN    16
#define HH503_MAC_RPT_RX_OFDMA_PSDU_WITH_FAIL_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_OFDMA_PSDU_WITH_FAIL_CNT_MASK    0xffff
#define HH503_MAC_RPT_RX_BF_PSDU_WITH_SUCCESS_CNT_LEN    16
#define HH503_MAC_RPT_RX_BF_PSDU_WITH_SUCCESS_CNT_OFFSET    16
#define HH503_MAC_RPT_RX_BF_PSDU_WITH_SUCCESS_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_RX_BF_PSDU_WITH_FAIL_CNT_LEN    16
#define HH503_MAC_RPT_RX_BF_PSDU_WITH_FAIL_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_BF_PSDU_WITH_FAIL_CNT_MASK    0xffff
#define HH503_MAC_RPT_TX_HDL_TIMEOUT_CNT_LEN    8
#define HH503_MAC_RPT_TX_HDL_TIMEOUT_CNT_OFFSET    24
#define HH503_MAC_RPT_TX_HDL_TIMEOUT_CNT_MASK    0xff000000
#define HH503_MAC_RPT_TX_FSM_TIMEOUT_CNT_LEN    8
#define HH503_MAC_RPT_TX_FSM_TIMEOUT_CNT_OFFSET    16
#define HH503_MAC_RPT_TX_FSM_TIMEOUT_CNT_MASK    0xff0000
#define HH503_MAC_RPT_RX_HDL_TIMEOUT_CNT_LEN    8
#define HH503_MAC_RPT_RX_HDL_TIMEOUT_CNT_OFFSET    8
#define HH503_MAC_RPT_RX_HDL_TIMEOUT_CNT_MASK    0xff00
#define HH503_MAC_RPT_RX_FSM_TIMEOUT_CNT_LEN    8
#define HH503_MAC_RPT_RX_FSM_TIMEOUT_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_FSM_TIMEOUT_CNT_MASK    0xff
#define HH503_MAC_RPT_TX_INTR_CNT_LEN    16
#define HH503_MAC_RPT_TX_INTR_CNT_OFFSET    0
#define HH503_MAC_RPT_TX_INTR_CNT_MASK    0xffff
#define HH503_MAC_RPT_RX_HIPRI_INTR_CNT_LEN    16
#define HH503_MAC_RPT_RX_HIPRI_INTR_CNT_OFFSET    16
#define HH503_MAC_RPT_RX_HIPRI_INTR_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_RX_NORM_INTR_CNT_LEN    16
#define HH503_MAC_RPT_RX_NORM_INTR_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_NORM_INTR_CNT_MASK    0xffff
#define HH503_MAC_RPT_MAC_AUTO_RST_CNT_LEN    16
#define HH503_MAC_RPT_MAC_AUTO_RST_CNT_OFFSET    0
#define HH503_MAC_RPT_MAC_AUTO_RST_CNT_MASK    0xffff
#define HH503_MAC_RPT_CCA_PRI_20M_CNT_LEN    26
#define HH503_MAC_RPT_CCA_PRI_20M_CNT_OFFSET    0
#define HH503_MAC_RPT_CCA_PRI_20M_CNT_MASK    0x3ffffff
#define HH503_MAC_RPT_CCA_SEC_20M_CNT_LEN    26
#define HH503_MAC_RPT_CCA_SEC_20M_CNT_OFFSET    0
#define HH503_MAC_RPT_CCA_SEC_20M_CNT_MASK    0x3ffffff
#define HH503_MAC_RPT_TXOP_PS_EN_LEN    1
#define HH503_MAC_RPT_TXOP_PS_EN_OFFSET    16
#define HH503_MAC_RPT_TXOP_PS_EN_MASK    0x10000
#define HH503_MAC_RPT_ENTER_TXOP_PS_CNT_LEN    16
#define HH503_MAC_RPT_ENTER_TXOP_PS_CNT_OFFSET    0
#define HH503_MAC_RPT_ENTER_TXOP_PS_CNT_MASK    0xffff
#define HH503_MAC_RPT_TXOP_PS_TIME_CNT_LEN    26
#define HH503_MAC_RPT_TXOP_PS_TIME_CNT_OFFSET    0
#define HH503_MAC_RPT_TXOP_PS_TIME_CNT_MASK    0x3ffffff
#define HH503_MAC_RPT_COEX_ABORT_START_CNT_LEN    16
#define HH503_MAC_RPT_COEX_ABORT_START_CNT_OFFSET    16
#define HH503_MAC_RPT_COEX_ABORT_START_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_COEX_ABORT_DONE_CNT_LEN    16
#define HH503_MAC_RPT_COEX_ABORT_DONE_CNT_OFFSET    0
#define HH503_MAC_RPT_COEX_ABORT_DONE_CNT_MASK    0xffff
#define HH503_MAC_RPT_COEX_ABORT_END_CNT_LEN    16
#define HH503_MAC_RPT_COEX_ABORT_END_CNT_OFFSET    16
#define HH503_MAC_RPT_COEX_ABORT_END_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_COEX_PREEMPT_CNT_LEN    16
#define HH503_MAC_RPT_COEX_PREEMPT_CNT_OFFSET    0
#define HH503_MAC_RPT_COEX_PREEMPT_CNT_MASK    0xffff
#define HH503_MAC_RPT_COEX_POST_PREEMPT_CNT_LEN    16
#define HH503_MAC_RPT_COEX_POST_PREEMPT_CNT_OFFSET    16
#define HH503_MAC_RPT_COEX_POST_PREEMPT_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_COEX_POST_PREEMPT_FAIL_CNT_LEN    16
#define HH503_MAC_RPT_COEX_POST_PREEMPT_FAIL_CNT_OFFSET    0
#define HH503_MAC_RPT_COEX_POST_PREEMPT_FAIL_CNT_MASK    0xffff
#define HH503_MAC_RPT_BACKOFF_TIMEOUT_SEC_20M_CCA_FLAG_LEN    1
#define HH503_MAC_RPT_BACKOFF_TIMEOUT_SEC_20M_CCA_FLAG_OFFSET    17
#define HH503_MAC_RPT_BACKOFF_TIMEOUT_SEC_20M_CCA_FLAG_MASK    0x20000
#define HH503_MAC_RPT_BACKOFF_TIMEOUT_PRI_20M_CCA_FLAG_LEN    1
#define HH503_MAC_RPT_BACKOFF_TIMEOUT_PRI_20M_CCA_FLAG_OFFSET    16
#define HH503_MAC_RPT_BACKOFF_TIMEOUT_PRI_20M_CCA_FLAG_MASK    0x10000
#define HH503_MAC_RPT_BACKOFF_TIMEOUT_NAV_TIMER_CNT_LEN    16
#define HH503_MAC_RPT_BACKOFF_TIMEOUT_NAV_TIMER_CNT_OFFSET    0
#define HH503_MAC_RPT_BACKOFF_TIMEOUT_NAV_TIMER_CNT_MASK    0xffff
#define HH503_MAC_RPT_TX_FRAME_TIME_CNT_LEN    26
#define HH503_MAC_RPT_TX_FRAME_TIME_CNT_OFFSET    0
#define HH503_MAC_RPT_TX_FRAME_TIME_CNT_MASK    0x3ffffff
#define HH503_MAC_RPT_MON_ST_PHY_TX_PSDU_LEN_LEN    16
#define HH503_MAC_RPT_MON_ST_PHY_TX_PSDU_LEN_OFFSET    16
#define HH503_MAC_RPT_MON_ST_PHY_TX_PSDU_LEN_MASK    0xffff0000
#define HH503_MAC_RPT_MON_ST_PHY_TX_PSDU_CNT_LEN    16
#define HH503_MAC_RPT_MON_ST_PHY_TX_PSDU_CNT_OFFSET    0
#define HH503_MAC_RPT_MON_ST_PHY_TX_PSDU_CNT_MASK    0xffff
#define HH503_MAC_RPT_MON_ST_TX_FSM_TIMER_CNT_LEN    16
#define HH503_MAC_RPT_MON_ST_TX_FSM_TIMER_CNT_OFFSET    16
#define HH503_MAC_RPT_MON_ST_TX_FSM_TIMER_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_MON_ST_TX_FSM_PSDU_CNT_LEN    16
#define HH503_MAC_RPT_MON_ST_TX_FSM_PSDU_CNT_OFFSET    0
#define HH503_MAC_RPT_MON_ST_TX_FSM_PSDU_CNT_MASK    0xffff
#define HH503_MAC_RPT_MON_ST_TX_FSM_MPDU_LEN_LEN    16
#define HH503_MAC_RPT_MON_ST_TX_FSM_MPDU_LEN_OFFSET    16
#define HH503_MAC_RPT_MON_ST_TX_FSM_MPDU_LEN_MASK    0xffff0000
#define HH503_MAC_RPT_MON_ST_TX_FSM_MPDU_CNT_LEN    16
#define HH503_MAC_RPT_MON_ST_TX_FSM_MPDU_CNT_OFFSET    0
#define HH503_MAC_RPT_MON_ST_TX_FSM_MPDU_CNT_MASK    0xffff
#define HH503_MAC_RPT_MON_ST_PHY_RX_PSDU_LEN_LEN    16
#define HH503_MAC_RPT_MON_ST_PHY_RX_PSDU_LEN_OFFSET    16
#define HH503_MAC_RPT_MON_ST_PHY_RX_PSDU_LEN_MASK    0xffff0000
#define HH503_MAC_RPT_MON_ST_PHY_RX_PSDU_CNT_LEN    16
#define HH503_MAC_RPT_MON_ST_PHY_RX_PSDU_CNT_OFFSET    0
#define HH503_MAC_RPT_MON_ST_PHY_RX_PSDU_CNT_MASK    0xffff
#define HH503_MAC_RPT_MON_ST_RX_FSM_TIMER_CNT_LEN    16
#define HH503_MAC_RPT_MON_ST_RX_FSM_TIMER_CNT_OFFSET    16
#define HH503_MAC_RPT_MON_ST_RX_FSM_TIMER_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_MON_ST_RX_FSM_PSDU_CNT_LEN    16
#define HH503_MAC_RPT_MON_ST_RX_FSM_PSDU_CNT_OFFSET    0
#define HH503_MAC_RPT_MON_ST_RX_FSM_PSDU_CNT_MASK    0xffff
#define HH503_MAC_RPT_MON_ST_RX_FSM_MPDU_LEN_LEN    16
#define HH503_MAC_RPT_MON_ST_RX_FSM_MPDU_LEN_OFFSET    16
#define HH503_MAC_RPT_MON_ST_RX_FSM_MPDU_LEN_MASK    0xffff0000
#define HH503_MAC_RPT_MON_ST_RX_FSM_MPDU_CNT_LEN    16
#define HH503_MAC_RPT_MON_ST_RX_FSM_MPDU_CNT_OFFSET    0
#define HH503_MAC_RPT_MON_ST_RX_FSM_MPDU_CNT_MASK    0xffff
#define HH503_MAC_RPT_MON_ST_CE_ENCR_PROC_EN_LEN    4
#define HH503_MAC_RPT_MON_ST_CE_ENCR_PROC_EN_OFFSET    28
#define HH503_MAC_RPT_MON_ST_CE_ENCR_PROC_EN_MASK    0xf0000000
#define HH503_MAC_RPT_MON_ST_CE_CIPHER_TYPE_LEN    4
#define HH503_MAC_RPT_MON_ST_CE_CIPHER_TYPE_OFFSET    24
#define HH503_MAC_RPT_MON_ST_CE_CIPHER_TYPE_MASK    0xf000000
#define HH503_MAC_RPT_MON_ST_CE_KEY_ID_LEN    4
#define HH503_MAC_RPT_MON_ST_CE_KEY_ID_OFFSET    20
#define HH503_MAC_RPT_MON_ST_CE_KEY_ID_MASK    0xf00000
#define HH503_MAC_RPT_MON_ST_TX_AMPDU_EN_LEN    1
#define HH503_MAC_RPT_MON_ST_TX_AMPDU_EN_OFFSET    19
#define HH503_MAC_RPT_MON_ST_TX_AMPDU_EN_MASK    0x80000
#define HH503_MAC_RPT_MON_ST_RX_AMPDU_EN_LEN    1
#define HH503_MAC_RPT_MON_ST_RX_AMPDU_EN_OFFSET    18
#define HH503_MAC_RPT_MON_ST_RX_AMPDU_EN_MASK    0x40000
#define HH503_MAC_RPT_MON_ST_TX_BC_FLAG_LEN    1
#define HH503_MAC_RPT_MON_ST_TX_BC_FLAG_OFFSET    17
#define HH503_MAC_RPT_MON_ST_TX_BC_FLAG_MASK    0x20000
#define HH503_MAC_RPT_MON_ST_RX_BC_FLAG_LEN    1
#define HH503_MAC_RPT_MON_ST_RX_BC_FLAG_OFFSET    16
#define HH503_MAC_RPT_MON_ST_RX_BC_FLAG_MASK    0x10000
#define HH503_MAC_RPT_MON_ST_TX_VAP_INDEX_LEN    2
#define HH503_MAC_RPT_MON_ST_TX_VAP_INDEX_OFFSET    12
#define HH503_MAC_RPT_MON_ST_TX_VAP_INDEX_MASK    0x3000
#define HH503_MAC_RPT_MON_ST_TX_PEER_INDEX_LEN    3
#define HH503_MAC_RPT_MON_ST_TX_PEER_INDEX_OFFSET    8
#define HH503_MAC_RPT_MON_ST_TX_PEER_INDEX_MASK    0x700
#define HH503_MAC_RPT_MON_ST_RX_VAP_INDEX_LEN    4
#define HH503_MAC_RPT_MON_ST_RX_VAP_INDEX_OFFSET    4
#define HH503_MAC_RPT_MON_ST_RX_VAP_INDEX_MASK    0xf0
#define HH503_MAC_RPT_MON_ST_RX_PEER_INDEX_LEN    3
#define HH503_MAC_RPT_MON_ST_RX_PEER_INDEX_OFFSET    0
#define HH503_MAC_RPT_MON_ST_RX_PEER_INDEX_MASK    0x7
#define HH503_MAC_RPT_MON_ST_TX_FRAME_TYPE_LEN    6
#define HH503_MAC_RPT_MON_ST_TX_FRAME_TYPE_OFFSET    26
#define HH503_MAC_RPT_MON_ST_TX_FRAME_TYPE_MASK    0xfc000000
#define HH503_MAC_RPT_MON_ST_TX_HE_FLAG_LEN    1
#define HH503_MAC_RPT_MON_ST_TX_HE_FLAG_OFFSET    24
#define HH503_MAC_RPT_MON_ST_TX_HE_FLAG_MASK    0x1000000
#define HH503_MAC_RPT_MON_ST_TX_DATA_RATE_LEN    8
#define HH503_MAC_RPT_MON_ST_TX_DATA_RATE_OFFSET    16
#define HH503_MAC_RPT_MON_ST_TX_DATA_RATE_MASK    0xff0000
#define HH503_MAC_RPT_MON_ST_TX_BW_LEN    4
#define HH503_MAC_RPT_MON_ST_TX_BW_OFFSET    12
#define HH503_MAC_RPT_MON_ST_TX_BW_MASK    0xf000
#define HH503_MAC_RPT_MON_ST_TX_SEQ_NUM_LEN    12
#define HH503_MAC_RPT_MON_ST_TX_SEQ_NUM_OFFSET    0
#define HH503_MAC_RPT_MON_ST_TX_SEQ_NUM_MASK    0xfff
#define HH503_MAC_RPT_MON_ST_RX_FRAME_TYPE_LEN    6
#define HH503_MAC_RPT_MON_ST_RX_FRAME_TYPE_OFFSET    26
#define HH503_MAC_RPT_MON_ST_RX_FRAME_TYPE_MASK    0xfc000000
#define HH503_MAC_RPT_MON_ST_RX_HE_FLAG_LEN    1
#define HH503_MAC_RPT_MON_ST_RX_HE_FLAG_OFFSET    24
#define HH503_MAC_RPT_MON_ST_RX_HE_FLAG_MASK    0x1000000
#define HH503_MAC_RPT_MON_ST_RX_DATA_RATE_LEN    8
#define HH503_MAC_RPT_MON_ST_RX_DATA_RATE_OFFSET    16
#define HH503_MAC_RPT_MON_ST_RX_DATA_RATE_MASK    0xff0000
#define HH503_MAC_RPT_MON_ST_RX_BW_LEN    4
#define HH503_MAC_RPT_MON_ST_RX_BW_OFFSET    12
#define HH503_MAC_RPT_MON_ST_RX_BW_MASK    0xf000
#define HH503_MAC_RPT_MON_ST_RX_SEQ_NUM_LEN    12
#define HH503_MAC_RPT_MON_ST_RX_SEQ_NUM_OFFSET    0
#define HH503_MAC_RPT_MON_ST_RX_SEQ_NUM_MASK    0xfff
#define HH503_MAC_RPT_TX_RTS_PASS_CNT_LEN    16
#define HH503_MAC_RPT_TX_RTS_PASS_CNT_OFFSET    16
#define HH503_MAC_RPT_TX_RTS_PASS_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_TX_RTS_FAIL_CNT_LEN    16
#define HH503_MAC_RPT_TX_RTS_FAIL_CNT_OFFSET    0
#define HH503_MAC_RPT_TX_RTS_FAIL_CNT_MASK    0xffff
#define HH503_MAC_RPT_MULTI_TID_MU_BAR_FRAME_CNT_LEN    8
#define HH503_MAC_RPT_MULTI_TID_MU_BAR_FRAME_CNT_OFFSET    16
#define HH503_MAC_RPT_MULTI_TID_MU_BAR_FRAME_CNT_MASK    0xff0000
#define HH503_MAC_RPT_TX_BAR_CNT_LEN    16
#define HH503_MAC_RPT_TX_BAR_CNT_OFFSET    0
#define HH503_MAC_RPT_TX_BAR_CNT_MASK    0xffff
#define HH503_MAC_RPT_TX_FOREVER_CURR_ST_LEN    4
#define HH503_MAC_RPT_TX_FOREVER_CURR_ST_OFFSET    16
#define HH503_MAC_RPT_TX_FOREVER_CURR_ST_MASK    0xf0000
#define HH503_MAC_RPT_TX_FOREVER_FRAME_CNT_LEN    16
#define HH503_MAC_RPT_TX_FOREVER_FRAME_CNT_OFFSET    0
#define HH503_MAC_RPT_TX_FOREVER_FRAME_CNT_MASK    0xffff
#define HH503_MAC_RPT_RX_DIRECT_FRAME_TIME_CNT_LEN    26
#define HH503_MAC_RPT_RX_DIRECT_FRAME_TIME_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_DIRECT_FRAME_TIME_CNT_MASK    0x3ffffff
#define HH503_MAC_RPT_RX_NON_DIRECT_FRAME_OBSS_TIME_CNT_LEN    26
#define HH503_MAC_RPT_RX_NON_DIRECT_FRAME_OBSS_TIME_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_NON_DIRECT_FRAME_OBSS_TIME_CNT_MASK    0x3ffffff
#define HH503_MAC_RPT_RX_NON_DIRECT_MGMT_TIME_CNT_LEN    26
#define HH503_MAC_RPT_RX_NON_DIRECT_MGMT_TIME_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_NON_DIRECT_MGMT_TIME_CNT_MASK    0x3ffffff
#define HH503_MAC_RPT_RX_NON_DIRECT_DATA_TIME_CNT_LEN    26
#define HH503_MAC_RPT_RX_NON_DIRECT_DATA_TIME_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_NON_DIRECT_DATA_TIME_CNT_MASK    0x3ffffff
#define HH503_MAC_RPT_RX_CCA_RSSI_VAL_LEN    8
#define HH503_MAC_RPT_RX_CCA_RSSI_VAL_OFFSET    16
#define HH503_MAC_RPT_RX_CCA_RSSI_VAL_MASK    0xff0000
#define HH503_MAC_RPT_RX_CCA_GAP_LEN    16
#define HH503_MAC_RPT_RX_CCA_GAP_OFFSET    0
#define HH503_MAC_RPT_RX_CCA_GAP_MASK    0xffff
#define HH503_MAC_RPT_ANTI_INTF_TIME1_CNT_LEN    16
#define HH503_MAC_RPT_ANTI_INTF_TIME1_CNT_OFFSET    16
#define HH503_MAC_RPT_ANTI_INTF_TIME1_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_ANTI_INTF_TIME2_CNT_LEN    16
#define HH503_MAC_RPT_ANTI_INTF_TIME2_CNT_OFFSET    0
#define HH503_MAC_RPT_ANTI_INTF_TIME2_CNT_MASK    0xffff
#define HH503_MAC_RPT_MON_H2V_NG_MODE_LEN    4
#define HH503_MAC_RPT_MON_H2V_NG_MODE_OFFSET    28
#define HH503_MAC_RPT_MON_H2V_NG_MODE_MASK    0xf0000000
#define HH503_MAC_RPT_MON_H2V_CALC_ING_EN_LEN    1
#define HH503_MAC_RPT_MON_H2V_CALC_ING_EN_OFFSET    26
#define HH503_MAC_RPT_MON_H2V_CALC_ING_EN_MASK    0x4000000
#define HH503_MAC_RPT_MON_CLK_BF_EN_LEN    1
#define HH503_MAC_RPT_MON_CLK_BF_EN_OFFSET    25
#define HH503_MAC_RPT_MON_CLK_BF_EN_MASK    0x2000000
#define HH503_MAC_RPT_MON_H2V_NRX_LEN    4
#define HH503_MAC_RPT_MON_H2V_NRX_OFFSET    20
#define HH503_MAC_RPT_MON_H2V_NRX_MASK    0xf00000
#define HH503_MAC_RPT_MON_H2V_NTX_LEN    4
#define HH503_MAC_RPT_MON_H2V_NTX_OFFSET    16
#define HH503_MAC_RPT_MON_H2V_NTX_MASK    0xf0000
#define HH503_MAC_RPT_MON_PHI_PSI_CNT_LEN    8
#define HH503_MAC_RPT_MON_PHI_PSI_CNT_OFFSET    8
#define HH503_MAC_RPT_MON_PHI_PSI_CNT_MASK    0xff00
#define HH503_MAC_RPT_MON_H_IP_SUB_CNT_LEN    8
#define HH503_MAC_RPT_MON_H_IP_SUB_CNT_OFFSET    0
#define HH503_MAC_RPT_MON_H_IP_SUB_CNT_MASK    0xff
#define HH503_MAC_RPT_MON_TXBF_MATRIX_RDY_LEN    1
#define HH503_MAC_RPT_MON_TXBF_MATRIX_RDY_OFFSET    13
#define HH503_MAC_RPT_MON_TXBF_MATRIX_RDY_MASK    0x2000
#define HH503_MAC_RPT_MON_TXBF_ABORT_LEN    1
#define HH503_MAC_RPT_MON_TXBF_ABORT_OFFSET    12
#define HH503_MAC_RPT_MON_TXBF_ABORT_MASK    0x1000
#define HH503_MAC_RPT_MON_TXBF_RPT_SEL_LEN    2
#define HH503_MAC_RPT_MON_TXBF_RPT_SEL_OFFSET    10
#define HH503_MAC_RPT_MON_TXBF_RPT_SEL_MASK    0xc00
#define HH503_MAC_RPT_MON_COMPR_PROC_EN_LEN    1
#define HH503_MAC_RPT_MON_COMPR_PROC_EN_OFFSET    9
#define HH503_MAC_RPT_MON_COMPR_PROC_EN_MASK    0x200
#define HH503_MAC_RPT_MON_HE_FEEDBACK_TYPE_LEN    1
#define HH503_MAC_RPT_MON_HE_FEEDBACK_TYPE_OFFSET    8
#define HH503_MAC_RPT_MON_HE_FEEDBACK_TYPE_MASK    0x100
#define HH503_MAC_RPT_MON_VHT_FEEDBACK_TYPE_LEN    1
#define HH503_MAC_RPT_MON_VHT_FEEDBACK_TYPE_OFFSET    7
#define HH503_MAC_RPT_MON_VHT_FEEDBACK_TYPE_MASK    0x80
#define HH503_MAC_RPT_MON_RX_TXBF_SOUNDING_MODE_LEN    2
#define HH503_MAC_RPT_MON_RX_TXBF_SOUNDING_MODE_OFFSET    4
#define HH503_MAC_RPT_MON_RX_TXBF_SOUNDING_MODE_MASK    0x30
#define HH503_MAC_RPT_MON_RX_PEER_INDEX_ERR_LEN    1
#define HH503_MAC_RPT_MON_RX_PEER_INDEX_ERR_OFFSET    3
#define HH503_MAC_RPT_MON_RX_PEER_INDEX_ERR_MASK    0x8
#define HH503_MAC_RPT_MON_RX_PSDU_STATUS_LEN    3
#define HH503_MAC_RPT_MON_RX_PSDU_STATUS_OFFSET    0
#define HH503_MAC_RPT_MON_RX_PSDU_STATUS_MASK    0x7
#define HH503_MAC_RPT_MON_DBAC_WAIT_TIME_LEN    16
#define HH503_MAC_RPT_MON_DBAC_WAIT_TIME_OFFSET    16
#define HH503_MAC_RPT_MON_DBAC_WAIT_TIME_MASK    0xffff0000
#define HH503_MAC_RPT_MON_WAIT_RESP_TIME_LEN    16
#define HH503_MAC_RPT_MON_WAIT_RESP_TIME_OFFSET    0
#define HH503_MAC_RPT_MON_WAIT_RESP_TIME_MASK    0xffff
#define HH503_MAC_RPT_ONE_PKT_TX_CNT_LEN    8
#define HH503_MAC_RPT_ONE_PKT_TX_CNT_OFFSET    16
#define HH503_MAC_RPT_ONE_PKT_TX_CNT_MASK    0xff0000
#define HH503_MAC_RPT_DBAC_TX_CNT_LEN    16
#define HH503_MAC_RPT_DBAC_TX_CNT_OFFSET    0
#define HH503_MAC_RPT_DBAC_TX_CNT_MASK    0xffff
#define HH503_MAC_RPT_DBAC_TX_TIME_INFO_LEN    16
#define HH503_MAC_RPT_DBAC_TX_TIME_INFO_OFFSET    16
#define HH503_MAC_RPT_DBAC_TX_TIME_INFO_MASK    0xffff0000
#define HH503_MAC_RPT_DBAC_TX_INTR_CNT_LEN    16
#define HH503_MAC_RPT_DBAC_TX_INTR_CNT_OFFSET    0
#define HH503_MAC_RPT_DBAC_TX_INTR_CNT_MASK    0xffff
#define HH503_MAC_RPT_DBAC_MONITOR_INFO_LEN    32
#define HH503_MAC_RPT_DBAC_MONITOR_INFO_OFFSET    0
#define HH503_MAC_RPT_DBAC_MONITOR_INFO_MASK    0xffffffff
#define HH503_MAC_RPT_MON_BUS_RW_MAX_TIME_LEN    16
#define HH503_MAC_RPT_MON_BUS_RW_MAX_TIME_OFFSET    0
#define HH503_MAC_RPT_MON_BUS_RW_MAX_TIME_MASK    0xffff
#define HH503_MAC_RPT_UORA_OCW_TRANSMITTED_BSS_LEN    7
#define HH503_MAC_RPT_UORA_OCW_TRANSMITTED_BSS_OFFSET    24
#define HH503_MAC_RPT_UORA_OCW_TRANSMITTED_BSS_MASK    0x7f000000
#define HH503_MAC_RPT_UORA_OBO_TRANSMITTED_BSS_LEN    7
#define HH503_MAC_RPT_UORA_OBO_TRANSMITTED_BSS_OFFSET    16
#define HH503_MAC_RPT_UORA_OBO_TRANSMITTED_BSS_MASK    0x7f0000
#define HH503_MAC_RPT_UORA_OCW_ASSOCIATED_LEN    7
#define HH503_MAC_RPT_UORA_OCW_ASSOCIATED_OFFSET    8
#define HH503_MAC_RPT_UORA_OCW_ASSOCIATED_MASK    0x7f00
#define HH503_MAC_RPT_UORA_OBO_ASSOCIATED_LEN    7
#define HH503_MAC_RPT_UORA_OBO_ASSOCIATED_OFFSET    0
#define HH503_MAC_RPT_UORA_OBO_ASSOCIATED_MASK    0x7f
#define HH503_MAC_RPT_UORA_OCW_UNASSOCIATED_LEN    7
#define HH503_MAC_RPT_UORA_OCW_UNASSOCIATED_OFFSET    8
#define HH503_MAC_RPT_UORA_OCW_UNASSOCIATED_MASK    0x7f00
#define HH503_MAC_RPT_UORA_OBO_UNASSOCIATED_LEN    7
#define HH503_MAC_RPT_UORA_OBO_UNASSOCIATED_OFFSET    0
#define HH503_MAC_RPT_UORA_OBO_UNASSOCIATED_MASK    0x7f
#define HH503_MAC_RPT_TRIG_RESP_BASIC_UORA_AID0_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BASIC_UORA_AID0_CNT_OFFSET    24
#define HH503_MAC_RPT_TRIG_RESP_BASIC_UORA_AID0_CNT_MASK    0xff000000
#define HH503_MAC_RPT_TRIG_RESP_BASIC_UORA_AID2045_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BASIC_UORA_AID2045_CNT_OFFSET    16
#define HH503_MAC_RPT_TRIG_RESP_BASIC_UORA_AID2045_CNT_MASK    0xff0000
#define HH503_MAC_RPT_TRIG_RESP_BSRP_UORA_AID0_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BSRP_UORA_AID0_CNT_OFFSET    8
#define HH503_MAC_RPT_TRIG_RESP_BSRP_UORA_AID0_CNT_MASK    0xff00
#define HH503_MAC_RPT_TRIG_RESP_BQRP_UORA_AID0_CNT_LEN    8
#define HH503_MAC_RPT_TRIG_RESP_BQRP_UORA_AID0_CNT_OFFSET    0
#define HH503_MAC_RPT_TRIG_RESP_BQRP_UORA_AID0_CNT_MASK    0xff
#define HH503_MAC_RPT_SRG_62_68_CNT_LEN    16
#define HH503_MAC_RPT_SRG_62_68_CNT_OFFSET    16
#define HH503_MAC_RPT_SRG_62_68_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_SRG_68_74_CNT_LEN    16
#define HH503_MAC_RPT_SRG_68_74_CNT_OFFSET    0
#define HH503_MAC_RPT_SRG_68_74_CNT_MASK    0xffff
#define HH503_MAC_RPT_SRG_74_78_CNT_LEN    16
#define HH503_MAC_RPT_SRG_74_78_CNT_OFFSET    16
#define HH503_MAC_RPT_SRG_74_78_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_SRG_78_82_CNT_LEN    16
#define HH503_MAC_RPT_SRG_78_82_CNT_OFFSET    0
#define HH503_MAC_RPT_SRG_78_82_CNT_MASK    0xffff
#define HH503_MAC_RPT_NON_SRG_62_68_CNT_LEN    16
#define HH503_MAC_RPT_NON_SRG_62_68_CNT_OFFSET    16
#define HH503_MAC_RPT_NON_SRG_62_68_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_NON_SRG_68_74_CNT_LEN    16
#define HH503_MAC_RPT_NON_SRG_68_74_CNT_OFFSET    0
#define HH503_MAC_RPT_NON_SRG_68_74_CNT_MASK    0xffff
#define HH503_MAC_RPT_BSS_COLOR_BITMAP_H_LEN    32
#define HH503_MAC_RPT_BSS_COLOR_BITMAP_H_OFFSET    0
#define HH503_MAC_RPT_BSS_COLOR_BITMAP_H_MASK    0xffffffff
#define HH503_MAC_RPT_BSS_COLOR_BITMAP_L_LEN    32
#define HH503_MAC_RPT_BSS_COLOR_BITMAP_L_OFFSET    0
#define HH503_MAC_RPT_BSS_COLOR_BITMAP_L_MASK    0xffffffff
#define HH503_MAC_RPT_OBSS_PD_EN_NUM_LEN    8
#define HH503_MAC_RPT_OBSS_PD_EN_NUM_OFFSET    24
#define HH503_MAC_RPT_OBSS_PD_EN_NUM_MASK    0xff000000
#define HH503_MAC_RPT_OBSS_PD_BF_RX_DONE_NUM_LEN    8
#define HH503_MAC_RPT_OBSS_PD_BF_RX_DONE_NUM_OFFSET    16
#define HH503_MAC_RPT_OBSS_PD_BF_RX_DONE_NUM_MASK    0xff0000
#define HH503_MAC_RPT_PSR_SR_EN_NUM_LEN    8
#define HH503_MAC_RPT_PSR_SR_EN_NUM_OFFSET    8
#define HH503_MAC_RPT_PSR_SR_EN_NUM_MASK    0xff00
#define HH503_MAC_RPT_PSR_SR_TX_FAIL_NUM_LEN    8
#define HH503_MAC_RPT_PSR_SR_TX_FAIL_NUM_OFFSET    0
#define HH503_MAC_RPT_PSR_SR_TX_FAIL_NUM_MASK    0xff
#define HH503_MAC_RPT_NON_SRG_74_78_CNT_LEN    16
#define HH503_MAC_RPT_NON_SRG_74_78_CNT_OFFSET    16
#define HH503_MAC_RPT_NON_SRG_74_78_CNT_MASK    0xffff0000
#define HH503_MAC_RPT_NON_SRG_78_82_CNT_LEN    16
#define HH503_MAC_RPT_NON_SRG_78_82_CNT_OFFSET    0
#define HH503_MAC_RPT_NON_SRG_78_82_CNT_MASK    0xffff
#define HH503_MAC_RPT_OBSS_PD_TX_NUM_LEN    16
#define HH503_MAC_RPT_OBSS_PD_TX_NUM_OFFSET    16
#define HH503_MAC_RPT_OBSS_PD_TX_NUM_MASK    0xffff0000
#define HH503_MAC_RPT_OBSS_PD_TX_SUCCESS_NUM_LEN    16
#define HH503_MAC_RPT_OBSS_PD_TX_SUCCESS_NUM_OFFSET    0
#define HH503_MAC_RPT_OBSS_PD_TX_SUCCESS_NUM_MASK    0xffff
#define HH503_MAC_RPT_PSR_SR_TX_NUM_LEN    16
#define HH503_MAC_RPT_PSR_SR_TX_NUM_OFFSET    16
#define HH503_MAC_RPT_PSR_SR_TX_NUM_MASK    0xffff0000
#define HH503_MAC_RPT_PSR_SR_TX_SUCCESS_NUM_LEN    16
#define HH503_MAC_RPT_PSR_SR_TX_SUCCESS_NUM_OFFSET    0
#define HH503_MAC_RPT_PSR_SR_TX_SUCCESS_NUM_MASK    0xffff
#define HH503_MAC_RPT_SRG_RSSI_MAX_LEN    8
#define HH503_MAC_RPT_SRG_RSSI_MAX_OFFSET    24
#define HH503_MAC_RPT_SRG_RSSI_MAX_MASK    0xff000000
#define HH503_MAC_RPT_SRG_RSSI_MIN_LEN    8
#define HH503_MAC_RPT_SRG_RSSI_MIN_OFFSET    16
#define HH503_MAC_RPT_SRG_RSSI_MIN_MASK    0xff0000
#define HH503_MAC_RPT_NON_SRG_RSSI_MAX_LEN    8
#define HH503_MAC_RPT_NON_SRG_RSSI_MAX_OFFSET    8
#define HH503_MAC_RPT_NON_SRG_RSSI_MAX_MASK    0xff00
#define HH503_MAC_RPT_NON_SRG_RSSI_MIN_LEN    8
#define HH503_MAC_RPT_NON_SRG_RSSI_MIN_OFFSET    0
#define HH503_MAC_RPT_NON_SRG_RSSI_MIN_MASK    0xff
#define HH503_MAC_RPT_INTRA_BSS_RSSI_LEN    8
#define HH503_MAC_RPT_INTRA_BSS_RSSI_OFFSET    0
#define HH503_MAC_RPT_INTRA_BSS_RSSI_MASK    0xff
#define HH503_MAC_RPT_RX_HT_SOUNDING_CNT_LEN    8
#define HH503_MAC_RPT_RX_HT_SOUNDING_CNT_OFFSET    24
#define HH503_MAC_RPT_RX_HT_SOUNDING_CNT_MASK    0xff000000
#define HH503_MAC_RPT_RX_VHT_SOUNDING_DIRECT_CNT_LEN    8
#define HH503_MAC_RPT_RX_VHT_SOUNDING_DIRECT_CNT_OFFSET    16
#define HH503_MAC_RPT_RX_VHT_SOUNDING_DIRECT_CNT_MASK    0xff0000
#define HH503_MAC_RPT_RX_VHT_SOUNDING_MU_1ST_MATCH_CNT_LEN    8
#define HH503_MAC_RPT_RX_VHT_SOUNDING_MU_1ST_MATCH_CNT_OFFSET    8
#define HH503_MAC_RPT_RX_VHT_SOUNDING_MU_1ST_MATCH_CNT_MASK    0xff00
#define HH503_MAC_RPT_RX_VHT_SOUNDING_MU_1ST_NOMATCH_CNT_LEN    8
#define HH503_MAC_RPT_RX_VHT_SOUNDING_MU_1ST_NOMATCH_CNT_OFFSET    0
#define HH503_MAC_RPT_RX_VHT_SOUNDING_MU_1ST_NOMATCH_CNT_MASK    0xff
#define HH503_MAC_RPT_RX_HE_SOUNDING_NON_TB_CNT_LEN    8
#define HH503_MAC_RPT_RX_HE_SOUNDING_NON_TB_CNT_OFFSET    24
#define HH503_MAC_RPT_RX_HE_SOUNDING_NON_TB_CNT_MASK    0xff000000
#define HH503_MAC_RPT_RX_HE_SOUNDING_TB_CNT_LEN    8
#define HH503_MAC_RPT_RX_HE_SOUNDING_TB_CNT_OFFSET    16
#define HH503_MAC_RPT_RX_HE_SOUNDING_TB_CNT_MASK    0xff0000
#define HH503_MAC_RPT_VHT_SOUNDING_DIRECT_RESP_CNT_LEN    8
#define HH503_MAC_RPT_VHT_SOUNDING_DIRECT_RESP_CNT_OFFSET    8
#define HH503_MAC_RPT_VHT_SOUNDING_DIRECT_RESP_CNT_MASK    0xff00
#define HH503_MAC_RPT_VHT_SOUNDING_MU_1ST_MATCH_RESP_CNT_LEN    8
#define HH503_MAC_RPT_VHT_SOUNDING_MU_1ST_MATCH_RESP_CNT_OFFSET    0
#define HH503_MAC_RPT_VHT_SOUNDING_MU_1ST_MATCH_RESP_CNT_MASK    0xff
#define HH503_MAC_RPT_SOUNDING_PROTOCOL_LEN    2
#define HH503_MAC_RPT_SOUNDING_PROTOCOL_OFFSET    21
#define HH503_MAC_RPT_SOUNDING_PROTOCOL_MASK    0x600000
#define HH503_MAC_RPT_SOUNDING_RX_VAP_INDEX_LEN    5
#define HH503_MAC_RPT_SOUNDING_RX_VAP_INDEX_OFFSET    16
#define HH503_MAC_RPT_SOUNDING_RX_VAP_INDEX_MASK    0x1f0000
#define HH503_MAC_RPT_VHT_SOUNDING_MU_1ST_NOMATCH_RESP_CNT_LEN    8
#define HH503_MAC_RPT_VHT_SOUNDING_MU_1ST_NOMATCH_RESP_CNT_OFFSET    8
#define HH503_MAC_RPT_VHT_SOUNDING_MU_1ST_NOMATCH_RESP_CNT_MASK    0xff00
#define HH503_MAC_RPT_HE_SOUNDING_NON_TB_RESP_CNT_LEN    8
#define HH503_MAC_RPT_HE_SOUNDING_NON_TB_RESP_CNT_OFFSET    0
#define HH503_MAC_RPT_HE_SOUNDING_NON_TB_RESP_CNT_MASK    0xff
#define HH503_MAC_RPT_SOUNDING_WAIT_V_TIMER_LEN    11
#define HH503_MAC_RPT_SOUNDING_WAIT_V_TIMER_OFFSET    16
#define HH503_MAC_RPT_SOUNDING_WAIT_V_TIMER_MASK    0x7ff0000
#define HH503_MAC_RPT_SOUNDING_WAIT_H_TIMER_LEN    11
#define HH503_MAC_RPT_SOUNDING_WAIT_H_TIMER_OFFSET    0
#define HH503_MAC_RPT_SOUNDING_WAIT_H_TIMER_MASK    0x7ff
#define HH503_MAC_RPT_SOUNDING_PHY_PHI_PSI_CNT_LEN    8
#define HH503_MAC_RPT_SOUNDING_PHY_PHI_PSI_CNT_OFFSET    24
#define HH503_MAC_RPT_SOUNDING_PHY_PHI_PSI_CNT_MASK    0xff000000
#define HH503_MAC_RPT_SOUNDING_MAC_PHI_PSI_CNT_LEN    8
#define HH503_MAC_RPT_SOUNDING_MAC_PHI_PSI_CNT_OFFSET    16
#define HH503_MAC_RPT_SOUNDING_MAC_PHI_PSI_CNT_MASK    0xff0000
#define HH503_MAC_RPT_SOUNDING_PHY_DELTA_SNR_CNT_LEN    8
#define HH503_MAC_RPT_SOUNDING_PHY_DELTA_SNR_CNT_OFFSET    8
#define HH503_MAC_RPT_SOUNDING_PHY_DELTA_SNR_CNT_MASK    0xff00
#define HH503_MAC_RPT_SOUNDING_MAC_DELTA_SNR_CNT_LEN    8
#define HH503_MAC_RPT_SOUNDING_MAC_DELTA_SNR_CNT_OFFSET    0
#define HH503_MAC_RPT_SOUNDING_MAC_DELTA_SNR_CNT_MASK    0xff
#define HH503_MAC_RPT_SOUNDING_PHI_PSI_WORD_LEN    32
#define HH503_MAC_RPT_SOUNDING_PHI_PSI_WORD_OFFSET    0
#define HH503_MAC_RPT_SOUNDING_PHI_PSI_WORD_MASK    0xffffffff
#define HH503_MAC_RPT_CSI_H_NUM_ERR_CNT_LEN    8
#define HH503_MAC_RPT_CSI_H_NUM_ERR_CNT_OFFSET    24
#define HH503_MAC_RPT_CSI_H_NUM_ERR_CNT_MASK    0xff000000
#define HH503_MAC_RPT_CSI_H_TIMING_ERR_CNT_LEN    8
#define HH503_MAC_RPT_CSI_H_TIMING_ERR_CNT_OFFSET    16
#define HH503_MAC_RPT_CSI_H_TIMING_ERR_CNT_MASK    0xff0000
#define HH503_MAC_RPT_CSI_TIMEOUT_ERR_CNT_LEN    8
#define HH503_MAC_RPT_CSI_TIMEOUT_ERR_CNT_OFFSET    8
#define HH503_MAC_RPT_CSI_TIMEOUT_ERR_CNT_MASK    0xff00
#define HH503_MAC_RPT_CSI_SW_BLK_ERR_CNT_LEN    8
#define HH503_MAC_RPT_CSI_SW_BLK_ERR_CNT_OFFSET    0
#define HH503_MAC_RPT_CSI_SW_BLK_ERR_CNT_MASK    0xff
#define HH503_MAC_RPT_CSI_BLK_NUM_CNT_LEN    3
#define HH503_MAC_RPT_CSI_BLK_NUM_CNT_OFFSET    16
#define HH503_MAC_RPT_CSI_BLK_NUM_CNT_MASK    0x70000
#define HH503_MAC_RPT_CSI_SUCC_CNT_LEN    16
#define HH503_MAC_RPT_CSI_SUCC_CNT_OFFSET    0
#define HH503_MAC_RPT_CSI_SUCC_CNT_MASK    0xffff
#define HH503_MAC_TB_MONITOR_RX_TRIG_AID_MATCH_CNT_LEN    16
#define HH503_MAC_TB_MONITOR_RX_TRIG_AID_MATCH_CNT_OFFSET    16
#define HH503_MAC_TB_MONITOR_RX_TRIG_AID_MATCH_CNT_MASK    0xffff0000
#define HH503_MAC_TB_MONITOR_PARAM_FEEDBACK_CNT_LEN    16
#define HH503_MAC_TB_MONITOR_PARAM_FEEDBACK_CNT_OFFSET    0
#define HH503_MAC_TB_MONITOR_PARAM_FEEDBACK_CNT_MASK    0xffff
#define HH503_MAC_TB_MONITOR_RX_TB_SUCC_CNT_LEN    16
#define HH503_MAC_TB_MONITOR_RX_TB_SUCC_CNT_OFFSET    16
#define HH503_MAC_TB_MONITOR_RX_TB_SUCC_CNT_MASK    0xffff0000
#define HH503_MAC_TB_MONITOR_RX_TB_FAIL_CNT_LEN    16
#define HH503_MAC_TB_MONITOR_RX_TB_FAIL_CNT_OFFSET    0
#define HH503_MAC_TB_MONITOR_RX_TB_FAIL_CNT_MASK    0xffff
#define HH503_MAC_M2P_TB_MONITOR_PARAM_LEN    32
#define HH503_MAC_M2P_TB_MONITOR_PARAM_OFFSET    0
#define HH503_MAC_M2P_TB_MONITOR_PARAM_MASK    0xffffffff
#define HH503_MAC_RPT_ENTER_MU_EDCA_CNT_LEN    8
#define HH503_MAC_RPT_ENTER_MU_EDCA_CNT_OFFSET    8
#define HH503_MAC_RPT_ENTER_MU_EDCA_CNT_MASK    0xff00
#define HH503_MAC_RPT_CLR_MU_EDCA_TIMER_CNT_LEN    8
#define HH503_MAC_RPT_CLR_MU_EDCA_TIMER_CNT_OFFSET    0
#define HH503_MAC_RPT_CLR_MU_EDCA_TIMER_CNT_MASK    0xff
#define HH503_MAC_CFG_PEER_ADDR_MSB_LEN    16
#define HH503_MAC_CFG_PEER_ADDR_MSB_OFFSET    0
#define HH503_MAC_CFG_PEER_ADDR_MSB_MASK    0xffff
#define HH503_MAC_CFG_PEER_ADDR_LSB_LEN    32
#define HH503_MAC_CFG_PEER_ADDR_LSB_OFFSET    0
#define HH503_MAC_CFG_PEER_ADDR_LSB_MASK    0xffffffff
#define HH503_MAC_CFG_PEER_ADDR_LUT_TX_PN_TYPE_LEN    4
#define HH503_MAC_CFG_PEER_ADDR_LUT_TX_PN_TYPE_OFFSET    8
#define HH503_MAC_CFG_PEER_ADDR_LUT_TX_PN_TYPE_MASK    0xf00
#define HH503_MAC_CFG_PEER_ADDR_LUT_OPER_SEL_LEN    2
#define HH503_MAC_CFG_PEER_ADDR_LUT_OPER_SEL_OFFSET    6
#define HH503_MAC_CFG_PEER_ADDR_LUT_OPER_SEL_MASK    0xc0
#define HH503_MAC_CFG_PEER_ADDR_LUT_OPER_LEN    2
#define HH503_MAC_CFG_PEER_ADDR_LUT_OPER_OFFSET    4
#define HH503_MAC_CFG_PEER_ADDR_LUT_OPER_MASK    0x30
#define HH503_MAC_CFG_PEER_ADDR_LUT_INDEX_LEN    3
#define HH503_MAC_CFG_PEER_ADDR_LUT_INDEX_OFFSET    1
#define HH503_MAC_CFG_PEER_ADDR_LUT_INDEX_MASK    0xe
#define HH503_MAC_CFG_PEER_ADDR_LUT_OPER_EN_LEN    1
#define HH503_MAC_CFG_PEER_ADDR_LUT_OPER_EN_OFFSET    0
#define HH503_MAC_CFG_PEER_ADDR_LUT_OPER_EN_MASK    0x1
#define HH503_MAC_CFG_LUT_SEQ_CTRL_FLD_LEN    16
#define HH503_MAC_CFG_LUT_SEQ_CTRL_FLD_OFFSET    0
#define HH503_MAC_CFG_LUT_SEQ_CTRL_FLD_MASK    0xffff
#define HH503_MAC_CFG_LUT_SEQ_INDEX_LEN    3
#define HH503_MAC_CFG_LUT_SEQ_INDEX_OFFSET    8
#define HH503_MAC_CFG_LUT_SEQ_INDEX_MASK    0x700
#define HH503_MAC_CFG_LUT_SEQ_QOS_EN_LEN    1
#define HH503_MAC_CFG_LUT_SEQ_QOS_EN_OFFSET    7
#define HH503_MAC_CFG_LUT_SEQ_QOS_EN_MASK    0x80
#define HH503_MAC_CFG_LUT_SEQ_TID_LEN    3
#define HH503_MAC_CFG_LUT_SEQ_TID_OFFSET    4
#define HH503_MAC_CFG_LUT_SEQ_TID_MASK    0x70
#define HH503_MAC_CFG_LUT_SEQ_OPER_LEN    2
#define HH503_MAC_CFG_LUT_SEQ_OPER_OFFSET    2
#define HH503_MAC_CFG_LUT_SEQ_OPER_MASK    0xc
#define HH503_MAC_CFG_LUT_SEQ_OPER_SEL_LEN    1
#define HH503_MAC_CFG_LUT_SEQ_OPER_SEL_OFFSET    1
#define HH503_MAC_CFG_LUT_SEQ_OPER_SEL_MASK    0x2
#define HH503_MAC_CFG_LUT_SEQ_OPER_EN_LEN    1
#define HH503_MAC_CFG_LUT_SEQ_OPER_EN_OFFSET    0
#define HH503_MAC_CFG_LUT_SEQ_OPER_EN_MASK    0x1
#define HH503_MAC_CFG_KEY_1ST_QTR_LEN    32
#define HH503_MAC_CFG_KEY_1ST_QTR_OFFSET    0
#define HH503_MAC_CFG_KEY_1ST_QTR_MASK    0xffffffff
#define HH503_MAC_CFG_KEY_2ND_QTR_LEN    32
#define HH503_MAC_CFG_KEY_2ND_QTR_OFFSET    0
#define HH503_MAC_CFG_KEY_2ND_QTR_MASK    0xffffffff
#define HH503_MAC_CFG_KEY_3RD_QTR_LEN    32
#define HH503_MAC_CFG_KEY_3RD_QTR_OFFSET    0
#define HH503_MAC_CFG_KEY_3RD_QTR_MASK    0xffffffff
#define HH503_MAC_CFG_KEY_4TH_QTR_LEN    32
#define HH503_MAC_CFG_KEY_4TH_QTR_OFFSET    0
#define HH503_MAC_CFG_KEY_4TH_QTR_MASK    0xffffffff
#define HH503_MAC_CFG_KEY_LUT_ADDR_LEN    16
#define HH503_MAC_CFG_KEY_LUT_ADDR_OFFSET    16
#define HH503_MAC_CFG_KEY_LUT_ADDR_MASK    0xffff0000
#define HH503_MAC_CFG_KEY_LUT_OPER_MODE_LEN    2
#define HH503_MAC_CFG_KEY_LUT_OPER_MODE_OFFSET    4
#define HH503_MAC_CFG_KEY_LUT_OPER_MODE_MASK    0x30
#define HH503_MAC_CFG_KEY_LUT_OPER_LEN    2
#define HH503_MAC_CFG_KEY_LUT_OPER_OFFSET    2
#define HH503_MAC_CFG_KEY_LUT_OPER_MASK    0xc
#define HH503_MAC_CFG_KEY_LUT_OPER_EN_LEN    1
#define HH503_MAC_CFG_KEY_LUT_OPER_EN_OFFSET    0
#define HH503_MAC_CFG_KEY_LUT_OPER_EN_MASK    0x1
#define HH503_MAC_RPT_TX_AMPDU_MIN_MPDU_LEN_LEN    16
#define HH503_MAC_RPT_TX_AMPDU_MIN_MPDU_LEN_OFFSET    0
#define HH503_MAC_RPT_TX_AMPDU_MIN_MPDU_LEN_MASK    0xffff
#define HH503_MAC_CFG_BA_PEER_ADDR_MSB_TX_BW_LEN    16
#define HH503_MAC_CFG_BA_PEER_ADDR_MSB_TX_BW_OFFSET    0
#define HH503_MAC_CFG_BA_PEER_ADDR_MSB_TX_BW_MASK    0xffff
#define HH503_MAC_CFG_BA_PEER_ADDR_LSB_TX_DATARATE_LEN    32
#define HH503_MAC_CFG_BA_PEER_ADDR_LSB_TX_DATARATE_OFFSET    0
#define HH503_MAC_CFG_BA_PEER_ADDR_LSB_TX_DATARATE_MASK    0xffffffff
#define HH503_MAC_CFG_BA_HE_FLAG_LEN    1
#define HH503_MAC_CFG_BA_HE_FLAG_OFFSET    22
#define HH503_MAC_CFG_BA_HE_FLAG_MASK    0x400000
#define HH503_MAC_CFG_BA_WINDOW_SIZE_LEN    6
#define HH503_MAC_CFG_BA_WINDOW_SIZE_OFFSET    16
#define HH503_MAC_CFG_BA_WINDOW_SIZE_MASK    0x3f0000
#define HH503_MAC_CFG_BA_WINSTART_LEN    12
#define HH503_MAC_CFG_BA_WINSTART_OFFSET    4
#define HH503_MAC_CFG_BA_WINSTART_MASK    0xfff0
#define HH503_MAC_CFG_BA_TID_MMSS_LEN    4
#define HH503_MAC_CFG_BA_TID_MMSS_OFFSET    0
#define HH503_MAC_CFG_BA_TID_MMSS_MASK    0xf
#define HH503_MAC_CFG_BA_COMPR_BITMAP_1VAL_LEN    32
#define HH503_MAC_CFG_BA_COMPR_BITMAP_1VAL_OFFSET    0
#define HH503_MAC_CFG_BA_COMPR_BITMAP_1VAL_MASK    0xffffffff
#define HH503_MAC_CFG_BA_COMPR_BITMAP_0VAL_LEN    32
#define HH503_MAC_CFG_BA_COMPR_BITMAP_0VAL_OFFSET    0
#define HH503_MAC_CFG_BA_COMPR_BITMAP_0VAL_MASK    0xffffffff
#define HH503_MAC_CFG_BA_LUT_INDEX_LEN    4
#define HH503_MAC_CFG_BA_LUT_INDEX_OFFSET    4
#define HH503_MAC_CFG_BA_LUT_INDEX_MASK    0xf0
#define HH503_MAC_CFG_BA_LUT_OPER_LEN    2
#define HH503_MAC_CFG_BA_LUT_OPER_OFFSET    2
#define HH503_MAC_CFG_BA_LUT_OPER_MASK    0xc
#define HH503_MAC_CFG_BA_LUT_OPER_SEL_LEN    1
#define HH503_MAC_CFG_BA_LUT_OPER_SEL_OFFSET    1
#define HH503_MAC_CFG_BA_LUT_OPER_SEL_MASK    0x2
#define HH503_MAC_CFG_BA_LUT_OPER_EN_LEN    1
#define HH503_MAC_CFG_BA_LUT_OPER_EN_OFFSET    0
#define HH503_MAC_CFG_BA_LUT_OPER_EN_MASK    0x1
#define HH503_MAC_RPT_LUT_SEQ_INTF_LG2LG_LEN    1
#define HH503_MAC_RPT_LUT_SEQ_INTF_LG2LG_OFFSET    7
#define HH503_MAC_RPT_LUT_SEQ_INTF_LG2LG_MASK    0x80
#define HH503_MAC_RPT_LUT_SEQ_INTF_LG2SW_LEN    1
#define HH503_MAC_RPT_LUT_SEQ_INTF_LG2SW_OFFSET    6
#define HH503_MAC_RPT_LUT_SEQ_INTF_LG2SW_MASK    0x40
#define HH503_MAC_RPT_LUT_CE_KEY_INTF_LG2LG_LEN    1
#define HH503_MAC_RPT_LUT_CE_KEY_INTF_LG2LG_OFFSET    5
#define HH503_MAC_RPT_LUT_CE_KEY_INTF_LG2LG_MASK    0x20
#define HH503_MAC_RPT_LUT_CE_KEY_INTF_LG2SW_LEN    1
#define HH503_MAC_RPT_LUT_CE_KEY_INTF_LG2SW_OFFSET    4
#define HH503_MAC_RPT_LUT_CE_KEY_INTF_LG2SW_MASK    0x10
#define HH503_MAC_RPT_LUT_PEER_ADDR_INTF_LG2LG_LEN    1
#define HH503_MAC_RPT_LUT_PEER_ADDR_INTF_LG2LG_OFFSET    3
#define HH503_MAC_RPT_LUT_PEER_ADDR_INTF_LG2LG_MASK    0x8
#define HH503_MAC_RPT_LUT_PEER_ADDR_INTF_LG2SW_LEN    1
#define HH503_MAC_RPT_LUT_PEER_ADDR_INTF_LG2SW_OFFSET    2
#define HH503_MAC_RPT_LUT_PEER_ADDR_INTF_LG2SW_MASK    0x4
#define HH503_MAC_RPT_LUT_BITMAP_INTF_LG2LG_LEN    1
#define HH503_MAC_RPT_LUT_BITMAP_INTF_LG2LG_OFFSET    1
#define HH503_MAC_RPT_LUT_BITMAP_INTF_LG2LG_MASK    0x2
#define HH503_MAC_RPT_LUT_BITMAP_INTF_LG2SW_LEN    1
#define HH503_MAC_RPT_LUT_BITMAP_INTF_LG2SW_OFFSET    0
#define HH503_MAC_RPT_LUT_BITMAP_INTF_LG2SW_MASK    0x1
#define HH503_MAC_CFG_LUT_INTF_CLR_LEN    1
#define HH503_MAC_CFG_LUT_INTF_CLR_OFFSET    0
#define HH503_MAC_CFG_LUT_INTF_CLR_MASK    0x1
#define HH503_MAC_SYS_CTL_ID_LEN    32
#define HH503_MAC_SYS_CTL_ID_OFFSET    0
#define HH503_MAC_SYS_CTL_ID_MASK    0xffffffff
#define HH503_MAC_GP_REG0_LEN    32
#define HH503_MAC_GP_REG0_OFFSET    0
#define HH503_MAC_GP_REG0_MASK    0xffffffff
#define HH503_MAC_GP_REG1_LEN    32
#define HH503_MAC_GP_REG1_OFFSET    0
#define HH503_MAC_GP_REG1_MASK    0xffffffff
#define HH503_MAC_GP_REG2_LEN    32
#define HH503_MAC_GP_REG2_OFFSET    0
#define HH503_MAC_GP_REG2_MASK    0xffffffff
#define HH503_MAC_GP_REG3_LEN    32
#define HH503_MAC_GP_REG3_OFFSET    0
#define HH503_MAC_GP_REG3_MASK    0xffffffff
#define HH503_MAC_SOFT_RST_WL0_BF_N_LEN    1
#define HH503_MAC_SOFT_RST_WL0_BF_N_OFFSET    9
#define HH503_MAC_SOFT_RST_WL0_BF_N_MASK    0x200
#define HH503_MAC_SOFT_RST_WL0_TKIP_N_LEN    1
#define HH503_MAC_SOFT_RST_WL0_TKIP_N_OFFSET    8
#define HH503_MAC_SOFT_RST_WL0_TKIP_N_MASK    0x100
#define HH503_MAC_SOFT_RST_WL0_CCMP_N_LEN    1
#define HH503_MAC_SOFT_RST_WL0_CCMP_N_OFFSET    7
#define HH503_MAC_SOFT_RST_WL0_CCMP_N_MASK    0x80
#define HH503_MAC_SOFT_RST_WL0_CE_IF_N_LEN    1
#define HH503_MAC_SOFT_RST_WL0_CE_IF_N_OFFSET    6
#define HH503_MAC_SOFT_RST_WL0_CE_IF_N_MASK    0x40
#define HH503_MAC_SOFT_RST_WL0_MAC_RX_N_LEN    1
#define HH503_MAC_SOFT_RST_WL0_MAC_RX_N_OFFSET    5
#define HH503_MAC_SOFT_RST_WL0_MAC_RX_N_MASK    0x20
#define HH503_MAC_SOFT_RST_WL0_MAC_TX_N_LEN    1
#define HH503_MAC_SOFT_RST_WL0_MAC_TX_N_OFFSET    4
#define HH503_MAC_SOFT_RST_WL0_MAC_TX_N_MASK    0x10
#define HH503_MAC_SOFT_RST_WL0_MAC_SLAVE_N_LEN    1
#define HH503_MAC_SOFT_RST_WL0_MAC_SLAVE_N_OFFSET    3
#define HH503_MAC_SOFT_RST_WL0_MAC_SLAVE_N_MASK    0x8
#define HH503_MAC_SOFT_RST_WL0_MAC_BUS_N_LEN    1
#define HH503_MAC_SOFT_RST_WL0_MAC_BUS_N_OFFSET    2
#define HH503_MAC_SOFT_RST_WL0_MAC_BUS_N_MASK    0x4
#define HH503_MAC_SOFT_RST_WL0_MAC_CTRL_N_LEN    1
#define HH503_MAC_SOFT_RST_WL0_MAC_CTRL_N_OFFSET    1
#define HH503_MAC_SOFT_RST_WL0_MAC_CTRL_N_MASK    0x2
#define HH503_MAC_SOFT_RST_WL0_MAC_AON_N_LEN    1
#define HH503_MAC_SOFT_RST_WL0_MAC_AON_N_OFFSET    0
#define HH503_MAC_SOFT_RST_WL0_MAC_AON_N_MASK    0x1
#define HH503_MAC_WL0_MAC_BF_WDT_RST_SEL_LEN    1
#define HH503_MAC_WL0_MAC_BF_WDT_RST_SEL_OFFSET    9
#define HH503_MAC_WL0_MAC_BF_WDT_RST_SEL_MASK    0x200
#define HH503_MAC_WL0_MAC_TKIP_WDT_RST_SEL_LEN    1
#define HH503_MAC_WL0_MAC_TKIP_WDT_RST_SEL_OFFSET    8
#define HH503_MAC_WL0_MAC_TKIP_WDT_RST_SEL_MASK    0x100
#define HH503_MAC_WL0_MAC_CCMP_WDT_RST_SEL_LEN    1
#define HH503_MAC_WL0_MAC_CCMP_WDT_RST_SEL_OFFSET    7
#define HH503_MAC_WL0_MAC_CCMP_WDT_RST_SEL_MASK    0x80
#define HH503_MAC_WL0_MAC_CE_IF_WDT_RST_SEL_LEN    1
#define HH503_MAC_WL0_MAC_CE_IF_WDT_RST_SEL_OFFSET    6
#define HH503_MAC_WL0_MAC_CE_IF_WDT_RST_SEL_MASK    0x40
#define HH503_MAC_WL0_MAC_RX_WDT_RST_SEL_LEN    1
#define HH503_MAC_WL0_MAC_RX_WDT_RST_SEL_OFFSET    5
#define HH503_MAC_WL0_MAC_RX_WDT_RST_SEL_MASK    0x20
#define HH503_MAC_WL0_MAC_TX_WDT_RST_SEL_LEN    1
#define HH503_MAC_WL0_MAC_TX_WDT_RST_SEL_OFFSET    4
#define HH503_MAC_WL0_MAC_TX_WDT_RST_SEL_MASK    0x10
#define HH503_MAC_WL0_MAC_SLAVE_WDT_RST_SEL_LEN    1
#define HH503_MAC_WL0_MAC_SLAVE_WDT_RST_SEL_OFFSET    3
#define HH503_MAC_WL0_MAC_SLAVE_WDT_RST_SEL_MASK    0x8
#define HH503_MAC_WL0_MAC_BUS_WDT_RST_SEL_LEN    1
#define HH503_MAC_WL0_MAC_BUS_WDT_RST_SEL_OFFSET    2
#define HH503_MAC_WL0_MAC_BUS_WDT_RST_SEL_MASK    0x4
#define HH503_MAC_WL0_MAC_CTRL_WDT_RST_SEL_LEN    1
#define HH503_MAC_WL0_MAC_CTRL_WDT_RST_SEL_OFFSET    1
#define HH503_MAC_WL0_MAC_CTRL_WDT_RST_SEL_MASK    0x2
#define HH503_MAC_WL0_MAC_AON_WDT_RST_SEL_LEN    1
#define HH503_MAC_WL0_MAC_AON_WDT_RST_SEL_OFFSET    0
#define HH503_MAC_WL0_MAC_AON_WDT_RST_SEL_MASK    0x1
#define HH503_MAC_MAC_CLKEN_LEN    1
#define HH503_MAC_MAC_CLKEN_OFFSET    10
#define HH503_MAC_MAC_CLKEN_MASK    0x400
#define HH503_MAC_WL0_TKIP_CLKEN_LEN    1
#define HH503_MAC_WL0_TKIP_CLKEN_OFFSET    4
#define HH503_MAC_WL0_TKIP_CLKEN_MASK    0x10
#define HH503_MAC_WL0_BF_CLKEN_LEN    1
#define HH503_MAC_WL0_BF_CLKEN_OFFSET    3
#define HH503_MAC_WL0_BF_CLKEN_MASK    0x8
#define HH503_MAC_WL0_CCMP_CLKEN_LEN    1
#define HH503_MAC_WL0_CCMP_CLKEN_OFFSET    2
#define HH503_MAC_WL0_CCMP_CLKEN_MASK    0x4
#define HH503_MAC_WL0_CTRL_CLKEN_LEN    1
#define HH503_MAC_WL0_CTRL_CLKEN_OFFSET    1
#define HH503_MAC_WL0_CTRL_CLKEN_MASK    0x2
#define HH503_MAC_WL0_AON_CLKEN_LEN    1
#define HH503_MAC_WL0_AON_CLKEN_OFFSET    0
#define HH503_MAC_WL0_AON_CLKEN_MASK    0x1
#define HH503_MAC_WL0_CLK_TKIP_EN_MAN_LEN    1
#define HH503_MAC_WL0_CLK_TKIP_EN_MAN_OFFSET    7
#define HH503_MAC_WL0_CLK_TKIP_EN_MAN_MASK    0x80
#define HH503_MAC_WL0_CLK_BF_EN_MAN_LEN    1
#define HH503_MAC_WL0_CLK_BF_EN_MAN_OFFSET    6
#define HH503_MAC_WL0_CLK_BF_EN_MAN_MASK    0x40
#define HH503_MAC_WL0_CLK_CCMP_EN_MAN_LEN    1
#define HH503_MAC_WL0_CLK_CCMP_EN_MAN_OFFSET    5
#define HH503_MAC_WL0_CLK_CCMP_EN_MAN_MASK    0x20
#define HH503_MAC_WL0_CLK_CE_IF_EN_MAN_LEN    1
#define HH503_MAC_WL0_CLK_CE_IF_EN_MAN_OFFSET    4
#define HH503_MAC_WL0_CLK_CE_IF_EN_MAN_MASK    0x10
#define HH503_MAC_WL0_CLK_MAC_RX_EN_MAN_LEN    1
#define HH503_MAC_WL0_CLK_MAC_RX_EN_MAN_OFFSET    3
#define HH503_MAC_WL0_CLK_MAC_RX_EN_MAN_MASK    0x8
#define HH503_MAC_WL0_CLK_MAC_TX_EN_MAN_LEN    1
#define HH503_MAC_WL0_CLK_MAC_TX_EN_MAN_OFFSET    2
#define HH503_MAC_WL0_CLK_MAC_TX_EN_MAN_MASK    0x4
#define HH503_MAC_WL0_CLK_MAC_SLAVE_EN_MAN_LEN    1
#define HH503_MAC_WL0_CLK_MAC_SLAVE_EN_MAN_OFFSET    1
#define HH503_MAC_WL0_CLK_MAC_SLAVE_EN_MAN_MASK    0x2
#define HH503_MAC_WL0_CLK_MAC_BUS_EN_MAN_LEN    1
#define HH503_MAC_WL0_CLK_MAC_BUS_EN_MAN_OFFSET    0
#define HH503_MAC_WL0_CLK_MAC_BUS_EN_MAN_MASK    0x1
#define HH503_MAC_WL0_CLK_TKIP_EN_MOD_LEN    1
#define HH503_MAC_WL0_CLK_TKIP_EN_MOD_OFFSET    7
#define HH503_MAC_WL0_CLK_TKIP_EN_MOD_MASK    0x80
#define HH503_MAC_WL0_CLK_BF_EN_MOD_LEN    1
#define HH503_MAC_WL0_CLK_BF_EN_MOD_OFFSET    6
#define HH503_MAC_WL0_CLK_BF_EN_MOD_MASK    0x40
#define HH503_MAC_WL0_CLK_CCMP_EN_MOD_LEN    1
#define HH503_MAC_WL0_CLK_CCMP_EN_MOD_OFFSET    5
#define HH503_MAC_WL0_CLK_CCMP_EN_MOD_MASK    0x20
#define HH503_MAC_WL0_CLK_CE_IF_EN_MOD_LEN    1
#define HH503_MAC_WL0_CLK_CE_IF_EN_MOD_OFFSET    4
#define HH503_MAC_WL0_CLK_CE_IF_EN_MOD_MASK    0x10
#define HH503_MAC_WL0_CLK_MAC_RX_EN_MOD_LEN    1
#define HH503_MAC_WL0_CLK_MAC_RX_EN_MOD_OFFSET    3
#define HH503_MAC_WL0_CLK_MAC_RX_EN_MOD_MASK    0x8
#define HH503_MAC_WL0_CLK_MAC_TX_EN_MOD_LEN    1
#define HH503_MAC_WL0_CLK_MAC_TX_EN_MOD_OFFSET    2
#define HH503_MAC_WL0_CLK_MAC_TX_EN_MOD_MASK    0x4
#define HH503_MAC_WL0_CLK_MAC_SLAVE_EN_MOD_LEN    1
#define HH503_MAC_WL0_CLK_MAC_SLAVE_EN_MOD_OFFSET    1
#define HH503_MAC_WL0_CLK_MAC_SLAVE_EN_MOD_MASK    0x2
#define HH503_MAC_WL0_CLK_MAC_BUS_EN_MOD_LEN    1
#define HH503_MAC_WL0_CLK_MAC_BUS_EN_MOD_OFFSET    0
#define HH503_MAC_WL0_CLK_MAC_BUS_EN_MOD_MASK    0x1
#define HH503_MAC_MAC_320_DIV_NUM_LEN    3
#define HH503_MAC_MAC_320_DIV_NUM_OFFSET    0
#define HH503_MAC_MAC_320_DIV_NUM_MASK    0x7
#define HH503_MAC_WL0_TKIP_DIV_NUM_LEN    4
#define HH503_MAC_WL0_TKIP_DIV_NUM_OFFSET    8
#define HH503_MAC_WL0_TKIP_DIV_NUM_MASK    0xf00
#define HH503_MAC_WL0_BF_DIV_NUM_LEN    4
#define HH503_MAC_WL0_BF_DIV_NUM_OFFSET    4
#define HH503_MAC_WL0_BF_DIV_NUM_MASK    0xf0
#define HH503_MAC_WL0_CCMP_DIV_NUM_LEN    4
#define HH503_MAC_WL0_CCMP_DIV_NUM_OFFSET    0
#define HH503_MAC_WL0_CCMP_DIV_NUM_MASK    0xf
#define HH503_MAC_WLMAC_DIV_EN_LEN    1
#define HH503_MAC_WLMAC_DIV_EN_OFFSET    0
#define HH503_MAC_WLMAC_DIV_EN_MASK    0x1
#define HH503_MAC_CFG_EXT2_DTIM_INTR_EN_LEN    1
#define HH503_MAC_CFG_EXT2_DTIM_INTR_EN_OFFSET    12
#define HH503_MAC_CFG_EXT2_DTIM_INTR_EN_MASK    0x1000
#define HH503_MAC_CFG_EXT1_DTIM_INTR_EN_LEN    1
#define HH503_MAC_CFG_EXT1_DTIM_INTR_EN_OFFSET    11
#define HH503_MAC_CFG_EXT1_DTIM_INTR_EN_MASK    0x800
#define HH503_MAC_CFG_EXT0_DTIM_INTR_EN_LEN    1
#define HH503_MAC_CFG_EXT0_DTIM_INTR_EN_OFFSET    10
#define HH503_MAC_CFG_EXT0_DTIM_INTR_EN_MASK    0x400
#define HH503_MAC_CFG_EXT2_LISTEN_INTR_EN_LEN    1
#define HH503_MAC_CFG_EXT2_LISTEN_INTR_EN_OFFSET    9
#define HH503_MAC_CFG_EXT2_LISTEN_INTR_EN_MASK    0x200
#define HH503_MAC_CFG_EXT1_LISTEN_INTR_EN_LEN    1
#define HH503_MAC_CFG_EXT1_LISTEN_INTR_EN_OFFSET    8
#define HH503_MAC_CFG_EXT1_LISTEN_INTR_EN_MASK    0x100
#define HH503_MAC_CFG_EXT0_LISTEN_INTR_EN_LEN    1
#define HH503_MAC_CFG_EXT0_LISTEN_INTR_EN_OFFSET    7
#define HH503_MAC_CFG_EXT0_LISTEN_INTR_EN_MASK    0x80
#define HH503_MAC_CFG_EXT_P2P_PS_EN_LEN    1
#define HH503_MAC_CFG_EXT_P2P_PS_EN_OFFSET    6
#define HH503_MAC_CFG_EXT_P2P_PS_EN_MASK    0x40
#define HH503_MAC_CFG_EXT_TSF_WORK_TIMER_US_EN_LEN    1
#define HH503_MAC_CFG_EXT_TSF_WORK_TIMER_US_EN_OFFSET    4
#define HH503_MAC_CFG_EXT_TSF_WORK_TIMER_US_EN_MASK    0x10
#define HH503_MAC_CFG_EXT2_TSF_EN_LEN    1
#define HH503_MAC_CFG_EXT2_TSF_EN_OFFSET    3
#define HH503_MAC_CFG_EXT2_TSF_EN_MASK    0x8
#define HH503_MAC_CFG_EXT1_TSF_EN_LEN    1
#define HH503_MAC_CFG_EXT1_TSF_EN_OFFSET    2
#define HH503_MAC_CFG_EXT1_TSF_EN_MASK    0x4
#define HH503_MAC_CFG_EXT0_TSF_EN_LEN    1
#define HH503_MAC_CFG_EXT0_TSF_EN_OFFSET    1
#define HH503_MAC_CFG_EXT0_TSF_EN_MASK    0x2
#define HH503_MAC_CFG_MAC_TSF_SLEEP_EN_LEN    1
#define HH503_MAC_CFG_MAC_TSF_SLEEP_EN_OFFSET    0
#define HH503_MAC_CFG_MAC_TSF_SLEEP_EN_MASK    0x1
#define HH503_MAC_EXT2_TSF_WORK_MODE_LEN    1
#define HH503_MAC_EXT2_TSF_WORK_MODE_OFFSET    2
#define HH503_MAC_EXT2_TSF_WORK_MODE_MASK    0x4
#define HH503_MAC_EXT1_TSF_WORK_MODE_LEN    1
#define HH503_MAC_EXT1_TSF_WORK_MODE_OFFSET    1
#define HH503_MAC_EXT1_TSF_WORK_MODE_MASK    0x2
#define HH503_MAC_EXT0_TSF_WORK_MODE_LEN    1
#define HH503_MAC_EXT0_TSF_WORK_MODE_OFFSET    0
#define HH503_MAC_EXT0_TSF_WORK_MODE_MASK    0x1
#define HH503_MAC_CFG_EXT_TSF_CLK_PERIOD_HI_LEN    10
#define HH503_MAC_CFG_EXT_TSF_CLK_PERIOD_HI_OFFSET    0
#define HH503_MAC_CFG_EXT_TSF_CLK_PERIOD_HI_MASK    0x3ff
#define HH503_MAC_CFG_EXT_TSF_CLK_PERIOD_LO_LEN    10
#define HH503_MAC_CFG_EXT_TSF_CLK_PERIOD_LO_OFFSET    0
#define HH503_MAC_CFG_EXT_TSF_CLK_PERIOD_LO_MASK    0x3ff
#define HH503_MAC_CFG_EXT0_TBTT_OFFSET_LEN    16
#define HH503_MAC_CFG_EXT0_TBTT_OFFSET_OFFSET    0
#define HH503_MAC_CFG_EXT0_TBTT_OFFSET_MASK    0xffff
#define HH503_MAC_CFG_EXT0_BCN_PERIOD_LEN    16
#define HH503_MAC_CFG_EXT0_BCN_PERIOD_OFFSET    0
#define HH503_MAC_CFG_EXT0_BCN_PERIOD_MASK    0xffff
#define HH503_MAC_EXT0_TSF_WORK_TIMER_LEN    32
#define HH503_MAC_EXT0_TSF_WORK_TIMER_OFFSET    0
#define HH503_MAC_EXT0_TSF_WORK_TIMER_MASK    0xffffffff
#define HH503_MAC_EXT0_TSF_TIMESTAMP_VAL_H_LEN    32
#define HH503_MAC_EXT0_TSF_TIMESTAMP_VAL_H_OFFSET    0
#define HH503_MAC_EXT0_TSF_TIMESTAMP_VAL_H_MASK    0xffffffff
#define HH503_MAC_EXT0_TSF_TIMESTAMP_VAL_L_LEN    32
#define HH503_MAC_EXT0_TSF_TIMESTAMP_VAL_L_OFFSET    0
#define HH503_MAC_EXT0_TSF_TIMESTAMP_VAL_L_MASK    0xffffffff
#define HH503_MAC_EXT0_TBTT_CNT_LEN    26
#define HH503_MAC_EXT0_TBTT_CNT_OFFSET    0
#define HH503_MAC_EXT0_TBTT_CNT_MASK    0x3ffffff
#define HH503_MAC_EXT0_DTIM_CNT_LEN    8
#define HH503_MAC_EXT0_DTIM_CNT_OFFSET    0
#define HH503_MAC_EXT0_DTIM_CNT_MASK    0xff
#define HH503_MAC_EXT0_LISTEN_CNT_LEN    8
#define HH503_MAC_EXT0_LISTEN_CNT_OFFSET    0
#define HH503_MAC_EXT0_LISTEN_CNT_MASK    0xff
#define HH503_MAC_CFG_EXT1_TBTT_OFFSET_LEN    16
#define HH503_MAC_CFG_EXT1_TBTT_OFFSET_OFFSET    0
#define HH503_MAC_CFG_EXT1_TBTT_OFFSET_MASK    0xffff
#define HH503_MAC_CFG_EXT1_BCN_PERIOD_LEN    16
#define HH503_MAC_CFG_EXT1_BCN_PERIOD_OFFSET    0
#define HH503_MAC_CFG_EXT1_BCN_PERIOD_MASK    0xffff
#define HH503_MAC_EXT1_TSF_WORK_TIMER_LEN    32
#define HH503_MAC_EXT1_TSF_WORK_TIMER_OFFSET    0
#define HH503_MAC_EXT1_TSF_WORK_TIMER_MASK    0xffffffff
#define HH503_MAC_EXT1_TSF_TIMESTAMP_VAL_H_LEN    32
#define HH503_MAC_EXT1_TSF_TIMESTAMP_VAL_H_OFFSET    0
#define HH503_MAC_EXT1_TSF_TIMESTAMP_VAL_H_MASK    0xffffffff
#define HH503_MAC_EXT1_TSF_TIMESTAMP_VAL_L_LEN    32
#define HH503_MAC_EXT1_TSF_TIMESTAMP_VAL_L_OFFSET    0
#define HH503_MAC_EXT1_TSF_TIMESTAMP_VAL_L_MASK    0xffffffff
#define HH503_MAC_EXT1_TBTT_CNT_LEN    26
#define HH503_MAC_EXT1_TBTT_CNT_OFFSET    0
#define HH503_MAC_EXT1_TBTT_CNT_MASK    0x3ffffff
#define HH503_MAC_EXT1_DTIM_CNT_LEN    8
#define HH503_MAC_EXT1_DTIM_CNT_OFFSET    0
#define HH503_MAC_EXT1_DTIM_CNT_MASK    0xff
#define HH503_MAC_EXT1_LISTEN_CNT_LEN    8
#define HH503_MAC_EXT1_LISTEN_CNT_OFFSET    0
#define HH503_MAC_EXT1_LISTEN_CNT_MASK    0xff
#define HH503_MAC_CFG_EXT2_TBTT_OFFSET_LEN    16
#define HH503_MAC_CFG_EXT2_TBTT_OFFSET_OFFSET    0
#define HH503_MAC_CFG_EXT2_TBTT_OFFSET_MASK    0xffff
#define HH503_MAC_CFG_EXT2_BCN_PERIOD_LEN    16
#define HH503_MAC_CFG_EXT2_BCN_PERIOD_OFFSET    0
#define HH503_MAC_CFG_EXT2_BCN_PERIOD_MASK    0xffff
#define HH503_MAC_EXT2_TSF_WORK_TIMER_LEN    32
#define HH503_MAC_EXT2_TSF_WORK_TIMER_OFFSET    0
#define HH503_MAC_EXT2_TSF_WORK_TIMER_MASK    0xffffffff
#define HH503_MAC_EXT2_TSF_TIMESTAMP_VAL_H_LEN    32
#define HH503_MAC_EXT2_TSF_TIMESTAMP_VAL_H_OFFSET    0
#define HH503_MAC_EXT2_TSF_TIMESTAMP_VAL_H_MASK    0xffffffff
#define HH503_MAC_EXT2_TSF_TIMESTAMP_VAL_L_LEN    32
#define HH503_MAC_EXT2_TSF_TIMESTAMP_VAL_L_OFFSET    0
#define HH503_MAC_EXT2_TSF_TIMESTAMP_VAL_L_MASK    0xffffffff
#define HH503_MAC_EXT2_TBTT_CNT_LEN    26
#define HH503_MAC_EXT2_TBTT_CNT_OFFSET    0
#define HH503_MAC_EXT2_TBTT_CNT_MASK    0x3ffffff
#define HH503_MAC_EXT2_DTIM_CNT_LEN    8
#define HH503_MAC_EXT2_DTIM_CNT_OFFSET    0
#define HH503_MAC_EXT2_DTIM_CNT_MASK    0xff
#define HH503_MAC_EXT2_LISTEN_CNT_LEN    8
#define HH503_MAC_EXT2_LISTEN_CNT_OFFSET    0
#define HH503_MAC_EXT2_LISTEN_CNT_MASK    0xff
#define HH503_MAC_CFG_EXT_P2P_NOA_INTERVAL_HI_LEN    16
#define HH503_MAC_CFG_EXT_P2P_NOA_INTERVAL_HI_OFFSET    16
#define HH503_MAC_CFG_EXT_P2P_NOA_INTERVAL_HI_MASK    0xffff0000
#define HH503_MAC_CFG_EXT_P2P_NOA_INTERVAL_LO_LEN    16
#define HH503_MAC_CFG_EXT_P2P_NOA_INTERVAL_LO_OFFSET    0
#define HH503_MAC_CFG_EXT_P2P_NOA_INTERVAL_LO_MASK    0xffff
#define HH503_MAC_CFG_EXT_P2P_NOA_DURATION_HI_LEN    16
#define HH503_MAC_CFG_EXT_P2P_NOA_DURATION_HI_OFFSET    16
#define HH503_MAC_CFG_EXT_P2P_NOA_DURATION_HI_MASK    0xffff0000
#define HH503_MAC_CFG_EXT_P2P_NOA_DURATION_LO_LEN    16
#define HH503_MAC_CFG_EXT_P2P_NOA_DURATION_LO_OFFSET    0
#define HH503_MAC_CFG_EXT_P2P_NOA_DURATION_LO_MASK    0xffff
#define HH503_MAC_CFG_EXT_P2P_NOA_OFFSET_LEN    16
#define HH503_MAC_CFG_EXT_P2P_NOA_OFFSET_OFFSET    0
#define HH503_MAC_CFG_EXT_P2P_NOA_OFFSET_MASK    0xffff
#define HH503_MAC_CFG_PHY_RX_NO_RDY_ERR_CNT_CLR_LEN    1
#define HH503_MAC_CFG_PHY_RX_NO_RDY_ERR_CNT_CLR_OFFSET    31
#define HH503_MAC_CFG_PHY_RX_NO_RDY_ERR_CNT_CLR_MASK    0x80000000
#define HH503_MAC_CFG_NAV_PROT_CNT_CLR_LEN    1
#define HH503_MAC_CFG_NAV_PROT_CNT_CLR_OFFSET    30
#define HH503_MAC_CFG_NAV_PROT_CNT_CLR_MASK    0x40000000
#define HH503_MAC_CFG_RX_DIRECT_FRAME_TIME_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_DIRECT_FRAME_TIME_CNT_CLR_OFFSET    27
#define HH503_MAC_CFG_RX_DIRECT_FRAME_TIME_CNT_CLR_MASK    0x8000000
#define HH503_MAC_CFG_RX_NON_DIRECT_FRAME_TIME_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_NON_DIRECT_FRAME_TIME_CNT_CLR_OFFSET    26
#define HH503_MAC_CFG_RX_NON_DIRECT_FRAME_TIME_CNT_CLR_MASK    0x4000000
#define HH503_MAC_CFG_TX_FRAME_TIME_CNT_CLR_LEN    1
#define HH503_MAC_CFG_TX_FRAME_TIME_CNT_CLR_OFFSET    25
#define HH503_MAC_CFG_TX_FRAME_TIME_CNT_CLR_MASK    0x2000000
#define HH503_MAC_CFG_AMPDU_RETRY_CNT_CLR_LEN    1
#define HH503_MAC_CFG_AMPDU_RETRY_CNT_CLR_OFFSET    24
#define HH503_MAC_CFG_AMPDU_RETRY_CNT_CLR_MASK    0x1000000
#define HH503_MAC_CFG_BEACON_MISS_NUM_CNT_CLR_LEN    1
#define HH503_MAC_CFG_BEACON_MISS_NUM_CNT_CLR_OFFSET    23
#define HH503_MAC_CFG_BEACON_MISS_NUM_CNT_CLR_MASK    0x800000
#define HH503_MAC_CFG_RX_FILTERED_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_FILTERED_CNT_CLR_OFFSET    22
#define HH503_MAC_CFG_RX_FILTERED_CNT_CLR_MASK    0x400000
#define HH503_MAC_CFG_RX_AMPDU_COUNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_AMPDU_COUNT_CLR_OFFSET    21
#define HH503_MAC_CFG_RX_AMPDU_COUNT_CLR_MASK    0x200000
#define HH503_MAC_CFG_RX_PASSED_MPDU_IN_AMPDU_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_PASSED_MPDU_IN_AMPDU_CNT_CLR_OFFSET    20
#define HH503_MAC_CFG_RX_PASSED_MPDU_IN_AMPDU_CNT_CLR_MASK    0x100000
#define HH503_MAC_CFG_RX_FAILED_MPDU_IN_AMPDU_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_FAILED_MPDU_IN_AMPDU_CNT_CLR_OFFSET    19
#define HH503_MAC_CFG_RX_FAILED_MPDU_IN_AMPDU_CNT_CLR_MASK    0x80000
#define HH503_MAC_CFG_RX_OCTECTS_IN_AMPDU_CLR_LEN    1
#define HH503_MAC_CFG_RX_OCTECTS_IN_AMPDU_CLR_OFFSET    18
#define HH503_MAC_CFG_RX_OCTECTS_IN_AMPDU_CLR_MASK    0x40000
#define HH503_MAC_CFG_RX_DELIMIT_FAIL_COUNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_DELIMIT_FAIL_COUNT_CLR_OFFSET    17
#define HH503_MAC_CFG_RX_DELIMIT_FAIL_COUNT_CLR_MASK    0x20000
#define HH503_MAC_CFG_RX_DUP_MPDU_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_DUP_MPDU_CNT_CLR_OFFSET    16
#define HH503_MAC_CFG_RX_DUP_MPDU_CNT_CLR_MASK    0x10000
#define HH503_MAC_CFG_RX_PASSED_MPDU_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_PASSED_MPDU_CNT_CLR_OFFSET    15
#define HH503_MAC_CFG_RX_PASSED_MPDU_CNT_CLR_MASK    0x8000
#define HH503_MAC_CFG_RX_FAILED_MPDU_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_FAILED_MPDU_CNT_CLR_OFFSET    14
#define HH503_MAC_CFG_RX_FAILED_MPDU_CNT_CLR_MASK    0x4000
#define HH503_MAC_CFG_RX_BCN_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_BCN_CNT_CLR_OFFSET    13
#define HH503_MAC_CFG_RX_BCN_CNT_CLR_MASK    0x2000
#define HH503_MAC_CFG_RX_PHY_ERR_MAC_PASSED_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_PHY_ERR_MAC_PASSED_CNT_CLR_OFFSET    12
#define HH503_MAC_CFG_RX_PHY_ERR_MAC_PASSED_CNT_CLR_MASK    0x1000
#define HH503_MAC_CFG_RX_PHY_LONGER_ERR_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_PHY_LONGER_ERR_CNT_CLR_OFFSET    11
#define HH503_MAC_CFG_RX_PHY_LONGER_ERR_CNT_CLR_MASK    0x800
#define HH503_MAC_CFG_RX_PHY_SHORTER_ERR_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_PHY_SHORTER_ERR_CNT_CLR_OFFSET    10
#define HH503_MAC_CFG_RX_PHY_SHORTER_ERR_CNT_CLR_MASK    0x400
#define HH503_MAC_CFG_TX_HI_PRI_MPDU_CNT_CLR_LEN    1
#define HH503_MAC_CFG_TX_HI_PRI_MPDU_CNT_CLR_OFFSET    9
#define HH503_MAC_CFG_TX_HI_PRI_MPDU_CNT_CLR_MASK    0x200
#define HH503_MAC_CFG_TX_NORMAL_PRI_MPDU_CNT_CLR_LEN    1
#define HH503_MAC_CFG_TX_NORMAL_PRI_MPDU_CNT_CLR_OFFSET    8
#define HH503_MAC_CFG_TX_NORMAL_PRI_MPDU_CNT_CLR_MASK    0x100
#define HH503_MAC_CFG_TX_AMPDU_COUNT_CNT_CLR_LEN    1
#define HH503_MAC_CFG_TX_AMPDU_COUNT_CNT_CLR_OFFSET    7
#define HH503_MAC_CFG_TX_AMPDU_COUNT_CNT_CLR_MASK    0x80
#define HH503_MAC_CFG_TX_MPDU_INAMPDU_COUNT_CLR_LEN    1
#define HH503_MAC_CFG_TX_MPDU_INAMPDU_COUNT_CLR_OFFSET    6
#define HH503_MAC_CFG_TX_MPDU_INAMPDU_COUNT_CLR_MASK    0x40
#define HH503_MAC_CFG_TX_OCTECTS_IN_AMPDU_CLR_LEN    1
#define HH503_MAC_CFG_TX_OCTECTS_IN_AMPDU_CLR_OFFSET    5
#define HH503_MAC_CFG_TX_OCTECTS_IN_AMPDU_CLR_MASK    0x20
#define HH503_MAC_CFG_TX_BCN_COUNT_CLR_LEN    1
#define HH503_MAC_CFG_TX_BCN_COUNT_CLR_OFFSET    4
#define HH503_MAC_CFG_TX_BCN_COUNT_CLR_MASK    0x10
#define HH503_MAC_CFG_NORMAL_PRI_RETRY_CNT_CLR_LEN    1
#define HH503_MAC_CFG_NORMAL_PRI_RETRY_CNT_CLR_OFFSET    3
#define HH503_MAC_CFG_NORMAL_PRI_RETRY_CNT_CLR_MASK    0x8
#define HH503_MAC_CFG_HI_PRI_RETRY_CNT_CLR_LEN    1
#define HH503_MAC_CFG_HI_PRI_RETRY_CNT_CLR_OFFSET    2
#define HH503_MAC_CFG_HI_PRI_RETRY_CNT_CLR_MASK    0x4
#define HH503_MAC_CFG_TKIP_REP_FAIL_CNT_CLR_LEN    1
#define HH503_MAC_CFG_TKIP_REP_FAIL_CNT_CLR_OFFSET    1
#define HH503_MAC_CFG_TKIP_REP_FAIL_CNT_CLR_MASK    0x2
#define HH503_MAC_CFG_CCMP_REP_FAIL_CNT_CLR_LEN    1
#define HH503_MAC_CFG_CCMP_REP_FAIL_CNT_CLR_OFFSET    0
#define HH503_MAC_CFG_CCMP_REP_FAIL_CNT_CLR_MASK    0x1
#define HH503_MAC_RPT_COEX_ABORT_START_CNT_CLR_LEN    1
#define HH503_MAC_RPT_COEX_ABORT_START_CNT_CLR_OFFSET    31
#define HH503_MAC_RPT_COEX_ABORT_START_CNT_CLR_MASK    0x80000000
#define HH503_MAC_RPT_COEX_ABORT_DONE_CNT_CLR_LEN    1
#define HH503_MAC_RPT_COEX_ABORT_DONE_CNT_CLR_OFFSET    30
#define HH503_MAC_RPT_COEX_ABORT_DONE_CNT_CLR_MASK    0x40000000
#define HH503_MAC_RPT_COEX_ABORT_END_CNT_CLR_LEN    1
#define HH503_MAC_RPT_COEX_ABORT_END_CNT_CLR_OFFSET    29
#define HH503_MAC_RPT_COEX_ABORT_END_CNT_CLR_MASK    0x20000000
#define HH503_MAC_RPT_COEX_PREEMT_CNT_CLR_LEN    1
#define HH503_MAC_RPT_COEX_PREEMT_CNT_CLR_OFFSET    28
#define HH503_MAC_RPT_COEX_PREEMT_CNT_CLR_MASK    0x10000000
#define HH503_MAC_RPT_COEX_POST_PREEMT_CNT_CLR_LEN    1
#define HH503_MAC_RPT_COEX_POST_PREEMT_CNT_CLR_OFFSET    27
#define HH503_MAC_RPT_COEX_POST_PREEMT_CNT_CLR_MASK    0x8000000
#define HH503_MAC_RPT_COEX_POST_PREEMPT_FAIL_CNT_CLR_LEN    1
#define HH503_MAC_RPT_COEX_POST_PREEMPT_FAIL_CNT_CLR_OFFSET    26
#define HH503_MAC_RPT_COEX_POST_PREEMPT_FAIL_CNT_CLR_MASK    0x4000000
#define HH503_MAC_CFG_RX_BUFF_TOO_SMALL_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_BUFF_TOO_SMALL_CNT_CLR_OFFSET    25
#define HH503_MAC_CFG_RX_BUFF_TOO_SMALL_CNT_CLR_MASK    0x2000000
#define HH503_MAC_CFG_TXOP_PS_TIME_CNT_CLR_LEN    1
#define HH503_MAC_CFG_TXOP_PS_TIME_CNT_CLR_OFFSET    24
#define HH503_MAC_CFG_TXOP_PS_TIME_CNT_CLR_MASK    0x1000000
#define HH503_MAC_CFG_ENTER_TXOP_PS_CNT_CLR_LEN    1
#define HH503_MAC_CFG_ENTER_TXOP_PS_CNT_CLR_OFFSET    23
#define HH503_MAC_CFG_ENTER_TXOP_PS_CNT_CLR_MASK    0x800000
#define HH503_MAC_CFG_MAC_AUTO_RST_CNT_CLR_LEN    1
#define HH503_MAC_CFG_MAC_AUTO_RST_CNT_CLR_OFFSET    22
#define HH503_MAC_CFG_MAC_AUTO_RST_CNT_CLR_MASK    0x400000
#define HH503_MAC_CFG_RX_CTS_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_CTS_CNT_CLR_OFFSET    21
#define HH503_MAC_CFG_RX_CTS_CNT_CLR_MASK    0x200000
#define HH503_MAC_CFG_RX_RTS_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_RTS_CNT_CLR_OFFSET    20
#define HH503_MAC_CFG_RX_RTS_CNT_CLR_MASK    0x100000
#define HH503_MAC_CFG_RX_ACK_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_ACK_CNT_CLR_OFFSET    19
#define HH503_MAC_CFG_RX_ACK_CNT_CLR_MASK    0x80000
#define HH503_MAC_CFG_RX_OBSS_UC_DATA_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_OBSS_UC_DATA_CNT_CLR_OFFSET    18
#define HH503_MAC_CFG_RX_OBSS_UC_DATA_CNT_CLR_MASK    0x40000
#define HH503_MAC_CFG_RX_OBSS_MCBC_DATA_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_OBSS_MCBC_DATA_CNT_CLR_OFFSET    17
#define HH503_MAC_CFG_RX_OBSS_MCBC_DATA_CNT_CLR_MASK    0x20000
#define HH503_MAC_CFG_RX_BSS_NON_DIRECT_DATA_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_BSS_NON_DIRECT_DATA_CNT_CLR_OFFSET    16
#define HH503_MAC_CFG_RX_BSS_NON_DIRECT_DATA_CNT_CLR_MASK    0x10000
#define HH503_MAC_CFG_RX_IM_BA_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_IM_BA_CNT_CLR_OFFSET    15
#define HH503_MAC_CFG_RX_IM_BA_CNT_CLR_MASK    0x8000
#define HH503_MAC_CFG_RX_DELAY_BA_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_DELAY_BA_CNT_CLR_OFFSET    14
#define HH503_MAC_CFG_RX_DELAY_BA_CNT_CLR_MASK    0x4000
#define HH503_MAC_CFG_RX_FCS_FAIL_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_FCS_FAIL_CNT_CLR_OFFSET    13
#define HH503_MAC_CFG_RX_FCS_FAIL_CNT_CLR_MASK    0x2000
#define HH503_MAC_CFG_RX_KEY_SEARCH_FAIL_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_KEY_SEARCH_FAIL_CNT_CLR_OFFSET    12
#define HH503_MAC_CFG_RX_KEY_SEARCH_FAIL_CNT_CLR_MASK    0x1000
#define HH503_MAC_CFG_RX_ICV_FAIL_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_ICV_FAIL_CNT_CLR_OFFSET    11
#define HH503_MAC_CFG_RX_ICV_FAIL_CNT_CLR_MASK    0x800
#define HH503_MAC_CFG_RX_BIP_REPLAY_FAIL_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_BIP_REPLAY_FAIL_CNT_CLR_OFFSET    10
#define HH503_MAC_CFG_RX_BIP_REPLAY_FAIL_CNT_CLR_MASK    0x400
#define HH503_MAC_CFG_RX_BIP_MIC_FAIL_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_BIP_MIC_FAIL_CNT_CLR_OFFSET    9
#define HH503_MAC_CFG_RX_BIP_MIC_FAIL_CNT_CLR_MASK    0x200
#define HH503_MAC_CFG_RX_CCMP_MIC_FAIL_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_CCMP_MIC_FAIL_CNT_CLR_OFFSET    8
#define HH503_MAC_CFG_RX_CCMP_MIC_FAIL_CNT_CLR_MASK    0x100
#define HH503_MAC_CFG_RX_TKIP_MIC_FAIL_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_TKIP_MIC_FAIL_CNT_CLR_OFFSET    7
#define HH503_MAC_CFG_RX_TKIP_MIC_FAIL_CNT_CLR_MASK    0x80
#define HH503_MAC_CFG_RX_NORM_INTR_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_NORM_INTR_CNT_CLR_OFFSET    6
#define HH503_MAC_CFG_RX_NORM_INTR_CNT_CLR_MASK    0x40
#define HH503_MAC_CFG_RX_HIPRI_INTR_CNT_CLR_LEN    1
#define HH503_MAC_CFG_RX_HIPRI_INTR_CNT_CLR_OFFSET    5
#define HH503_MAC_CFG_RX_HIPRI_INTR_CNT_CLR_MASK    0x20
#define HH503_MAC_CFG_TX_INTR_CNT_CLR_LEN    1
#define HH503_MAC_CFG_TX_INTR_CNT_CLR_OFFSET    4
#define HH503_MAC_CFG_TX_INTR_CNT_CLR_MASK    0x10
#define HH503_MAC_CFG_CCA_PRI_20M_CNT_CLR_LEN    1
#define HH503_MAC_CFG_CCA_PRI_20M_CNT_CLR_OFFSET    3
#define HH503_MAC_CFG_CCA_PRI_20M_CNT_CLR_MASK    0x8
#define HH503_MAC_CFG_CCA_SEC_20M_CNT_CLR_LEN    1
#define HH503_MAC_CFG_CCA_SEC_20M_CNT_CLR_OFFSET    2
#define HH503_MAC_CFG_CCA_SEC_20M_CNT_CLR_MASK    0x4
#define HH503_MAC_CFG_TX_RTS_CNT_CLR_LEN    1
#define HH503_MAC_CFG_TX_RTS_CNT_CLR_OFFSET    1
#define HH503_MAC_CFG_TX_RTS_CNT_CLR_MASK    0x2
#define HH503_MAC_CFG_FSM_TIMEOUT_CNT_CLR_LEN    1
#define HH503_MAC_CFG_FSM_TIMEOUT_CNT_CLR_OFFSET    0
#define HH503_MAC_CFG_FSM_TIMEOUT_CNT_CLR_MASK    0x1
#define HH503_MAC_RX_TRIGGER_TRS_FRAME_CNT_CLR_LEN    1
#define HH503_MAC_RX_TRIGGER_TRS_FRAME_CNT_CLR_OFFSET    23
#define HH503_MAC_RX_TRIGGER_TRS_FRAME_CNT_CLR_MASK    0x800000
#define HH503_MAC_RX_OTHER_BSS_TRIGGER_FLT_CNT_CLR_LEN    1
#define HH503_MAC_RX_OTHER_BSS_TRIGGER_FLT_CNT_CLR_OFFSET    22
#define HH503_MAC_RX_OTHER_BSS_TRIGGER_FLT_CNT_CLR_MASK    0x400000
#define HH503_MAC_RX_SAME_BSS_TRIGGER_FLT_CNT_CLR_LEN    1
#define HH503_MAC_RX_SAME_BSS_TRIGGER_FLT_CNT_CLR_OFFSET    21
#define HH503_MAC_RX_SAME_BSS_TRIGGER_FLT_CNT_CLR_MASK    0x200000
#define HH503_MAC_RPT_HE_SOUNDING_NON_TB_RESP_CNT_CLR_LEN    1
#define HH503_MAC_RPT_HE_SOUNDING_NON_TB_RESP_CNT_CLR_OFFSET    20
#define HH503_MAC_RPT_HE_SOUNDING_NON_TB_RESP_CNT_CLR_MASK    0x100000
#define HH503_MAC_RPT_VHT_SOUNDING_MU_1ST_NOMATCH_RESP_CNT_CLR_LEN    1
#define HH503_MAC_RPT_VHT_SOUNDING_MU_1ST_NOMATCH_RESP_CNT_CLR_OFFSET    19
#define HH503_MAC_RPT_VHT_SOUNDING_MU_1ST_NOMATCH_RESP_CNT_CLR_MASK    0x80000
#define HH503_MAC_RPT_VHT_SOUNDING_MU_1ST_MATCH_RESP_CNT_CLR_LEN    1
#define HH503_MAC_RPT_VHT_SOUNDING_MU_1ST_MATCH_RESP_CNT_CLR_OFFSET    18
#define HH503_MAC_RPT_VHT_SOUNDING_MU_1ST_MATCH_RESP_CNT_CLR_MASK    0x40000
#define HH503_MAC_RPT_VHT_SOUNDING_DIRECT_RESP_CNT_CLR_LEN    1
#define HH503_MAC_RPT_VHT_SOUNDING_DIRECT_RESP_CNT_CLR_OFFSET    17
#define HH503_MAC_RPT_VHT_SOUNDING_DIRECT_RESP_CNT_CLR_MASK    0x20000
#define HH503_MAC_RPT_RX_HE_SOUNDING_TB_CNT_CLR_LEN    1
#define HH503_MAC_RPT_RX_HE_SOUNDING_TB_CNT_CLR_OFFSET    16
#define HH503_MAC_RPT_RX_HE_SOUNDING_TB_CNT_CLR_MASK    0x10000
#define HH503_MAC_RPT_RX_HE_SOUNDING_NON_TB_CNT_CLR_LEN    1
#define HH503_MAC_RPT_RX_HE_SOUNDING_NON_TB_CNT_CLR_OFFSET    15
#define HH503_MAC_RPT_RX_HE_SOUNDING_NON_TB_CNT_CLR_MASK    0x8000
#define HH503_MAC_RPT_RX_VHT_SOUNDING_MU_1ST_NOMATCH_CNT_CLR_LEN    1
#define HH503_MAC_RPT_RX_VHT_SOUNDING_MU_1ST_NOMATCH_CNT_CLR_OFFSET    14
#define HH503_MAC_RPT_RX_VHT_SOUNDING_MU_1ST_NOMATCH_CNT_CLR_MASK    0x4000
#define HH503_MAC_RPT_RX_VHT_SOUNDING_MU_1ST_MATCH_CNT_CLR_LEN    1
#define HH503_MAC_RPT_RX_VHT_SOUNDING_MU_1ST_MATCH_CNT_CLR_OFFSET    13
#define HH503_MAC_RPT_RX_VHT_SOUNDING_MU_1ST_MATCH_CNT_CLR_MASK    0x2000
#define HH503_MAC_RPT_RX_VHT_SOUNDING_DIRECT_CNT_CLR_LEN    1
#define HH503_MAC_RPT_RX_VHT_SOUNDING_DIRECT_CNT_CLR_OFFSET    12
#define HH503_MAC_RPT_RX_VHT_SOUNDING_DIRECT_CNT_CLR_MASK    0x1000
#define HH503_MAC_RPT_RX_HT_SOUNDING_CNT_CLR_LEN    1
#define HH503_MAC_RPT_RX_HT_SOUNDING_CNT_CLR_OFFSET    11
#define HH503_MAC_RPT_RX_HT_SOUNDING_CNT_CLR_MASK    0x800
#define HH503_MAC_RPT_RX_MULTI_TID_MU_BAR_FRAME_CNT_CLR_LEN    1
#define HH503_MAC_RPT_RX_MULTI_TID_MU_BAR_FRAME_CNT_CLR_OFFSET    10
#define HH503_MAC_RPT_RX_MULTI_TID_MU_BAR_FRAME_CNT_CLR_MASK    0x400
#define HH503_MAC_RPT_TX_TBTT_WUR_FRAME_FAIL_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TX_TBTT_WUR_FRAME_FAIL_CNT_CLR_OFFSET    9
#define HH503_MAC_RPT_TX_TBTT_WUR_FRAME_FAIL_CNT_CLR_MASK    0x200
#define HH503_MAC_RPT_TX_TBTT_WUR_FRAME_PASS_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TX_TBTT_WUR_FRAME_PASS_CNT_CLR_OFFSET    8
#define HH503_MAC_RPT_TX_TBTT_WUR_FRAME_PASS_CNT_CLR_MASK    0x100
#define HH503_MAC_RPT_TX_EDCA_WUR_FRAME_FAIL_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TX_EDCA_WUR_FRAME_FAIL_CNT_CLR_OFFSET    7
#define HH503_MAC_RPT_TX_EDCA_WUR_FRAME_FAIL_CNT_CLR_MASK    0x80
#define HH503_MAC_RPT_TX_EDCA_WUR_FRAME_PASS_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TX_EDCA_WUR_FRAME_PASS_CNT_CLR_OFFSET    6
#define HH503_MAC_RPT_TX_EDCA_WUR_FRAME_PASS_CNT_CLR_MASK    0x40
#define HH503_MAC_RPT_P2P_NOA_ABSENT_TIME_CLR_LEN    1
#define HH503_MAC_RPT_P2P_NOA_ABSENT_TIME_CLR_OFFSET    5
#define HH503_MAC_RPT_P2P_NOA_ABSENT_TIME_CLR_MASK    0x20
#define HH503_MAC_RPT_P2P_NOA_ABSENT_END_CNT_CLR_LEN    1
#define HH503_MAC_RPT_P2P_NOA_ABSENT_END_CNT_CLR_OFFSET    4
#define HH503_MAC_RPT_P2P_NOA_ABSENT_END_CNT_CLR_MASK    0x10
#define HH503_MAC_RPT_P2P_NOA_ABSENT_START_CNT_CLR_LEN    1
#define HH503_MAC_RPT_P2P_NOA_ABSENT_START_CNT_CLR_OFFSET    3
#define HH503_MAC_RPT_P2P_NOA_ABSENT_START_CNT_CLR_MASK    0x8
#define HH503_MAC_RPT_RX_MULTI_NSS_PSDU_WITH_SUCCESS_CNT_CLR_LEN    1
#define HH503_MAC_RPT_RX_MULTI_NSS_PSDU_WITH_SUCCESS_CNT_CLR_OFFSET    2
#define HH503_MAC_RPT_RX_MULTI_NSS_PSDU_WITH_SUCCESS_CNT_CLR_MASK    0x4
#define HH503_MAC_RPT_ENTER_INTRA_PPDU_PS_TIME_CNT_CLR_LEN    1
#define HH503_MAC_RPT_ENTER_INTRA_PPDU_PS_TIME_CNT_CLR_OFFSET    1
#define HH503_MAC_RPT_ENTER_INTRA_PPDU_PS_TIME_CNT_CLR_MASK    0x2
#define HH503_MAC_RPT_ENTER_INTRA_PPDU_PS_CNT_CLR_LEN    1
#define HH503_MAC_RPT_ENTER_INTRA_PPDU_PS_CNT_CLR_OFFSET    0
#define HH503_MAC_RPT_ENTER_INTRA_PPDU_PS_CNT_CLR_MASK    0x1
#define HH503_MAC_RPT_BASIC_RESP_TWT_TX_CNT_CLR_LEN    1
#define HH503_MAC_RPT_BASIC_RESP_TWT_TX_CNT_CLR_OFFSET    25
#define HH503_MAC_RPT_BASIC_RESP_TWT_TX_CNT_CLR_MASK    0x2000000
#define HH503_MAC_RPT_TRIG_RESP_BASIC_PS_POLL_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BASIC_PS_POLL_CNT_CLR_OFFSET    24
#define HH503_MAC_RPT_TRIG_RESP_BASIC_PS_POLL_CNT_CLR_MASK    0x1000000
#define HH503_MAC_RPT_TRIG_RESP_BQRP_UORA_AID0_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BQRP_UORA_AID0_CNT_CLR_OFFSET    23
#define HH503_MAC_RPT_TRIG_RESP_BQRP_UORA_AID0_CNT_CLR_MASK    0x800000
#define HH503_MAC_RPT_TRIG_RESP_BSRP_UORA_AID0_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BSRP_UORA_AID0_CNT_CLR_OFFSET    22
#define HH503_MAC_RPT_TRIG_RESP_BSRP_UORA_AID0_CNT_CLR_MASK    0x400000
#define HH503_MAC_RPT_TRIG_RESP_BASIC_UORA_AID2045_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BASIC_UORA_AID2045_CNT_CLR_OFFSET    21
#define HH503_MAC_RPT_TRIG_RESP_BASIC_UORA_AID2045_CNT_CLR_MASK    0x200000
#define HH503_MAC_RPT_TRIG_RESP_BASIC_UORA_AID0_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BASIC_UORA_AID0_CNT_CLR_OFFSET    20
#define HH503_MAC_RPT_TRIG_RESP_BASIC_UORA_AID0_CNT_CLR_MASK    0x100000
#define HH503_MAC_RPT_TRIG_RESP_BASIC_TX_AMPDU_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BASIC_TX_AMPDU_CNT_CLR_OFFSET    19
#define HH503_MAC_RPT_TRIG_RESP_BASIC_TX_AMPDU_CNT_CLR_MASK    0x80000
#define HH503_MAC_RPT_TRIG_RESP_BRSP_TX_AMPDU_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BRSP_TX_AMPDU_CNT_CLR_OFFSET    18
#define HH503_MAC_RPT_TRIG_RESP_BRSP_TX_AMPDU_CNT_CLR_MASK    0x40000
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DESC_LEN_LONGER_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DESC_LEN_LONGER_CNT_CLR_OFFSET    17
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DESC_LEN_LONGER_CNT_CLR_MASK    0x20000
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DESC_RX_RESP_FAIL_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DESC_RX_RESP_FAIL_CNT_CLR_OFFSET    16
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DESC_RX_RESP_FAIL_CNT_CLR_MASK    0x10000
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DESC_TX_FAIL_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DESC_TX_FAIL_CNT_CLR_OFFSET    15
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DESC_TX_FAIL_CNT_CLR_MASK    0x8000
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DESC_SUCC_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DESC_SUCC_CNT_CLR_OFFSET    14
#define HH503_MAC_RPT_TRIG_RESP_BASIC_DESC_SUCC_CNT_CLR_MASK    0x4000
#define HH503_MAC_RPT_TRIG_RESP_TB_INTR_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_TB_INTR_CNT_CLR_OFFSET    13
#define HH503_MAC_RPT_TRIG_RESP_TB_INTR_CNT_CLR_MASK    0x2000
#define HH503_MAC_RPT_TRIG_RESP_BASIC_BA_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BASIC_BA_CNT_CLR_OFFSET    12
#define HH503_MAC_RPT_TRIG_RESP_BASIC_BA_CNT_CLR_MASK    0x1000
#define HH503_MAC_RPT_TRIG_RESP_BASIC_QOS_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BASIC_QOS_CNT_CLR_OFFSET    11
#define HH503_MAC_RPT_TRIG_RESP_BASIC_QOS_CNT_CLR_MASK    0x800
#define HH503_MAC_RPT_TRIG_RESP_TRS_ACK_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_TRS_ACK_CNT_CLR_OFFSET    10
#define HH503_MAC_RPT_TRIG_RESP_TRS_ACK_CNT_CLR_MASK    0x400
#define HH503_MAC_RPT_TRIG_RESP_TRS_BA_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_TRS_BA_CNT_CLR_OFFSET    9
#define HH503_MAC_RPT_TRIG_RESP_TRS_BA_CNT_CLR_MASK    0x200
#define HH503_MAC_RPT_TRIG_RESP_TRS_QOS_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_TRS_QOS_CNT_CLR_OFFSET    8
#define HH503_MAC_RPT_TRIG_RESP_TRS_QOS_CNT_CLR_MASK    0x100
#define HH503_MAC_RPT_TRIG_RESP_MU_BAR_BA_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_MU_BAR_BA_CNT_CLR_OFFSET    7
#define HH503_MAC_RPT_TRIG_RESP_MU_BAR_BA_CNT_CLR_MASK    0x80
#define HH503_MAC_RPT_TRIG_RESP_MU_RTS_CTS_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_MU_RTS_CTS_CNT_CLR_OFFSET    6
#define HH503_MAC_RPT_TRIG_RESP_MU_RTS_CTS_CNT_CLR_MASK    0x40
#define HH503_MAC_RPT_TRIG_RESP_BFRP_ACTION_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BFRP_ACTION_CNT_CLR_OFFSET    5
#define HH503_MAC_RPT_TRIG_RESP_BFRP_ACTION_CNT_CLR_MASK    0x20
#define HH503_MAC_RPT_TRIG_RESP_BQRP_BA_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BQRP_BA_CNT_CLR_OFFSET    4
#define HH503_MAC_RPT_TRIG_RESP_BQRP_BA_CNT_CLR_MASK    0x10
#define HH503_MAC_RPT_TRIG_RESP_BQRP_QOS_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BQRP_QOS_CNT_CLR_OFFSET    3
#define HH503_MAC_RPT_TRIG_RESP_BQRP_QOS_CNT_CLR_MASK    0x8
#define HH503_MAC_RPT_TRIG_RESP_BSRP_BA_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BSRP_BA_CNT_CLR_OFFSET    2
#define HH503_MAC_RPT_TRIG_RESP_BSRP_BA_CNT_CLR_MASK    0x4
#define HH503_MAC_RPT_TRIG_RESP_BSRP_QOS_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_BSRP_QOS_CNT_CLR_OFFSET    1
#define HH503_MAC_RPT_TRIG_RESP_BSRP_QOS_CNT_CLR_MASK    0x2
#define HH503_MAC_RPT_TRIG_RESP_NFRP_NDP_CNT_CLR_LEN    1
#define HH503_MAC_RPT_TRIG_RESP_NFRP_NDP_CNT_CLR_OFFSET    0
#define HH503_MAC_RPT_TRIG_RESP_NFRP_NDP_CNT_CLR_MASK    0x1

#define HH503_MAC_CFG_KEY_LUT_KEY_TYPE_LEN 4
#define HH503_MAC_CFG_KEY_LUT_KEY_ID_LEN   4

#define HH503_MAC_TRIG_RESP_TPC_POWERMODE_MASK 0x7F
#define HH503_MAC_IS_TRS_OFFSET  8
#define HH503_MAC_IS_TRS_MASK 0x100
#define HH503_MAC_TRIG_TYPE_OFFSET  0
#define HH503_MAC_TRIG_TYPE_MASK 0xF
#define HH503_MAC_TRIG_UL_BW_OFFSET  18
#define HH503_MAC_TRIG_UL_BW_MASK 0xC0000
#define HH503_MAC_TRIG_AP_TX_POWER_LSB_OFFSET 28
#define HH503_MAC_TRIG_AP_TX_POWER_LSB_MASK 0xF0000000
#define HH503_MAC_TRIG_AP_TX_POWER_MSB_OFFSET 0
#define HH503_MAC_TRIG_AP_TX_POWER_MSB_MASK 0x3
#define HH503_MAC_TRIG_UL_HE_MCS_OFFSET 21
#define HH503_MAC_TRIG_UL_HE_MCS_MASK 0x1E00000
#define HH503_MAC_TRIG_UL_TARGET_RSSI_OFFSET  0
#define HH503_MAC_TRIG_UL_TARGET_RSSI_MASK 0x7F

#define HH503_MAC_TRS_AP_TX_POWER_OFFSET  13
#define HH503_MAC_TRS_AP_TX_POWER_MASK 0x3E000
#define HH503_MAC_TRS_UL_TARGET_RSSI_OFFSET  18
#define HH503_MAC_TRS_UL_TARGET_RSSI_MASK 0x7C0000
#define HH503_MAC_TRS_UL_HE_MCS_OFFSET  23
#define HH503_MAC_TRS_UL_HE_MCS_MASK 0x1800000

#define HH503_MAC_ROM_INFO_BW_MASK 0x00000003
#define HH503_MAC_ROM_INFO_NSS_MASK 0x0000001C
#define HH503_MAC_ROM_INFO_NSS_OFFSET 2

#define HH503_MAC_NEW_ROM_INFO_CHANGE 13
#define HH503_MAC_ROM_INTR_ONE_MASK 0x2000
#define HH503_MAC_ORIGINAL_ROM_INFO_CHANGE 14
#define HH503_MAC_ROM_INTR_TWO_MASK 0x4000

#define HH503_MAC_NEW_ROM_INFO_CHANGE 13
#define HH503_MAC_ROM_INTR_ONE_MASK 0x2000
#define HH503_MAC_ORIGINAL_ROM_INFO_CHANGE 14
#define HH503_MAC_ROM_INTR_TWO_MASK 0x4000

#define MAC_CANCEL_TWT  0x2
#define MAC_NEW_TWT 0x1
#define MAC_CALI_TWT 0x3
#define MAC_TWT_CTRL_MASK 0xFFFF
#define MAC_TWT_HIP_ON_MASK 0xF
#define MAC_TWT_PARTIAL_MASK 0x100

#define HH503_MAC_CFG_RX_HE_ROM_EN_LEN 1
#define HH503_MAC_CFG_RX_HE_ROM_EN_OFFSET  1
#define HH503_MAC_CFG_RX_HE_ROM_HTC_TYPE_EN_MASK 0x6000
#define HH503_MAC_TX_DESC_BASE_ADDR_MASK 0x0fffff
#define HH503_MAC_TX_DSCR_HDR_MSDU_BASE_ADDR_LEN 20

#define HH503_MAC_RPT_TX_HI_MPDU_CNT_MASK 0xFFFF0000
#define HH503_MAC_RPT_TX_HI_MPDU_CNT_OFFSET 16
#define HH503_MAC_RPT_TX_NORMAL_MPDU_CNT_MASK 0x0000FFFF
#define HH503_MAC_RPT_TX_AMPDU_COUNT_MASK 0xFFFF0000
#define HH503_MAC_RPT_TX_AMPDU_COUNT_OFFSET 16
#define HH503_MAC_RPT_TX_MPDU_INAMPDU_COUNT_MASK 0x0000FFFF
#endif
