# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do wimax_top_run_msim_rtl_vhdl.do
# if ![file isdirectory wimax_top_iputf_libs] {
# 	file mkdir wimax_top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "C:/Users/Roeya/Documents/ASIC/Project/phase_3/Phase_2_quartus/pll_sim/pll.vho"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:01 on Dec 09,2019
# vcom -reportprogress 300 C:/Users/Roeya/Documents/ASIC/Project/phase_3/Phase_2_quartus/pll_sim/pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity pll
# -- Compiling architecture RTL of pll
# End time: 00:03:01 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/phase_3/wimax_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:01 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/wimax_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wimax_top
# -- Compiling architecture wimax of wimax_top
# End time: 00:03:02 on Dec 09,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/phase_3/prbs_rtl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:02 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/prbs_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prbs_rtl
# -- Compiling architecture prbs_arch of prbs_rtl
# End time: 00:03:02 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/phase_3/modulator_rtl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:02 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/modulator_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulator_rtl
# -- Compiling architecture behav of modulator_rtl
# End time: 00:03:02 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/phase_3/interleaver_rtl_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:02 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/interleaver_rtl_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interleaver_rtl_2
# -- Compiling architecture behav of interleaver_rtl_2
# End time: 00:03:02 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/phase_3/fec_rtl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:02 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/fec_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fec_rtl
# -- Compiling architecture behav of fec_rtl
# End time: 00:03:02 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/phase_3/Phase_2_quartus/dpr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:02 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/Phase_2_quartus/dpr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity dpr
# -- Compiling architecture SYN of dpr
# End time: 00:03:02 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/phase_3/Phase_2_quartus/dpr_interleaver.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:02 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/Phase_2_quartus/dpr_interleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity dpr_interleaver
# -- Compiling architecture SYN of dpr_interleaver
# End time: 00:03:03 on Dec 09,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/phase_3/Phase_2_quartus/../wimax_top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:03:03 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/Phase_2_quartus/../wimax_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wimax_top_tb
# -- Compiling architecture tbarch of wimax_top_tb
# End time: 00:03:03 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  wimax_top_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" wimax_top_tb 
# Start time: 00:03:03 on Dec 09,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.wimax_top_tb(tbarch)
# Loading work.wimax_top(wimax)
# Loading work.prbs_rtl(prbs_arch)
# Loading work.fec_rtl(behav)
# Loading altera_mf.altera_mf_components
# Loading work.dpr(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.interleaver_rtl_2(behav)
# Loading work.dpr_interleaver(syn)
# Loading work.modulator_rtl(behav)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# ** Warning: Design size of 11300 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 3 us
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (wimax_top_tb.uut.pll_clk.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = wimax_top_tb.uut.pll_clk.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
add wave -position insertpoint  \
sim:/wimax_top_tb/uut/clk1 \
sim:/wimax_top_tb/uut/clk2 \
sim:/wimax_top_tb/uut/reset \
sim:/wimax_top_tb/uut/mid_1 \
sim:/wimax_top_tb/uut/mid_1_valid \
sim:/wimax_top_tb/uut/mid_2 \
sim:/wimax_top_tb/uut/mid_2_valid \
sim:/wimax_top_tb/uut/mid_3 \
sim:/wimax_top_tb/uut/mid_3_valid
restart -f
run
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (wimax_top_tb.uut.pll_clk.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = wimax_top_tb.uut.pll_clk.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
run
run
restart -f
run
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (wimax_top_tb.uut.pll_clk.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = wimax_top_tb.uut.pll_clk.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
run
run
do wimax_top_run_msim_rtl_vhdl.do
# if ![file isdirectory wimax_top_iputf_libs] {
# 	file mkdir wimax_top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "C:/Users/Roeya/Documents/ASIC/Project/phase_3/Phase_2_quartus/pll_sim/pll.vho"
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:03 on Dec 09,2019
# vcom -reportprogress 300 C:/Users/Roeya/Documents/ASIC/Project/phase_3/Phase_2_quartus/pll_sim/pll.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity pll
# -- Compiling architecture RTL of pll
# End time: 00:12:03 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/phase_3/wimax_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:03 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/wimax_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wimax_top
# -- Compiling architecture wimax of wimax_top
# End time: 00:12:03 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/phase_3/prbs_rtl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:03 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/prbs_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prbs_rtl
# -- Compiling architecture prbs_arch of prbs_rtl
# End time: 00:12:03 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/phase_3/modulator_rtl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:03 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/modulator_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity modulator_rtl
# -- Compiling architecture behav of modulator_rtl
# End time: 00:12:03 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/phase_3/interleaver_rtl_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:03 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/interleaver_rtl_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity interleaver_rtl_2
# -- Compiling architecture behav of interleaver_rtl_2
# End time: 00:12:03 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/phase_3/fec_rtl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:03 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/fec_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fec_rtl
# -- Compiling architecture behav of fec_rtl
# End time: 00:12:03 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/phase_3/Phase_2_quartus/dpr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:04 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/Phase_2_quartus/dpr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity dpr
# -- Compiling architecture SYN of dpr
# End time: 00:12:04 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/phase_3/Phase_2_quartus/dpr_interleaver.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:04 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/Phase_2_quartus/dpr_interleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity dpr_interleaver
# -- Compiling architecture SYN of dpr_interleaver
# End time: 00:12:04 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Roeya/Documents/ASIC/Project/phase_3/Phase_2_quartus/../wimax_top_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:04 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/Phase_2_quartus/../wimax_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wimax_top_tb
# -- Compiling architecture tbarch of wimax_top_tb
# End time: 00:12:04 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  wimax_top_tb
# End time: 00:12:07 on Dec 09,2019, Elapsed time: 0:09:04
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" wimax_top_tb 
# Start time: 00:12:07 on Dec 09,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.wimax_top_tb(tbarch)
# Loading work.wimax_top(wimax)
# Loading work.prbs_rtl(prbs_arch)
# Loading work.fec_rtl(behav)
# Loading altera_mf.altera_mf_components
# Loading work.dpr(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.interleaver_rtl_2(behav)
# Loading work.dpr_interleaver(syn)
# Loading work.modulator_rtl(behav)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# ** Warning: Design size of 11302 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 3 us
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (wimax_top_tb.uut.pll_clk.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = wimax_top_tb.uut.pll_clk.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
add wave -position insertpoint  \
sim:/wimax_top_tb/uut/clk1 \
sim:/wimax_top_tb/uut/clk2 \
sim:/wimax_top_tb/uut/reset \
sim:/wimax_top_tb/uut/mid_1 \
sim:/wimax_top_tb/uut/mid_1_valid \
sim:/wimax_top_tb/uut/mid_2 \
sim:/wimax_top_tb/uut/mid_2_valid \
sim:/wimax_top_tb/uut/mid_3 \
sim:/wimax_top_tb/uut/mid_3_valid
restart -f
run
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (wimax_top_tb.uut.pll_clk.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = wimax_top_tb.uut.pll_clk.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
run
run
run
run
vcom -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/wimax_top_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:22:26 on Dec 09,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Roeya/Documents/ASIC/Project/phase_3/wimax_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wimax_top_tb
# -- Compiling architecture tbarch of wimax_top_tb
# End time: 00:22:26 on Dec 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.wimax_top_tb(tbarch)
run
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (wimax_top_tb.uut.pll_clk.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = wimax_top_tb.uut.pll_clk.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
run
run
# End time: 02:19:34 on Dec 09,2019, Elapsed time: 2:07:27
# Errors: 0, Warnings: 1
