TimeQuest Timing Analyzer report for Mod_Teste
Thu Nov 24 08:59:55 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'divide_frequency:clk_1hz|Clk_1Hz'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'divide_frequency:clk_1hz|Clk_1Hz'
 17. Slow Model Minimum Pulse Width: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'divide_frequency:clk_1hz|Clk_1Hz'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'divide_frequency:clk_1hz|Clk_1Hz'
 28. Fast Model Setup: 'CLOCK_50'
 29. Fast Model Setup: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 30. Fast Model Hold: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 31. Fast Model Hold: 'CLOCK_50'
 32. Fast Model Hold: 'divide_frequency:clk_1hz|Clk_1Hz'
 33. Fast Model Minimum Pulse Width: 'CLOCK_50'
 34. Fast Model Minimum Pulse Width: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 35. Fast Model Minimum Pulse Width: 'divide_frequency:clk_1hz|Clk_1Hz'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                            ;
; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divide_frequency:clk_1hz|Clk_1Hz }                                                                                    ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                      ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                          ; Note                    ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------+-------------------------+
; 135.43 MHz ; 135.43 MHz      ; CLOCK_50                                                                                                            ;                         ;
; 138.16 MHz ; 115.85 MHz      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
; 483.09 MHz ; 483.09 MHz      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;                         ;
+------------+-----------------+---------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; -9.303 ; -497.830      ;
; CLOCK_50                                                                                                            ; -8.157 ; -315.931      ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -6.448 ; -50.551       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -4.316 ; -33.020       ;
; CLOCK_50                                                                                                            ; -2.505 ; -2.505        ;
; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 0.391  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.772 ; -240.486      ;
; CLOCK_50                                                                                                            ; -2.000 ; -224.916      ;
; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; -0.500 ; -64.000       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divide_frequency:clk_1hz|Clk_1Hz'                                                                                                                                                                                                               ;
+--------+----------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                          ; Launch Clock                                                                                                        ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -9.303 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R6[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.194     ; 2.645      ;
; -9.211 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R4[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.192     ; 2.555      ;
; -9.195 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R2[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.213     ; 2.518      ;
; -9.164 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R3[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.203     ; 2.497      ;
; -9.164 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R6[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.203     ; 2.497      ;
; -9.157 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R2[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.202     ; 2.491      ;
; -9.147 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R2[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.182     ; 2.501      ;
; -9.097 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R2[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.195     ; 2.438      ;
; -9.077 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R7[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.064     ; 2.549      ;
; -9.049 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R5[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.063     ; 2.522      ;
; -9.044 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R2[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.072     ; 2.508      ;
; -9.028 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R3[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.200     ; 2.364      ;
; -9.022 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R5[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.063     ; 2.495      ;
; -9.013 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R2[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.072     ; 2.477      ;
; -8.989 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R5[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.202     ; 2.323      ;
; -8.963 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R7[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.068     ; 2.431      ;
; -8.955 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R3[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.073     ; 2.418      ;
; -8.953 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R5[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.193     ; 2.296      ;
; -8.946 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R6[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.337     ; 2.645      ;
; -8.922 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R3[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.183     ; 2.275      ;
; -8.917 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R1[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.179     ; 2.274      ;
; -8.915 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R6[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.064     ; 2.387      ;
; -8.910 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R5[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.189     ; 2.257      ;
; -8.897 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R6[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.189     ; 2.244      ;
; -8.896 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R4[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.189     ; 2.243      ;
; -8.895 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R7[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.199     ; 2.232      ;
; -8.893 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R2[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.199     ; 2.230      ;
; -8.892 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R6[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.172     ; 2.256      ;
; -8.882 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R5[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.171     ; 2.247      ;
; -8.879 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R4[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.185     ; 2.230      ;
; -8.879 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R6[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.185     ; 2.230      ;
; -8.877 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R1[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.198     ; 2.215      ;
; -8.870 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R5[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.188     ; 2.218      ;
; -8.854 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R4[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.335     ; 2.555      ;
; -8.851 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R6[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.062     ; 2.325      ;
; -8.851 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R4[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.062     ; 2.325      ;
; -8.844 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R2[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.212     ; 2.168      ;
; -8.838 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R2[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.356     ; 2.518      ;
; -8.819 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R1[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.069     ; 2.286      ;
; -8.816 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R4[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.062     ; 2.290      ;
; -8.807 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R3[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.346     ; 2.497      ;
; -8.807 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R6[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.346     ; 2.497      ;
; -8.800 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R2[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.345     ; 2.491      ;
; -8.796 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R4[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.202     ; 2.130      ;
; -8.790 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R2[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.325     ; 2.501      ;
; -8.784 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R1[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.069     ; 2.251      ;
; -8.747 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R7[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.205     ; 2.078      ;
; -8.740 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R2[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.338     ; 2.438      ;
; -8.720 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R7[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.207     ; 2.549      ;
; -8.692 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R5[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.206     ; 2.522      ;
; -8.687 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R2[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.215     ; 2.508      ;
; -8.680 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R1[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.196     ; 2.020      ;
; -8.671 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R3[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.343     ; 2.364      ;
; -8.665 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R5[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.206     ; 2.495      ;
; -8.656 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R2[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.215     ; 2.477      ;
; -8.656 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R5[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.201     ; 1.991      ;
; -8.648 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R3[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.214     ; 1.970      ;
; -8.640 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R4[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.201     ; 1.975      ;
; -8.638 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R3[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.073     ; 2.101      ;
; -8.632 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R5[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.345     ; 2.323      ;
; -8.612 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R1[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.189     ; 1.959      ;
; -8.612 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R3[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.189     ; 1.959      ;
; -8.606 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R7[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.211     ; 2.431      ;
; -8.598 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R3[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.216     ; 2.418      ;
; -8.596 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R5[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.336     ; 2.296      ;
; -8.565 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R3[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.326     ; 2.275      ;
; -8.560 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R1[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.322     ; 2.274      ;
; -8.558 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R6[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.207     ; 2.387      ;
; -8.553 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R5[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.332     ; 2.257      ;
; -8.540 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R6[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.332     ; 2.244      ;
; -8.539 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R4[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.332     ; 2.243      ;
; -8.538 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R7[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.342     ; 2.232      ;
; -8.536 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R2[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.342     ; 2.230      ;
; -8.535 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R6[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.315     ; 2.256      ;
; -8.526 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R4[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.172     ; 1.890      ;
; -8.525 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R5[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.314     ; 2.247      ;
; -8.522 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R4[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.328     ; 2.230      ;
; -8.522 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R6[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.328     ; 2.230      ;
; -8.520 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R1[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.341     ; 2.215      ;
; -8.513 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R5[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.331     ; 2.218      ;
; -8.494 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R6[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.205     ; 2.325      ;
; -8.494 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R4[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.205     ; 2.325      ;
; -8.490 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R3[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.213     ; 1.813      ;
; -8.487 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R2[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.355     ; 2.168      ;
; -8.462 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R1[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.212     ; 2.286      ;
; -8.459 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R4[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.205     ; 2.290      ;
; -8.439 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R4[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.345     ; 2.130      ;
; -8.427 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R1[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.212     ; 2.251      ;
; -8.422 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R6[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.202     ; 1.756      ;
; -8.390 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R7[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.348     ; 2.078      ;
; -8.358 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R1[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.210     ; 1.684      ;
; -8.323 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R1[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.339     ; 2.020      ;
; -8.299 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R5[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.344     ; 1.991      ;
; -8.291 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R3[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.357     ; 1.970      ;
; -8.283 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R4[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.344     ; 1.975      ;
; -8.281 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R3[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.216     ; 2.101      ;
; -8.255 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R1[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.332     ; 1.959      ;
; -8.255 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R3[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.332     ; 1.959      ;
; -8.169 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R4[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -7.315     ; 1.890      ;
; -8.159 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R7[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -7.191     ; 1.504      ;
+--------+----------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                            ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -8.157 ; ULA:ula|ULAResult[5]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.659     ; 0.963      ;
; -8.156 ; ULA:ula|ULAResult[6]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.658     ; 0.963      ;
; -8.151 ; ULA:ula|ULAResult[4]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.628     ; 0.988      ;
; -8.104 ; ULA:ula|ULAResult[7]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.645     ; 0.924      ;
; -8.104 ; ULA:ula|ULAResult[3]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.648     ; 0.921      ;
; -7.850 ; ULA:ula|ULAResult[0]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.641     ; 0.674      ;
; -7.800 ; ULA:ula|ULAResult[5]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.802     ; 0.963      ;
; -7.799 ; ULA:ula|ULAResult[6]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.801     ; 0.963      ;
; -7.794 ; ULA:ula|ULAResult[4]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.771     ; 0.988      ;
; -7.747 ; ULA:ula|ULAResult[7]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.788     ; 0.924      ;
; -7.747 ; ULA:ula|ULAResult[3]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.791     ; 0.921      ;
; -7.739 ; ULA:ula|ULAResult[1]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.518     ; 0.686      ;
; -7.722 ; ULA:ula|ULAResult[2]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -7.518     ; 0.669      ;
; -7.493 ; ULA:ula|ULAResult[0]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.784     ; 0.674      ;
; -7.382 ; ULA:ula|ULAResult[1]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.661     ; 0.686      ;
; -7.365 ; ULA:ula|ULAResult[2]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -7.661     ; 0.669      ;
; -6.384 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.344      ;
; -6.384 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.344      ;
; -6.384 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.344      ;
; -6.384 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.344      ;
; -6.384 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.344      ;
; -6.384 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.344      ;
; -6.384 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.344      ;
; -6.384 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.344      ;
; -6.344 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.304      ;
; -6.344 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.304      ;
; -6.344 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.304      ;
; -6.344 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.304      ;
; -6.344 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.304      ;
; -6.344 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.304      ;
; -6.344 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.304      ;
; -6.344 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.304      ;
; -6.282 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.242      ;
; -6.282 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.242      ;
; -6.282 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.242      ;
; -6.282 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.242      ;
; -6.282 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.242      ;
; -6.282 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.242      ;
; -6.282 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.242      ;
; -6.282 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.242      ;
; -6.268 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.228      ;
; -6.268 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.228      ;
; -6.268 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.228      ;
; -6.268 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.228      ;
; -6.268 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.228      ;
; -6.268 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.228      ;
; -6.268 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.228      ;
; -6.268 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.228      ;
; -6.163 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.123      ;
; -6.163 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.123      ;
; -6.163 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.123      ;
; -6.163 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.123      ;
; -6.163 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.123      ;
; -6.163 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.123      ;
; -6.163 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.123      ;
; -6.163 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.123      ;
; -6.160 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.120      ;
; -6.160 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.120      ;
; -6.160 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.120      ;
; -6.160 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.120      ;
; -6.160 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.120      ;
; -6.160 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.120      ;
; -6.160 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.120      ;
; -6.160 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.120      ;
; -6.150 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.110      ;
; -6.150 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.110      ;
; -6.150 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.110      ;
; -6.150 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.110      ;
; -6.150 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.110      ;
; -6.150 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.110      ;
; -6.150 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.110      ;
; -6.150 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.110      ;
; -6.118 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.078      ;
; -6.118 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.078      ;
; -6.118 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.078      ;
; -6.118 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.078      ;
; -6.118 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.078      ;
; -6.118 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.078      ;
; -6.118 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.078      ;
; -6.118 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 7.078      ;
; -5.968 ; RegisterFile:register_file|R7[7]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.506     ; 6.498      ;
; -5.861 ; RegisterFile:register_file|R7[7]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.513     ; 6.384      ;
; -5.829 ; RegisterFile:register_file|R4[5]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.509     ; 6.356      ;
; -5.824 ; RegisterFile:register_file|R6[5]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.515     ; 6.345      ;
; -5.765 ; RegisterFile:register_file|R3[6]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.497     ; 6.304      ;
; -5.760 ; RegisterFile:register_file|R4[7]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.508     ; 6.288      ;
; -5.759 ; RegisterFile:register_file|R6[5]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.508     ; 6.287      ;
; -5.749 ; RegisterFile:register_file|R6[1]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.508     ; 6.277      ;
; -5.746 ; RegisterFile:register_file|R7[6]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.501     ; 6.281      ;
; -5.739 ; RegisterFile:register_file|R3[7]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.497     ; 6.278      ;
; -5.726 ; RegisterFile:register_file|R5[5]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.516     ; 6.246      ;
; -5.720 ; RegisterFile:register_file|R4[1]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.515     ; 6.241      ;
; -5.717 ; RegisterFile:register_file|R2[1]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.498     ; 6.255      ;
; -5.711 ; RegisterFile:register_file|R6[3]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.506     ; 6.241      ;
; -5.710 ; RegisterFile:register_file|R4[6]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.509     ; 6.237      ;
; -5.705 ; RegisterFile:register_file|R4[3]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.515     ; 6.226      ;
; -5.693 ; PC:pc|PC[6]                                                                                                         ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.514     ; 6.215      ;
; -5.683 ; RegisterFile:register_file|R7[5]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.506     ; 6.213      ;
; -5.639 ; RegisterFile:register_file|R7[6]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.508     ; 6.167      ;
; -5.639 ; RegisterFile:register_file|R5[3]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.514     ; 6.161      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node              ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.448 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.405      ; 10.393     ;
; -6.448 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.405      ; 10.393     ;
; -6.448 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.405      ; 10.393     ;
; -6.448 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.405      ; 10.393     ;
; -6.448 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.405      ; 10.393     ;
; -6.448 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.405      ; 10.393     ;
; -6.448 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.405      ; 10.393     ;
; -6.448 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.405      ; 10.393     ;
; -6.432 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.422      ; 10.393     ;
; -6.432 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.422      ; 10.393     ;
; -6.432 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.422      ; 10.393     ;
; -6.432 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.422      ; 10.393     ;
; -6.432 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.422      ; 10.393     ;
; -6.432 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.422      ; 10.393     ;
; -6.432 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.422      ; 10.393     ;
; -6.432 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.422      ; 10.393     ;
; -6.414 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.409      ; 10.335     ;
; -6.414 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.077      ; 10.003     ;
; -6.414 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.409      ; 10.335     ;
; -6.414 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.409      ; 10.335     ;
; -6.414 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.409      ; 10.335     ;
; -6.414 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.409      ; 10.335     ;
; -6.414 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.409      ; 10.335     ;
; -6.414 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.409      ; 10.335     ;
; -6.414 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.409      ; 10.335     ;
; -6.414 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.077      ; 10.003     ;
; -6.414 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.077      ; 10.003     ;
; -6.414 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.077      ; 10.003     ;
; -6.414 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.077      ; 10.003     ;
; -6.414 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.077      ; 10.003     ;
; -6.414 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.077      ; 10.003     ;
; -6.399 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.073      ; 10.012     ;
; -6.399 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.073      ; 10.012     ;
; -6.399 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.073      ; 10.012     ;
; -6.399 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.073      ; 10.012     ;
; -6.399 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.073      ; 10.012     ;
; -6.399 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.073      ; 10.012     ;
; -6.399 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.073      ; 10.012     ;
; -6.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.423      ; 10.355     ;
; -6.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.090      ; 10.012     ;
; -6.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.423      ; 10.355     ;
; -6.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.423      ; 10.355     ;
; -6.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.423      ; 10.355     ;
; -6.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.423      ; 10.355     ;
; -6.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.423      ; 10.355     ;
; -6.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.423      ; 10.355     ;
; -6.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.423      ; 10.355     ;
; -6.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.090      ; 10.012     ;
; -6.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.090      ; 10.012     ;
; -6.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.090      ; 10.012     ;
; -6.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.090      ; 10.012     ;
; -6.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.090      ; 10.012     ;
; -6.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.090      ; 10.012     ;
; -6.364 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.392      ; 10.300     ;
; -6.364 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.392      ; 10.300     ;
; -6.364 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.392      ; 10.300     ;
; -6.364 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.392      ; 10.300     ;
; -6.364 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.392      ; 10.300     ;
; -6.364 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.392      ; 10.300     ;
; -6.364 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.392      ; 10.300     ;
; -6.364 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.392      ; 10.300     ;
; -6.334 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.091      ; 9.974      ;
; -6.334 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.091      ; 9.974      ;
; -6.334 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.091      ; 9.974      ;
; -6.334 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.091      ; 9.974      ;
; -6.334 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.091      ; 9.974      ;
; -6.334 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.091      ; 9.974      ;
; -6.334 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.091      ; 9.974      ;
; -6.315 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.060      ; 9.919      ;
; -6.315 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.060      ; 9.919      ;
; -6.315 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.060      ; 9.919      ;
; -6.315 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.060      ; 9.919      ;
; -6.315 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.060      ; 9.919      ;
; -6.315 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.060      ; 9.919      ;
; -6.315 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.060      ; 9.919      ;
; -6.250 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.282      ; 10.196     ;
; -6.250 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.282      ; 10.196     ;
; -6.250 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.282      ; 10.196     ;
; -6.250 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.282      ; 10.196     ;
; -6.250 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.282      ; 10.196     ;
; -6.250 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.282      ; 10.196     ;
; -6.250 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.282      ; 10.196     ;
; -6.250 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.282      ; 10.196     ;
; -6.201 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.950      ; 9.815      ;
; -6.201 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.950      ; 9.815      ;
; -6.201 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.950      ; 9.815      ;
; -6.201 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.950      ; 9.815      ;
; -6.201 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.950      ; 9.815      ;
; -6.201 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.950      ; 9.815      ;
; -6.201 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 3.950      ; 9.815      ;
; -6.155 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.080      ; 9.793      ;
; -6.155 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.080      ; 9.793      ;
; -6.155 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.080      ; 9.793      ;
; -6.155 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.080      ; 9.793      ;
; -6.155 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.080      ; 9.793      ;
; -6.155 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.080      ; 9.793      ;
; -6.155 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.080      ; 9.793      ;
; -6.112 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.412      ; 10.082     ;
; -6.112 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.412      ; 10.082     ;
; -6.112 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.412      ; 10.082     ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node              ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.316 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.552     ; 6.445      ;
; -4.313 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.551     ; 6.447      ;
; -4.310 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.521     ; 6.420      ;
; -4.217 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.534     ; 6.526      ;
; -4.193 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.541     ; 6.557      ;
; -4.173 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.409     ; 6.445      ;
; -4.170 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.408     ; 6.447      ;
; -4.167 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.378     ; 6.420      ;
; -4.074 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.391     ; 6.526      ;
; -4.050 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.398     ; 6.557      ;
; -4.026 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.411     ; 6.594      ;
; -3.883 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.268     ; 6.594      ;
; -3.857 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.411     ; 6.763      ;
; -3.816 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.552     ; 6.445      ;
; -3.813 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.551     ; 6.447      ;
; -3.810 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.521     ; 6.420      ;
; -3.788 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.538     ; 6.959      ;
; -3.717 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.534     ; 6.526      ;
; -3.714 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.268     ; 6.763      ;
; -3.693 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.541     ; 6.557      ;
; -3.673 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.409     ; 6.445      ;
; -3.670 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.408     ; 6.447      ;
; -3.667 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.378     ; 6.420      ;
; -3.655 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.216      ; 3.561      ;
; -3.645 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.395     ; 6.959      ;
; -3.574 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.391     ; 6.526      ;
; -3.550 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.398     ; 6.557      ;
; -3.526 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.411     ; 6.594      ;
; -3.483 ; RegisterFile:register_file|R6[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.332      ; 3.849      ;
; -3.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.268     ; 6.594      ;
; -3.357 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.411     ; 6.763      ;
; -3.326 ; RegisterFile:register_file|R3[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.343      ; 4.017      ;
; -3.288 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.538     ; 6.959      ;
; -3.262 ; RegisterFile:register_file|R3[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.346      ; 4.084      ;
; -3.214 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.268     ; 6.763      ;
; -3.167 ; RegisterFile:register_file|R2[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.215      ; 4.048      ;
; -3.145 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.395     ; 6.959      ;
; -3.143 ; RegisterFile:register_file|R1[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.339      ; 4.196      ;
; -3.105 ; RegisterFile:register_file|R3[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.326      ; 4.221      ;
; -3.078 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.216      ; 4.138      ;
; -3.077 ; RegisterFile:register_file|R3[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.356      ; 4.279      ;
; -3.058 ; RegisterFile:register_file|R3[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.357      ; 4.299      ;
; -3.057 ; RegisterFile:register_file|R5[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.336      ; 4.279      ;
; -3.047 ; RegisterFile:register_file|R2[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.338      ; 4.291      ;
; -3.033 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.332      ; 4.299      ;
; -3.012 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.073      ; 3.561      ;
; -2.971 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.345      ; 4.374      ;
; -2.958 ; RegisterFile:register_file|R2[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.355      ; 4.397      ;
; -2.945 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.346      ; 4.401      ;
; -2.934 ; RegisterFile:register_file|R5[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.206      ; 4.272      ;
; -2.917 ; RegisterFile:register_file|R1[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.212      ; 4.295      ;
; -2.907 ; RegisterFile:register_file|R2[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.342      ; 4.435      ;
; -2.867 ; RegisterFile:register_file|R7[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.211      ; 4.344      ;
; -2.840 ; RegisterFile:register_file|R6[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.189      ; 3.849      ;
; -2.836 ; RegisterFile:register_file|R6[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.315      ; 4.479      ;
; -2.805 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.346      ; 4.541      ;
; -2.783 ; RegisterFile:register_file|R7[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.207      ; 4.424      ;
; -2.734 ; RegisterFile:register_file|R7[2]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.341      ; 4.607      ;
; -2.720 ; RegisterFile:register_file|R2[0]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.345      ; 4.625      ;
; -2.720 ; RegisterFile:register_file|R3[6]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.343      ; 4.623      ;
; -2.698 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.332      ; 4.634      ;
; -2.686 ; RegisterFile:register_file|R6[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.205      ; 4.519      ;
; -2.683 ; RegisterFile:register_file|R3[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.200      ; 4.017      ;
; -2.682 ; RegisterFile:register_file|R1[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.352      ; 4.670      ;
; -2.635 ; RegisterFile:register_file|R6[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.328      ; 4.693      ;
; -2.619 ; RegisterFile:register_file|R3[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.203      ; 4.084      ;
; -2.618 ; RegisterFile:register_file|R1[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.322      ; 4.704      ;
; -2.601 ; RegisterFile:register_file|R2[6]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.342      ; 4.741      ;
; -2.572 ; RegisterFile:register_file|R7[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.317      ; 4.745      ;
; -2.567 ; RegisterFile:register_file|R1[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.341      ; 4.774      ;
; -2.561 ; RegisterFile:register_file|R7[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.334      ; 4.773      ;
; -2.559 ; RegisterFile:register_file|R2[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.215      ; 4.656      ;
; -2.554 ; RegisterFile:register_file|R6[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.207      ; 4.653      ;
; -2.554 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.339      ; 4.785      ;
; -2.544 ; RegisterFile:register_file|R3[6]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.339      ; 4.795      ;
; -2.527 ; RegisterFile:register_file|R2[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.356      ; 4.829      ;
; -2.524 ; RegisterFile:register_file|R2[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.072      ; 4.048      ;
; -2.500 ; RegisterFile:register_file|R1[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.196      ; 4.196      ;
; -2.481 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.343      ; 4.862      ;
; -2.462 ; RegisterFile:register_file|R3[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.183      ; 4.221      ;
; -2.460 ; RegisterFile:register_file|R1[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.212      ; 4.752      ;
; -2.439 ; RegisterFile:register_file|R7[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.348      ; 4.909      ;
; -2.436 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.339      ; 4.903      ;
; -2.435 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.073      ; 4.138      ;
; -2.434 ; RegisterFile:register_file|R3[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.213      ; 4.279      ;
; -2.426 ; RegisterFile:register_file|R2[2]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.345      ; 4.919      ;
; -2.425 ; RegisterFile:register_file|R2[6]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.338      ; 4.913      ;
; -2.421 ; RegisterFile:register_file|R6[2]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.337      ; 4.916      ;
; -2.418 ; RegisterFile:register_file|R6[7]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.328      ; 4.910      ;
; -2.415 ; RegisterFile:register_file|R3[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.214      ; 4.299      ;
; -2.414 ; RegisterFile:register_file|R5[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.193      ; 4.279      ;
; -2.409 ; RegisterFile:register_file|R1[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.353      ; 4.944      ;
; -2.407 ; RegisterFile:register_file|R3[4]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.357      ; 4.950      ;
; -2.404 ; RegisterFile:register_file|R2[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.195      ; 4.291      ;
; -2.390 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.189      ; 4.299      ;
; -2.371 ; RegisterFile:register_file|R6[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.337      ; 4.966      ;
; -2.370 ; RegisterFile:register_file|R7[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.352      ; 4.982      ;
; -2.348 ; RegisterFile:register_file|R5[3]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.347      ; 4.999      ;
; -2.341 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.343      ; 5.002      ;
; -2.334 ; RegisterFile:register_file|R7[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.332      ; 4.998      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -2.505 ; divide_frequency:clk_1hz|Clk_1Hz          ; divide_frequency:clk_1hz|Clk_1Hz          ; divide_frequency:clk_1hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 2.646      ; 0.657      ;
; -2.005 ; divide_frequency:clk_1hz|Clk_1Hz          ; divide_frequency:clk_1hz|Clk_1Hz          ; divide_frequency:clk_1hz|Clk_1Hz ; CLOCK_50    ; -0.500       ; 2.646      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.526  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.535  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.535  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.538  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.804      ;
; 0.555  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.556  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.822      ;
; 0.563  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.829      ;
; 0.661  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.927      ;
; 0.723  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 0.990      ;
; 0.729  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.994      ;
; 0.795  ; divide_frequency:clk_1hz|clk[8]           ; divide_frequency:clk_1hz|clk[8]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.797  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.799  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.800  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.802  ; divide_frequency:clk_1hz|clk[10]          ; divide_frequency:clk_1hz|clk[10]          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.804  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.805  ; divide_frequency:clk_1hz|clk[15]          ; divide_frequency:clk_1hz|clk[15]          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; divide_frequency:clk_1hz|clk[17]          ; divide_frequency:clk_1hz|clk[17]          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.808  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.809  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; divide_frequency:clk_1hz|clk[1]           ; divide_frequency:clk_1hz|clk[1]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.811  ; divide_frequency:clk_1hz|clk[4]           ; divide_frequency:clk_1hz|clk[4]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.813  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.815  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.829  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.096      ;
; 0.838  ; divide_frequency:clk_1hz|clk[5]           ; divide_frequency:clk_1hz|clk[5]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; divide_frequency:clk_1hz|clk[7]           ; divide_frequency:clk_1hz|clk[7]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; divide_frequency:clk_1hz|clk[9]           ; divide_frequency:clk_1hz|clk[9]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; divide_frequency:clk_1hz|clk[23]          ; divide_frequency:clk_1hz|clk[23]          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; divide_frequency:clk_1hz|clk[25]          ; divide_frequency:clk_1hz|clk[25]          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.840  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.106      ;
; 0.841  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; divide_frequency:clk_1hz|clk[2]           ; divide_frequency:clk_1hz|clk[2]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; divide_frequency:clk_1hz|clk[3]           ; divide_frequency:clk_1hz|clk[3]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.844  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.850  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.116      ;
; 0.850  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.116      ;
; 0.853  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.119      ;
; 0.856  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.122      ;
; 0.857  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.123      ;
; 0.868  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.133      ;
; 0.871  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.137      ;
; 0.872  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.138      ;
; 0.941  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.207      ;
; 0.941  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.207      ;
; 0.976  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.242      ;
; 0.995  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 1.004  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.004      ; 1.274      ;
; 1.010  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.275      ;
; 1.036  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.301      ;
; 1.065  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.331      ;
; 1.089  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.355      ;
; 1.090  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.356      ;
; 1.109  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.374      ;
; 1.109  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.374      ;
; 1.109  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.374      ;
; 1.109  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.374      ;
; 1.109  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.374      ;
; 1.109  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.374      ;
; 1.109  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.374      ;
; 1.109  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.374      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.004      ; 1.394      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.394      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.394      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.394      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.394      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.394      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.394      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.394      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.394      ;
; 1.128  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.394      ;
; 1.178  ; divide_frequency:clk_1hz|clk[8]           ; divide_frequency:clk_1hz|clk[9]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.444      ;
; 1.180  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.446      ;
; 1.183  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.449      ;
; 1.189  ; divide_frequency:clk_1hz|clk[0]           ; divide_frequency:clk_1hz|clk[1]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.191  ; divide_frequency:clk_1hz|clk[24]          ; divide_frequency:clk_1hz|clk[25]          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.457      ;
; 1.191  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.457      ;
; 1.192  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.458      ;
; 1.193  ; divide_frequency:clk_1hz|clk[1]           ; divide_frequency:clk_1hz|clk[2]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.459      ;
; 1.196  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.462      ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divide_frequency:clk_1hz|Clk_1Hz'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                          ; Launch Clock                                                                                                        ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[0]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.714 ; PC:pc|PC[7]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.980      ;
; 0.797 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[1]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.063      ;
; 0.806 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[3]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; PC:pc|PC[6]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.075      ;
; 0.842 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[2]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.108      ;
; 0.845 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.111      ;
; 0.994 ; PC:pc|PC[5]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.260      ;
; 1.010 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[1]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.276      ;
; 1.180 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[2]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.446      ;
; 1.189 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.455      ;
; 1.228 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[3]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.494      ;
; 1.231 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.497      ;
; 1.251 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[3]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.517      ;
; 1.260 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.526      ;
; 1.284 ; PC:pc|PC[6]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.550      ;
; 1.299 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.565      ;
; 1.302 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.568      ;
; 1.322 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.588      ;
; 1.331 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.597      ;
; 1.370 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.636      ;
; 1.377 ; PC:pc|PC[5]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.643      ;
; 1.393 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.659      ;
; 1.397 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[2]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.663      ;
; 1.441 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.707      ;
; 1.461 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.727      ;
; 1.464 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.730      ;
; 1.468 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[3]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.734      ;
; 1.490 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.756      ;
; 1.536 ; PC:pc|PC[5]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.802      ;
; 1.539 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.805      ;
; 1.600 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.866      ;
; 1.610 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.876      ;
; 1.623 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.889      ;
; 1.681 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 1.947      ;
; 1.840 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 2.106      ;
; 2.245 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.202      ; 5.922      ;
; 2.255 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.204      ; 5.934      ;
; 2.342 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.195      ; 6.012      ;
; 2.342 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.195      ; 6.012      ;
; 2.342 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.195      ; 6.012      ;
; 2.342 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.195      ; 6.012      ;
; 2.342 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.195      ; 6.012      ;
; 2.342 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.195      ; 6.012      ;
; 2.342 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.195      ; 6.012      ;
; 2.440 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.199      ; 6.114      ;
; 2.440 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.199      ; 6.114      ;
; 2.440 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.199      ; 6.114      ;
; 2.440 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.199      ; 6.114      ;
; 2.440 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.199      ; 6.114      ;
; 2.440 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.199      ; 6.114      ;
; 2.449 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.204      ; 6.128      ;
; 2.450 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.199      ; 6.124      ;
; 2.463 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.206      ; 6.144      ;
; 2.463 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.206      ; 6.144      ;
; 2.463 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.206      ; 6.144      ;
; 2.463 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.206      ; 6.144      ;
; 2.463 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.206      ; 6.144      ;
; 2.463 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.206      ; 6.144      ;
; 2.472 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.206      ; 6.153      ;
; 2.472 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.206      ; 6.153      ;
; 2.472 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.206      ; 6.153      ;
; 2.472 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.206      ; 6.153      ;
; 2.472 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.206      ; 6.153      ;
; 2.618 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.207      ; 6.300      ;
; 2.618 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.207      ; 6.300      ;
; 2.626 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.200      ; 6.301      ;
; 2.639 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.206      ; 6.320      ;
; 2.745 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 3.202      ; 5.922      ;
; 2.755 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 3.204      ; 5.934      ;
; 2.760 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.196      ; 6.431      ;
; 2.760 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.196      ; 6.431      ;
; 2.760 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.196      ; 6.431      ;
; 2.760 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.196      ; 6.431      ;
; 2.760 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.196      ; 6.431      ;
; 2.760 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.196      ; 6.431      ;
; 2.760 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.196      ; 6.431      ;
; 2.760 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.196      ; 6.431      ;
; 2.787 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.204      ; 6.466      ;
; 2.831 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.202      ; 6.508      ;
; 2.842 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 3.195      ; 6.012      ;
; 2.842 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 3.195      ; 6.012      ;
; 2.842 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 3.195      ; 6.012      ;
; 2.842 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 3.195      ; 6.012      ;
; 2.842 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 3.195      ; 6.012      ;
; 2.842 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 3.195      ; 6.012      ;
; 2.842 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 3.195      ; 6.012      ;
; 2.876 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.204      ; 6.555      ;
; 2.881 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.207      ; 6.563      ;
; 2.881 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.207      ; 6.563      ;
; 2.881 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.207      ; 6.563      ;
; 2.881 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.207      ; 6.563      ;
; 2.908 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.200      ; 6.583      ;
; 2.911 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.202      ; 6.588      ;
; 2.922 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.199      ; 6.596      ;
; 2.935 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 3.202      ; 6.612      ;
; 2.940 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 3.199      ; 6.114      ;
; 2.940 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 3.199      ; 6.114      ;
; 2.940 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 3.199      ; 6.114      ;
; 2.940 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 3.199      ; 6.114      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]             ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]             ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]             ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]             ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]             ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]             ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]             ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]             ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]             ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]             ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]             ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]             ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]             ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]             ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]             ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]             ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2clkctrl|inclk[0]      ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2clkctrl|inclk[0]      ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2clkctrl|outclk        ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2clkctrl|outclk        ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2|combout              ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2|combout              ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datac           ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datac           ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad           ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad           ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datad           ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datad           ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datac           ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datac           ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac           ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac           ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac           ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac           ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac           ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac           ;
; -2.772 ; -2.772       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac           ;
; -2.772 ; -2.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac           ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]             ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]             ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]             ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]             ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]             ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]             ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]             ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]             ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]             ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]             ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]             ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]             ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]             ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]             ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]             ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]             ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~2clkctrl|inclk[0]      ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~2clkctrl|inclk[0]      ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~2clkctrl|outclk        ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~2clkctrl|outclk        ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~2|combout              ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~2|combout              ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datac           ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datac           ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad           ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad           ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datad           ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datad           ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datac           ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datac           ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac           ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac           ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac           ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac           ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac           ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac           ;
; -2.732 ; -2.732       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac           ;
; -2.732 ; -2.732       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac           ;
; -1.084 ; -1.084       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector3~1|combout ;
; -1.084 ; -1.084       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector3~1|combout ;
; -1.084 ; -1.084       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2|datad                ;
; -1.084 ; -1.084       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2|datad                ;
; -0.854 ; -0.854       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|combout ;
; -0.854 ; -0.854       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|combout ;
; -0.854 ; -0.854       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|datab   ;
; -0.854 ; -0.854       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|datab   ;
; -0.854 ; -0.854       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|WideOr0~0|combout   ;
; -0.854 ; -0.854       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|WideOr0~0|combout   ;
; -0.854 ; -0.854       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2|datab                ;
; -0.854 ; -0.854       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2|datab                ;
; -0.826 ; -0.826       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|combout ;
; -0.826 ; -0.826       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|combout ;
; -0.826 ; -0.826       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~2|datab                ;
; -0.826 ; -0.826       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~2|datab                ;
; -0.751 ; -0.751       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datac   ;
; -0.751 ; -0.751       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datac   ;
; -0.751 ; -0.751       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datad   ;
; -0.751 ; -0.751       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datad   ;
; -0.751 ; -0.751       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideNor0~3|combout  ;
; -0.751 ; -0.751       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideNor0~3|combout  ;
; -0.751 ; -0.751       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideOr6~1|combout   ;
; -0.751 ; -0.751       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideOr6~1|combout   ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divide_frequency:clk_1hz|Clk_1Hz'                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R6[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R6[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R6[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R6[1] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                   ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 8.957  ; 8.957  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 8.457  ; 8.457  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 8.173  ; 8.173  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 8.860  ; 8.860  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 8.194  ; 8.194  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 7.734  ; 7.734  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 7.822  ; 7.822  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 8.957  ; 8.957  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 8.921  ; 8.921  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 8.360  ; 8.360  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 7.943  ; 7.943  ; Rise       ; CLOCK_50                                                                                                            ;
; LEDG[*]      ; CLOCK_50                                                                                                            ; 21.301 ; 21.301 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDG[0]     ; CLOCK_50                                                                                                            ; 21.301 ; 21.301 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 15.701 ; 15.701 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[0]     ; CLOCK_50                                                                                                            ; 14.409 ; 14.409 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[3]     ; CLOCK_50                                                                                                            ; 13.973 ; 13.973 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 14.842 ; 14.842 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 15.701 ; 15.701 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 15.660 ; 15.660 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 12.954 ; 12.954 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 15.074 ; 15.074 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 14.541 ; 14.541 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDG[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21.361 ; 21.361 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21.361 ; 21.361 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.406 ; 12.406 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.114 ; 11.114 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.678 ; 10.678 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.547 ; 11.547 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.406 ; 12.406 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.365 ; 12.365 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.659  ; 9.659  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.779 ; 11.779 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.246 ; 11.246 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21.218 ; 21.218 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21.218 ; 21.218 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.406 ; 12.406 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.114 ; 11.114 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.678 ; 10.678 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.547 ; 11.547 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.406 ; 12.406 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.365 ; 12.365 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.659  ; 9.659  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.779 ; 11.779 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.246 ; 11.246 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 17.488 ; 17.488 ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDG[0]     ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 17.488 ; 17.488 ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 5.155  ;        ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 5.155  ;        ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;        ; 5.155  ; Fall       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;        ; 5.155  ; Fall       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                           ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 7.734  ; 7.734  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 8.457  ; 8.457  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 8.173  ; 8.173  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 8.860  ; 8.860  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 8.194  ; 8.194  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 7.734  ; 7.734  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 7.822  ; 7.822  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 8.957  ; 8.957  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 8.921  ; 8.921  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 8.360  ; 8.360  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 7.943  ; 7.943  ; Rise       ; CLOCK_50                                                                                                            ;
; LEDG[*]      ; CLOCK_50                                                                                                            ; 15.107 ; 15.107 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDG[0]     ; CLOCK_50                                                                                                            ; 15.107 ; 15.107 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 12.037 ; 12.037 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[0]     ; CLOCK_50                                                                                                            ; 13.359 ; 13.359 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[3]     ; CLOCK_50                                                                                                            ; 13.085 ; 13.085 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 13.218 ; 13.218 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 14.204 ; 14.204 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 13.745 ; 13.745 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 12.279 ; 12.279 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 13.461 ; 13.461 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 12.037 ; 12.037 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDG[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.812 ; 11.812 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.812 ; 11.812 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.742  ; 8.742  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.064 ; 10.064 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.790  ; 9.790  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.923  ; 9.923  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.909 ; 10.909 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.450 ; 10.450 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.984  ; 8.984  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.166 ; 10.166 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.742  ; 8.742  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.812 ; 11.812 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.812 ; 11.812 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.742  ; 8.742  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.064 ; 10.064 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.790  ; 9.790  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.923  ; 9.923  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.909 ; 10.909 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.450 ; 10.450 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.984  ; 8.984  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.166 ; 10.166 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 8.742  ; 8.742  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 12.765 ; 12.765 ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDG[0]     ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 12.765 ; 12.765 ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 5.155  ;        ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 5.155  ;        ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;        ; 5.155  ; Fall       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;        ; 5.155  ; Fall       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; -4.393 ; -232.968      ;
; CLOCK_50                                                                                                            ; -3.784 ; -104.701      ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.676 ; -20.790       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.325 ; -17.914       ;
; CLOCK_50                                                                                                            ; -1.552 ; -1.552        ;
; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 0.215  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                            ; -2.000 ; -224.916      ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.988 ; -76.460       ;
; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; -0.500 ; -64.000       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divide_frequency:clk_1hz|Clk_1Hz'                                                                                                                                                                                                               ;
+--------+----------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                          ; Launch Clock                                                                                                        ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.393 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R6[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.728     ; 1.197      ;
; -4.362 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R2[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.745     ; 1.149      ;
; -4.361 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R4[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.727     ; 1.166      ;
; -4.332 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R3[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.737     ; 1.127      ;
; -4.331 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R6[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.736     ; 1.127      ;
; -4.330 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R2[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.736     ; 1.126      ;
; -4.329 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R2[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.722     ; 1.139      ;
; -4.304 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R2[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.732     ; 1.104      ;
; -4.300 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R7[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.682     ; 1.150      ;
; -4.284 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R5[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.681     ; 1.135      ;
; -4.283 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R2[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.689     ; 1.126      ;
; -4.280 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R2[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.689     ; 1.123      ;
; -4.279 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R5[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.735     ; 1.076      ;
; -4.270 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R5[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.681     ; 1.121      ;
; -4.246 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R7[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.686     ; 1.092      ;
; -4.245 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R3[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.736     ; 1.041      ;
; -4.244 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R5[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.727     ; 1.049      ;
; -4.242 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R5[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.728     ; 1.046      ;
; -4.231 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R3[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.723     ; 1.040      ;
; -4.222 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R1[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.719     ; 1.035      ;
; -4.221 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R3[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.690     ; 1.063      ;
; -4.216 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R6[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.713     ; 1.035      ;
; -4.213 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R5[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.712     ; 1.033      ;
; -4.212 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R7[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.733     ; 1.011      ;
; -4.212 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R2[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.735     ; 1.009      ;
; -4.206 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R6[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.726     ; 1.012      ;
; -4.205 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R4[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.723     ; 1.014      ;
; -4.205 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R6[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.723     ; 1.014      ;
; -4.205 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R4[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.726     ; 1.011      ;
; -4.204 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R6[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.681     ; 1.055      ;
; -4.203 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R6[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.680     ; 1.055      ;
; -4.202 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R4[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.680     ; 1.054      ;
; -4.202 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R1[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.732     ; 1.002      ;
; -4.192 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R5[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.725     ; 0.999      ;
; -4.188 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R4[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.680     ; 1.040      ;
; -4.184 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R1[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.686     ; 1.030      ;
; -4.181 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R2[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.744     ; 0.969      ;
; -4.174 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R4[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.735     ; 0.971      ;
; -4.169 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R1[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.686     ; 1.015      ;
; -4.124 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R7[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.737     ; 0.919      ;
; -4.119 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R1[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.732     ; 0.919      ;
; -4.106 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R5[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.734     ; 0.904      ;
; -4.100 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R4[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.734     ; 0.898      ;
; -4.099 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R3[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.746     ; 0.885      ;
; -4.085 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R1[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.726     ; 0.891      ;
; -4.085 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R3[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.726     ; 0.891      ;
; -4.076 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R3[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.690     ; 0.918      ;
; -4.017 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R4[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.713     ; 0.836      ;
; -4.004 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R6[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.735     ; 0.801      ;
; -4.000 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R3[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.745     ; 0.787      ;
; -3.970 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R1[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.742     ; 0.760      ;
; -3.960 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R6[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.795     ; 1.197      ;
; -3.929 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R2[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.812     ; 1.149      ;
; -3.928 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R4[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.794     ; 1.166      ;
; -3.899 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R3[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.804     ; 1.127      ;
; -3.898 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R6[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.803     ; 1.127      ;
; -3.897 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R2[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.803     ; 1.126      ;
; -3.896 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R2[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.789     ; 1.139      ;
; -3.874 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R7[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.727     ; 0.679      ;
; -3.871 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R2[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.799     ; 1.104      ;
; -3.867 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R7[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.749     ; 1.150      ;
; -3.860 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R1[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.500        ; -3.741     ; 0.651      ;
; -3.851 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R5[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.748     ; 1.135      ;
; -3.850 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R2[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.756     ; 1.126      ;
; -3.847 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R2[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.756     ; 1.123      ;
; -3.846 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R5[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.802     ; 1.076      ;
; -3.837 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R5[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.748     ; 1.121      ;
; -3.813 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R7[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.753     ; 1.092      ;
; -3.812 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R3[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.803     ; 1.041      ;
; -3.811 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R5[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.794     ; 1.049      ;
; -3.809 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R5[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.795     ; 1.046      ;
; -3.798 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R3[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.790     ; 1.040      ;
; -3.789 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R1[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.786     ; 1.035      ;
; -3.788 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R3[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.757     ; 1.063      ;
; -3.783 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R6[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.780     ; 1.035      ;
; -3.780 ; ULA:ula|ULAResult[4] ; RegisterFile:register_file|R5[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.779     ; 1.033      ;
; -3.779 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R7[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.800     ; 1.011      ;
; -3.779 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R2[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.802     ; 1.009      ;
; -3.773 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R6[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.793     ; 1.012      ;
; -3.772 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R4[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.790     ; 1.014      ;
; -3.772 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R6[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.790     ; 1.014      ;
; -3.772 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R4[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.793     ; 1.011      ;
; -3.771 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R6[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.748     ; 1.055      ;
; -3.770 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R6[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.747     ; 1.055      ;
; -3.769 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R4[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.747     ; 1.054      ;
; -3.769 ; ULA:ula|ULAResult[3] ; RegisterFile:register_file|R1[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.799     ; 1.002      ;
; -3.759 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R5[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.792     ; 0.999      ;
; -3.755 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R4[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.747     ; 1.040      ;
; -3.751 ; ULA:ula|ULAResult[1] ; RegisterFile:register_file|R1[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.753     ; 1.030      ;
; -3.748 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R2[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.811     ; 0.969      ;
; -3.741 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R4[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.802     ; 0.971      ;
; -3.736 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R1[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.753     ; 1.015      ;
; -3.691 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R7[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.804     ; 0.919      ;
; -3.686 ; ULA:ula|ULAResult[7] ; RegisterFile:register_file|R1[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.799     ; 0.919      ;
; -3.673 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R5[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.801     ; 0.904      ;
; -3.667 ; ULA:ula|ULAResult[6] ; RegisterFile:register_file|R4[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.801     ; 0.898      ;
; -3.666 ; ULA:ula|ULAResult[5] ; RegisterFile:register_file|R3[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.813     ; 0.885      ;
; -3.652 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R1[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.793     ; 0.891      ;
; -3.652 ; ULA:ula|ULAResult[0] ; RegisterFile:register_file|R3[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.793     ; 0.891      ;
; -3.643 ; ULA:ula|ULAResult[2] ; RegisterFile:register_file|R3[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 1.000        ; -3.757     ; 0.918      ;
+--------+----------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                            ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.784 ; ULA:ula|ULAResult[5]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.850     ; 0.433      ;
; -3.782 ; ULA:ula|ULAResult[6]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.849     ; 0.432      ;
; -3.781 ; ULA:ula|ULAResult[4]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.827     ; 0.453      ;
; -3.763 ; ULA:ula|ULAResult[3]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.841     ; 0.421      ;
; -3.762 ; ULA:ula|ULAResult[7]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.840     ; 0.421      ;
; -3.639 ; ULA:ula|ULAResult[0]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.837     ; 0.301      ;
; -3.603 ; ULA:ula|ULAResult[1]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.794     ; 0.308      ;
; -3.594 ; ULA:ula|ULAResult[2]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -3.794     ; 0.299      ;
; -3.351 ; ULA:ula|ULAResult[5]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.917     ; 0.433      ;
; -3.349 ; ULA:ula|ULAResult[6]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.916     ; 0.432      ;
; -3.348 ; ULA:ula|ULAResult[4]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.894     ; 0.453      ;
; -3.330 ; ULA:ula|ULAResult[3]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.908     ; 0.421      ;
; -3.329 ; ULA:ula|ULAResult[7]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.907     ; 0.421      ;
; -3.206 ; ULA:ula|ULAResult[0]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.904     ; 0.301      ;
; -3.170 ; ULA:ula|ULAResult[1]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.861     ; 0.308      ;
; -3.161 ; ULA:ula|ULAResult[2]                                                                                                ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -3.861     ; 0.299      ;
; -2.879 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.873      ;
; -2.879 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.873      ;
; -2.879 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.873      ;
; -2.879 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.873      ;
; -2.879 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.873      ;
; -2.879 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.873      ;
; -2.879 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.873      ;
; -2.879 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.873      ;
; -2.848 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.842      ;
; -2.848 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.842      ;
; -2.848 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.842      ;
; -2.848 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.842      ;
; -2.848 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.842      ;
; -2.848 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.842      ;
; -2.848 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.842      ;
; -2.848 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.842      ;
; -2.829 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.823      ;
; -2.829 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.823      ;
; -2.829 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.823      ;
; -2.829 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.823      ;
; -2.829 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.823      ;
; -2.829 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.823      ;
; -2.829 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.823      ;
; -2.829 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.823      ;
; -2.825 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.819      ;
; -2.825 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.819      ;
; -2.825 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.819      ;
; -2.825 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.819      ;
; -2.825 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.819      ;
; -2.825 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.819      ;
; -2.825 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.819      ;
; -2.825 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.819      ;
; -2.786 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.780      ;
; -2.786 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.780      ;
; -2.786 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.780      ;
; -2.786 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.780      ;
; -2.786 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.780      ;
; -2.786 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.780      ;
; -2.786 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.780      ;
; -2.786 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.780      ;
; -2.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.771      ;
; -2.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.771      ;
; -2.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.771      ;
; -2.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.771      ;
; -2.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.771      ;
; -2.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.771      ;
; -2.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.771      ;
; -2.777 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.771      ;
; -2.776 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.770      ;
; -2.776 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.770      ;
; -2.776 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.770      ;
; -2.776 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.770      ;
; -2.776 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.770      ;
; -2.776 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.770      ;
; -2.776 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.770      ;
; -2.776 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.770      ;
; -2.755 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.749      ;
; -2.755 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.749      ;
; -2.755 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.749      ;
; -2.755 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.749      ;
; -2.755 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.749      ;
; -2.755 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.749      ;
; -2.755 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.749      ;
; -2.755 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; -0.005     ; 3.749      ;
; -2.034 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.057      ; 3.090      ;
; -2.034 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.057      ; 3.090      ;
; -2.034 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.057      ; 3.090      ;
; -2.034 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.057      ; 3.090      ;
; -2.034 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.057      ; 3.090      ;
; -2.034 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.057      ; 3.090      ;
; -2.034 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                            ; CLOCK_50    ; 1.000        ; 0.057      ; 3.090      ;
; -2.013 ; RegisterFile:register_file|R7[7]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.170     ; 2.875      ;
; -1.937 ; RegisterFile:register_file|R7[7]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.176     ; 2.793      ;
; -1.935 ; RegisterFile:register_file|R4[5]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.172     ; 2.795      ;
; -1.911 ; RegisterFile:register_file|R6[5]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.177     ; 2.766      ;
; -1.902 ; RegisterFile:register_file|R6[5]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.171     ; 2.763      ;
; -1.899 ; RegisterFile:register_file|R7[6]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.165     ; 2.766      ;
; -1.897 ; RegisterFile:register_file|R4[7]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.171     ; 2.758      ;
; -1.884 ; RegisterFile:register_file|R7[5]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.170     ; 2.746      ;
; -1.876 ; RegisterFile:register_file|R6[1]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.171     ; 2.737      ;
; -1.870 ; RegisterFile:register_file|R4[6]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.172     ; 2.730      ;
; -1.868 ; RegisterFile:register_file|R4[1]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[2]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.177     ; 2.723      ;
; -1.867 ; RegisterFile:register_file|R6[3]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.170     ; 2.729      ;
; -1.865 ; RegisterFile:register_file|R7[1]                                                                                    ; LCD_TEST:MyLCD|mLCD_DATA[6]                                                                                        ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50    ; 1.000        ; -0.169     ; 2.728      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node              ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.676 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.388      ; 5.162      ;
; -2.676 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.388      ; 5.162      ;
; -2.676 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.388      ; 5.162      ;
; -2.676 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.388      ; 5.162      ;
; -2.676 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.388      ; 5.162      ;
; -2.676 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.388      ; 5.162      ;
; -2.676 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.388      ; 5.162      ;
; -2.676 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.388      ; 5.162      ;
; -2.671 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.385      ; 5.162      ;
; -2.671 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.385      ; 5.162      ;
; -2.671 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.385      ; 5.162      ;
; -2.671 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.385      ; 5.162      ;
; -2.671 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.385      ; 5.162      ;
; -2.671 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.385      ; 5.162      ;
; -2.671 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.385      ; 5.162      ;
; -2.671 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.385      ; 5.162      ;
; -2.659 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.397      ; 5.162      ;
; -2.659 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.397      ; 5.162      ;
; -2.659 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.397      ; 5.162      ;
; -2.659 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.397      ; 5.162      ;
; -2.659 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.397      ; 5.162      ;
; -2.659 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.397      ; 5.162      ;
; -2.659 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.397      ; 5.162      ;
; -2.659 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.397      ; 5.162      ;
; -2.632 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.375      ; 5.115      ;
; -2.632 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.375      ; 5.115      ;
; -2.632 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.375      ; 5.115      ;
; -2.632 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.375      ; 5.115      ;
; -2.632 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.375      ; 5.115      ;
; -2.632 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.375      ; 5.115      ;
; -2.632 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.375      ; 5.115      ;
; -2.632 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.375      ; 5.115      ;
; -2.630 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.398      ; 5.138      ;
; -2.630 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.398      ; 5.138      ;
; -2.630 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.398      ; 5.138      ;
; -2.630 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.398      ; 5.138      ;
; -2.630 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.398      ; 5.138      ;
; -2.630 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.398      ; 5.138      ;
; -2.630 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.398      ; 5.138      ;
; -2.630 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.398      ; 5.138      ;
; -2.555 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.342      ; 5.045      ;
; -2.555 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.342      ; 5.045      ;
; -2.555 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.342      ; 5.045      ;
; -2.555 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.342      ; 5.045      ;
; -2.555 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.342      ; 5.045      ;
; -2.555 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.342      ; 5.045      ;
; -2.555 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.342      ; 5.045      ;
; -2.555 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.342      ; 5.045      ;
; -2.497 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.389      ; 4.999      ;
; -2.497 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.389      ; 4.999      ;
; -2.497 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.389      ; 4.999      ;
; -2.497 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.389      ; 4.999      ;
; -2.497 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.389      ; 4.999      ;
; -2.497 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.389      ; 4.999      ;
; -2.497 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.389      ; 4.999      ;
; -2.497 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[3] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.389      ; 4.999      ;
; -2.494 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.449      ; 5.041      ;
; -2.494 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.449      ; 5.041      ;
; -2.494 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.449      ; 5.041      ;
; -2.494 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.449      ; 5.041      ;
; -2.494 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.449      ; 5.041      ;
; -2.494 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.449      ; 5.041      ;
; -2.494 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[7] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.449      ; 5.041      ;
; -2.481 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.446      ; 5.033      ;
; -2.481 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.446      ; 5.033      ;
; -2.481 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.446      ; 5.033      ;
; -2.481 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.446      ; 5.033      ;
; -2.481 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.446      ; 5.033      ;
; -2.481 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.446      ; 5.033      ;
; -2.481 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[0] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.446      ; 5.033      ;
; -2.470 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.342      ; 4.960      ;
; -2.470 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.342      ; 4.960      ;
; -2.470 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.342      ; 4.960      ;
; -2.470 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.342      ; 4.960      ;
; -2.470 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.342      ; 4.960      ;
; -2.470 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.342      ; 4.960      ;
; -2.470 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.342      ; 4.960      ;
; -2.470 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:ula|ULAResult[1] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.342      ; 4.960      ;
; -2.469 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.458      ; 5.033      ;
; -2.469 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.458      ; 5.033      ;
; -2.469 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.458      ; 5.033      ;
; -2.469 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.458      ; 5.033      ;
; -2.469 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.458      ; 5.033      ;
; -2.469 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.458      ; 5.033      ;
; -2.469 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[6] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.458      ; 5.033      ;
; -2.442 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.436      ; 4.986      ;
; -2.442 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.436      ; 4.986      ;
; -2.442 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.436      ; 4.986      ;
; -2.442 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.436      ; 4.986      ;
; -2.442 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.436      ; 4.986      ;
; -2.442 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.436      ; 4.986      ;
; -2.442 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[4] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.436      ; 4.986      ;
; -2.440 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.459      ; 5.009      ;
; -2.440 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.459      ; 5.009      ;
; -2.440 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.459      ; 5.009      ;
; -2.440 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.459      ; 5.009      ;
; -2.440 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.459      ; 5.009      ;
; -2.440 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.459      ; 5.009      ;
; -2.440 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:ula|ULAResult[5] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.459      ; 5.009      ;
; -2.365 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:ula|ULAResult[2] ; CLOCK_50     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.403      ; 4.916      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node              ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.325 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.646      ; 3.443      ;
; -2.324 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.623      ; 3.421      ;
; -2.324 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.645      ; 3.443      ;
; -2.267 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.637      ; 3.492      ;
; -2.258 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.579      ; 3.443      ;
; -2.257 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.556      ; 3.421      ;
; -2.257 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.578      ; 3.443      ;
; -2.254 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.633      ; 3.501      ;
; -2.209 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.590      ; 3.503      ;
; -2.200 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.570      ; 3.492      ;
; -2.187 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.566      ; 3.501      ;
; -2.142 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.523      ; 3.503      ;
; -2.138 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.757      ; 1.619      ;
; -2.136 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.590      ; 3.576      ;
; -2.075 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.636      ; 3.683      ;
; -2.069 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.523      ; 3.576      ;
; -2.031 ; RegisterFile:register_file|R6[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.793      ; 1.762      ;
; -2.008 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.569      ; 3.683      ;
; -1.994 ; RegisterFile:register_file|R3[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.803      ; 1.809      ;
; -1.944 ; RegisterFile:register_file|R2[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.756      ; 1.812      ;
; -1.943 ; RegisterFile:register_file|R3[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.804      ; 1.861      ;
; -1.917 ; RegisterFile:register_file|R1[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.799      ; 1.882      ;
; -1.901 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.793      ; 1.892      ;
; -1.900 ; RegisterFile:register_file|R2[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.799      ; 1.899      ;
; -1.898 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.757      ; 1.859      ;
; -1.887 ; RegisterFile:register_file|R3[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.790      ; 1.903      ;
; -1.870 ; RegisterFile:register_file|R3[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.812      ; 1.942      ;
; -1.870 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.804      ; 1.934      ;
; -1.865 ; RegisterFile:register_file|R5[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.748      ; 1.883      ;
; -1.863 ; RegisterFile:register_file|R5[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.795      ; 1.932      ;
; -1.845 ; RegisterFile:register_file|R3[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.813      ; 1.968      ;
; -1.844 ; RegisterFile:register_file|R7[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.753      ; 1.909      ;
; -1.829 ; RegisterFile:register_file|R1[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.753      ; 1.924      ;
; -1.825 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.646      ; 3.443      ;
; -1.824 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.623      ; 3.421      ;
; -1.824 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.645      ; 3.443      ;
; -1.821 ; RegisterFile:register_file|R2[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.803      ; 1.982      ;
; -1.816 ; RegisterFile:register_file|R7[2]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.800      ; 1.984      ;
; -1.814 ; RegisterFile:register_file|R2[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.811      ; 1.997      ;
; -1.803 ; RegisterFile:register_file|R7[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.749      ; 1.946      ;
; -1.778 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.804      ; 2.026      ;
; -1.775 ; RegisterFile:register_file|R2[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.802      ; 2.027      ;
; -1.770 ; RegisterFile:register_file|R3[6]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.803      ; 2.033      ;
; -1.770 ; RegisterFile:register_file|R2[0]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.803      ; 2.033      ;
; -1.767 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.637      ; 3.492      ;
; -1.758 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.579      ; 3.443      ;
; -1.757 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.556      ; 3.421      ;
; -1.757 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.578      ; 3.443      ;
; -1.756 ; RegisterFile:register_file|R6[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.780      ; 2.024      ;
; -1.754 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.633      ; 3.501      ;
; -1.749 ; RegisterFile:register_file|R1[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.808      ; 2.059      ;
; -1.733 ; RegisterFile:register_file|R6[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.747      ; 2.014      ;
; -1.714 ; RegisterFile:register_file|R2[6]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.802      ; 2.088      ;
; -1.712 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.793      ; 2.081      ;
; -1.709 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.590      ; 3.503      ;
; -1.702 ; RegisterFile:register_file|R6[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.748      ; 2.046      ;
; -1.700 ; RegisterFile:register_file|R3[0]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.797      ; 2.097      ;
; -1.700 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.570      ; 3.492      ;
; -1.695 ; RegisterFile:register_file|R3[6]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.800      ; 2.105      ;
; -1.694 ; RegisterFile:register_file|R6[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.790      ; 2.096      ;
; -1.687 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.566      ; 3.501      ;
; -1.680 ; RegisterFile:register_file|R2[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.756      ; 2.076      ;
; -1.679 ; RegisterFile:register_file|R1[0]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.797      ; 2.118      ;
; -1.674 ; RegisterFile:register_file|R1[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.786      ; 2.112      ;
; -1.674 ; RegisterFile:register_file|R6[2]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.795      ; 2.121      ;
; -1.669 ; RegisterFile:register_file|R7[4]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.782      ; 2.113      ;
; -1.652 ; RegisterFile:register_file|R2[2]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.803      ; 2.151      ;
; -1.651 ; RegisterFile:register_file|R3[4]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.813      ; 2.162      ;
; -1.648 ; RegisterFile:register_file|R7[7]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.794      ; 2.146      ;
; -1.644 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.803      ; 2.159      ;
; -1.642 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.523      ; 3.503      ;
; -1.639 ; RegisterFile:register_file|R2[6]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.799      ; 2.160      ;
; -1.638 ; RegisterFile:register_file|R1[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.799      ; 2.161      ;
; -1.636 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.590      ; 3.576      ;
; -1.631 ; RegisterFile:register_file|R1[2]                                                                                    ; ULA:ula|ULAResult[2] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.753      ; 2.122      ;
; -1.623 ; RegisterFile:register_file|R7[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.808      ; 2.185      ;
; -1.607 ; RegisterFile:register_file|R5[3]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.804      ; 2.197      ;
; -1.603 ; RegisterFile:register_file|R1[2]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.800      ; 2.197      ;
; -1.603 ; RegisterFile:register_file|R7[1]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.796      ; 2.193      ;
; -1.603 ; RegisterFile:register_file|R6[3]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.795      ; 2.192      ;
; -1.597 ; RegisterFile:register_file|R1[6]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.799      ; 2.202      ;
; -1.591 ; RegisterFile:register_file|R4[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.747      ; 2.156      ;
; -1.590 ; RegisterFile:register_file|R7[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.804      ; 2.214      ;
; -1.590 ; RegisterFile:register_file|R7[2]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.799      ; 2.209      ;
; -1.585 ; RegisterFile:register_file|R2[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.812      ; 2.227      ;
; -1.584 ; RegisterFile:register_file|R2[1]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.803      ; 2.219      ;
; -1.577 ; RegisterFile:register_file|R3[5]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.800      ; 2.223      ;
; -1.576 ; RegisterFile:register_file|R7[0]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.794      ; 2.218      ;
; -1.575 ; RegisterFile:register_file|R6[6]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.802      ; 2.227      ;
; -1.575 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.636      ; 3.683      ;
; -1.574 ; RegisterFile:register_file|R6[7]                                                                                    ; ULA:ula|ULAResult[0] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.790      ; 2.216      ;
; -1.571 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[1] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 3.690      ; 1.619      ;
; -1.569 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:ula|ULAResult[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.523      ; 3.576      ;
; -1.568 ; RegisterFile:register_file|R3[5]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.803      ; 2.235      ;
; -1.564 ; RegisterFile:register_file|R7[0]                                                                                    ; ULA:ula|ULAResult[3] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.798      ; 2.234      ;
; -1.564 ; RegisterFile:register_file|R1[5]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.809      ; 2.245      ;
; -1.558 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[4] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.790      ; 2.232      ;
; -1.558 ; RegisterFile:register_file|R3[2]                                                                                    ; ULA:ula|ULAResult[5] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.813      ; 2.255      ;
; -1.553 ; RegisterFile:register_file|R3[4]                                                                                    ; ULA:ula|ULAResult[6] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.812      ; 2.259      ;
; -1.552 ; RegisterFile:register_file|R3[1]                                                                                    ; ULA:ula|ULAResult[7] ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.803      ; 2.251      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.552 ; divide_frequency:clk_1hz|Clk_1Hz          ; divide_frequency:clk_1hz|Clk_1Hz          ; divide_frequency:clk_1hz|Clk_1Hz ; CLOCK_50    ; 0.000        ; 1.626      ; 0.367      ;
; -1.052 ; divide_frequency:clk_1hz|Clk_1Hz          ; divide_frequency:clk_1hz|Clk_1Hz          ; divide_frequency:clk_1hz|Clk_1Hz ; CLOCK_50    ; -0.500       ; 1.626      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.240  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.249  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.252  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.259  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.260  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.412      ;
; 0.265  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.417      ;
; 0.269  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.421      ;
; 0.295  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.447      ;
; 0.331  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.002      ; 0.485      ;
; 0.336  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.487      ;
; 0.356  ; divide_frequency:clk_1hz|clk[8]           ; divide_frequency:clk_1hz|clk[8]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; divide_frequency:clk_1hz|clk[10]          ; divide_frequency:clk_1hz|clk[10]          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; divide_frequency:clk_1hz|clk[15]          ; divide_frequency:clk_1hz|clk[15]          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; divide_frequency:clk_1hz|clk[17]          ; divide_frequency:clk_1hz|clk[17]          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; divide_frequency:clk_1hz|clk[1]           ; divide_frequency:clk_1hz|clk[1]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; divide_frequency:clk_1hz|clk[4]           ; divide_frequency:clk_1hz|clk[4]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.371  ; divide_frequency:clk_1hz|clk[5]           ; divide_frequency:clk_1hz|clk[5]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; divide_frequency:clk_1hz|clk[7]           ; divide_frequency:clk_1hz|clk[7]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; divide_frequency:clk_1hz|clk[23]          ; divide_frequency:clk_1hz|clk[23]          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; divide_frequency:clk_1hz|clk[9]           ; divide_frequency:clk_1hz|clk[9]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; divide_frequency:clk_1hz|clk[25]          ; divide_frequency:clk_1hz|clk[25]          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.376  ; divide_frequency:clk_1hz|clk[2]           ; divide_frequency:clk_1hz|clk[2]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; divide_frequency:clk_1hz|clk[3]           ; divide_frequency:clk_1hz|clk[3]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.386  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.538      ;
; 0.386  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.538      ;
; 0.388  ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; LCD_TEST:MyLCD|LUT_INDEX[0]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.540      ;
; 0.389  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.541      ;
; 0.389  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.541      ;
; 0.390  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.002      ; 0.544      ;
; 0.392  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.002     ; 0.542      ;
; 0.438  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.590      ;
; 0.450  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.602      ;
; 0.454  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.004      ; 0.610      ;
; 0.462  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.002     ; 0.612      ;
; 0.468  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.619      ;
; 0.481  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.633      ;
; 0.494  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; divide_frequency:clk_1hz|clk[8]           ; divide_frequency:clk_1hz|clk[9]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.496  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.004      ; 0.652      ;
; 0.497  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.499  ; divide_frequency:clk_1hz|clk[0]           ; divide_frequency:clk_1hz|clk[1]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; divide_frequency:clk_1hz|clk[24]          ; divide_frequency:clk_1hz|clk[25]          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; divide_frequency:clk_1hz|clk[1]           ; divide_frequency:clk_1hz|clk[2]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.505  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.505  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.505  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.511  ; divide_frequency:clk_1hz|clk[7]           ; divide_frequency:clk_1hz|clk[8]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; divide_frequency:clk_1hz|clk[9]           ; divide_frequency:clk_1hz|clk[10]          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.513  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.665      ;
; 0.513  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.516  ; divide_frequency:clk_1hz|clk[3]           ; divide_frequency:clk_1hz|clk[4]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; divide_frequency:clk_1hz|clk[2]           ; divide_frequency:clk_1hz|clk[3]           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.517  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.517  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.517  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.521  ; LCD_TEST:MyLCD|LUT_INDEX[2]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.673      ;
; 0.523  ; divide_frequency:clk_1hz|clk[24]          ; divide_frequency:clk_1hz|clk[24]          ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.675      ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divide_frequency:clk_1hz|Clk_1Hz'                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                          ; Launch Clock                                                                                                        ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[0]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.323 ; PC:pc|PC[7]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.475      ;
; 0.359 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[1]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[3]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; PC:pc|PC[6]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.515      ;
; 0.374 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[2]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.527      ;
; 0.445 ; PC:pc|PC[5]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.597      ;
; 0.448 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[1]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.600      ;
; 0.494 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[2]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.646      ;
; 0.499 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.651      ;
; 0.514 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[3]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.667      ;
; 0.529 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[3]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.681      ;
; 0.534 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.686      ;
; 0.549 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.702      ;
; 0.556 ; PC:pc|PC[6]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.708      ;
; 0.564 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.716      ;
; 0.569 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.721      ;
; 0.583 ; PC:pc|PC[5]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.735      ;
; 0.584 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.736      ;
; 0.588 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[2]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.740      ;
; 0.599 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.751      ;
; 0.619 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.771      ;
; 0.623 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[3]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.775      ;
; 0.634 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.786      ;
; 0.644 ; PC:pc|PC[4]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.796      ;
; 0.658 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[4]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.810      ;
; 0.663 ; PC:pc|PC[3]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.815      ;
; 0.677 ; PC:pc|PC[5]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.829      ;
; 0.693 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[5]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.845      ;
; 0.713 ; PC:pc|PC[2]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.865      ;
; 0.728 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[6]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.880      ;
; 0.728 ; PC:pc|PC[0]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.880      ;
; 0.822 ; PC:pc|PC[1]                                                                                                         ; PC:pc|PC[7]                      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 0.000      ; 0.974      ;
; 1.153 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.839      ; 3.266      ;
; 1.160 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.841      ; 3.275      ;
; 1.244 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.837      ; 3.355      ;
; 1.254 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.833      ; 3.361      ;
; 1.254 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.833      ; 3.361      ;
; 1.254 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.833      ; 3.361      ;
; 1.254 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.833      ; 3.361      ;
; 1.254 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.833      ; 3.361      ;
; 1.254 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.833      ; 3.361      ;
; 1.254 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.833      ; 3.361      ;
; 1.302 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.837      ; 3.413      ;
; 1.302 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.837      ; 3.413      ;
; 1.302 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.837      ; 3.413      ;
; 1.302 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.837      ; 3.413      ;
; 1.302 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.837      ; 3.413      ;
; 1.302 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.837      ; 3.413      ;
; 1.313 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.841      ; 3.428      ;
; 1.324 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.843      ; 3.441      ;
; 1.324 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.843      ; 3.441      ;
; 1.324 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.843      ; 3.441      ;
; 1.324 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.843      ; 3.441      ;
; 1.324 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.843      ; 3.441      ;
; 1.324 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.843      ; 3.441      ;
; 1.328 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.843      ; 3.445      ;
; 1.328 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.843      ; 3.445      ;
; 1.328 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.843      ; 3.445      ;
; 1.328 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.843      ; 3.445      ;
; 1.328 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.843      ; 3.445      ;
; 1.383 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.838      ; 3.495      ;
; 1.398 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.844      ; 3.516      ;
; 1.398 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.844      ; 3.516      ;
; 1.408 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R4[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.843      ; 3.525      ;
; 1.408 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.842      ; 3.524      ;
; 1.469 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.834      ; 3.577      ;
; 1.469 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.834      ; 3.577      ;
; 1.469 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.834      ; 3.577      ;
; 1.469 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.834      ; 3.577      ;
; 1.469 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.834      ; 3.577      ;
; 1.469 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.834      ; 3.577      ;
; 1.469 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.834      ; 3.577      ;
; 1.469 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R2[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.834      ; 3.577      ;
; 1.473 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.840      ; 3.587      ;
; 1.501 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.842      ; 3.617      ;
; 1.508 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.844      ; 3.626      ;
; 1.508 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.844      ; 3.626      ;
; 1.508 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.844      ; 3.626      ;
; 1.508 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[7] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.844      ; 3.626      ;
; 1.511 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R1[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.840      ; 3.625      ;
; 1.524 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.837      ; 3.635      ;
; 1.527 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.837      ; 3.638      ;
; 1.536 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[1] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.842      ; 3.652      ;
; 1.536 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.842      ; 3.652      ;
; 1.536 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.842      ; 3.652      ;
; 1.536 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R6[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.842      ; 3.652      ;
; 1.536 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.842      ; 3.652      ;
; 1.544 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R5[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; 0.000        ; 1.839      ; 3.657      ;
; 1.653 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[0] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 1.839      ; 3.266      ;
; 1.660 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 1.841      ; 3.275      ;
; 1.744 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R7[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 1.837      ; 3.355      ;
; 1.754 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[2] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 1.833      ; 3.361      ;
; 1.754 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[3] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 1.833      ; 3.361      ;
; 1.754 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[4] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 1.833      ; 3.361      ;
; 1.754 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[5] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 1.833      ; 3.361      ;
; 1.754 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RegisterFile:register_file|R3[6] ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz ; -0.500       ; 1.833      ; 3.361      ;
+-------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:data_mem|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]             ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[0]             ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]             ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[1]             ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]             ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[2]             ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]             ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[3]             ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]             ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[4]             ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]             ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[5]             ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]             ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[6]             ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]             ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:ula|ULAResult[7]             ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2clkctrl|inclk[0]      ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2clkctrl|inclk[0]      ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2clkctrl|outclk        ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2clkctrl|outclk        ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2|combout              ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2|combout              ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datac           ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[0]|datac           ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad           ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[1]|datad           ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datad           ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[2]|datad           ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datac           ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[3]|datac           ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac           ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[4]|datac           ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac           ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[5]|datac           ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac           ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[6]|datac           ;
; -0.988 ; -0.988       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac           ;
; -0.988 ; -0.988       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|ULAResult[7]|datac           ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]             ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[0]             ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]             ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[1]             ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]             ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[2]             ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]             ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[3]             ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]             ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[4]             ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]             ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[5]             ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]             ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[6]             ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]             ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:ula|ULAResult[7]             ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~2clkctrl|inclk[0]      ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~2clkctrl|inclk[0]      ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~2clkctrl|outclk        ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~2clkctrl|outclk        ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~2|combout              ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~2|combout              ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datac           ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[0]|datac           ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad           ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[1]|datad           ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datad           ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[2]|datad           ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datac           ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[3]|datac           ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac           ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[4]|datac           ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac           ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[5]|datac           ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac           ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[6]|datac           ;
; -0.948 ; -0.948       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac           ;
; -0.948 ; -0.948       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|ULAResult[7]|datac           ;
; -0.203 ; -0.203       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector3~1|combout ;
; -0.203 ; -0.203       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector3~1|combout ;
; -0.203 ; -0.203       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2|datad                ;
; -0.203 ; -0.203       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2|datad                ;
; -0.122 ; -0.122       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|combout ;
; -0.122 ; -0.122       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|combout ;
; -0.122 ; -0.122       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~2|datab                ;
; -0.122 ; -0.122       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ula|Mux16~2|datab                ;
; -0.118 ; -0.118       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|combout ;
; -0.118 ; -0.118       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|combout ;
; -0.118 ; -0.118       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|datab   ;
; -0.118 ; -0.118       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|Selector4~0|datab   ;
; -0.118 ; -0.118       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|WideOr0~0|combout   ;
; -0.118 ; -0.118       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; control_unit|WideOr0~0|combout   ;
; -0.118 ; -0.118       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2|datab                ;
; -0.118 ; -0.118       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ula|Mux16~2|datab                ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datad   ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datad   ;
; -0.078 ; -0.078       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideOr6~1|combout   ;
; -0.078 ; -0.078       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideOr6~1|combout   ;
; -0.056 ; -0.056       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datac   ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|Selector4~0|datac   ;
; -0.056 ; -0.056       ; 0.000          ; High Pulse Width ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideNor0~3|combout  ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width  ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; control_unit|WideNor0~3|combout  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divide_frequency:clk_1hz|Clk_1Hz'                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; PC:pc|PC[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R1[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R2[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R3[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R4[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R5[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R6[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R6[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R6[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divide_frequency:clk_1hz|Clk_1Hz ; Rise       ; RegisterFile:register_file|R6[1] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                   ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 4.939  ; 4.939  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 4.665  ; 4.665  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 4.493  ; 4.493  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 4.938  ; 4.938  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 4.513  ; 4.513  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 4.319  ; 4.319  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 4.368  ; 4.368  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 4.939  ; 4.939  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 4.806  ; 4.806  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 4.531  ; 4.531  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 4.388  ; 4.388  ; Rise       ; CLOCK_50                                                                                                            ;
; LEDG[*]      ; CLOCK_50                                                                                                            ; 10.891 ; 10.891 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDG[0]     ; CLOCK_50                                                                                                            ; 10.891 ; 10.891 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 8.391  ; 8.391  ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[0]     ; CLOCK_50                                                                                                            ; 7.779  ; 7.779  ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[3]     ; CLOCK_50                                                                                                            ; 7.574  ; 7.574  ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 7.947  ; 7.947  ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 8.391  ; 8.391  ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 8.261  ; 8.261  ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 7.132  ; 7.132  ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 7.977  ; 7.977  ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 7.762  ; 7.762  ; Rise       ; CLOCK_50                                                                                                            ;
; LEDG[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.913 ; 10.913 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.913 ; 10.913 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.597  ; 6.597  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.985  ; 5.985  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.780  ; 5.780  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.153  ; 6.153  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.597  ; 6.597  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.467  ; 6.467  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.338  ; 5.338  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.183  ; 6.183  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.968  ; 5.968  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.846 ; 10.846 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.846 ; 10.846 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.597  ; 6.597  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.985  ; 5.985  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.780  ; 5.780  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.153  ; 6.153  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.597  ; 6.597  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.467  ; 6.467  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.338  ; 5.338  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.183  ; 6.183  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.968  ; 5.968  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 8.651  ; 8.651  ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDG[0]     ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 8.651  ; 8.651  ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 2.698  ;        ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 2.698  ;        ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;        ; 2.698  ; Fall       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;        ; 2.698  ; Fall       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                         ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 4.319 ; 4.319 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 4.665 ; 4.665 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 4.493 ; 4.493 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 4.938 ; 4.938 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 4.513 ; 4.513 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 4.319 ; 4.319 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 4.368 ; 4.368 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 4.939 ; 4.939 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 4.806 ; 4.806 ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 4.531 ; 4.531 ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 4.388 ; 4.388 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDG[*]      ; CLOCK_50                                                                                                            ; 8.010 ; 8.010 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDG[0]     ; CLOCK_50                                                                                                            ; 8.010 ; 8.010 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 6.671 ; 6.671 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[0]     ; CLOCK_50                                                                                                            ; 7.263 ; 7.263 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[3]     ; CLOCK_50                                                                                                            ; 7.159 ; 7.159 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 7.219 ; 7.219 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 7.706 ; 7.706 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 7.378 ; 7.378 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 6.843 ; 6.843 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 7.231 ; 7.231 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 6.671 ; 6.671 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDG[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.216 ; 6.216 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.216 ; 6.216 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.877 ; 4.877 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.469 ; 5.469 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.365 ; 5.365 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.425 ; 5.425 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.912 ; 5.912 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.584 ; 5.584 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.049 ; 5.049 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.437 ; 5.437 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.877 ; 4.877 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.216 ; 6.216 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.216 ; 6.216 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.877 ; 4.877 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.469 ; 5.469 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.365 ; 5.365 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.425 ; 5.425 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.912 ; 5.912 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.584 ; 5.584 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.049 ; 5.049 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.437 ; 5.437 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.877 ; 4.877 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 6.520 ; 6.520 ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDG[0]     ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 6.520 ; 6.520 ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 2.698 ;       ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 2.698 ;       ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;       ; 2.698 ; Fall       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;       ; 2.698 ; Fall       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                                                ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                     ; -9.303   ; -4.316  ; N/A      ; N/A     ; -2.772              ;
;  CLOCK_50                                                                                                            ; -8.157   ; -2.505  ; N/A      ; N/A     ; -2.000              ;
;  RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -6.448   ; -4.316  ; N/A      ; N/A     ; -2.772              ;
;  divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; -9.303   ; 0.215   ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                                                                                      ; -864.312 ; -35.525 ; 0.0      ; 0.0     ; -529.402            ;
;  CLOCK_50                                                                                                            ; -315.931 ; -2.505  ; N/A      ; N/A     ; -224.916            ;
;  RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -50.551  ; -33.020 ; N/A      ; N/A     ; -240.486            ;
;  divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; -497.830 ; 0.000   ; N/A      ; N/A     ; -64.000             ;
+----------------------------------------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                   ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 8.957  ; 8.957  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 8.457  ; 8.457  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 8.173  ; 8.173  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 8.860  ; 8.860  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 8.194  ; 8.194  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 7.734  ; 7.734  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 7.822  ; 7.822  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 8.957  ; 8.957  ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 8.921  ; 8.921  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 8.360  ; 8.360  ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 7.943  ; 7.943  ; Rise       ; CLOCK_50                                                                                                            ;
; LEDG[*]      ; CLOCK_50                                                                                                            ; 21.301 ; 21.301 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDG[0]     ; CLOCK_50                                                                                                            ; 21.301 ; 21.301 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 15.701 ; 15.701 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[0]     ; CLOCK_50                                                                                                            ; 14.409 ; 14.409 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[3]     ; CLOCK_50                                                                                                            ; 13.973 ; 13.973 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 14.842 ; 14.842 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 15.701 ; 15.701 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 15.660 ; 15.660 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 12.954 ; 12.954 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 15.074 ; 15.074 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 14.541 ; 14.541 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDG[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21.361 ; 21.361 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21.361 ; 21.361 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.406 ; 12.406 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.114 ; 11.114 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.678 ; 10.678 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.547 ; 11.547 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.406 ; 12.406 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.365 ; 12.365 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.659  ; 9.659  ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.779 ; 11.779 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.246 ; 11.246 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21.218 ; 21.218 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 21.218 ; 21.218 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.406 ; 12.406 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.114 ; 11.114 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 10.678 ; 10.678 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.547 ; 11.547 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.406 ; 12.406 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 12.365 ; 12.365 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 9.659  ; 9.659  ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.779 ; 11.779 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 11.246 ; 11.246 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 17.488 ; 17.488 ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDG[0]     ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 17.488 ; 17.488 ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 5.155  ;        ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 5.155  ;        ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;        ; 5.155  ; Fall       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;        ; 5.155  ; Fall       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                         ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                            ; 4.319 ; 4.319 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                            ; 4.665 ; 4.665 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                            ; 4.493 ; 4.493 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                            ; 4.938 ; 4.938 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                            ; 4.513 ; 4.513 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                            ; 4.319 ; 4.319 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                            ; 4.368 ; 4.368 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                            ; 4.939 ; 4.939 ; Rise       ; CLOCK_50                                                                                                            ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                            ; 4.806 ; 4.806 ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_EN       ; CLOCK_50                                                                                                            ; 4.531 ; 4.531 ; Rise       ; CLOCK_50                                                                                                            ;
; LCD_RS       ; CLOCK_50                                                                                                            ; 4.388 ; 4.388 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDG[*]      ; CLOCK_50                                                                                                            ; 8.010 ; 8.010 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDG[0]     ; CLOCK_50                                                                                                            ; 8.010 ; 8.010 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDR[*]      ; CLOCK_50                                                                                                            ; 6.671 ; 6.671 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[0]     ; CLOCK_50                                                                                                            ; 7.263 ; 7.263 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[3]     ; CLOCK_50                                                                                                            ; 7.159 ; 7.159 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[4]     ; CLOCK_50                                                                                                            ; 7.219 ; 7.219 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[5]     ; CLOCK_50                                                                                                            ; 7.706 ; 7.706 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[6]     ; CLOCK_50                                                                                                            ; 7.378 ; 7.378 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[7]     ; CLOCK_50                                                                                                            ; 6.843 ; 6.843 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[8]     ; CLOCK_50                                                                                                            ; 7.231 ; 7.231 ; Rise       ; CLOCK_50                                                                                                            ;
;  LEDR[9]     ; CLOCK_50                                                                                                            ; 6.671 ; 6.671 ; Rise       ; CLOCK_50                                                                                                            ;
; LEDG[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.216 ; 6.216 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.216 ; 6.216 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.877 ; 4.877 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.469 ; 5.469 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.365 ; 5.365 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.425 ; 5.425 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.912 ; 5.912 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.584 ; 5.584 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.049 ; 5.049 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.437 ; 5.437 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.877 ; 4.877 ; Rise       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.216 ; 6.216 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDG[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6.216 ; 6.216 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.877 ; 4.877 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[0]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.469 ; 5.469 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[3]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.365 ; 5.365 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.425 ; 5.425 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.912 ; 5.912 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.584 ; 5.584 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.049 ; 5.049 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 5.437 ; 5.437 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4.877 ; 4.877 ; Fall       ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; LEDG[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 6.520 ; 6.520 ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDG[0]     ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 6.520 ; 6.520 ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 2.698 ;       ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 2.698 ;       ; Rise       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
; LEDR[*]      ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;       ; 2.698 ; Fall       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
;  LEDR[17]    ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;       ; 2.698 ; Fall       ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ;
+--------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                          ; To Clock                                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                            ; CLOCK_50                                                                                                            ; 2612     ; 0        ; 0        ; 0        ;
; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50                                                                                                            ; 1289     ; 1        ; 0        ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                            ; 14       ; 14       ; 0        ; 0        ;
; CLOCK_50                                                                                                            ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 102648   ; 0        ; 0        ; 0        ;
; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 36       ; 0        ; 0        ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 12488    ; 12488    ; 0        ; 0        ;
; CLOCK_50                                                                                                            ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 94592    ; 0        ; 94592    ; 0        ;
; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 2688     ; 0        ; 2688     ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7576     ; 7576     ; 7576     ; 7576     ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                          ; To Clock                                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                            ; CLOCK_50                                                                                                            ; 2612     ; 0        ; 0        ; 0        ;
; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; CLOCK_50                                                                                                            ; 1289     ; 1        ; 0        ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                            ; 14       ; 14       ; 0        ; 0        ;
; CLOCK_50                                                                                                            ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 102648   ; 0        ; 0        ; 0        ;
; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 36       ; 0        ; 0        ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; 12488    ; 12488    ; 0        ; 0        ;
; CLOCK_50                                                                                                            ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 94592    ; 0        ; 94592    ; 0        ;
; divide_frequency:clk_1hz|Clk_1Hz                                                                                    ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 2688     ; 0        ; 2688     ; 0        ;
; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 7576     ; 7576     ; 7576     ; 7576     ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 155   ; 155  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 24 08:59:53 2022
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name divide_frequency:clk_1hz|Clk_1Hz divide_frequency:clk_1hz|Clk_1Hz
    Info (332105): create_clock -period 1.000 -name RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: instr_mem|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: control_unit|WideNor0~1  from: dataa  to: combout
    Info (332098): Cell: control_unit|WideOr6~0  from: dataa  to: combout
    Info (332098): Cell: control_unit|WideOr6~0  from: datab  to: combout
    Info (332098): Cell: control_unit|WideOr6~0  from: datac  to: combout
    Info (332098): Cell: control_unit|WideOr6~1  from: datad  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.303
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.303      -497.830 divide_frequency:clk_1hz|Clk_1Hz 
    Info (332119):    -8.157      -315.931 CLOCK_50 
    Info (332119):    -6.448       -50.551 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -4.316
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.316       -33.020 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.505        -2.505 CLOCK_50 
    Info (332119):     0.391         0.000 divide_frequency:clk_1hz|Clk_1Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.772
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.772      -240.486 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -0.500       -64.000 divide_frequency:clk_1hz|Clk_1Hz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: instr_mem|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: control_unit|WideNor0~1  from: dataa  to: combout
    Info (332098): Cell: control_unit|WideOr6~0  from: dataa  to: combout
    Info (332098): Cell: control_unit|WideOr6~0  from: datab  to: combout
    Info (332098): Cell: control_unit|WideOr6~0  from: datac  to: combout
    Info (332098): Cell: control_unit|WideOr6~1  from: datad  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.393
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.393      -232.968 divide_frequency:clk_1hz|Clk_1Hz 
    Info (332119):    -3.784      -104.701 CLOCK_50 
    Info (332119):    -2.676       -20.790 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -2.325
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.325       -17.914 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.552        -1.552 CLOCK_50 
    Info (332119):     0.215         0.000 divide_frequency:clk_1hz|Clk_1Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -0.988       -76.460 RomInstMem:instr_mem|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.500       -64.000 divide_frequency:clk_1hz|Clk_1Hz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4549 megabytes
    Info: Processing ended: Thu Nov 24 08:59:55 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


