/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  reg [14:0] _02_;
  wire [3:0] _03_;
  wire [19:0] celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [28:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_68z;
  wire [6:0] celloutsig_0_69z;
  wire [3:0] celloutsig_0_7z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~((celloutsig_1_8z[2] | celloutsig_1_6z) & celloutsig_1_8z[3]);
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 5'h00;
    else _01_ <= celloutsig_0_17z[8:4];
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 15'h0000;
    else _02_ <= { celloutsig_0_5z[21:12], celloutsig_0_1z, celloutsig_0_4z };
  reg [3:0] _07_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 4'h0;
    else _07_ <= in_data[48:45];
  assign { _00_, _03_[2:0] } = _07_;
  assign celloutsig_1_14z = { celloutsig_1_4z[8:0], celloutsig_1_7z } & { celloutsig_1_0z[7:3], celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_15z = _02_[13:2] & { celloutsig_0_10z[12:5], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_11z = celloutsig_1_8z[3:1] / { 1'h1, in_data[181], celloutsig_1_1z };
  assign celloutsig_0_13z = celloutsig_0_5z[9:1] == { celloutsig_0_4z[3:1], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[66:29] == in_data[45:8];
  assign celloutsig_1_7z = { celloutsig_1_4z[10:8], celloutsig_1_4z } > { in_data[115:103], celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_8z[2:0], celloutsig_1_11z } > { in_data[136:132], celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_4z[9:1], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_11z } > { celloutsig_1_13z[0], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_3z = { in_data[39:38], celloutsig_0_1z } || { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_1z = celloutsig_1_0z || in_data[163:156];
  assign celloutsig_1_5z = celloutsig_1_0z[7:4] || { celloutsig_1_0z[6], celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_2z[0], celloutsig_1_15z, celloutsig_1_11z } || { celloutsig_1_13z[4:3], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_16z };
  assign celloutsig_0_1z = celloutsig_0_0z[15:4] || in_data[86:75];
  assign celloutsig_0_4z = celloutsig_0_0z[4:1] % { 1'h1, in_data[39:38], celloutsig_0_3z };
  assign celloutsig_0_68z = _01_[3:0] % { 1'h1, celloutsig_0_15z[10:8] };
  assign celloutsig_0_69z = - celloutsig_0_14z[6:0];
  assign celloutsig_1_8z = - { celloutsig_1_4z[10], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_9z = - { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_13z = - { in_data[156:151], celloutsig_1_10z };
  assign celloutsig_1_3z = { celloutsig_1_0z[2], celloutsig_1_0z, celloutsig_1_1z } !== { in_data[98:96], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_6z = { in_data[157:154], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } !== { in_data[104:101], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_5z = { in_data[67:49], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z } | { in_data[49:26], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_7z = { _02_[10:9], celloutsig_0_3z, celloutsig_0_2z } | { celloutsig_0_4z[2:0], celloutsig_0_3z };
  assign celloutsig_1_2z = celloutsig_1_0z[7:5] >> celloutsig_1_0z[7:5];
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } >> in_data[120:110];
  assign celloutsig_0_0z = in_data[75:56] ~^ in_data[35:16];
  assign celloutsig_1_0z = in_data[117:110] ~^ in_data[144:137];
  assign celloutsig_1_18z = celloutsig_1_13z[6:1] ~^ { celloutsig_1_0z[3:0], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_10z = celloutsig_0_5z[24:7] ~^ { _02_, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_10z[6:3], celloutsig_0_4z } ~^ celloutsig_0_10z[12:5];
  assign celloutsig_0_17z = _02_[11:3] ~^ { celloutsig_0_0z[18:14], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_16z = ~((celloutsig_1_15z & celloutsig_1_14z[1]) | celloutsig_1_11z[1]);
  assign celloutsig_0_11z = ~((celloutsig_0_1z & _03_[2]) | celloutsig_0_1z);
  assign celloutsig_0_12z = ~((celloutsig_0_11z & celloutsig_0_2z) | in_data[18]);
  assign _03_[3] = _00_;
  assign { out_data[133:128], out_data[96], out_data[35:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
