lib_name: project
cell_name: ph1
pins: [  ]
instances:
  MN1:
    lib_name: BAG_prim
    cell_name: nmos4_lvt
    instpins:
      S:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "Vout"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "Vin"
        num_bits: 1
  MP1:
    lib_name: BAG_prim
    cell_name: pmos4_lvt
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "Vout"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "Vin"
        num_bits: 1
  V0:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  Rf:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "Vout"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "Vin"
        num_bits: 1
  CL:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "Vout"
        num_bits: 1
  Cin:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "Vin"
        num_bits: 1
  I5:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I3:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I2:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I1:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I0:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  Iin:
    lib_name: analogLib
    cell_name: idc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "Vin"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
