Protel Design System Design Rule Check
PCB File : D:\Work_Files\BrahMos\OxymeterPCB.PcbDoc
Date     : 31-05-2021
Time     : 12:07:14

Processing Rule : Clearance Constraint (Gap=0.1mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (InNamedPolygon('TestPoly')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Un-Connected Pin Constraint ( (All) )
   Violation between Un-Connected Pin Constraint: Pad J3-2(-1.6mm,14.35mm) on Bottom Layer 
   Violation between Un-Connected Pin Constraint: Pad J3-3(-1.6mm,15mm) on Bottom Layer 
   Violation between Un-Connected Pin Constraint: Pad J3-4(-1.6mm,15.65mm) on Bottom Layer 
   Violation between Un-Connected Pin Constraint: Pad U2-10(27.6mm,12.8mm) on Bottom Layer 
   Violation between Un-Connected Pin Constraint: Pad U2-11(27.6mm,10.8mm) on Bottom Layer 
   Violation between Un-Connected Pin Constraint: Pad U2-12(27.6mm,8.8mm) on Bottom Layer 
   Violation between Un-Connected Pin Constraint: Pad U2-13(27.6mm,6.8mm) on Bottom Layer 
   Violation between Un-Connected Pin Constraint: Pad U2-14(27.6mm,4.8mm) on Bottom Layer 
   Violation between Un-Connected Pin Constraint: Pad U2-9(27.6mm,14.8mm) on Bottom Layer 
   Violation between Un-Connected Pin Constraint: Pad U3-7(23.45mm,13.25mm) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad U5-4(20.55mm,11.75mm) on Top Layer 
Rule Violations :11

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=5mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C10-1(25.3mm,11.54mm) on Top Layer And Pad C11-1(24.1mm,11.54mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C10-1(25.3mm,11.54mm) on Top Layer And Pad C11-2(24.1mm,10.66mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C10-2(25.3mm,10.66mm) on Top Layer And Pad C11-1(24.1mm,11.54mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C10-2(25.3mm,10.66mm) on Top Layer And Pad C11-2(24.1mm,10.66mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C1-1(4.06mm,23mm) on Bottom Layer And Pad C2-1(4.06mm,24.2mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C1-1(4.06mm,23mm) on Bottom Layer And Pad C2-2(4.94mm,24.2mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C1-2(4.94mm,23mm) on Bottom Layer And Pad C2-1(4.06mm,24.2mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C1-2(4.94mm,23mm) on Bottom Layer And Pad C2-2(4.94mm,24.2mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C12-1(19.1mm,11.54mm) on Top Layer And Pad C13-1(17.9mm,11.54mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C12-1(19.1mm,11.54mm) on Top Layer And Pad C13-2(17.9mm,10.66mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C12-2(19.1mm,10.66mm) on Top Layer And Pad C13-1(17.9mm,11.54mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C12-2(19.1mm,10.66mm) on Top Layer And Pad C13-2(17.9mm,10.66mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C18-1(-4.48mm,15.7mm) on Top Layer And Pad C19-1(-4.48mm,14.5mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C18-1(-4.48mm,15.7mm) on Top Layer And Pad C19-2(-3.6mm,14.5mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C18-2(-3.6mm,15.7mm) on Top Layer And Pad C19-1(-4.48mm,14.5mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C18-2(-3.6mm,15.7mm) on Top Layer And Pad C19-2(-3.6mm,14.5mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C4-1(5.44mm,15.9mm) on Top Layer And Pad C5-1(5.44mm,17.1mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C4-1(5.44mm,15.9mm) on Top Layer And Pad C5-2(4.56mm,17.1mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C4-2(4.56mm,15.9mm) on Top Layer And Pad C5-1(5.44mm,17.1mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C4-2(4.56mm,15.9mm) on Top Layer And Pad C5-2(4.56mm,17.1mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C6-1(21.36mm,25.8mm) on Top Layer And Pad C7-1(21.36mm,24.6mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C6-1(21.36mm,25.8mm) on Top Layer And Pad C7-2(22.24mm,24.6mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C6-2(22.24mm,25.8mm) on Top Layer And Pad C7-1(21.36mm,24.6mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C6-2(22.24mm,25.8mm) on Top Layer And Pad C7-2(22.24mm,24.6mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C8-1(27.54mm,20mm) on Top Layer And Pad C9-1(27.54mm,21.2mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C8-1(27.54mm,20mm) on Top Layer And Pad C9-2(26.66mm,21.2mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C8-2(26.66mm,20mm) on Top Layer And Pad C9-1(27.54mm,21.2mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.217mm < 0.254mm) Between Pad C8-2(26.66mm,20mm) on Top Layer And Pad C9-2(26.66mm,21.2mm) on Top Layer [Top Solder] Mask Sliver [0.217mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad J2-1(2.1mm,9.34mm) on Multi-Layer And Track (0.9mm,0.54mm)(0.9mm,10.54mm) on Top Solder [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad J2-1(2.1mm,9.34mm) on Multi-Layer And Track (0.9mm,10.54mm)(3.3mm,10.54mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad J2-1(2.1mm,9.34mm) on Multi-Layer And Track (0.9mm,10.54mm)(3.3mm,10.54mm) on Top Solder [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad J2-1(2.1mm,9.34mm) on Multi-Layer And Track (3.3mm,0.54mm)(3.3mm,10.54mm) on Top Solder [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Pad J2-2(2.1mm,6.8mm) on Multi-Layer And Track (0.9mm,0.54mm)(0.9mm,10.54mm) on Top Solder [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Pad J2-2(2.1mm,6.8mm) on Multi-Layer And Track (3.3mm,0.54mm)(3.3mm,10.54mm) on Top Solder [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad J2-3(2.1mm,4.26mm) on Multi-Layer And Track (0.9mm,0.54mm)(0.9mm,10.54mm) on Top Solder [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad J2-3(2.1mm,4.26mm) on Multi-Layer And Track (3.3mm,0.54mm)(3.3mm,10.54mm) on Top Solder [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad J2-4(2.1mm,1.72mm) on Multi-Layer And Track (0.9mm,0.54mm)(0.9mm,10.54mm) on Top Solder [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad J2-4(2.1mm,1.72mm) on Multi-Layer And Track (0.9mm,0.54mm)(3.3mm,0.54mm) on Top Solder [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad J2-4(2.1mm,1.72mm) on Multi-Layer And Track (3.3mm,0.54mm)(3.3mm,10.54mm) on Top Solder [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.133mm < 0.254mm) Between Pad J3-10(-2.7mm,12.5mm) on Multi-Layer And Pad J3-7(-1.65mm,11.275mm) on Multi-Layer [Top Solder] Mask Sliver [0.133mm] / [Bottom Solder] Mask Sliver [0.133mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.133mm < 0.254mm) Between Pad J3-11(-2.7mm,17.5mm) on Multi-Layer And Pad J3-6(-1.65mm,18.725mm) on Multi-Layer [Top Solder] Mask Sliver [0.133mm] / [Bottom Solder] Mask Sliver [0.133mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J4-1(25.1mm,27.175mm) on Top Layer And Pad J4-2(26.1mm,27.175mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad J5-1(2.1mm,19.34mm) on Multi-Layer And Track (0.9mm,10.54mm)(0.9mm,20.54mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad J5-1(2.1mm,19.34mm) on Multi-Layer And Track (0.9mm,20.54mm)(3.3mm,20.54mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad J5-1(2.1mm,19.34mm) on Multi-Layer And Track (3.3mm,10.54mm)(3.3mm,20.54mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Pad J5-2(2.1mm,16.8mm) on Multi-Layer And Track (0.9mm,10.54mm)(0.9mm,20.54mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Pad J5-2(2.1mm,16.8mm) on Multi-Layer And Track (3.3mm,10.54mm)(3.3mm,20.54mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad J5-3(2.1mm,14.26mm) on Multi-Layer And Track (0.9mm,10.54mm)(0.9mm,20.54mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad J5-3(2.1mm,14.26mm) on Multi-Layer And Track (3.3mm,10.54mm)(3.3mm,20.54mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad J5-4(2.1mm,11.72mm) on Multi-Layer And Track (0.9mm,10.54mm)(0.9mm,20.54mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad J5-4(2.1mm,11.72mm) on Multi-Layer And Track (0.9mm,10.54mm)(3.3mm,10.54mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad J5-4(2.1mm,11.72mm) on Multi-Layer And Track (0.9mm,10.54mm)(3.3mm,10.54mm) on Top Solder [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad J5-4(2.1mm,11.72mm) on Multi-Layer And Track (3.3mm,10.54mm)(3.3mm,20.54mm) on Bottom Solder [Bottom Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R10-1(26.4mm,13.2mm) on Top Layer And Pad R10-2(25.4mm,13.2mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R1-1(18.7mm,15.2mm) on Top Layer And Pad R1-2(18.7mm,14.2mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R11-1(8.4mm,24.2mm) on Bottom Layer And Pad R11-2(8.4mm,23.2mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R12-1(5.6mm,14.6mm) on Top Layer And Pad R12-2(4.6mm,14.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R13-1(11.8mm,24.2mm) on Bottom Layer And Pad R13-2(11.8mm,23.2mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R14-1(5.6mm,13.2mm) on Top Layer And Pad R14-2(4.6mm,13.2mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R15-1(15.3mm,15.2mm) on Top Layer And Pad R15-2(15.3mm,14.2mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R16-1(28.9mm,12.4mm) on Top Layer And Pad R16-2(28.9mm,11.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R17-1(13.9mm,14.2mm) on Top Layer And Pad R17-2(13.9mm,15.2mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R18-1(26.4mm,5.5mm) on Top Layer And Pad R18-2(26.4mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R19-1(29.7mm,18.7mm) on Top Layer And Pad R19-2(29.7mm,17.7mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R20-1(20.4mm,24.4mm) on Bottom Layer And Pad R20-2(20.4mm,23.4mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R2-1(12.6mm,15.1mm) on Top Layer And Pad R2-2(11.6mm,15.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R21-1(13.5mm,23.2mm) on Bottom Layer And Pad R21-2(13.5mm,24.2mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R22-1(10.1mm,23.2mm) on Bottom Layer And Pad R22-2(10.1mm,24.2mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R23-1(6.7mm,23.2mm) on Bottom Layer And Pad R23-2(6.7mm,24.2mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R3-1(24.5mm,4.5mm) on Top Layer And Pad R3-2(24.5mm,5.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R4-1(20.7mm,4.5mm) on Top Layer And Pad R4-2(20.7mm,5.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R5-1(16.7mm,15.2mm) on Top Layer And Pad R5-2(16.7mm,14.2mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R6-1(31mm,8.9mm) on Top Layer And Pad R6-2(32mm,8.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R7-1(22.6mm,4.5mm) on Top Layer And Pad R7-2(22.6mm,5.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R8-1(20.6mm,15.2mm) on Top Layer And Pad R8-2(20.6mm,14.2mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R9-1(29.8mm,21.1mm) on Top Layer And Pad R9-2(28.8mm,21.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U3-1(23.95mm,16.15mm) on Top Layer And Pad U3-9(23.2mm,14.7mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U3-2(23.45mm,16.15mm) on Top Layer And Pad U3-9(23.2mm,14.7mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U3-3(22.95mm,16.15mm) on Top Layer And Pad U3-9(23.2mm,14.7mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U3-4(22.45mm,16.15mm) on Top Layer And Pad U3-9(23.2mm,14.7mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U3-5(22.45mm,13.25mm) on Top Layer And Pad U3-9(23.2mm,14.7mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U3-6(22.95mm,13.25mm) on Top Layer And Pad U3-9(23.2mm,14.7mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U3-7(23.45mm,13.25mm) on Top Layer And Pad U3-9(23.2mm,14.7mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Pad U3-8(23.95mm,13.25mm) on Top Layer And Pad U3-9(23.2mm,14.7mm) on Top Layer [Top Solder] Mask Sliver [0.082mm]
Rule Violations :84

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (24.337mm,16.712mm) on Top Overlay And Pad U3-1(23.95mm,16.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C10-1(25.3mm,11.54mm) on Top Layer And Track (23.5mm,12.1mm)(24.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C10-1(25.3mm,11.54mm) on Top Layer And Track (24.2mm,12.1mm)(24.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C10-1(25.3mm,11.54mm) on Top Layer And Track (24.7mm,10.1mm)(24.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C10-1(25.3mm,11.54mm) on Top Layer And Track (24.7mm,10.1mm)(24.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C10-1(25.3mm,11.54mm) on Top Layer And Track (24.7mm,12.1mm)(25.9mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C10-1(25.3mm,11.54mm) on Top Layer And Track (25.4mm,12.1mm)(25.9mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C10-1(25.3mm,11.54mm) on Top Layer And Track (25.9mm,10.1mm)(25.9mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C10-2(25.3mm,10.66mm) on Top Layer And Track (23.5mm,10.1mm)(24.7mm,10.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C10-2(25.3mm,10.66mm) on Top Layer And Track (24.7mm,10.1mm)(24.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C10-2(25.3mm,10.66mm) on Top Layer And Track (24.7mm,10.1mm)(24.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C10-2(25.3mm,10.66mm) on Top Layer And Track (24.7mm,10.1mm)(25.9mm,10.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C10-2(25.3mm,10.66mm) on Top Layer And Track (25.9mm,10.1mm)(25.9mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C1-1(4.06mm,23mm) on Bottom Layer And Track (3.5mm,22.4mm)(3.5mm,22.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C1-1(4.06mm,23mm) on Bottom Layer And Track (3.5mm,22.4mm)(3.5mm,23.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C1-1(4.06mm,23mm) on Bottom Layer And Track (3.5mm,22.4mm)(5.5mm,22.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C1-1(4.06mm,23mm) on Bottom Layer And Track (3.5mm,23.6mm)(3.5mm,24.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C1-1(4.06mm,23mm) on Bottom Layer And Track (3.5mm,23.6mm)(3.5mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C1-1(4.06mm,23mm) on Bottom Layer And Track (3.5mm,23.6mm)(5.5mm,23.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C1-1(4.06mm,23mm) on Bottom Layer And Track (3.5mm,23.6mm)(5.5mm,23.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C11-1(24.1mm,11.54mm) on Top Layer And Track (23.5mm,10.1mm)(23.5mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C11-1(24.1mm,11.54mm) on Top Layer And Track (23.5mm,12.1mm)(24.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C11-1(24.1mm,11.54mm) on Top Layer And Track (24.2mm,12.1mm)(24.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C11-1(24.1mm,11.54mm) on Top Layer And Track (24.7mm,10.1mm)(24.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C11-1(24.1mm,11.54mm) on Top Layer And Track (24.7mm,10.1mm)(24.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C11-1(24.1mm,11.54mm) on Top Layer And Track (24.7mm,12.1mm)(25.9mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C11-2(24.1mm,10.66mm) on Top Layer And Track (23.5mm,10.1mm)(23.5mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C11-2(24.1mm,10.66mm) on Top Layer And Track (23.5mm,10.1mm)(24.7mm,10.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C11-2(24.1mm,10.66mm) on Top Layer And Track (24.7mm,10.1mm)(24.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C11-2(24.1mm,10.66mm) on Top Layer And Track (24.7mm,10.1mm)(24.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C11-2(24.1mm,10.66mm) on Top Layer And Track (24.7mm,10.1mm)(25.9mm,10.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C1-2(4.94mm,23mm) on Bottom Layer And Track (3.5mm,22.4mm)(5.5mm,22.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C1-2(4.94mm,23mm) on Bottom Layer And Track (3.5mm,23.6mm)(5.5mm,23.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C1-2(4.94mm,23mm) on Bottom Layer And Track (3.5mm,23.6mm)(5.5mm,23.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C1-2(4.94mm,23mm) on Bottom Layer And Track (5.5mm,22.4mm)(5.5mm,23.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C1-2(4.94mm,23mm) on Bottom Layer And Track (5.5mm,23.6mm)(5.5mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C12-1(19.1mm,11.54mm) on Top Layer And Track (17.3mm,12.1mm)(18.5mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C12-1(19.1mm,11.54mm) on Top Layer And Track (18.5mm,10.1mm)(18.5mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C12-1(19.1mm,11.54mm) on Top Layer And Track (18.5mm,10.1mm)(18.5mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C12-1(19.1mm,11.54mm) on Top Layer And Track (18.5mm,12.1mm)(19.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C12-1(19.1mm,11.54mm) on Top Layer And Track (18mm,12.1mm)(18.5mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C12-1(19.1mm,11.54mm) on Top Layer And Track (19.2mm,12.1mm)(19.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C12-1(19.1mm,11.54mm) on Top Layer And Track (19.7mm,10.1mm)(19.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C12-2(19.1mm,10.66mm) on Top Layer And Track (17.3mm,10.1mm)(18.5mm,10.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C12-2(19.1mm,10.66mm) on Top Layer And Track (18.5mm,10.1mm)(18.5mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C12-2(19.1mm,10.66mm) on Top Layer And Track (18.5mm,10.1mm)(18.5mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C12-2(19.1mm,10.66mm) on Top Layer And Track (18.5mm,10.1mm)(19.7mm,10.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C12-2(19.1mm,10.66mm) on Top Layer And Track (19.7mm,10.1mm)(19.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C13-1(17.9mm,11.54mm) on Top Layer And Track (17.3mm,10.1mm)(17.3mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C13-1(17.9mm,11.54mm) on Top Layer And Track (17.3mm,12.1mm)(18.5mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C13-1(17.9mm,11.54mm) on Top Layer And Track (18.5mm,10.1mm)(18.5mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C13-1(17.9mm,11.54mm) on Top Layer And Track (18.5mm,10.1mm)(18.5mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C13-1(17.9mm,11.54mm) on Top Layer And Track (18.5mm,12.1mm)(19.7mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C13-1(17.9mm,11.54mm) on Top Layer And Track (18mm,12.1mm)(18.5mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C13-2(17.9mm,10.66mm) on Top Layer And Track (17.3mm,10.1mm)(17.3mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C13-2(17.9mm,10.66mm) on Top Layer And Track (17.3mm,10.1mm)(18.5mm,10.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C13-2(17.9mm,10.66mm) on Top Layer And Track (18.5mm,10.1mm)(18.5mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C13-2(17.9mm,10.66mm) on Top Layer And Track (18.5mm,10.1mm)(18.5mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C13-2(17.9mm,10.66mm) on Top Layer And Track (18.5mm,10.1mm)(19.7mm,10.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C14-1(27.54mm,19.9mm) on Bottom Layer And Track (26.1mm,19.3mm)(28.1mm,19.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C14-1(27.54mm,19.9mm) on Bottom Layer And Track (26.1mm,20.5mm)(28.1mm,20.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C14-1(27.54mm,19.9mm) on Bottom Layer And Track (26.1mm,20.6mm)(28.1mm,20.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C14-1(27.54mm,19.9mm) on Bottom Layer And Track (28.1mm,19.3mm)(28.1mm,20.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C14-1(27.54mm,19.9mm) on Bottom Layer And Track (28.1mm,20mm)(28.1mm,20.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C14-2(26.66mm,19.9mm) on Bottom Layer And Track (26.1mm,19.3mm)(26.1mm,20.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C14-2(26.66mm,19.9mm) on Bottom Layer And Track (26.1mm,19.3mm)(28.1mm,19.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C14-2(26.66mm,19.9mm) on Bottom Layer And Track (26.1mm,20.5mm)(28.1mm,20.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C14-2(26.66mm,19.9mm) on Bottom Layer And Track (26.1mm,20.6mm)(28.1mm,20.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C15-1(27.54mm,21.2mm) on Bottom Layer And Track (26.1mm,20.5mm)(28.1mm,20.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C15-1(27.54mm,21.2mm) on Bottom Layer And Track (26.1mm,20.6mm)(28.1mm,20.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C15-1(27.54mm,21.2mm) on Bottom Layer And Track (26.1mm,21.8mm)(28.1mm,21.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C15-1(27.54mm,21.2mm) on Bottom Layer And Track (28.1mm,20.6mm)(28.1mm,21.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C15-1(27.54mm,21.2mm) on Bottom Layer And Track (28.1mm,21.3mm)(28.1mm,21.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C15-2(26.66mm,21.2mm) on Bottom Layer And Track (26.1mm,20.5mm)(28.1mm,20.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C15-2(26.66mm,21.2mm) on Bottom Layer And Track (26.1mm,20.6mm)(26.1mm,21.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C15-2(26.66mm,21.2mm) on Bottom Layer And Track (26.1mm,20.6mm)(28.1mm,20.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C15-2(26.66mm,21.2mm) on Bottom Layer And Track (26.1mm,21.8mm)(28.1mm,21.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C18-1(-4.48mm,15.7mm) on Top Layer And Track (-5.04mm,13.9mm)(-5.04mm,15.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C18-1(-4.48mm,15.7mm) on Top Layer And Track (-5.04mm,14.6mm)(-5.04mm,15.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C18-1(-4.48mm,15.7mm) on Top Layer And Track (-5.04mm,15.1mm)(-3.04mm,15.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C18-1(-4.48mm,15.7mm) on Top Layer And Track (-5.04mm,15.1mm)(-3.04mm,15.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C18-1(-4.48mm,15.7mm) on Top Layer And Track (-5.04mm,15.1mm)(-5.04mm,16.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C18-1(-4.48mm,15.7mm) on Top Layer And Track (-5.04mm,15.8mm)(-5.04mm,16.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C18-1(-4.48mm,15.7mm) on Top Layer And Track (-5.04mm,16.3mm)(-3.04mm,16.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C18-2(-3.6mm,15.7mm) on Top Layer And Track (-3.04mm,13.9mm)(-3.04mm,15.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C18-2(-3.6mm,15.7mm) on Top Layer And Track (-3.04mm,15.1mm)(-3.04mm,16.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C18-2(-3.6mm,15.7mm) on Top Layer And Track (-5.04mm,15.1mm)(-3.04mm,15.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C18-2(-3.6mm,15.7mm) on Top Layer And Track (-5.04mm,15.1mm)(-3.04mm,15.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C18-2(-3.6mm,15.7mm) on Top Layer And Track (-5.04mm,16.3mm)(-3.04mm,16.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C19-1(-4.48mm,14.5mm) on Top Layer And Track (-14.5mm,15mm)(35.2mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C19-1(-4.48mm,14.5mm) on Top Layer And Track (-5.04mm,13.9mm)(-3.04mm,13.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C19-1(-4.48mm,14.5mm) on Top Layer And Track (-5.04mm,13.9mm)(-5.04mm,15.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C19-1(-4.48mm,14.5mm) on Top Layer And Track (-5.04mm,14.6mm)(-5.04mm,15.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C19-1(-4.48mm,14.5mm) on Top Layer And Track (-5.04mm,15.1mm)(-3.04mm,15.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C19-1(-4.48mm,14.5mm) on Top Layer And Track (-5.04mm,15.1mm)(-3.04mm,15.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C19-1(-4.48mm,14.5mm) on Top Layer And Track (-5.04mm,15.1mm)(-5.04mm,16.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad C19-2(-3.6mm,14.5mm) on Top Layer And Track (-14.5mm,15mm)(35.2mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C19-2(-3.6mm,14.5mm) on Top Layer And Track (-3.04mm,13.9mm)(-3.04mm,15.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C19-2(-3.6mm,14.5mm) on Top Layer And Track (-3.04mm,15.1mm)(-3.04mm,16.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C19-2(-3.6mm,14.5mm) on Top Layer And Track (-5.04mm,13.9mm)(-3.04mm,13.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C19-2(-3.6mm,14.5mm) on Top Layer And Track (-5.04mm,15.1mm)(-3.04mm,15.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C19-2(-3.6mm,14.5mm) on Top Layer And Track (-5.04mm,15.1mm)(-3.04mm,15.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C2-1(4.06mm,24.2mm) on Bottom Layer And Track (3.5mm,22.4mm)(3.5mm,23.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C2-1(4.06mm,24.2mm) on Bottom Layer And Track (3.5mm,23.6mm)(3.5mm,24.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C2-1(4.06mm,24.2mm) on Bottom Layer And Track (3.5mm,23.6mm)(3.5mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C2-1(4.06mm,24.2mm) on Bottom Layer And Track (3.5mm,23.6mm)(5.5mm,23.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C2-1(4.06mm,24.2mm) on Bottom Layer And Track (3.5mm,23.6mm)(5.5mm,23.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C2-1(4.06mm,24.2mm) on Bottom Layer And Track (3.5mm,24.8mm)(5.5mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C2-2(4.94mm,24.2mm) on Bottom Layer And Track (3.5mm,23.6mm)(5.5mm,23.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C2-2(4.94mm,24.2mm) on Bottom Layer And Track (3.5mm,23.6mm)(5.5mm,23.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C2-2(4.94mm,24.2mm) on Bottom Layer And Track (3.5mm,24.8mm)(5.5mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C2-2(4.94mm,24.2mm) on Bottom Layer And Track (5.5mm,22.4mm)(5.5mm,23.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C2-2(4.94mm,24.2mm) on Bottom Layer And Track (5.5mm,23.6mm)(5.5mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C3-1(11.76mm,13.7mm) on Top Layer And Track (11.2mm,13.1mm)(11.2mm,14.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C3-1(11.76mm,13.7mm) on Top Layer And Track (11.2mm,13.1mm)(13.2mm,13.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C3-1(11.76mm,13.7mm) on Top Layer And Track (11.2mm,13.8mm)(11.2mm,14.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C3-1(11.76mm,13.7mm) on Top Layer And Track (11.2mm,14.3mm)(13.2mm,14.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C3-1(11.76mm,13.7mm) on Top Layer And Track (11mm,14.4mm)(13.2mm,14.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C3-2(12.64mm,13.7mm) on Top Layer And Track (11.2mm,13.1mm)(13.2mm,13.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C3-2(12.64mm,13.7mm) on Top Layer And Track (11.2mm,14.3mm)(13.2mm,14.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C3-2(12.64mm,13.7mm) on Top Layer And Track (11mm,14.4mm)(13.2mm,14.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C3-2(12.64mm,13.7mm) on Top Layer And Track (13.2mm,13.1mm)(13.2mm,14.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C3-2(12.64mm,13.7mm) on Top Layer And Track (13.2mm,13.6mm)(13.2mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C3-2(12.64mm,13.7mm) on Top Layer And Track (13.2mm,13.6mm)(13.6mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C4-1(5.44mm,15.9mm) on Top Layer And Track (4mm,15.3mm)(6.2mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C4-1(5.44mm,15.9mm) on Top Layer And Track (4mm,15.3mm)(6mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C4-1(5.44mm,15.9mm) on Top Layer And Track (4mm,16.5mm)(6mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C4-1(5.44mm,15.9mm) on Top Layer And Track (4mm,16.5mm)(6mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C4-1(5.44mm,15.9mm) on Top Layer And Track (6mm,15.3mm)(6mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C4-1(5.44mm,15.9mm) on Top Layer And Track (6mm,15.3mm)(6mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C4-1(5.44mm,15.9mm) on Top Layer And Track (6mm,16.5mm)(6mm,17.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C4-1(5.44mm,15.9mm) on Top Layer And Track (6mm,16.5mm)(6mm,17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C4-2(4.56mm,15.9mm) on Top Layer And Track (4mm,13.9mm)(4mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C4-2(4.56mm,15.9mm) on Top Layer And Track (4mm,15.3mm)(4mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C4-2(4.56mm,15.9mm) on Top Layer And Track (4mm,15.3mm)(6.2mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C4-2(4.56mm,15.9mm) on Top Layer And Track (4mm,15.3mm)(6mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C4-2(4.56mm,15.9mm) on Top Layer And Track (4mm,16.5mm)(4mm,17.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C4-2(4.56mm,15.9mm) on Top Layer And Track (4mm,16.5mm)(6mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C4-2(4.56mm,15.9mm) on Top Layer And Track (4mm,16.5mm)(6mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C5-1(5.44mm,17.1mm) on Top Layer And Track (4mm,16.5mm)(6mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C5-1(5.44mm,17.1mm) on Top Layer And Track (4mm,16.5mm)(6mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C5-1(5.44mm,17.1mm) on Top Layer And Track (4mm,17.7mm)(6mm,17.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C5-1(5.44mm,17.1mm) on Top Layer And Track (6mm,15.3mm)(6mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C5-1(5.44mm,17.1mm) on Top Layer And Track (6mm,16.5mm)(6mm,17.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C5-1(5.44mm,17.1mm) on Top Layer And Track (6mm,16.5mm)(6mm,17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C5-2(4.56mm,17.1mm) on Top Layer And Track (4mm,15.3mm)(4mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C5-2(4.56mm,17.1mm) on Top Layer And Track (4mm,16.5mm)(4mm,17.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C5-2(4.56mm,17.1mm) on Top Layer And Track (4mm,16.5mm)(6mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C5-2(4.56mm,17.1mm) on Top Layer And Track (4mm,16.5mm)(6mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C5-2(4.56mm,17.1mm) on Top Layer And Track (4mm,17.7mm)(6mm,17.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C6-1(21.36mm,25.8mm) on Top Layer And Track (20.8mm,24.7mm)(20.8mm,25.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C6-1(21.36mm,25.8mm) on Top Layer And Track (20.8mm,24mm)(20.8mm,25.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C6-1(21.36mm,25.8mm) on Top Layer And Track (20.8mm,25.2mm)(20.8mm,26.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C6-1(21.36mm,25.8mm) on Top Layer And Track (20.8mm,25.2mm)(22.8mm,25.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C6-1(21.36mm,25.8mm) on Top Layer And Track (20.8mm,25.2mm)(22.8mm,25.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C6-1(21.36mm,25.8mm) on Top Layer And Track (20.8mm,25.9mm)(20.8mm,26.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C6-1(21.36mm,25.8mm) on Top Layer And Track (20.8mm,26.4mm)(22.8mm,26.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C6-2(22.24mm,25.8mm) on Top Layer And Track (20.8mm,25.2mm)(22.8mm,25.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C6-2(22.24mm,25.8mm) on Top Layer And Track (20.8mm,25.2mm)(22.8mm,25.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C6-2(22.24mm,25.8mm) on Top Layer And Track (20.8mm,26.4mm)(22.8mm,26.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C6-2(22.24mm,25.8mm) on Top Layer And Track (22.8mm,24mm)(22.8mm,25.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C6-2(22.24mm,25.8mm) on Top Layer And Track (22.8mm,25.2mm)(22.8mm,26.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C7-1(21.36mm,24.6mm) on Top Layer And Track (20.8mm,24.7mm)(20.8mm,25.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C7-1(21.36mm,24.6mm) on Top Layer And Track (20.8mm,24mm)(20.8mm,25.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C7-1(21.36mm,24.6mm) on Top Layer And Track (20.8mm,24mm)(22.8mm,24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C7-1(21.36mm,24.6mm) on Top Layer And Track (20.8mm,25.2mm)(20.8mm,26.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C7-1(21.36mm,24.6mm) on Top Layer And Track (20.8mm,25.2mm)(22.8mm,25.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C7-1(21.36mm,24.6mm) on Top Layer And Track (20.8mm,25.2mm)(22.8mm,25.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C7-2(22.24mm,24.6mm) on Top Layer And Track (20.8mm,24mm)(22.8mm,24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C7-2(22.24mm,24.6mm) on Top Layer And Track (20.8mm,25.2mm)(22.8mm,25.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C7-2(22.24mm,24.6mm) on Top Layer And Track (20.8mm,25.2mm)(22.8mm,25.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C7-2(22.24mm,24.6mm) on Top Layer And Track (22.8mm,24mm)(22.8mm,25.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C7-2(22.24mm,24.6mm) on Top Layer And Track (22.8mm,25.2mm)(22.8mm,26.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C8-1(27.54mm,20mm) on Top Layer And Track (26.1mm,19.4mm)(28.1mm,19.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C8-1(27.54mm,20mm) on Top Layer And Track (26.1mm,20.6mm)(28.1mm,20.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C8-1(27.54mm,20mm) on Top Layer And Track (26.1mm,20.6mm)(28.1mm,20.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C8-1(27.54mm,20mm) on Top Layer And Track (28.1mm,19.4mm)(28.1mm,19.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C8-1(27.54mm,20mm) on Top Layer And Track (28.1mm,19.4mm)(28.1mm,20.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C8-1(27.54mm,20mm) on Top Layer And Track (28.1mm,20.6mm)(28.1mm,21.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C8-1(27.54mm,20mm) on Top Layer And Track (28.1mm,20.6mm)(28.1mm,21.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C8-1(27.54mm,20mm) on Top Layer And Track (28.2mm,20.4mm)(28.2mm,21.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C8-1(27.54mm,20mm) on Top Layer And Track (28.2mm,20.4mm)(30.4mm,20.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C8-2(26.66mm,20mm) on Top Layer And Track (26.1mm,19.4mm)(26.1mm,20.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C8-2(26.66mm,20mm) on Top Layer And Track (26.1mm,19.4mm)(28.1mm,19.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C8-2(26.66mm,20mm) on Top Layer And Track (26.1mm,20.6mm)(26.1mm,21.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C8-2(26.66mm,20mm) on Top Layer And Track (26.1mm,20.6mm)(28.1mm,20.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C8-2(26.66mm,20mm) on Top Layer And Track (26.1mm,20.6mm)(28.1mm,20.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C9-1(27.54mm,21.2mm) on Top Layer And Track (26.1mm,20.6mm)(28.1mm,20.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C9-1(27.54mm,21.2mm) on Top Layer And Track (26.1mm,20.6mm)(28.1mm,20.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C9-1(27.54mm,21.2mm) on Top Layer And Track (26.1mm,21.8mm)(28.1mm,21.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C9-1(27.54mm,21.2mm) on Top Layer And Track (28.1mm,19.4mm)(28.1mm,20.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C9-1(27.54mm,21.2mm) on Top Layer And Track (28.1mm,20.6mm)(28.1mm,21.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C9-1(27.54mm,21.2mm) on Top Layer And Track (28.1mm,20.6mm)(28.1mm,21.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C9-1(27.54mm,21.2mm) on Top Layer And Track (28.2mm,20.4mm)(28.2mm,21.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C9-2(26.66mm,21.2mm) on Top Layer And Track (26.1mm,19.4mm)(26.1mm,20.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C9-2(26.66mm,21.2mm) on Top Layer And Track (26.1mm,20.6mm)(26.1mm,21.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C9-2(26.66mm,21.2mm) on Top Layer And Track (26.1mm,20.6mm)(28.1mm,20.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C9-2(26.66mm,21.2mm) on Top Layer And Track (26.1mm,20.6mm)(28.1mm,20.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad C9-2(26.66mm,21.2mm) on Top Layer And Track (26.1mm,21.8mm)(28.1mm,21.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D1-1(31.55mm,8.8mm) on Bottom Layer And Track (30.978mm,8.038mm)(33.899mm,8.038mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D1-1(31.55mm,8.8mm) on Bottom Layer And Track (30.978mm,9.562mm)(33.899mm,9.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D1-2(33.2mm,8.8mm) on Bottom Layer And Track (30.978mm,8.038mm)(33.899mm,8.038mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D1-2(33.2mm,8.8mm) on Bottom Layer And Track (30.978mm,9.562mm)(33.899mm,9.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D1-2(33.2mm,8.8mm) on Bottom Layer And Track (33.899mm,8.038mm)(33.899mm,9.562mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D2-1(31.575mm,21.1mm) on Bottom Layer And Track (31.003mm,20.338mm)(33.924mm,20.338mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D2-1(31.575mm,21.1mm) on Bottom Layer And Track (31.003mm,21.862mm)(33.924mm,21.862mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D2-2(33.225mm,21.1mm) on Bottom Layer And Track (31.003mm,20.338mm)(33.924mm,20.338mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D2-2(33.225mm,21.1mm) on Bottom Layer And Track (31.003mm,21.862mm)(33.924mm,21.862mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad D2-2(33.225mm,21.1mm) on Bottom Layer And Track (33.924mm,20.338mm)(33.924mm,21.862mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J1-1(18.9mm,4.5mm) on Top Layer And Track (18.1mm,3.9mm)(18.1mm,6.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J1-1(18.9mm,4.5mm) on Top Layer And Track (18.1mm,3.9mm)(19.7mm,3.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J1-1(18.9mm,4.5mm) on Top Layer And Track (19.7mm,3.9mm)(19.7mm,6.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J1-2(18.9mm,5.77mm) on Top Layer And Track (18.1mm,3.9mm)(18.1mm,6.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad J1-2(18.9mm,5.77mm) on Top Layer And Track (18.1mm,6.4mm)(19.7mm,6.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J1-2(18.9mm,5.77mm) on Top Layer And Track (19.7mm,3.9mm)(19.7mm,6.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J1-2(18.9mm,5.77mm) on Top Layer And Track (19.7mm,6mm)(19.7mm,6.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J2-1(2.1mm,9.34mm) on Multi-Layer And Track (0.9mm,0.54mm)(0.9mm,9.34mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J2-1(2.1mm,9.34mm) on Multi-Layer And Track (0.9mm,10.54mm)(3.3mm,10.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J2-1(2.1mm,9.34mm) on Multi-Layer And Track (0.9mm,10.54mm)(3.3mm,10.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J2-1(2.1mm,9.34mm) on Multi-Layer And Track (0.9mm,9.34mm)(0.9mm,10.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad J2-1(2.1mm,9.34mm) on Multi-Layer And Track (3.16mm,7mm)(3.16mm,22.175mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J2-1(2.1mm,9.34mm) on Multi-Layer And Track (3.3mm,0.54mm)(3.3mm,10.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J2-2(2.1mm,6.8mm) on Multi-Layer And Track (0.9mm,0.54mm)(0.9mm,9.34mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad J2-2(2.1mm,6.8mm) on Multi-Layer And Track (3.16mm,7mm)(22.16mm,7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad J2-2(2.1mm,6.8mm) on Multi-Layer And Track (3.16mm,7mm)(3.16mm,22.175mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J2-2(2.1mm,6.8mm) on Multi-Layer And Track (3.3mm,0.54mm)(3.3mm,10.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J2-3(2.1mm,4.26mm) on Multi-Layer And Track (0.9mm,0.54mm)(0.9mm,9.34mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J2-3(2.1mm,4.26mm) on Multi-Layer And Track (3.3mm,0.54mm)(3.3mm,10.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J2-4(2.1mm,1.72mm) on Multi-Layer And Track (0.9mm,0.54mm)(0.9mm,9.34mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad J2-4(2.1mm,1.72mm) on Multi-Layer And Track (0.9mm,0.54mm)(3.3mm,0.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J2-4(2.1mm,1.72mm) on Multi-Layer And Track (3.3mm,0.54mm)(3.3mm,10.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J3-1(-1.6mm,13.7mm) on Bottom Layer And Track (-1.2mm,12.2mm)(-1.2mm,13.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad J3-5(-1.6mm,16.3mm) on Bottom Layer And Track (-1.2mm,16.8mm)(-1.2mm,17.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad J3-6(-1.65mm,18.725mm) on Multi-Layer And Track (-1.2mm,16.8mm)(-1.2mm,17.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad J3-6(-1.65mm,18.725mm) on Multi-Layer And Track (-4.4mm,19mm)(-2.8mm,19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Pad J3-7(-1.65mm,11.275mm) on Multi-Layer And Track (-1.2mm,12.2mm)(-1.2mm,13.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad J3-7(-1.65mm,11.275mm) on Multi-Layer And Track (-4.4mm,11mm)(-2.8mm,11mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad J3-8(-5.45mm,11.125mm) on Multi-Layer And Track (-4.4mm,11mm)(-2.8mm,11mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad J3-8(-5.45mm,11.125mm) on Multi-Layer And Track (-7.9mm,11mm)(-6.5mm,11mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad J3-9(-5.45mm,18.875mm) on Multi-Layer And Track (-4.4mm,19mm)(-2.8mm,19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad J3-9(-5.45mm,18.875mm) on Multi-Layer And Track (-7.9mm,19mm)(-6.6mm,19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad J4-1(25.1mm,27.175mm) on Top Layer And Track (23.6mm,26.85mm)(24.455mm,26.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad J4-2(26.1mm,27.175mm) on Top Layer And Track (26.7mm,26.85mm)(27.6mm,26.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad J4-2(26.1mm,27.175mm) on Top Layer And Track (26.7mm,27.9mm)(27.3mm,27.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad J4-4(27.4mm,23.3mm) on Top Layer And Track (27.6mm,24.503mm)(27.6mm,26.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J5-1(2.1mm,19.34mm) on Multi-Layer And Track (0.9mm,10.54mm)(0.9mm,20.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J5-1(2.1mm,19.34mm) on Multi-Layer And Track (0.9mm,20.54mm)(3.3mm,20.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad J5-1(2.1mm,19.34mm) on Multi-Layer And Track (3.16mm,19.4mm)(22.16mm,19.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad J5-1(2.1mm,19.34mm) on Multi-Layer And Track (3.16mm,7mm)(3.16mm,22.175mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J5-1(2.1mm,19.34mm) on Multi-Layer And Track (3.3mm,10.54mm)(3.3mm,19.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J5-1(2.1mm,19.34mm) on Multi-Layer And Track (3.3mm,19.34mm)(3.3mm,20.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J5-2(2.1mm,16.8mm) on Multi-Layer And Track (0.9mm,10.54mm)(0.9mm,20.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad J5-2(2.1mm,16.8mm) on Multi-Layer And Track (3.16mm,7mm)(3.16mm,22.175mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J5-2(2.1mm,16.8mm) on Multi-Layer And Track (3.3mm,10.54mm)(3.3mm,19.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J5-3(2.1mm,14.26mm) on Multi-Layer And Track (0.9mm,10.54mm)(0.9mm,20.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J5-3(2.1mm,14.26mm) on Multi-Layer And Track (-14.5mm,15mm)(35.2mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad J5-3(2.1mm,14.26mm) on Multi-Layer And Track (3.16mm,7mm)(3.16mm,22.175mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J5-3(2.1mm,14.26mm) on Multi-Layer And Track (3.3mm,10.54mm)(3.3mm,19.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J5-4(2.1mm,11.72mm) on Multi-Layer And Track (0.9mm,10.54mm)(0.9mm,20.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad J5-4(2.1mm,11.72mm) on Multi-Layer And Track (0.9mm,10.54mm)(3.3mm,10.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad J5-4(2.1mm,11.72mm) on Multi-Layer And Track (0.9mm,10.54mm)(3.3mm,10.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad J5-4(2.1mm,11.72mm) on Multi-Layer And Track (3.16mm,7mm)(3.16mm,22.175mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J5-4(2.1mm,11.72mm) on Multi-Layer And Track (3.3mm,10.54mm)(3.3mm,19.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-D(29.01mm,15mm) on Top Layer And Track (-14.5mm,15mm)(35.2mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R10-1(26.4mm,13.2mm) on Top Layer And Track (24.8mm,12.5mm)(27mm,12.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R10-1(26.4mm,13.2mm) on Top Layer And Track (24.8mm,13.9mm)(27mm,13.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(26.4mm,13.2mm) on Top Layer And Track (27mm,12.5mm)(27mm,12.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(26.4mm,13.2mm) on Top Layer And Track (27mm,12.9mm)(27mm,13.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(25.4mm,13.2mm) on Top Layer And Track (24.8mm,12.5mm)(24.8mm,13.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R10-2(25.4mm,13.2mm) on Top Layer And Track (24.8mm,12.5mm)(27mm,12.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R10-2(25.4mm,13.2mm) on Top Layer And Track (24.8mm,13.9mm)(27mm,13.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(18.7mm,15.2mm) on Top Layer And Track (-14.5mm,15mm)(35.2mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R1-1(18.7mm,15.2mm) on Top Layer And Track (18mm,13.6mm)(18mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(18.7mm,15.2mm) on Top Layer And Track (18mm,15.8mm)(19mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R1-1(18.7mm,15.2mm) on Top Layer And Track (19.4mm,13.6mm)(19.4mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-1(18.7mm,15.2mm) on Top Layer And Track (19mm,15.8mm)(19.4mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R11-1(8.4mm,24.2mm) on Bottom Layer And Track (7.7mm,22.6mm)(7.7mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(8.4mm,24.2mm) on Bottom Layer And Track (7.7mm,24.8mm)(8.1mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(8.4mm,24.2mm) on Bottom Layer And Track (8.1mm,24.8mm)(9.1mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R11-1(8.4mm,24.2mm) on Bottom Layer And Track (9.1mm,22.6mm)(9.1mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R11-2(8.4mm,23.2mm) on Bottom Layer And Track (7.7mm,22.6mm)(7.7mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(8.4mm,23.2mm) on Bottom Layer And Track (7.7mm,22.6mm)(9.1mm,22.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R11-2(8.4mm,23.2mm) on Bottom Layer And Track (9.1mm,22.6mm)(9.1mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R1-2(18.7mm,14.2mm) on Top Layer And Track (18mm,13.6mm)(18mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(18.7mm,14.2mm) on Top Layer And Track (18mm,13.6mm)(19.4mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R1-2(18.7mm,14.2mm) on Top Layer And Track (19.4mm,13.6mm)(19.4mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-1(5.6mm,14.6mm) on Top Layer And Track (-14.5mm,15mm)(35.2mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R12-1(5.6mm,14.6mm) on Top Layer And Track (4mm,13.9mm)(6.2mm,13.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R12-1(5.6mm,14.6mm) on Top Layer And Track (4mm,13.9mm)(6.2mm,13.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R12-1(5.6mm,14.6mm) on Top Layer And Track (4mm,15.3mm)(6.2mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R12-1(5.6mm,14.6mm) on Top Layer And Track (4mm,15.3mm)(6mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(5.6mm,14.6mm) on Top Layer And Track (6.2mm,13.9mm)(6.2mm,14.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(5.6mm,14.6mm) on Top Layer And Track (6.2mm,14.3mm)(6.2mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad R12-1(5.6mm,14.6mm) on Top Layer And Track (6mm,15.3mm)(6mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad R12-1(5.6mm,14.6mm) on Top Layer And Track (6mm,15.3mm)(6mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-2(4.6mm,14.6mm) on Top Layer And Track (-14.5mm,15mm)(35.2mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(4.6mm,14.6mm) on Top Layer And Track (4mm,13.9mm)(4mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R12-2(4.6mm,14.6mm) on Top Layer And Track (4mm,13.9mm)(6.2mm,13.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R12-2(4.6mm,14.6mm) on Top Layer And Track (4mm,13.9mm)(6.2mm,13.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R12-2(4.6mm,14.6mm) on Top Layer And Track (4mm,15.3mm)(6.2mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R12-2(4.6mm,14.6mm) on Top Layer And Track (4mm,15.3mm)(6mm,15.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R13-1(11.8mm,24.2mm) on Bottom Layer And Track (11.1mm,22.6mm)(11.1mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(11.8mm,24.2mm) on Bottom Layer And Track (11.1mm,24.8mm)(11.5mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-1(11.8mm,24.2mm) on Bottom Layer And Track (11.5mm,24.8mm)(12.5mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R13-1(11.8mm,24.2mm) on Bottom Layer And Track (12.5mm,22.6mm)(12.5mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R13-2(11.8mm,23.2mm) on Bottom Layer And Track (11.1mm,22.6mm)(11.1mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R13-2(11.8mm,23.2mm) on Bottom Layer And Track (11.1mm,22.6mm)(12.5mm,22.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R13-2(11.8mm,23.2mm) on Bottom Layer And Track (12.5mm,22.6mm)(12.5mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R14-1(5.6mm,13.2mm) on Top Layer And Track (4mm,12.5mm)(6.2mm,12.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R14-1(5.6mm,13.2mm) on Top Layer And Track (4mm,13.9mm)(6.2mm,13.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R14-1(5.6mm,13.2mm) on Top Layer And Track (4mm,13.9mm)(6.2mm,13.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(5.6mm,13.2mm) on Top Layer And Track (6.2mm,12.5mm)(6.2mm,12.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-1(5.6mm,13.2mm) on Top Layer And Track (6.2mm,12.9mm)(6.2mm,13.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R14-2(4.6mm,13.2mm) on Top Layer And Track (4mm,12.5mm)(4mm,13.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R14-2(4.6mm,13.2mm) on Top Layer And Track (4mm,12.5mm)(6.2mm,12.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R14-2(4.6mm,13.2mm) on Top Layer And Track (4mm,13.9mm)(6.2mm,13.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R14-2(4.6mm,13.2mm) on Top Layer And Track (4mm,13.9mm)(6.2mm,13.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-1(15.3mm,15.2mm) on Top Layer And Track (-14.5mm,15mm)(35.2mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R15-1(15.3mm,15.2mm) on Top Layer And Track (14.6mm,13.6mm)(14.6mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R15-1(15.3mm,15.2mm) on Top Layer And Track (14.6mm,13.6mm)(14.6mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(15.3mm,15.2mm) on Top Layer And Track (14.6mm,15.8mm)(15.6mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-1(15.3mm,15.2mm) on Top Layer And Track (15.6mm,15.8mm)(16mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R15-1(15.3mm,15.2mm) on Top Layer And Track (16mm,13.6mm)(16mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R15-1(15.3mm,15.2mm) on Top Layer And Track (16mm,13.6mm)(16mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R15-2(15.3mm,14.2mm) on Top Layer And Track (14.6mm,13.6mm)(14.6mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R15-2(15.3mm,14.2mm) on Top Layer And Track (14.6mm,13.6mm)(14.6mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R15-2(15.3mm,14.2mm) on Top Layer And Track (14.6mm,13.6mm)(16mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R15-2(15.3mm,14.2mm) on Top Layer And Track (16mm,13.6mm)(16mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R15-2(15.3mm,14.2mm) on Top Layer And Track (16mm,13.6mm)(16mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R16-1(28.9mm,12.4mm) on Top Layer And Track (28.2mm,10.8mm)(28.2mm,13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-1(28.9mm,12.4mm) on Top Layer And Track (28.2mm,13mm)(29.2mm,13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-1(28.9mm,12.4mm) on Top Layer And Track (29.2mm,13mm)(29.6mm,13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R16-1(28.9mm,12.4mm) on Top Layer And Track (29.6mm,10.8mm)(29.6mm,13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R16-2(28.9mm,11.4mm) on Top Layer And Track (28.2mm,10.8mm)(28.2mm,13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R16-2(28.9mm,11.4mm) on Top Layer And Track (28.2mm,10.8mm)(29.6mm,10.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R16-2(28.9mm,11.4mm) on Top Layer And Track (29.6mm,10.8mm)(29.6mm,13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R17-1(13.9mm,14.2mm) on Top Layer And Track (11.2mm,14.3mm)(13.2mm,14.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R17-1(13.9mm,14.2mm) on Top Layer And Track (11mm,14.4mm)(13.2mm,14.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R17-1(13.9mm,14.2mm) on Top Layer And Track (13.2mm,13.1mm)(13.2mm,14.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R17-1(13.9mm,14.2mm) on Top Layer And Track (13.2mm,13.6mm)(13.2mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(13.9mm,14.2mm) on Top Layer And Track (13.2mm,13.6mm)(13.6mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R17-1(13.9mm,14.2mm) on Top Layer And Track (13.2mm,14.4mm)(13.2mm,14.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(13.9mm,14.2mm) on Top Layer And Track (13.6mm,13.6mm)(14.6mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R17-1(13.9mm,14.2mm) on Top Layer And Track (14.6mm,13.6mm)(14.6mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R17-1(13.9mm,14.2mm) on Top Layer And Track (14.6mm,13.6mm)(14.6mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R17-2(13.9mm,15.2mm) on Top Layer And Track (13.2mm,13.6mm)(13.2mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad R17-2(13.9mm,15.2mm) on Top Layer And Track (13.2mm,14.4mm)(13.2mm,14.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R17-2(13.9mm,15.2mm) on Top Layer And Track (13.2mm,14.8mm)(13.2mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(13.9mm,15.2mm) on Top Layer And Track (13.2mm,15.8mm)(14.6mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R17-2(13.9mm,15.2mm) on Top Layer And Track (-14.5mm,15mm)(35.2mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R17-2(13.9mm,15.2mm) on Top Layer And Track (14.6mm,13.6mm)(14.6mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R17-2(13.9mm,15.2mm) on Top Layer And Track (14.6mm,13.6mm)(14.6mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R18-1(26.4mm,5.5mm) on Top Layer And Track (25.7mm,3.9mm)(25.7mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(26.4mm,5.5mm) on Top Layer And Track (25.7mm,6.1mm)(26.7mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(26.4mm,5.5mm) on Top Layer And Track (26.7mm,6.1mm)(27.1mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R18-1(26.4mm,5.5mm) on Top Layer And Track (27.1mm,3.9mm)(27.1mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R18-2(26.4mm,4.5mm) on Top Layer And Track (25.7mm,3.9mm)(25.7mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(26.4mm,4.5mm) on Top Layer And Track (25.7mm,3.9mm)(27.1mm,3.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R18-2(26.4mm,4.5mm) on Top Layer And Track (27.1mm,3.9mm)(27.1mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R19-1(29.7mm,18.7mm) on Top Layer And Track (29mm,17.1mm)(29mm,19.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(29.7mm,18.7mm) on Top Layer And Track (29mm,19.3mm)(30mm,19.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R19-1(29.7mm,18.7mm) on Top Layer And Track (30.4mm,17.1mm)(30.4mm,19.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(29.7mm,18.7mm) on Top Layer And Track (30mm,19.3mm)(30.4mm,19.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R19-2(29.7mm,17.7mm) on Top Layer And Track (29mm,17.1mm)(29mm,19.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(29.7mm,17.7mm) on Top Layer And Track (29mm,17.1mm)(30.4mm,17.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R19-2(29.7mm,17.7mm) on Top Layer And Track (30.4mm,17.1mm)(30.4mm,19.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R20-1(20.4mm,24.4mm) on Bottom Layer And Track (19.7mm,22.8mm)(19.7mm,25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(20.4mm,24.4mm) on Bottom Layer And Track (19.7mm,25mm)(20.1mm,25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-1(20.4mm,24.4mm) on Bottom Layer And Track (20.1mm,25mm)(21.1mm,25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R20-1(20.4mm,24.4mm) on Bottom Layer And Track (21.1mm,22.8mm)(21.1mm,25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R20-2(20.4mm,23.4mm) on Bottom Layer And Track (19.7mm,22.8mm)(19.7mm,25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R20-2(20.4mm,23.4mm) on Bottom Layer And Track (19.7mm,22.8mm)(21.1mm,22.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R20-2(20.4mm,23.4mm) on Bottom Layer And Track (21.1mm,22.8mm)(21.1mm,25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R2-1(12.6mm,15.1mm) on Top Layer And Track (11mm,14.4mm)(13.2mm,14.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R2-1(12.6mm,15.1mm) on Top Layer And Track (11mm,15.8mm)(13.2mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(12.6mm,15.1mm) on Top Layer And Track (13.2mm,13.6mm)(13.2mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(12.6mm,15.1mm) on Top Layer And Track (13.2mm,14.4mm)(13.2mm,14.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-1(12.6mm,15.1mm) on Top Layer And Track (13.2mm,14.8mm)(13.2mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(12.6mm,15.1mm) on Top Layer And Track (-14.5mm,15mm)(35.2mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R21-1(13.5mm,23.2mm) on Bottom Layer And Track (12.8mm,22.6mm)(12.8mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(13.5mm,23.2mm) on Bottom Layer And Track (12.8mm,22.6mm)(13.8mm,22.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(13.5mm,23.2mm) on Bottom Layer And Track (13.8mm,22.6mm)(14.2mm,22.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R21-1(13.5mm,23.2mm) on Bottom Layer And Track (14.2mm,22.6mm)(14.2mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R21-2(13.5mm,24.2mm) on Bottom Layer And Track (12.8mm,22.6mm)(12.8mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(13.5mm,24.2mm) on Bottom Layer And Track (12.8mm,24.8mm)(14.2mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R21-2(13.5mm,24.2mm) on Bottom Layer And Track (14.2mm,22.6mm)(14.2mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(11.6mm,15.1mm) on Top Layer And Track (11mm,14.4mm)(11mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R2-2(11.6mm,15.1mm) on Top Layer And Track (11mm,14.4mm)(13.2mm,14.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R2-2(11.6mm,15.1mm) on Top Layer And Track (11mm,15.8mm)(13.2mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(11.6mm,15.1mm) on Top Layer And Track (-14.5mm,15mm)(35.2mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(10.1mm,23.2mm) on Bottom Layer And Track (10.4mm,22.6mm)(10.8mm,22.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R22-1(10.1mm,23.2mm) on Bottom Layer And Track (10.8mm,22.6mm)(10.8mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(10.1mm,23.2mm) on Bottom Layer And Track (9.4mm,22.6mm)(10.4mm,22.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R22-1(10.1mm,23.2mm) on Bottom Layer And Track (9.4mm,22.6mm)(9.4mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R22-2(10.1mm,24.2mm) on Bottom Layer And Track (10.8mm,22.6mm)(10.8mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R22-2(10.1mm,24.2mm) on Bottom Layer And Track (9.4mm,22.6mm)(9.4mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-2(10.1mm,24.2mm) on Bottom Layer And Track (9.4mm,24.8mm)(10.8mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R23-1(6.7mm,23.2mm) on Bottom Layer And Track (6mm,22.6mm)(6mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(6.7mm,23.2mm) on Bottom Layer And Track (6mm,22.6mm)(7mm,22.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R23-1(6.7mm,23.2mm) on Bottom Layer And Track (7.4mm,22.6mm)(7.4mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-1(6.7mm,23.2mm) on Bottom Layer And Track (7mm,22.6mm)(7.4mm,22.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R23-2(6.7mm,24.2mm) on Bottom Layer And Track (6mm,22.6mm)(6mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R23-2(6.7mm,24.2mm) on Bottom Layer And Track (6mm,24.8mm)(7.4mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R23-2(6.7mm,24.2mm) on Bottom Layer And Track (7.4mm,22.6mm)(7.4mm,24.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R3-1(24.5mm,4.5mm) on Top Layer And Track (23.8mm,3.9mm)(23.8mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(24.5mm,4.5mm) on Top Layer And Track (23.8mm,3.9mm)(24.2mm,3.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-1(24.5mm,4.5mm) on Top Layer And Track (24.2mm,3.9mm)(25.2mm,3.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R3-1(24.5mm,4.5mm) on Top Layer And Track (25.2mm,3.9mm)(25.2mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R3-2(24.5mm,5.5mm) on Top Layer And Track (23.8mm,3.9mm)(23.8mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3-2(24.5mm,5.5mm) on Top Layer And Track (23.8mm,6.1mm)(25.2mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R3-2(24.5mm,5.5mm) on Top Layer And Track (25.2mm,3.9mm)(25.2mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(20.7mm,4.5mm) on Top Layer And Track (20.4mm,3.9mm)(21.4mm,3.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-1(20.7mm,4.5mm) on Top Layer And Track (20mm,3.9mm)(20.4mm,3.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R4-1(20.7mm,4.5mm) on Top Layer And Track (20mm,3.9mm)(20mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R4-1(20.7mm,4.5mm) on Top Layer And Track (21.4mm,3.9mm)(21.4mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R4-2(20.7mm,5.5mm) on Top Layer And Track (20mm,3.9mm)(20mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4-2(20.7mm,5.5mm) on Top Layer And Track (20mm,6.1mm)(21.4mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R4-2(20.7mm,5.5mm) on Top Layer And Track (21.4mm,3.9mm)(21.4mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(16.7mm,15.2mm) on Top Layer And Track (-14.5mm,15mm)(35.2mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R5-1(16.7mm,15.2mm) on Top Layer And Track (16mm,13.6mm)(16mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R5-1(16.7mm,15.2mm) on Top Layer And Track (16mm,13.6mm)(16mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-1(16.7mm,15.2mm) on Top Layer And Track (16mm,15.8mm)(17mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R5-1(16.7mm,15.2mm) on Top Layer And Track (17.4mm,13.6mm)(17.4mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-1(16.7mm,15.2mm) on Top Layer And Track (17mm,15.8mm)(17.4mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R5-2(16.7mm,14.2mm) on Top Layer And Track (16mm,13.6mm)(16mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R5-2(16.7mm,14.2mm) on Top Layer And Track (16mm,13.6mm)(16mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5-2(16.7mm,14.2mm) on Top Layer And Track (16mm,13.6mm)(17.4mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R5-2(16.7mm,14.2mm) on Top Layer And Track (17.4mm,13.6mm)(17.4mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(31mm,8.9mm) on Top Layer And Track (30.4mm,8.2mm)(30.4mm,9.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R6-1(31mm,8.9mm) on Top Layer And Track (30.4mm,8.2mm)(32.6mm,8.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-1(31mm,8.9mm) on Top Layer And Track (30.4mm,9.2mm)(30.4mm,9.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R6-1(31mm,8.9mm) on Top Layer And Track (30.4mm,9.6mm)(32.6mm,9.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R6-2(32mm,8.9mm) on Top Layer And Track (30.4mm,8.2mm)(32.6mm,8.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R6-2(32mm,8.9mm) on Top Layer And Track (30.4mm,9.6mm)(32.6mm,9.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6-2(32mm,8.9mm) on Top Layer And Track (32.6mm,8.2mm)(32.6mm,9.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R7-1(22.6mm,4.5mm) on Top Layer And Track (21.9mm,3.9mm)(21.9mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(22.6mm,4.5mm) on Top Layer And Track (21.9mm,3.9mm)(22.3mm,3.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-1(22.6mm,4.5mm) on Top Layer And Track (22.3mm,3.9mm)(23.3mm,3.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R7-1(22.6mm,4.5mm) on Top Layer And Track (23.3mm,3.9mm)(23.3mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R7-2(22.6mm,5.5mm) on Top Layer And Track (21.9mm,3.9mm)(21.9mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7-2(22.6mm,5.5mm) on Top Layer And Track (21.9mm,6.1mm)(23.3mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R7-2(22.6mm,5.5mm) on Top Layer And Track (23.3mm,3.9mm)(23.3mm,6.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-1(20.6mm,15.2mm) on Top Layer And Track (-14.5mm,15mm)(35.2mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R8-1(20.6mm,15.2mm) on Top Layer And Track (19.9mm,13.6mm)(19.9mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(20.6mm,15.2mm) on Top Layer And Track (19.9mm,15.8mm)(20.9mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-1(20.6mm,15.2mm) on Top Layer And Track (20.9mm,15.8mm)(21.3mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R8-1(20.6mm,15.2mm) on Top Layer And Track (21.3mm,13.6mm)(21.3mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R8-2(20.6mm,14.2mm) on Top Layer And Track (19.9mm,13.6mm)(19.9mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8-2(20.6mm,14.2mm) on Top Layer And Track (19.9mm,13.6mm)(21.3mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R8-2(20.6mm,14.2mm) on Top Layer And Track (21.3mm,13.6mm)(21.3mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R9-1(29.8mm,21.1mm) on Top Layer And Track (28.2mm,20.4mm)(30.4mm,20.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R9-1(29.8mm,21.1mm) on Top Layer And Track (28.2mm,21.8mm)(30.4mm,21.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(29.8mm,21.1mm) on Top Layer And Track (30.4mm,20.4mm)(30.4mm,20.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-1(29.8mm,21.1mm) on Top Layer And Track (30.4mm,20.8mm)(30.4mm,21.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R9-2(28.8mm,21.1mm) on Top Layer And Track (28.1mm,20.6mm)(28.1mm,21.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R9-2(28.8mm,21.1mm) on Top Layer And Track (28.1mm,20.6mm)(28.1mm,21.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9-2(28.8mm,21.1mm) on Top Layer And Track (28.2mm,20.4mm)(28.2mm,21.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R9-2(28.8mm,21.1mm) on Top Layer And Track (28.2mm,20.4mm)(30.4mm,20.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad R9-2(28.8mm,21.1mm) on Top Layer And Track (28.2mm,21.8mm)(30.4mm,21.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad SW1-1(31.6mm,18.4mm) on Multi-Layer And Track (29.8mm,19.4mm)(40.3mm,19.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad SW1-4(31.6mm,11.4mm) on Multi-Layer And Track (30.8mm,10.5mm)(40.3mm,10.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U2-1(12.6mm,17.8mm) on Bottom Layer And Track (11.76mm,16.7mm)(14.66mm,16.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U2-1(12.6mm,17.8mm) on Bottom Layer And Track (11.76mm,16.7mm)(15.61mm,16.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U2-1(12.6mm,17.8mm) on Bottom Layer And Track (11.76mm,16.7mm)(17.66mm,16.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-1(12.6mm,17.8mm) on Bottom Layer And Track (3.6mm,19mm)(28.8mm,19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-10(27.6mm,12.8mm) on Bottom Layer And Track (28.8mm,0.6mm)(28.8mm,15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-11(27.6mm,10.8mm) on Bottom Layer And Track (28.8mm,0.6mm)(28.8mm,15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-12(27.6mm,8.8mm) on Bottom Layer And Track (28.8mm,0.6mm)(28.8mm,15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-13(27.6mm,6.8mm) on Bottom Layer And Track (28.8mm,0.6mm)(28.8mm,15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-14(27.6mm,4.8mm) on Bottom Layer And Track (28.8mm,0.6mm)(28.8mm,15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-15(26.6mm,1.8mm) on Bottom Layer And Track (3.6mm,0.6mm)(28.8mm,0.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-16(24.6mm,1.8mm) on Bottom Layer And Track (3.6mm,0.6mm)(28.8mm,0.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-17(22.6mm,1.8mm) on Bottom Layer And Track (3.6mm,0.6mm)(28.8mm,0.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-18(20.6mm,1.8mm) on Bottom Layer And Track (3.6mm,0.6mm)(28.8mm,0.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-19(18.6mm,1.8mm) on Bottom Layer And Track (3.6mm,0.6mm)(28.8mm,0.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U2-2(14.6mm,17.8mm) on Bottom Layer And Track (11.76mm,16.7mm)(14.66mm,16.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U2-2(14.6mm,17.8mm) on Bottom Layer And Track (11.76mm,16.7mm)(15.61mm,16.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U2-2(14.6mm,17.8mm) on Bottom Layer And Track (11.76mm,16.7mm)(17.66mm,16.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U2-2(14.6mm,17.8mm) on Bottom Layer And Track (14.66mm,13.3mm)(14.66mm,16.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-2(14.6mm,17.8mm) on Bottom Layer And Track (3.6mm,19mm)(28.8mm,19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-20(16.6mm,1.8mm) on Bottom Layer And Track (3.6mm,0.6mm)(28.8mm,0.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-21(14.6mm,1.8mm) on Bottom Layer And Track (3.6mm,0.6mm)(28.8mm,0.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-22(12.6mm,1.8mm) on Bottom Layer And Track (3.6mm,0.6mm)(28.8mm,0.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U2-3(16.6mm,17.8mm) on Bottom Layer And Track (11.76mm,16.7mm)(17.66mm,16.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-3(16.6mm,17.8mm) on Bottom Layer And Track (3.6mm,19mm)(28.8mm,19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-4(18.6mm,17.8mm) on Bottom Layer And Track (3.6mm,19mm)(28.8mm,19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-5(20.6mm,17.8mm) on Bottom Layer And Track (3.6mm,19mm)(28.8mm,19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-6(22.6mm,17.8mm) on Bottom Layer And Track (22.16mm,7mm)(22.16mm,20.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-6(22.6mm,17.8mm) on Bottom Layer And Track (3.6mm,19mm)(28.8mm,19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-7(24.6mm,17.8mm) on Bottom Layer And Track (3.6mm,19mm)(28.8mm,19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-8(26.6mm,17.8mm) on Bottom Layer And Track (3.6mm,19mm)(28.8mm,19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-9(27.6mm,14.8mm) on Bottom Layer And Track (28.8mm,0.6mm)(28.8mm,15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U2-9(27.6mm,14.8mm) on Bottom Layer And Track (28.8mm,15mm)(28.8mm,19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-9(23.2mm,14.7mm) on Top Layer And Track (-14.5mm,15mm)(35.2mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :494

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 589
Waived Violations : 0
Time Elapsed        : 00:00:01