cocci_test_suite() {
	uint16_t cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 788 */;
	uint8_t **cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 785 */;
	uint8_t *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 784 */;
	uint16_t *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 784 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 72 */[SMU_FEATURE_COUNT];
	int32_t cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 70 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 69 */[2];
	size_t cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 65 */;
	unsigned long *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 630 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 615 */[SMU_FEATURE_MAX / 32];
	struct smu_feature *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 613 */;
	const char *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 58 */;
	ATOM_COMMON_TABLE_HEADER *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 572 */;
	void **cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 547 */;
	const char *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 54 */[];
	bool cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 526 */;
	struct amdgpu_device *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 526 */;
	enum smu_table_id cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 485 */;
	enum smu_message_type cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 45 */;
	struct smu_power_gate *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 443 */;
	struct smu_power_context *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 442 */;
	uint32_t *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 440 */;
	void *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 440 */;
	enum amd_pp_sensors cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 439 */;
	struct pp_states_info cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 432 */;
	struct pp_states_info *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 426 */;
	enum smu_feature_mask cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 361 */;
	enum smu_clk_type cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 359 */;
	struct dpm_clocks *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 2528 */;
	enum amd_pm_state_type cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 2513 */;
	unsigned int *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 2498 */;
	struct pp_smu_nv_clock_table *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 2483 */;
	enum smu_baco_state *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 2442 */;
	struct pp_display_clock_request *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 2356 */;
	struct pp_clock_levels_with_voltage *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 2340 */;
	struct pp_clock_levels_with_latency *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 2324 */;
	struct amd_pp_simple_clock_info *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 2308 */;
	struct amd_pp_clocks *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 2293 */;
	enum amd_pp_clock_type cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 2292 */;
	char *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 2159 */;
	long *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 2129 */;
	enum PP_OD_DPM_TABLE_COMMAND cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 2128 */;
	const struct amdgpu_ip_block_version cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1978 */;
	const struct amd_ip_funcs cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1959 */;
	struct dm_pp_wm_sets_with_clock_ranges_soc15 *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1938 */;
	enum pp_df_cstate cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1894 */;
	enum pp_mp1_state cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1847 */;
	enum PP_SMC_POWER_PROFILE cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1735 */;
	enum amd_pp_task cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1701 */;
	struct smu_dpm_context *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1646 */;
	long cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1645 */;
	enum amd_dpm_forced_level cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1640 */;
	struct smu_context *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1639 */;
	int cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1639 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1605 */;
	enum amd_dpm_forced_level *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1559 */;
	enum amd_powergating_state cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1553 */;
	enum amd_clockgating_state cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1547 */;
	struct smu_clock_info cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1501 */;
	struct amd_pp_simple_clock_info cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1500 */;
	struct amd_pp_clock_info *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1498 */;
	struct smu_performance_level cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1473 */;
	enum smu_perf_level_designation cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1470 */;
	struct smu_clock_info *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1469 */;
	const struct amd_pp_display_configuration *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1434 */;
	struct smu_table cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1198 */;
	uint64_t cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1155 */;
	struct smu_table *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1154 */;
	struct smu_table_context *cocci_id/* drivers/gpu/drm/amd/powerplay/amdgpu_smu.c 1153 */;
}
