
*** Running vivado
    with args -log fpga.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace


****** Vivado v2019.1.1 (64-bit)
  **** SW Build 2580384 on Sat Jun 29 08:04:45 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source fpga.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top fpga -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_inst/system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_inst/system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.dcp' for cell 'system_inst/system_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_inst/system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_inst/system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_inst/system_i/processing_system7_0/inst'
Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_inst/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_inst/system_i/axi_gpio_0/U0'
Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_inst/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_inst/system_i/axi_gpio_0/U0'
Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_inst/system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_inst/system_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_inst/system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_inst/system_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga.xdc]
Finished Parsing XDC File [/home/seba/Workspace/EBAZ4205/led_test/fpga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1910.121 ; gain = 0.000 ; free physical = 1003 ; free virtual = 6285
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1910.121 ; gain = 478.758 ; free physical = 1003 ; free virtual = 6285
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1979.133 ; gain = 69.012 ; free physical = 993 ; free virtual = 6280

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 144c771ec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2319.125 ; gain = 339.992 ; free physical = 614 ; free virtual = 5915

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fef0f554

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2437.062 ; gain = 0.000 ; free physical = 495 ; free virtual = 5796
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 47 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17f2bf9b4

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2437.062 ; gain = 0.000 ; free physical = 495 ; free virtual = 5796
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16643e62d

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2437.062 ; gain = 0.000 ; free physical = 495 ; free virtual = 5796
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 288 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16643e62d

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2437.062 ; gain = 0.000 ; free physical = 495 ; free virtual = 5796
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16643e62d

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2437.062 ; gain = 0.000 ; free physical = 495 ; free virtual = 5796
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ba0b9dc0

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2437.062 ; gain = 0.000 ; free physical = 496 ; free virtual = 5797
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              47  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               2  |             288  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2437.062 ; gain = 0.000 ; free physical = 496 ; free virtual = 5797
Ending Logic Optimization Task | Checksum: 1b13cc39c

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2437.062 ; gain = 0.000 ; free physical = 496 ; free virtual = 5797

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b13cc39c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2437.062 ; gain = 0.000 ; free physical = 495 ; free virtual = 5796

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b13cc39c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.062 ; gain = 0.000 ; free physical = 495 ; free virtual = 5796

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.062 ; gain = 0.000 ; free physical = 495 ; free virtual = 5796
Ending Netlist Obfuscation Task | Checksum: 1b13cc39c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.062 ; gain = 0.000 ; free physical = 495 ; free virtual = 5796
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2437.062 ; gain = 526.941 ; free physical = 495 ; free virtual = 5796
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.062 ; gain = 0.000 ; free physical = 495 ; free virtual = 5796
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2469.078 ; gain = 0.000 ; free physical = 487 ; free virtual = 5790
INFO: [Common 17-1381] The checkpoint '/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.runs/impl_1/fpga_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
Command: report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.runs/impl_1/fpga_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 486 ; free virtual = 5785
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1311c1b7a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 486 ; free virtual = 5785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 486 ; free virtual = 5785

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 126bb72d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 468 ; free virtual = 5771

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10d1e3228

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 475 ; free virtual = 5779

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10d1e3228

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 475 ; free virtual = 5779
Phase 1 Placer Initialization | Checksum: 10d1e3228

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 475 ; free virtual = 5779

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1411ecc0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 474 ; free virtual = 5778

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 458 ; free virtual = 5768

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: ade04d48

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 458 ; free virtual = 5768
Phase 2.2 Global Placement Core | Checksum: 158f7af02

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 458 ; free virtual = 5768
Phase 2 Global Placement | Checksum: 158f7af02

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 458 ; free virtual = 5768

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d1890867

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 458 ; free virtual = 5768

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 187a3b454

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 457 ; free virtual = 5768

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f97b230a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 457 ; free virtual = 5768

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1791a129a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 457 ; free virtual = 5768

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17f780a66

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 456 ; free virtual = 5767

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12ffc3c1c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 456 ; free virtual = 5767

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1af9cce8c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 456 ; free virtual = 5767
Phase 3 Detail Placement | Checksum: 1af9cce8c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 456 ; free virtual = 5767

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18e530bef

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18e530bef

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 455 ; free virtual = 5766
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.237. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17b6e7628

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 455 ; free virtual = 5766
Phase 4.1 Post Commit Optimization | Checksum: 17b6e7628

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 455 ; free virtual = 5766

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17b6e7628

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 455 ; free virtual = 5766

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17b6e7628

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 455 ; free virtual = 5766

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 455 ; free virtual = 5766
Phase 4.4 Final Placement Cleanup | Checksum: 16322ae67

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 455 ; free virtual = 5766
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16322ae67

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 455 ; free virtual = 5766
Ending Placer Task | Checksum: e76982f1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 455 ; free virtual = 5766
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 459 ; free virtual = 5771
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 459 ; free virtual = 5771
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 449 ; free virtual = 5764
INFO: [Common 17-1381] The checkpoint '/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.runs/impl_1/fpga_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 448 ; free virtual = 5758
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2593.809 ; gain = 0.000 ; free physical = 456 ; free virtual = 5767
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7d10db1d ConstDB: 0 ShapeSum: 6a58a7d4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d7e45a31

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 389 ; free virtual = 5701
Post Restoration Checksum: NetGraph: 8d95ba83 NumContArr: 4a4e9fae Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d7e45a31

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 367 ; free virtual = 5680

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d7e45a31

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 334 ; free virtual = 5648

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d7e45a31

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 334 ; free virtual = 5648
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13fe2c5d4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 327 ; free virtual = 5641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.241 | TNS=0.000  | WHS=-0.132 | THS=-16.355|

Phase 2 Router Initialization | Checksum: 14fc771fa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 327 ; free virtual = 5641

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1182
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1182
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 194e6ca40

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 328 ; free virtual = 5642

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.209 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c2ad4134

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 328 ; free virtual = 5642

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.209 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 121182c7f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 328 ; free virtual = 5642
Phase 4 Rip-up And Reroute | Checksum: 121182c7f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 328 ; free virtual = 5642

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 121182c7f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 328 ; free virtual = 5642

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 121182c7f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 328 ; free virtual = 5642
Phase 5 Delay and Skew Optimization | Checksum: 121182c7f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 328 ; free virtual = 5642

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: bddce70d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 328 ; free virtual = 5642
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.324 | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: aebcaa8d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 328 ; free virtual = 5642
Phase 6 Post Hold Fix | Checksum: aebcaa8d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 328 ; free virtual = 5642

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.336571 %
  Global Horizontal Routing Utilization  = 0.457491 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d9a86e46

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 328 ; free virtual = 5642

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d9a86e46

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 327 ; free virtual = 5641

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13d178772

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 327 ; free virtual = 5641

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.324 | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13d178772

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 327 ; free virtual = 5641
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 359 ; free virtual = 5673

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2604.281 ; gain = 10.473 ; free physical = 359 ; free virtual = 5673
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 359 ; free virtual = 5673
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2604.281 ; gain = 0.000 ; free physical = 349 ; free virtual = 5667
INFO: [Common 17-1381] The checkpoint '/home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.runs/impl_1/fpga_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
Command: report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.runs/impl_1/fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
Command: report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/seba/Workspace/EBAZ4205/led_test/fpga/fpga.runs/impl_1/fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Command: report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fpga_route_status.rpt -pb fpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Feb 19 19:14:32 2021...
