{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 17 16:44:17 2014 " "Info: Processing started: Tue Jun 17 16:44:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ddl_ctrlr EP2S15F484C5 " "Info: Selected device EP2S15F484C5 for design \"ddl_ctrlr\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst2\|altpll:altpll_component\|pll Enhanced PLL " "Info: Implemented PLL \"PLL:inst2\|altpll:altpll_component\|pll\" as Enhanced PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst2\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst2\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst2\|altpll:altpll_component\|_clk1 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL:inst2\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst2\|altpll:altpll_component\|_clk2 1 4 0 0 " "Info: Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL:inst2\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst2\|altpll:altpll_component\|_clk4 4 1 0 0 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst2\|altpll:altpll_component\|_clk4 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C5 " "Info: Device EP2S30F484C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C5 " "Info: Device EP2S60F484C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C5ES " "Info: Device EP2S60F484C5ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90H484C5 " "Info: Device EP2S90H484C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "18 " "Info: Fitter converted 18 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~CS~ T16 " "Info: Pin ~CS~ is reserved at location T16" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~CS~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~CS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5883 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nWS~ V16 " "Info: Pin ~nWS~ is reserved at location V16" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~nWS~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nWS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5884 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nRS~ W17 " "Info: Pin ~nRS~ is reserved at location W17" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~nRS~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nRS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5885 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~RUnLU~ V11 " "Info: Pin ~RUnLU~ is reserved at location V11" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~RUnLU~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~RUnLU~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5886 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCS~ W12 " "Info: Pin ~nCS~ is reserved at location W12" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~nCS~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5887 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~PGM2~ D12 " "Info: Pin ~PGM2~ is reserved at location D12" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~PGM2~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~PGM2~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5888 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~PGM0~ H11 " "Info: Pin ~PGM0~ is reserved at location H11" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~PGM0~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~PGM0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5889 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~PGM1~ E11 " "Info: Pin ~PGM1~ is reserved at location E11" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~PGM1~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~PGM1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5890 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5891 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~CRC_ERROR~ E12 " "Info: Pin ~CRC_ERROR~ is reserved at location E12" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~CRC_ERROR~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~CRC_ERROR~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5892 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA1~ H12 " "Info: Pin ~DATA1~ is reserved at location H12" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~DATA1~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5893 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA2~ D17 " "Info: Pin ~DATA2~ is reserved at location D17" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~DATA2~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA2~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5894 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA4~ E16 " "Info: Pin ~DATA4~ is reserved at location E16" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~DATA4~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA4~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5895 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA3~ A19 " "Info: Pin ~DATA3~ is reserved at location A19" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~DATA3~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA3~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5896 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA5~ E17 " "Info: Pin ~DATA5~ is reserved at location E17" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~DATA5~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA5~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5897 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA6~ B19 " "Info: Pin ~DATA6~ is reserved at location B19" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~DATA6~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA6~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5898 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~RDYnBSY~ F17 " "Info: Pin ~RDYnBSY~ is reserved at location F17" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~RDYnBSY~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~RDYnBSY~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5899 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA7~ D18 " "Info: Pin ~DATA7~ is reserved at location D18" {  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { ~DATA7~ } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA7~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5900 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFARM_FARM_PLL_CLKIN_FED_BY_GCLK" "PLL:inst2\|altpll:altpll_component\|pll CLK40DES1 " "Critical Warning: Input pin \"CLK40DES1\" feeds inclk port of PLL \"PLL:inst2\|altpll:altpll_component\|pll\" by global clock - I/O timing will be affected" {  } { { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK40DES1" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -176 -1368 -1200 -160 "CLK40DES1" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK40DES1 } "NODE_NAME" } } { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CLK40DES1 } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 125 5147 6155 0} { 0 { 0 ""} 0 1237 5147 6155 0}  }  } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 576 1368 1608 784 "inst2" "" } } } } { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst2|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 1 0 "Input pin \"%2!s!\" feeds inclk port of PLL \"%1!s!\" by global clock - I/O timing will be affected" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Info: Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Info: Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000    CLK40DES1 " "Info:   25.000    CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       inst85 " "Info:   25.000       inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info:   25.000 PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info:   50.000 PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info:  100.000 PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info:    6.250 PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK40DES1 (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLK40DES1 (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin64/pin_planner.ppl" { CLK40DES1 } } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK40DES1" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -176 -1368 -1200 -160 "CLK40DES1" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK40DES1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 125 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst2\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_5) " "Info: Automatically promoted node PLL:inst2\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X21_Y27_N8 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X21_Y27_N8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1237 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst2\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_5) " "Info: Automatically promoted node PLL:inst2\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1237 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst2\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_5) " "Info: Automatically promoted node PLL:inst2\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1237 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst2\|altpll:altpll_component\|_clk4 (placed in counter C3 of PLL_5) " "Info: Automatically promoted node PLL:inst2\|altpll:altpll_component\|_clk4 (placed in counter C3 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1237 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3801 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddlctrlr:inst\|FIFO_CLK  " "Info: Automatically promoted node ddlctrlr:inst\|FIFO_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 1582 3 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|FIFO_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1507 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst85  " "Info: Automatically promoted node inst85 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4 " "Info: Destination node inst4" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1676 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst21~2 " "Info: Destination node inst21~2" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2050 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst20 " "Info: Destination node inst20" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1687 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|ZERO_SUPP_COLUMN_CNT\[3\]~0 " "Info: Destination node ddlctrlr:inst\|ZERO_SUPP_COLUMN_CNT\[3\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 96 21 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_COLUMN_CNT[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2115 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|WORD_NR_CNT\[9\]~0 " "Info: Destination node ddlctrlr:inst\|WORD_NR_CNT\[9\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 73 12 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NR_CNT[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2206 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|CMD_DEC_REG\[7\]~0 " "Info: Destination node ddlctrlr:inst\|CMD_DEC_REG\[7\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 72 12 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CMD_DEC_REG[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2250 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0 " "Info: Destination node L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2368 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|WRITE_fbTEN~1 " "Info: Destination node ddlctrlr:inst\|WRITE_fbTEN~1" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 84 1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2456 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|LOCAL_STATUS\[18\]~0 " "Info: Destination node ddlctrlr:inst\|LOCAL_STATUS\[18\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 13 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[18]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2848 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|SEGMENT_WORD_CNT\[11\]~0 " "Info: Destination node ddlctrlr:inst\|SEGMENT_WORD_CNT\[11\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 79 17 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEGMENT_WORD_CNT[11]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2895 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1678 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst20  " "Info: Automatically promoted node inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0 " "Info: Destination node TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 83 16 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[8]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2732 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1 " "Info: Destination node TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 84 19 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[15]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2774 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "L0_DELAY:inst68\|COUNTER\[4\]~1 " "Info: Destination node L0_DELAY:inst68\|COUNTER\[4\]~1" {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2818 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[7\]~0 " "Info: Destination node TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[7\]~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 68 14 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2_DETECTOR_A[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2850 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0 " "Info: Destination node TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 82 1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3011 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst65~0 " "Info: Destination node inst65~0" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -24 2008 2072 56 "inst65" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3014 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1687 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 629 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4322 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4319 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 628 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4320 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4739 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst4  " "Info: Automatically promoted node inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|COLUMN_CNT\[3\]~0 " "Info: Destination node ddlctrlr:inst\|COLUMN_CNT\[3\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_CNT[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2108 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|SEGMENT_CNT\[1\]~0 " "Info: Destination node ddlctrlr:inst\|SEGMENT_CNT\[1\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 78 12 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEGMENT_CNT[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2123 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|CLR_BUSY_CNT\[5\]~0 " "Info: Destination node ddlctrlr:inst\|CLR_BUSY_CNT\[5\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 93 13 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CLR_BUSY_CNT[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2457 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1676 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info: Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info: Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4065 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4949 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3926 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3982 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3983 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4066 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3826 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "PLL:inst2\|altpll:altpll_component\|pll 0 " "Warning: PLL \"PLL:inst2\|altpll:altpll_component\|pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] PLL:inst2\|altpll:altpll_component\|pll driven by CLK40DES1~clkctrl which is OUTCLK output port of Clock control block type node CLK40DES1~clkctrl " "Info: Input port INCLK\[0\] of node \"PLL:inst2\|altpll:altpll_component\|pll\" is driven by CLK40DES1~clkctrl which is OUTCLK output port of Clock control block type node CLK40DES1~clkctrl" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/PLL.vhd" 161 0 0 } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 576 1368 1608 784 "inst2" "" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -176 -1368 -1200 -160 "CLK40DES1" "" } } } }  } 0 0 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "PLL.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/PLL.vhd" 161 0 0 } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 576 1368 1608 784 "inst2" "" } } } }  } 0 0 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst4~clkctrl " "Info: Asynchronous signal \|ddl_ctrlr\|inst4~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|START_BLOCK_WRITE " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|START_BLOCK_WRITE" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst67 " "Info: Asynchronous signal \|ddl_ctrlr\|inst67" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Info: Signal is critical" {  } {  } 0 0 "Signal is critical" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_ILLEGAL_FANOUT_SIGNAL" "\|ddl_ctrlr\|inst21~2 " "Info: Signal fans out to non asynchronous inputs at node \|ddl_ctrlr\|inst21~2. No action will be taken" {  } {  } 0 0 "Signal fans out to non asynchronous inputs at node %1!s!. No action will be taken" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst93 " "Info: Asynchronous signal \|ddl_ctrlr\|inst93" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Info: Signal is critical" {  } {  } 0 0 "Signal is critical" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_ILLEGAL_FANOUT_SIGNAL" "\|ddl_ctrlr\|LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[21\] " "Info: Signal fans out to non asynchronous inputs at node \|ddl_ctrlr\|LED_COUNTER:inst58\|lpm_counter:LPM_COUNTER_component\|cntr_aqi:auto_generated\|counter_reg_bit1a\[21\]. No action will be taken" {  } {  } 0 0 "Signal fans out to non asynchronous inputs at node %1!s!. No action will be taken" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst20~clkctrl " "Info: Asynchronous signal \|ddl_ctrlr\|inst20~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Info: Signal is critical" {  } {  } 0 0 "Signal is critical" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "Info: No synchronization register generates this signal. No action will be taken." {  } {  } 0 0 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|COLUMN_CNT\[3\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|COLUMN_CNT\[3\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|ZERO_SUPP_COLUMN_CNT\[3\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|ZERO_SUPP_COLUMN_CNT\[3\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_CNT\[1\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_CNT\[1\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WORD_NR_CNT\[9\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WORD_NR_CNT\[9\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Info: Asynchronous signal \|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst34 " "Info: Asynchronous signal \|ddl_ctrlr\|inst34" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|CMD_DEC_REG\[7\]~1 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|CMD_DEC_REG\[7\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst56 " "Info: Asynchronous signal \|ddl_ctrlr\|inst56" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WRITE_fbTEN~1 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WRITE_fbTEN~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|CLR_BUSY_CNT\[5\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|CLR_BUSY_CNT\[5\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst21~2 " "Info: Asynchronous signal \|ddl_ctrlr\|inst21~2" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1 " "Info: Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|L0_DELAY:inst68\|COUNTER\[4\]~1 " "Info: Asynchronous signal \|ddl_ctrlr\|L0_DELAY:inst68\|COUNTER\[4\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Info: Signal is critical" {  } {  } 0 0 "Signal is critical" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "Info: No synchronization register generates this signal. No action will be taken." {  } {  } 0 0 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_STATUS\[18\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_STATUS\[18\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[7\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[7\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_WORD_CNT\[11\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_WORD_CNT\[11\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0 " "Info: Asynchronous signal \|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0 " "Info: Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_hub:auto_hub\|clr_reg~clkctrl " "Info: Asynchronous signal \|ddl_ctrlr\|sld_hub:auto_hub\|clr_reg~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Info: Asynchronous signal \|ddl_ctrlr\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~clkctrl " "Info: Asynchronous signal \|ddl_ctrlr\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_hub:auto_hub\|virtual_ir_scan_reg " "Info: Asynchronous signal \|ddl_ctrlr\|sld_hub:auto_hub\|virtual_ir_scan_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl " "Info: Asynchronous signal \|ddl_ctrlr\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "30 0 " "Info: Found 30 asynchronous signals of which 0 will be pipelined" {  } {  } 0 0 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1}  } {  } 0 0 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:01" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 0 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 136 " "Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 136 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Info: Starting physical synthesis algorithm fanout splitting" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Info: Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:05" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X0_Y14 X12_Y27 " "Info: Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y14 to location X12_Y27" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Info: Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Warning: Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[12\] 0 " "Info: Pin \"DATABUS_ADD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[11\] 0 " "Info: Pin \"DATABUS_ADD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[10\] 0 " "Info: Pin \"DATABUS_ADD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[9\] 0 " "Info: Pin \"DATABUS_ADD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[8\] 0 " "Info: Pin \"DATABUS_ADD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[31\] 0 " "Info: Pin \"fbD\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[30\] 0 " "Info: Pin \"fbD\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[29\] 0 " "Info: Pin \"fbD\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[28\] 0 " "Info: Pin \"fbD\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[27\] 0 " "Info: Pin \"fbD\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[26\] 0 " "Info: Pin \"fbD\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[25\] 0 " "Info: Pin \"fbD\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[24\] 0 " "Info: Pin \"fbD\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[23\] 0 " "Info: Pin \"fbD\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[22\] 0 " "Info: Pin \"fbD\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[21\] 0 " "Info: Pin \"fbD\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[20\] 0 " "Info: Pin \"fbD\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[19\] 0 " "Info: Pin \"fbD\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[18\] 0 " "Info: Pin \"fbD\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[17\] 0 " "Info: Pin \"fbD\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[16\] 0 " "Info: Pin \"fbD\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[15\] 0 " "Info: Pin \"fbD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[14\] 0 " "Info: Pin \"fbD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[13\] 0 " "Info: Pin \"fbD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[12\] 0 " "Info: Pin \"fbD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[11\] 0 " "Info: Pin \"fbD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[10\] 0 " "Info: Pin \"fbD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[9\] 0 " "Info: Pin \"fbD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[8\] 0 " "Info: Pin \"fbD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[7\] 0 " "Info: Pin \"fbD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[6\] 0 " "Info: Pin \"fbD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[5\] 0 " "Info: Pin \"fbD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[4\] 0 " "Info: Pin \"fbD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[3\] 0 " "Info: Pin \"fbD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[2\] 0 " "Info: Pin \"fbD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[1\] 0 " "Info: Pin \"fbD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbD\[0\] 0 " "Info: Pin \"fbD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbCTRLn 0 " "Info: Pin \"fbCTRLn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fbTENn 0 " "Info: Pin \"fbTENn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG_CLOCK 0 " "Info: Pin \"SEG_CLOCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "foCLK 0 " "Info: Pin \"foCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOC_CSn 0 " "Info: Pin \"LOC_CSn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SEG_TRIG 0 " "Info: Pin \"SEG_TRIG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUSY 0 " "Info: Pin \"BUSY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPARE_LVDS 0 " "Info: Pin \"SPARE_LVDS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G_SPARE1 0 " "Info: Pin \"G_SPARE1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G_SPARE2 0 " "Info: Pin \"G_SPARE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TRIG_LED 0 " "Info: Pin \"TRIG_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ACCESS_LED 0 " "Info: Pin \"ACCESS_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "foBSYn 0 " "Info: Pin \"foBSYn\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LOC_Rn/W 0 " "Info: Pin \"LOC_Rn/W\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Aout 0 " "Info: Pin \"Aout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Bout 0 " "Info: Pin \"Bout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cout 0 " "Info: Pin \"Cout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dout 0 " "Info: Pin \"Dout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESETn_to_SEGMENT 0 " "Info: Pin \"RESETn_to_SEGMENT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[7\] 0 " "Info: Pin \"DATABUS_ADD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[6\] 0 " "Info: Pin \"DATABUS_ADD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[5\] 0 " "Info: Pin \"DATABUS_ADD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[4\] 0 " "Info: Pin \"DATABUS_ADD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[3\] 0 " "Info: Pin \"DATABUS_ADD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[2\] 0 " "Info: Pin \"DATABUS_ADD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[1\] 0 " "Info: Pin \"DATABUS_ADD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATABUS_ADD\[0\] 0 " "Info: Pin \"DATABUS_ADD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.fit.smsg " "Info: Generated suppressed messages file C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Info: Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 17 16:44:40 2014 " "Info: Processing ended: Tue Jun 17 16:44:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Info: Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
