/* parasoft-begin-suppress MISRA2012-RULE-1_1_b_c99-2 "C99 - limits, DRV-4754" parasoft-begin-suppress MISRA2012-RULE-1_1_b_c90-2 "C90 - limits, DRV-4754" */
/* parasoft-begin-suppress MISRA2012-RULE-5_4_b_c90-2 "C90 - similar names, DRV-4756" */
/* parasoft-begin-suppress MISRA2012-RULE-5_4_b_c99-2 "C99 - similar names, DRV-4756" */

/******************************************************************************
*
* (C) 2023 Cadence Design Systems, Inc. 
*
******************************************************************************
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the distribution.
* 3. Neither the name of the copyright holder nor the names of its
*    contributors may be used to endorse or promote products derived from
*    this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
******************************************************************************
*

 *
 * THIS FILE IS AUTOMATICALLY GENERATED, DO NOT EDIT
 *
 **********************************************************************/

#ifndef REG_CCP_REGS_MACROS_H_
#define REG_CCP_REGS_MACROS_H_

#define CCP__PHY_DQ_TIMING_REG_READ_MASK                             0xBFFFFF77U
#define CCP__PHY_DQ_TIMING_REG_WRITE_MASK                            0xBFFFFF77U
#define CCP__PHY_DQ_TIMING_REG__DATA_SELECT_OE_END_MASK              0x00000007U
#define CCP__PHY_DQ_TIMING_REG__DATA_SELECT_OE_END_SHIFT                      0U
#define CCP__PHY_DQ_TIMING_REG__DATA_SELECT_OE_END_WIDTH                      3U
#define CCP__PHY_DQ_TIMING_REG__DATA_SELECT_OE_START_MASK            0x00000070U
#define CCP__PHY_DQ_TIMING_REG__DATA_SELECT_OE_START_SHIFT                    4U
#define CCP__PHY_DQ_TIMING_REG__DATA_SELECT_OE_START_WIDTH                    3U
#define CCP__PHY_DQ_TIMING_REG__DATA_SELECT_TSEL_END_MASK            0x00000F00U
#define CCP__PHY_DQ_TIMING_REG__DATA_SELECT_TSEL_END_SHIFT                    8U
#define CCP__PHY_DQ_TIMING_REG__DATA_SELECT_TSEL_END_WIDTH                    4U
#define CCP__PHY_DQ_TIMING_REG__DATA_SELECT_TSEL_START_MASK          0x0000F000U
#define CCP__PHY_DQ_TIMING_REG__DATA_SELECT_TSEL_START_SHIFT                 12U
#define CCP__PHY_DQ_TIMING_REG__DATA_SELECT_TSEL_START_WIDTH                  4U
#define CCP__PHY_DQ_TIMING_REG__DATA_CLKPERIOD_DELAY_MASK            0x00FF0000U
#define CCP__PHY_DQ_TIMING_REG__DATA_CLKPERIOD_DELAY_SHIFT                   16U
#define CCP__PHY_DQ_TIMING_REG__DATA_CLKPERIOD_DELAY_WIDTH                    8U
#define CCP__PHY_DQ_TIMING_REG__IO_MASK_START_MASK                   0x07000000U
#define CCP__PHY_DQ_TIMING_REG__IO_MASK_START_SHIFT                          24U
#define CCP__PHY_DQ_TIMING_REG__IO_MASK_START_WIDTH                           3U
#define CCP__PHY_DQ_TIMING_REG__IO_MASK_END_MASK                     0x38000000U
#define CCP__PHY_DQ_TIMING_REG__IO_MASK_END_SHIFT                            27U
#define CCP__PHY_DQ_TIMING_REG__IO_MASK_END_WIDTH                             3U
#define CCP__PHY_DQ_TIMING_REG__IO_MASK_ALWAYS_ON_MASK               0x80000000U
#define CCP__PHY_DQ_TIMING_REG__IO_MASK_ALWAYS_ON_SHIFT                      31U
#define CCP__PHY_DQ_TIMING_REG__IO_MASK_ALWAYS_ON_WIDTH                       1U
#define CCP__PHY_DQ_TIMING_REG__IO_MASK_ALWAYS_ON_WOCLR                       0U
#define CCP__PHY_DQ_TIMING_REG__IO_MASK_ALWAYS_ON_WOSET                       0U

#define CCP__PHY_DQS_TIMING_REG_READ_MASK                            0x00F9FFFFU
#define CCP__PHY_DQS_TIMING_REG_WRITE_MASK                           0x00F9FFFFU
#define CCP__PHY_DQS_TIMING_REG__DQS_SELECT_OE_END_MASK              0x0000000FU
#define CCP__PHY_DQS_TIMING_REG__DQS_SELECT_OE_END_SHIFT                      0U
#define CCP__PHY_DQS_TIMING_REG__DQS_SELECT_OE_END_WIDTH                      4U
#define CCP__PHY_DQS_TIMING_REG__DQS_SELECT_OE_START_MASK            0x000000F0U
#define CCP__PHY_DQS_TIMING_REG__DQS_SELECT_OE_START_SHIFT                    4U
#define CCP__PHY_DQS_TIMING_REG__DQS_SELECT_OE_START_WIDTH                    4U
#define CCP__PHY_DQS_TIMING_REG__DQS_SELECT_TSEL_END_MASK            0x00000F00U
#define CCP__PHY_DQS_TIMING_REG__DQS_SELECT_TSEL_END_SHIFT                    8U
#define CCP__PHY_DQS_TIMING_REG__DQS_SELECT_TSEL_END_WIDTH                    4U
#define CCP__PHY_DQS_TIMING_REG__DQS_SELECT_TSEL_START_MASK          0x0000F000U
#define CCP__PHY_DQS_TIMING_REG__DQS_SELECT_TSEL_START_SHIFT                 12U
#define CCP__PHY_DQS_TIMING_REG__DQS_SELECT_TSEL_START_WIDTH                  4U
#define CCP__PHY_DQS_TIMING_REG__PHONY_DQS_SEL_MASK                  0x00010000U
#define CCP__PHY_DQS_TIMING_REG__PHONY_DQS_SEL_SHIFT                         16U
#define CCP__PHY_DQS_TIMING_REG__PHONY_DQS_SEL_WIDTH                          1U
#define CCP__PHY_DQS_TIMING_REG__PHONY_DQS_SEL_WOCLR                          0U
#define CCP__PHY_DQS_TIMING_REG__PHONY_DQS_SEL_WOSET                          0U
#define CCP__PHY_DQS_TIMING_REG__USE_PHONY_DQS_CMD_MASK              0x00080000U
#define CCP__PHY_DQS_TIMING_REG__USE_PHONY_DQS_CMD_SHIFT                     19U
#define CCP__PHY_DQS_TIMING_REG__USE_PHONY_DQS_CMD_WIDTH                      1U
#define CCP__PHY_DQS_TIMING_REG__USE_PHONY_DQS_CMD_WOCLR                      0U
#define CCP__PHY_DQS_TIMING_REG__USE_PHONY_DQS_CMD_WOSET                      0U
#define CCP__PHY_DQS_TIMING_REG__USE_PHONY_DQS_MASK                  0x00100000U
#define CCP__PHY_DQS_TIMING_REG__USE_PHONY_DQS_SHIFT                         20U
#define CCP__PHY_DQS_TIMING_REG__USE_PHONY_DQS_WIDTH                          1U
#define CCP__PHY_DQS_TIMING_REG__USE_PHONY_DQS_WOCLR                          0U
#define CCP__PHY_DQS_TIMING_REG__USE_PHONY_DQS_WOSET                          0U
#define CCP__PHY_DQS_TIMING_REG__USE_LPBK_DQS_MASK                   0x00200000U
#define CCP__PHY_DQS_TIMING_REG__USE_LPBK_DQS_SHIFT                          21U
#define CCP__PHY_DQS_TIMING_REG__USE_LPBK_DQS_WIDTH                           1U
#define CCP__PHY_DQS_TIMING_REG__USE_LPBK_DQS_WOCLR                           0U
#define CCP__PHY_DQS_TIMING_REG__USE_LPBK_DQS_WOSET                           0U
#define CCP__PHY_DQS_TIMING_REG__USE_EXT_LPBK_DQS_MASK               0x00400000U
#define CCP__PHY_DQS_TIMING_REG__USE_EXT_LPBK_DQS_SHIFT                      22U
#define CCP__PHY_DQS_TIMING_REG__USE_EXT_LPBK_DQS_WIDTH                       1U
#define CCP__PHY_DQS_TIMING_REG__USE_EXT_LPBK_DQS_WOCLR                       0U
#define CCP__PHY_DQS_TIMING_REG__USE_EXT_LPBK_DQS_WOSET                       0U
#define CCP__PHY_DQS_TIMING_REG__DQS_CLKPERIOD_DELAY_MASK            0x00800000U
#define CCP__PHY_DQS_TIMING_REG__DQS_CLKPERIOD_DELAY_SHIFT                   23U
#define CCP__PHY_DQS_TIMING_REG__DQS_CLKPERIOD_DELAY_WIDTH                    1U
#define CCP__PHY_DQS_TIMING_REG__DQS_CLKPERIOD_DELAY_WOCLR                    0U
#define CCP__PHY_DQS_TIMING_REG__DQS_CLKPERIOD_DELAY_WOSET                    0U

#define CCP__PHY_GATE_LPBK_CTRL_REG_READ_MASK                        0xFFF9FF7FU
#define CCP__PHY_GATE_LPBK_CTRL_REG_WRITE_MASK                       0xFFF9FF7FU
#define CCP__PHY_GATE_LPBK_CTRL_REG__GATE_CFG_MASK                   0x0000000FU
#define CCP__PHY_GATE_LPBK_CTRL_REG__GATE_CFG_SHIFT                           0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__GATE_CFG_WIDTH                           4U
#define CCP__PHY_GATE_LPBK_CTRL_REG__GATE_CFG_CLOSE_MASK             0x00000030U
#define CCP__PHY_GATE_LPBK_CTRL_REG__GATE_CFG_CLOSE_SHIFT                     4U
#define CCP__PHY_GATE_LPBK_CTRL_REG__GATE_CFG_CLOSE_WIDTH                     2U
#define CCP__PHY_GATE_LPBK_CTRL_REG__GATE_CFG_ALWAYS_ON_MASK         0x00000040U
#define CCP__PHY_GATE_LPBK_CTRL_REG__GATE_CFG_ALWAYS_ON_SHIFT                 6U
#define CCP__PHY_GATE_LPBK_CTRL_REG__GATE_CFG_ALWAYS_ON_WIDTH                 1U
#define CCP__PHY_GATE_LPBK_CTRL_REG__GATE_CFG_ALWAYS_ON_WOCLR                 0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__GATE_CFG_ALWAYS_ON_WOSET                 0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_EN_MASK                    0x00000100U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_EN_SHIFT                            8U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_EN_WIDTH                            1U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_EN_WOCLR                            0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_EN_WOSET                            0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_INTERNAL_MASK              0x00000200U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_INTERNAL_SHIFT                      9U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_INTERNAL_WIDTH                      1U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_INTERNAL_WOCLR                      0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_INTERNAL_WOSET                      0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LOOPBACK_CONTROL_MASK           0x00000C00U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LOOPBACK_CONTROL_SHIFT                  10U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LOOPBACK_CONTROL_WIDTH                   2U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_FAIL_MUXSEL_MASK           0x00001000U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_FAIL_MUXSEL_SHIFT                  12U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_FAIL_MUXSEL_WIDTH                   1U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_FAIL_MUXSEL_WOCLR                   0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_FAIL_MUXSEL_WOSET                   0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_ERR_CHECK_TIMING_MASK      0x0000E000U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_ERR_CHECK_TIMING_SHIFT             13U
#define CCP__PHY_GATE_LPBK_CTRL_REG__LPBK_ERR_CHECK_TIMING_WIDTH              3U
#define CCP__PHY_GATE_LPBK_CTRL_REG__RD_DEL_SEL_EMPTY_MASK           0x00010000U
#define CCP__PHY_GATE_LPBK_CTRL_REG__RD_DEL_SEL_EMPTY_SHIFT                  16U
#define CCP__PHY_GATE_LPBK_CTRL_REG__RD_DEL_SEL_EMPTY_WIDTH                   1U
#define CCP__PHY_GATE_LPBK_CTRL_REG__RD_DEL_SEL_EMPTY_WOCLR                   0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__RD_DEL_SEL_EMPTY_WOSET                   0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__RD_DEL_SEL_MASK                 0x01F80000U
#define CCP__PHY_GATE_LPBK_CTRL_REG__RD_DEL_SEL_SHIFT                        19U
#define CCP__PHY_GATE_LPBK_CTRL_REG__RD_DEL_SEL_WIDTH                         6U
#define CCP__PHY_GATE_LPBK_CTRL_REG__PARAM_PHASE_DETECT_SEL_OE_MASK  0x0E000000U
#define CCP__PHY_GATE_LPBK_CTRL_REG__PARAM_PHASE_DETECT_SEL_OE_SHIFT         25U
#define CCP__PHY_GATE_LPBK_CTRL_REG__PARAM_PHASE_DETECT_SEL_OE_WIDTH          3U
#define CCP__PHY_GATE_LPBK_CTRL_REG__SW_HALF_CYCLE_SHIFT_MASK        0x10000000U
#define CCP__PHY_GATE_LPBK_CTRL_REG__SW_HALF_CYCLE_SHIFT_SHIFT               28U
#define CCP__PHY_GATE_LPBK_CTRL_REG__SW_HALF_CYCLE_SHIFT_WIDTH                1U
#define CCP__PHY_GATE_LPBK_CTRL_REG__SW_HALF_CYCLE_SHIFT_WOCLR                0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__SW_HALF_CYCLE_SHIFT_WOSET                0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__EN_SW_HALF_CYCLE_MASK           0x20000000U
#define CCP__PHY_GATE_LPBK_CTRL_REG__EN_SW_HALF_CYCLE_SHIFT                  29U
#define CCP__PHY_GATE_LPBK_CTRL_REG__EN_SW_HALF_CYCLE_WIDTH                   1U
#define CCP__PHY_GATE_LPBK_CTRL_REG__EN_SW_HALF_CYCLE_WOCLR                   0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__EN_SW_HALF_CYCLE_WOSET                   0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__SW_DQS_PHASE_BYPASS_MASK        0x40000000U
#define CCP__PHY_GATE_LPBK_CTRL_REG__SW_DQS_PHASE_BYPASS_SHIFT               30U
#define CCP__PHY_GATE_LPBK_CTRL_REG__SW_DQS_PHASE_BYPASS_WIDTH                1U
#define CCP__PHY_GATE_LPBK_CTRL_REG__SW_DQS_PHASE_BYPASS_WOCLR                0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__SW_DQS_PHASE_BYPASS_WOSET                0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__SYNC_METHOD_MASK                0x80000000U
#define CCP__PHY_GATE_LPBK_CTRL_REG__SYNC_METHOD_SHIFT                       31U
#define CCP__PHY_GATE_LPBK_CTRL_REG__SYNC_METHOD_WIDTH                        1U
#define CCP__PHY_GATE_LPBK_CTRL_REG__SYNC_METHOD_WOCLR                        0U
#define CCP__PHY_GATE_LPBK_CTRL_REG__SYNC_METHOD_WOSET                        0U

#define CCP__PHY_DLL_MASTER_CTRL_REG_READ_MASK                       0x00F700FFU
#define CCP__PHY_DLL_MASTER_CTRL_REG_WRITE_MASK                      0x00F700FFU
#define CCP__PHY_DLL_MASTER_CTRL_REG__PARAM_DLL_START_POINT_MASK     0x000000FFU
#define CCP__PHY_DLL_MASTER_CTRL_REG__PARAM_DLL_START_POINT_SHIFT             0U
#define CCP__PHY_DLL_MASTER_CTRL_REG__PARAM_DLL_START_POINT_WIDTH             8U
#define CCP__PHY_DLL_MASTER_CTRL_REG__PARAM_DLL_LOCK_NUM_MASK        0x00070000U
#define CCP__PHY_DLL_MASTER_CTRL_REG__PARAM_DLL_LOCK_NUM_SHIFT               16U
#define CCP__PHY_DLL_MASTER_CTRL_REG__PARAM_DLL_LOCK_NUM_WIDTH                3U
#define CCP__PHY_DLL_MASTER_CTRL_REG__PARAM_PHASE_DETECT_SEL_MASK    0x00700000U
#define CCP__PHY_DLL_MASTER_CTRL_REG__PARAM_PHASE_DETECT_SEL_SHIFT           20U
#define CCP__PHY_DLL_MASTER_CTRL_REG__PARAM_PHASE_DETECT_SEL_WIDTH            3U
#define CCP__PHY_DLL_MASTER_CTRL_REG__PARAM_DLL_BYPASS_MODE_MASK     0x00800000U
#define CCP__PHY_DLL_MASTER_CTRL_REG__PARAM_DLL_BYPASS_MODE_SHIFT            23U
#define CCP__PHY_DLL_MASTER_CTRL_REG__PARAM_DLL_BYPASS_MODE_WIDTH             1U
#define CCP__PHY_DLL_MASTER_CTRL_REG__PARAM_DLL_BYPASS_MODE_WOCLR             0U
#define CCP__PHY_DLL_MASTER_CTRL_REG__PARAM_DLL_BYPASS_MODE_WOSET             0U

#define CCP__PHY_DLL_SLAVE_CTRL_REG_READ_MASK                        0xFFFFFFFFU
#define CCP__PHY_DLL_SLAVE_CTRL_REG_WRITE_MASK                       0xFFFFFFFFU
#define CCP__PHY_DLL_SLAVE_CTRL_REG__READ_DQS_DELAY_MASK             0x000000FFU
#define CCP__PHY_DLL_SLAVE_CTRL_REG__READ_DQS_DELAY_SHIFT                     0U
#define CCP__PHY_DLL_SLAVE_CTRL_REG__READ_DQS_DELAY_WIDTH                     8U
#define CCP__PHY_DLL_SLAVE_CTRL_REG__CLK_WR_DELAY_MASK               0x0000FF00U
#define CCP__PHY_DLL_SLAVE_CTRL_REG__CLK_WR_DELAY_SHIFT                       8U
#define CCP__PHY_DLL_SLAVE_CTRL_REG__CLK_WR_DELAY_WIDTH                       8U
#define CCP__PHY_DLL_SLAVE_CTRL_REG__CLK_WRDQS_DELAY_MASK            0x00FF0000U
#define CCP__PHY_DLL_SLAVE_CTRL_REG__CLK_WRDQS_DELAY_SHIFT                   16U
#define CCP__PHY_DLL_SLAVE_CTRL_REG__CLK_WRDQS_DELAY_WIDTH                    8U
#define CCP__PHY_DLL_SLAVE_CTRL_REG__READ_DQS_CMD_DELAY_MASK         0xFF000000U
#define CCP__PHY_DLL_SLAVE_CTRL_REG__READ_DQS_CMD_DELAY_SHIFT                24U
#define CCP__PHY_DLL_SLAVE_CTRL_REG__READ_DQS_CMD_DELAY_WIDTH                 8U

#define CCP__PHY_IE_TIMING_REG_READ_MASK                             0x0017777FU
#define CCP__PHY_IE_TIMING_REG_WRITE_MASK                            0x0017777FU
#define CCP__PHY_IE_TIMING_REG__RDDATA_EN_IE_DLY_MASK                0x0000000FU
#define CCP__PHY_IE_TIMING_REG__RDDATA_EN_IE_DLY_SHIFT                        0U
#define CCP__PHY_IE_TIMING_REG__RDDATA_EN_IE_DLY_WIDTH                        4U
#define CCP__PHY_IE_TIMING_REG__DQS_IE_STOP_MASK                     0x00000070U
#define CCP__PHY_IE_TIMING_REG__DQS_IE_STOP_SHIFT                             4U
#define CCP__PHY_IE_TIMING_REG__DQS_IE_STOP_WIDTH                             3U
#define CCP__PHY_IE_TIMING_REG__DQS_IE_START_MASK                    0x00000700U
#define CCP__PHY_IE_TIMING_REG__DQS_IE_START_SHIFT                            8U
#define CCP__PHY_IE_TIMING_REG__DQS_IE_START_WIDTH                            3U
#define CCP__PHY_IE_TIMING_REG__DQ_IE_STOP_MASK                      0x00007000U
#define CCP__PHY_IE_TIMING_REG__DQ_IE_STOP_SHIFT                             12U
#define CCP__PHY_IE_TIMING_REG__DQ_IE_STOP_WIDTH                              3U
#define CCP__PHY_IE_TIMING_REG__DQ_IE_START_MASK                     0x00070000U
#define CCP__PHY_IE_TIMING_REG__DQ_IE_START_SHIFT                            16U
#define CCP__PHY_IE_TIMING_REG__DQ_IE_START_WIDTH                             3U
#define CCP__PHY_IE_TIMING_REG__IE_ALWAYS_ON_MASK                    0x00100000U
#define CCP__PHY_IE_TIMING_REG__IE_ALWAYS_ON_SHIFT                           20U
#define CCP__PHY_IE_TIMING_REG__IE_ALWAYS_ON_WIDTH                            1U
#define CCP__PHY_IE_TIMING_REG__IE_ALWAYS_ON_WOCLR                            0U
#define CCP__PHY_IE_TIMING_REG__IE_ALWAYS_ON_WOSET                            0U

#define CCP__PHY_OBS_REG_0_READ_MASK                                 0x0FFFFF03U
#define CCP__PHY_OBS_REG_0_WRITE_MASK                                0x0FFFFF03U
#define CCP__PHY_OBS_REG_0__LPBK_STATUS_MASK                         0x00000003U
#define CCP__PHY_OBS_REG_0__LPBK_STATUS_SHIFT                                 0U
#define CCP__PHY_OBS_REG_0__LPBK_STATUS_WIDTH                                 2U
#define CCP__PHY_OBS_REG_0__LPBK_DQ_DATA_MASK                        0x00FFFF00U
#define CCP__PHY_OBS_REG_0__LPBK_DQ_DATA_SHIFT                                8U
#define CCP__PHY_OBS_REG_0__LPBK_DQ_DATA_WIDTH                               16U
#define CCP__PHY_OBS_REG_0__DQS_UNDERRUN_MASK                        0x01000000U
#define CCP__PHY_OBS_REG_0__DQS_UNDERRUN_SHIFT                               24U
#define CCP__PHY_OBS_REG_0__DQS_UNDERRUN_WIDTH                                1U
#define CCP__PHY_OBS_REG_0__DQS_UNDERRUN_WOCLR                                0U
#define CCP__PHY_OBS_REG_0__DQS_UNDERRUN_WOSET                                0U
#define CCP__PHY_OBS_REG_0__DQS_OVERFLOW_MASK                        0x02000000U
#define CCP__PHY_OBS_REG_0__DQS_OVERFLOW_SHIFT                               25U
#define CCP__PHY_OBS_REG_0__DQS_OVERFLOW_WIDTH                                1U
#define CCP__PHY_OBS_REG_0__DQS_OVERFLOW_WOCLR                                0U
#define CCP__PHY_OBS_REG_0__DQS_OVERFLOW_WOSET                                0U
#define CCP__PHY_OBS_REG_0__DQS_CMD_UNDERRUN_MASK                    0x04000000U
#define CCP__PHY_OBS_REG_0__DQS_CMD_UNDERRUN_SHIFT                           26U
#define CCP__PHY_OBS_REG_0__DQS_CMD_UNDERRUN_WIDTH                            1U
#define CCP__PHY_OBS_REG_0__DQS_CMD_UNDERRUN_WOCLR                            0U
#define CCP__PHY_OBS_REG_0__DQS_CMD_UNDERRUN_WOSET                            0U
#define CCP__PHY_OBS_REG_0__DQS_CMD_OVERFLOW_MASK                    0x08000000U
#define CCP__PHY_OBS_REG_0__DQS_CMD_OVERFLOW_SHIFT                           27U
#define CCP__PHY_OBS_REG_0__DQS_CMD_OVERFLOW_WIDTH                            1U
#define CCP__PHY_OBS_REG_0__DQS_CMD_OVERFLOW_WOCLR                            0U
#define CCP__PHY_OBS_REG_0__DQS_CMD_OVERFLOW_WOSET                            0U

#define CCP__PHY_DLL_OBS_REG_0_READ_MASK                             0xFFFFFFFFU
#define CCP__PHY_DLL_OBS_REG_0_WRITE_MASK                            0xFFFFFFFFU
#define CCP__PHY_DLL_OBS_REG_0__DLL_LOCK_MASK                        0x00000001U
#define CCP__PHY_DLL_OBS_REG_0__DLL_LOCK_SHIFT                                0U
#define CCP__PHY_DLL_OBS_REG_0__DLL_LOCK_WIDTH                                1U
#define CCP__PHY_DLL_OBS_REG_0__DLL_LOCK_WOCLR                                0U
#define CCP__PHY_DLL_OBS_REG_0__DLL_LOCK_WOSET                                0U
#define CCP__PHY_DLL_OBS_REG_0__DLL_LOCKED_MODE_MASK                 0x00000006U
#define CCP__PHY_DLL_OBS_REG_0__DLL_LOCKED_MODE_SHIFT                         1U
#define CCP__PHY_DLL_OBS_REG_0__DLL_LOCKED_MODE_WIDTH                         2U
#define CCP__PHY_DLL_OBS_REG_0__DLL_UNLOCK_CNT_MASK                  0x000000F8U
#define CCP__PHY_DLL_OBS_REG_0__DLL_UNLOCK_CNT_SHIFT                          3U
#define CCP__PHY_DLL_OBS_REG_0__DLL_UNLOCK_CNT_WIDTH                          5U
#define CCP__PHY_DLL_OBS_REG_0__DLL_LOCK_VALUE_MASK                  0x0000FF00U
#define CCP__PHY_DLL_OBS_REG_0__DLL_LOCK_VALUE_SHIFT                          8U
#define CCP__PHY_DLL_OBS_REG_0__DLL_LOCK_VALUE_WIDTH                          8U
#define CCP__PHY_DLL_OBS_REG_0__LOCK_DEC_DBG_MASK                    0x00FF0000U
#define CCP__PHY_DLL_OBS_REG_0__LOCK_DEC_DBG_SHIFT                           16U
#define CCP__PHY_DLL_OBS_REG_0__LOCK_DEC_DBG_WIDTH                            8U
#define CCP__PHY_DLL_OBS_REG_0__LOCK_INC_DBG_MASK                    0xFF000000U
#define CCP__PHY_DLL_OBS_REG_0__LOCK_INC_DBG_SHIFT                           24U
#define CCP__PHY_DLL_OBS_REG_0__LOCK_INC_DBG_WIDTH                            8U

#define CCP__PHY_DLL_OBS_REG_1_READ_MASK                             0x00FFFFFFU
#define CCP__PHY_DLL_OBS_REG_1_WRITE_MASK                            0x00FFFFFFU
#define CCP__PHY_DLL_OBS_REG_1__DECODER_OUT_RD_MASK                  0x000000FFU
#define CCP__PHY_DLL_OBS_REG_1__DECODER_OUT_RD_SHIFT                          0U
#define CCP__PHY_DLL_OBS_REG_1__DECODER_OUT_RD_WIDTH                          8U
#define CCP__PHY_DLL_OBS_REG_1__DECODER_OUT_RD_CMD_MASK              0x0000FF00U
#define CCP__PHY_DLL_OBS_REG_1__DECODER_OUT_RD_CMD_SHIFT                      8U
#define CCP__PHY_DLL_OBS_REG_1__DECODER_OUT_RD_CMD_WIDTH                      8U
#define CCP__PHY_DLL_OBS_REG_1__DECODER_OUT_WR_MASK                  0x00FF0000U
#define CCP__PHY_DLL_OBS_REG_1__DECODER_OUT_WR_SHIFT                         16U
#define CCP__PHY_DLL_OBS_REG_1__DECODER_OUT_WR_WIDTH                          8U

#define CCP__PHY_DLL_OBS_REG_2_READ_MASK                             0x000000FFU
#define CCP__PHY_DLL_OBS_REG_2_WRITE_MASK                            0x000000FFU
#define CCP__PHY_DLL_OBS_REG_2__DECODER_OUT_WRDQS_MASK               0x000000FFU
#define CCP__PHY_DLL_OBS_REG_2__DECODER_OUT_WRDQS_SHIFT                       0U
#define CCP__PHY_DLL_OBS_REG_2__DECODER_OUT_WRDQS_WIDTH                       8U

#define CCP__PHY_STATIC_TOGG_REG_READ_MASK                           0x01F1FFFFU
#define CCP__PHY_STATIC_TOGG_REG_WRITE_MASK                          0x01F1FFFFU
#define CCP__PHY_STATIC_TOGG_REG__STATIC_TOG_CLK_DIV_MASK            0x0000FFFFU
#define CCP__PHY_STATIC_TOGG_REG__STATIC_TOG_CLK_DIV_SHIFT                    0U
#define CCP__PHY_STATIC_TOGG_REG__STATIC_TOG_CLK_DIV_WIDTH                   16U
#define CCP__PHY_STATIC_TOGG_REG__STATIC_TOGG_GLOBAL_ENABLE_MASK     0x00010000U
#define CCP__PHY_STATIC_TOGG_REG__STATIC_TOGG_GLOBAL_ENABLE_SHIFT            16U
#define CCP__PHY_STATIC_TOGG_REG__STATIC_TOGG_GLOBAL_ENABLE_WIDTH             1U
#define CCP__PHY_STATIC_TOGG_REG__STATIC_TOGG_GLOBAL_ENABLE_WOCLR             0U
#define CCP__PHY_STATIC_TOGG_REG__STATIC_TOGG_GLOBAL_ENABLE_WOSET             0U
#define CCP__PHY_STATIC_TOGG_REG__STATIC_TOGG_ENABLE_MASK            0x00F00000U
#define CCP__PHY_STATIC_TOGG_REG__STATIC_TOGG_ENABLE_SHIFT                   20U
#define CCP__PHY_STATIC_TOGG_REG__STATIC_TOGG_ENABLE_WIDTH                    4U
#define CCP__PHY_STATIC_TOGG_REG__READ_DQS_TOGG_ENABLE_MASK          0x01000000U
#define CCP__PHY_STATIC_TOGG_REG__READ_DQS_TOGG_ENABLE_SHIFT                 24U
#define CCP__PHY_STATIC_TOGG_REG__READ_DQS_TOGG_ENABLE_WIDTH                  1U
#define CCP__PHY_STATIC_TOGG_REG__READ_DQS_TOGG_ENABLE_WOCLR                  0U
#define CCP__PHY_STATIC_TOGG_REG__READ_DQS_TOGG_ENABLE_WOSET                  0U

#define CCP__PHY_WR_DESKEW_REG_READ_MASK                             0xFFFFFFFFU
#define CCP__PHY_WR_DESKEW_REG_WRITE_MASK                            0xFFFFFFFFU
#define CCP__PHY_WR_DESKEW_REG__WR_DQ0_DESKEW_DELAY_MASK             0x0000000FU
#define CCP__PHY_WR_DESKEW_REG__WR_DQ0_DESKEW_DELAY_SHIFT                     0U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ0_DESKEW_DELAY_WIDTH                     4U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ1_DESKEW_DELAY_MASK             0x000000F0U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ1_DESKEW_DELAY_SHIFT                     4U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ1_DESKEW_DELAY_WIDTH                     4U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ2_DESKEW_DELAY_MASK             0x00000F00U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ2_DESKEW_DELAY_SHIFT                     8U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ2_DESKEW_DELAY_WIDTH                     4U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ3_DESKEW_DELAY_MASK             0x0000F000U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ3_DESKEW_DELAY_SHIFT                    12U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ3_DESKEW_DELAY_WIDTH                     4U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ4_DESKEW_DELAY_MASK             0x000F0000U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ4_DESKEW_DELAY_SHIFT                    16U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ4_DESKEW_DELAY_WIDTH                     4U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ5_DESKEW_DELAY_MASK             0x00F00000U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ5_DESKEW_DELAY_SHIFT                    20U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ5_DESKEW_DELAY_WIDTH                     4U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ6_DESKEW_DELAY_MASK             0x0F000000U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ6_DESKEW_DELAY_SHIFT                    24U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ6_DESKEW_DELAY_WIDTH                     4U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ7_DESKEW_DELAY_MASK             0xF0000000U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ7_DESKEW_DELAY_SHIFT                    28U
#define CCP__PHY_WR_DESKEW_REG__WR_DQ7_DESKEW_DELAY_WIDTH                     4U

#define CCP__PHY_WR_RD_DESKEW_CMD_REG_READ_MASK                      0x0F01770FU
#define CCP__PHY_WR_RD_DESKEW_CMD_REG_WRITE_MASK                     0x0F01770FU
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__WR_CMD_DESKEW_DELAY_MASK      0x0000000FU
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__WR_CMD_DESKEW_DELAY_SHIFT              0U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__WR_CMD_DESKEW_DELAY_WIDTH              4U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_PHASE_DETECT_SEL_MASK     0x00000700U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_PHASE_DETECT_SEL_SHIFT             8U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_PHASE_DETECT_SEL_WIDTH             3U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_SW_HALF_CYCLE_SHIFT_MASK  0x00001000U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_SW_HALF_CYCLE_SHIFT_SHIFT         12U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_SW_HALF_CYCLE_SHIFT_WIDTH          1U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_SW_HALF_CYCLE_SHIFT_WOCLR          0U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_SW_HALF_CYCLE_SHIFT_WOSET          0U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_EN_SW_HALF_CYCLE_MASK     0x00002000U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_EN_SW_HALF_CYCLE_SHIFT            13U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_EN_SW_HALF_CYCLE_WIDTH             1U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_EN_SW_HALF_CYCLE_WOCLR             0U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_EN_SW_HALF_CYCLE_WOSET             0U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_SW_DQ_PHASE_BYPASS_MASK   0x00004000U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_SW_DQ_PHASE_BYPASS_SHIFT          14U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_SW_DQ_PHASE_BYPASS_WIDTH           1U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_SW_DQ_PHASE_BYPASS_WOCLR           0U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_SW_DQ_PHASE_BYPASS_WOSET           0U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_CLKPERIOD_DELAY_MASK      0x00010000U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_CLKPERIOD_DELAY_SHIFT             16U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_CLKPERIOD_DELAY_WIDTH              1U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_CLKPERIOD_DELAY_WOCLR              0U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__CMD_CLKPERIOD_DELAY_WOSET              0U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__RD_CMD_DESKEW_DELAY_MASK      0x0F000000U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__RD_CMD_DESKEW_DELAY_SHIFT             24U
#define CCP__PHY_WR_RD_DESKEW_CMD_REG__RD_CMD_DESKEW_DELAY_WIDTH              4U

#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG_READ_MASK                   0x77777777U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG_WRITE_MASK                  0x77777777U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_PHASE_DETECT_SEL_MASK  0x00000007U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_PHASE_DETECT_SEL_SHIFT          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_PHASE_DETECT_SEL_WIDTH          3U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_SW_HALF_CYCLE_SHIFT_MASK 0x00000010U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_SW_HALF_CYCLE_SHIFT_SHIFT       4U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_SW_HALF_CYCLE_SHIFT_WIDTH       1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_SW_HALF_CYCLE_SHIFT_WOCLR       0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_SW_HALF_CYCLE_SHIFT_WOSET       0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_EN_SW_HALF_CYCLE_MASK  0x00000020U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_EN_SW_HALF_CYCLE_SHIFT          5U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_EN_SW_HALF_CYCLE_WIDTH          1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_EN_SW_HALF_CYCLE_WOCLR          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_EN_SW_HALF_CYCLE_WOSET          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_SW_DQ_PHASE_BYPASS_MASK 0x00000040U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_SW_DQ_PHASE_BYPASS_SHIFT        6U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_SW_DQ_PHASE_BYPASS_WIDTH        1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_SW_DQ_PHASE_BYPASS_WOCLR        0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ0_SW_DQ_PHASE_BYPASS_WOSET        0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_PHASE_DETECT_SEL_MASK  0x00000700U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_PHASE_DETECT_SEL_SHIFT          8U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_PHASE_DETECT_SEL_WIDTH          3U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_SW_HALF_CYCLE_SHIFT_MASK 0x00001000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_SW_HALF_CYCLE_SHIFT_SHIFT      12U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_SW_HALF_CYCLE_SHIFT_WIDTH       1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_SW_HALF_CYCLE_SHIFT_WOCLR       0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_SW_HALF_CYCLE_SHIFT_WOSET       0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_EN_SW_HALF_CYCLE_MASK  0x00002000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_EN_SW_HALF_CYCLE_SHIFT         13U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_EN_SW_HALF_CYCLE_WIDTH          1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_EN_SW_HALF_CYCLE_WOCLR          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_EN_SW_HALF_CYCLE_WOSET          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_SW_DQ_PHASE_BYPASS_MASK 0x00004000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_SW_DQ_PHASE_BYPASS_SHIFT       14U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_SW_DQ_PHASE_BYPASS_WIDTH        1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_SW_DQ_PHASE_BYPASS_WOCLR        0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ1_SW_DQ_PHASE_BYPASS_WOSET        0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_PHASE_DETECT_SEL_MASK  0x00070000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_PHASE_DETECT_SEL_SHIFT         16U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_PHASE_DETECT_SEL_WIDTH          3U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_SW_HALF_CYCLE_SHIFT_MASK 0x00100000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_SW_HALF_CYCLE_SHIFT_SHIFT      20U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_SW_HALF_CYCLE_SHIFT_WIDTH       1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_SW_HALF_CYCLE_SHIFT_WOCLR       0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_SW_HALF_CYCLE_SHIFT_WOSET       0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_EN_SW_HALF_CYCLE_MASK  0x00200000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_EN_SW_HALF_CYCLE_SHIFT         21U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_EN_SW_HALF_CYCLE_WIDTH          1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_EN_SW_HALF_CYCLE_WOCLR          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_EN_SW_HALF_CYCLE_WOSET          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_SW_DQ_PHASE_BYPASS_MASK 0x00400000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_SW_DQ_PHASE_BYPASS_SHIFT       22U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_SW_DQ_PHASE_BYPASS_WIDTH        1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_SW_DQ_PHASE_BYPASS_WOCLR        0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ2_SW_DQ_PHASE_BYPASS_WOSET        0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_PHASE_DETECT_SEL_MASK  0x07000000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_PHASE_DETECT_SEL_SHIFT         24U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_PHASE_DETECT_SEL_WIDTH          3U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_SW_HALF_CYCLE_SHIFT_MASK 0x10000000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_SW_HALF_CYCLE_SHIFT_SHIFT      28U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_SW_HALF_CYCLE_SHIFT_WIDTH       1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_SW_HALF_CYCLE_SHIFT_WOCLR       0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_SW_HALF_CYCLE_SHIFT_WOSET       0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_EN_SW_HALF_CYCLE_MASK  0x20000000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_EN_SW_HALF_CYCLE_SHIFT         29U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_EN_SW_HALF_CYCLE_WIDTH          1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_EN_SW_HALF_CYCLE_WOCLR          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_EN_SW_HALF_CYCLE_WOSET          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_SW_DQ_PHASE_BYPASS_MASK 0x40000000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_SW_DQ_PHASE_BYPASS_SHIFT       30U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_SW_DQ_PHASE_BYPASS_WIDTH        1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_SW_DQ_PHASE_BYPASS_WOCLR        0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_0_REG__DQ3_SW_DQ_PHASE_BYPASS_WOSET        0U

#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG_READ_MASK                   0x77777777U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG_WRITE_MASK                  0x77777777U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_PHASE_DETECT_SEL_MASK  0x00000007U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_PHASE_DETECT_SEL_SHIFT          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_PHASE_DETECT_SEL_WIDTH          3U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_SW_HALF_CYCLE_SHIFT_MASK 0x00000010U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_SW_HALF_CYCLE_SHIFT_SHIFT       4U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_SW_HALF_CYCLE_SHIFT_WIDTH       1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_SW_HALF_CYCLE_SHIFT_WOCLR       0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_SW_HALF_CYCLE_SHIFT_WOSET       0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_EN_SW_HALF_CYCLE_MASK  0x00000020U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_EN_SW_HALF_CYCLE_SHIFT          5U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_EN_SW_HALF_CYCLE_WIDTH          1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_EN_SW_HALF_CYCLE_WOCLR          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_EN_SW_HALF_CYCLE_WOSET          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_SW_DQ_PHASE_BYPASS_MASK 0x00000040U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_SW_DQ_PHASE_BYPASS_SHIFT        6U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_SW_DQ_PHASE_BYPASS_WIDTH        1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_SW_DQ_PHASE_BYPASS_WOCLR        0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ4_SW_DQ_PHASE_BYPASS_WOSET        0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_PHASE_DETECT_SEL_MASK  0x00000700U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_PHASE_DETECT_SEL_SHIFT          8U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_PHASE_DETECT_SEL_WIDTH          3U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_SW_HALF_CYCLE_SHIFT_MASK 0x00001000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_SW_HALF_CYCLE_SHIFT_SHIFT      12U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_SW_HALF_CYCLE_SHIFT_WIDTH       1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_SW_HALF_CYCLE_SHIFT_WOCLR       0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_SW_HALF_CYCLE_SHIFT_WOSET       0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_EN_SW_HALF_CYCLE_MASK  0x00002000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_EN_SW_HALF_CYCLE_SHIFT         13U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_EN_SW_HALF_CYCLE_WIDTH          1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_EN_SW_HALF_CYCLE_WOCLR          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_EN_SW_HALF_CYCLE_WOSET          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_SW_DQ_PHASE_BYPASS_MASK 0x00004000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_SW_DQ_PHASE_BYPASS_SHIFT       14U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_SW_DQ_PHASE_BYPASS_WIDTH        1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_SW_DQ_PHASE_BYPASS_WOCLR        0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ5_SW_DQ_PHASE_BYPASS_WOSET        0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_PHASE_DETECT_SEL_MASK  0x00070000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_PHASE_DETECT_SEL_SHIFT         16U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_PHASE_DETECT_SEL_WIDTH          3U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_SW_HALF_CYCLE_SHIFT_MASK 0x00100000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_SW_HALF_CYCLE_SHIFT_SHIFT      20U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_SW_HALF_CYCLE_SHIFT_WIDTH       1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_SW_HALF_CYCLE_SHIFT_WOCLR       0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_SW_HALF_CYCLE_SHIFT_WOSET       0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_EN_SW_HALF_CYCLE_MASK  0x00200000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_EN_SW_HALF_CYCLE_SHIFT         21U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_EN_SW_HALF_CYCLE_WIDTH          1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_EN_SW_HALF_CYCLE_WOCLR          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_EN_SW_HALF_CYCLE_WOSET          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_SW_DQ_PHASE_BYPASS_MASK 0x00400000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_SW_DQ_PHASE_BYPASS_SHIFT       22U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_SW_DQ_PHASE_BYPASS_WIDTH        1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_SW_DQ_PHASE_BYPASS_WOCLR        0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ6_SW_DQ_PHASE_BYPASS_WOSET        0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_PHASE_DETECT_SEL_MASK  0x07000000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_PHASE_DETECT_SEL_SHIFT         24U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_PHASE_DETECT_SEL_WIDTH          3U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_SW_HALF_CYCLE_SHIFT_MASK 0x10000000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_SW_HALF_CYCLE_SHIFT_SHIFT      28U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_SW_HALF_CYCLE_SHIFT_WIDTH       1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_SW_HALF_CYCLE_SHIFT_WOCLR       0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_SW_HALF_CYCLE_SHIFT_WOSET       0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_EN_SW_HALF_CYCLE_MASK  0x20000000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_EN_SW_HALF_CYCLE_SHIFT         29U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_EN_SW_HALF_CYCLE_WIDTH          1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_EN_SW_HALF_CYCLE_WOCLR          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_EN_SW_HALF_CYCLE_WOSET          0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_SW_DQ_PHASE_BYPASS_MASK 0x40000000U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_SW_DQ_PHASE_BYPASS_SHIFT       30U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_SW_DQ_PHASE_BYPASS_WIDTH        1U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_SW_DQ_PHASE_BYPASS_WOCLR        0U
#define CCP__PHY_WR_DESKEW_PD_CTRL_1_REG__DQ7_SW_DQ_PHASE_BYPASS_WOSET        0U

#define CCP__PHY_RD_DESKEW_REG_READ_MASK                             0xFFFFFFFFU
#define CCP__PHY_RD_DESKEW_REG_WRITE_MASK                            0xFFFFFFFFU
#define CCP__PHY_RD_DESKEW_REG__RD_DQ0_DESKEW_DELAY_MASK             0x0000000FU
#define CCP__PHY_RD_DESKEW_REG__RD_DQ0_DESKEW_DELAY_SHIFT                     0U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ0_DESKEW_DELAY_WIDTH                     4U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ1_DESKEW_DELAY_MASK             0x000000F0U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ1_DESKEW_DELAY_SHIFT                     4U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ1_DESKEW_DELAY_WIDTH                     4U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ2_DESKEW_DELAY_MASK             0x00000F00U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ2_DESKEW_DELAY_SHIFT                     8U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ2_DESKEW_DELAY_WIDTH                     4U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ3_DESKEW_DELAY_MASK             0x0000F000U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ3_DESKEW_DELAY_SHIFT                    12U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ3_DESKEW_DELAY_WIDTH                     4U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ4_DESKEW_DELAY_MASK             0x000F0000U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ4_DESKEW_DELAY_SHIFT                    16U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ4_DESKEW_DELAY_WIDTH                     4U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ5_DESKEW_DELAY_MASK             0x00F00000U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ5_DESKEW_DELAY_SHIFT                    20U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ5_DESKEW_DELAY_WIDTH                     4U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ6_DESKEW_DELAY_MASK             0x0F000000U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ6_DESKEW_DELAY_SHIFT                    24U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ6_DESKEW_DELAY_WIDTH                     4U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ7_DESKEW_DELAY_MASK             0xF0000000U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ7_DESKEW_DELAY_SHIFT                    28U
#define CCP__PHY_RD_DESKEW_REG__RD_DQ7_DESKEW_DELAY_WIDTH                     4U

#define CCP__PHY_FEATURES_REG_READ_MASK                              0x0000FFFFU
#define CCP__PHY_FEATURES_REG_WRITE_MASK                             0x0000FFFFU
#define CCP__PHY_FEATURES_REG__ONFI_40_MASK                          0x00000001U
#define CCP__PHY_FEATURES_REG__ONFI_40_SHIFT                                  0U
#define CCP__PHY_FEATURES_REG__ONFI_40_WIDTH                                  1U
#define CCP__PHY_FEATURES_REG__ONFI_40_WOCLR                                  0U
#define CCP__PHY_FEATURES_REG__ONFI_40_WOSET                                  0U
#define CCP__PHY_FEATURES_REG__ONFI_41_MASK                          0x00000002U
#define CCP__PHY_FEATURES_REG__ONFI_41_SHIFT                                  1U
#define CCP__PHY_FEATURES_REG__ONFI_41_WIDTH                                  1U
#define CCP__PHY_FEATURES_REG__ONFI_41_WOCLR                                  0U
#define CCP__PHY_FEATURES_REG__ONFI_41_WOSET                                  0U
#define CCP__PHY_FEATURES_REG__SDR_16BIT_MASK                        0x00000004U
#define CCP__PHY_FEATURES_REG__SDR_16BIT_SHIFT                                2U
#define CCP__PHY_FEATURES_REG__SDR_16BIT_WIDTH                                1U
#define CCP__PHY_FEATURES_REG__SDR_16BIT_WOCLR                                0U
#define CCP__PHY_FEATURES_REG__SDR_16BIT_WOSET                                0U
#define CCP__PHY_FEATURES_REG__XSPI_MASK                             0x00000008U
#define CCP__PHY_FEATURES_REG__XSPI_SHIFT                                     3U
#define CCP__PHY_FEATURES_REG__XSPI_WIDTH                                     1U
#define CCP__PHY_FEATURES_REG__XSPI_WOCLR                                     0U
#define CCP__PHY_FEATURES_REG__XSPI_WOSET                                     0U
#define CCP__PHY_FEATURES_REG__SD_EMMC_MASK                          0x00000010U
#define CCP__PHY_FEATURES_REG__SD_EMMC_SHIFT                                  4U
#define CCP__PHY_FEATURES_REG__SD_EMMC_WIDTH                                  1U
#define CCP__PHY_FEATURES_REG__SD_EMMC_WOCLR                                  0U
#define CCP__PHY_FEATURES_REG__SD_EMMC_WOSET                                  0U
#define CCP__PHY_FEATURES_REG__BANK_NUM_MASK                         0x00000060U
#define CCP__PHY_FEATURES_REG__BANK_NUM_SHIFT                                 5U
#define CCP__PHY_FEATURES_REG__BANK_NUM_WIDTH                                 2U
#define CCP__PHY_FEATURES_REG__DLL_TAP_NUM_MASK                      0x00000080U
#define CCP__PHY_FEATURES_REG__DLL_TAP_NUM_SHIFT                              7U
#define CCP__PHY_FEATURES_REG__DLL_TAP_NUM_WIDTH                              1U
#define CCP__PHY_FEATURES_REG__DLL_TAP_NUM_WOCLR                              0U
#define CCP__PHY_FEATURES_REG__DLL_TAP_NUM_WOSET                              0U
#define CCP__PHY_FEATURES_REG__AGING_MASK                            0x00000100U
#define CCP__PHY_FEATURES_REG__AGING_SHIFT                                    8U
#define CCP__PHY_FEATURES_REG__AGING_WIDTH                                    1U
#define CCP__PHY_FEATURES_REG__AGING_WOCLR                                    0U
#define CCP__PHY_FEATURES_REG__AGING_WOSET                                    0U
#define CCP__PHY_FEATURES_REG__DFI_CLOCK_RATIO_MASK                  0x00000200U
#define CCP__PHY_FEATURES_REG__DFI_CLOCK_RATIO_SHIFT                          9U
#define CCP__PHY_FEATURES_REG__DFI_CLOCK_RATIO_WIDTH                          1U
#define CCP__PHY_FEATURES_REG__DFI_CLOCK_RATIO_WOCLR                          0U
#define CCP__PHY_FEATURES_REG__DFI_CLOCK_RATIO_WOSET                          0U
#define CCP__PHY_FEATURES_REG__PER_BIT_DESKEW_MASK                   0x00000400U
#define CCP__PHY_FEATURES_REG__PER_BIT_DESKEW_SHIFT                          10U
#define CCP__PHY_FEATURES_REG__PER_BIT_DESKEW_WIDTH                           1U
#define CCP__PHY_FEATURES_REG__PER_BIT_DESKEW_WOCLR                           0U
#define CCP__PHY_FEATURES_REG__PER_BIT_DESKEW_WOSET                           0U
#define CCP__PHY_FEATURES_REG__REG_INTF_MASK                         0x00000800U
#define CCP__PHY_FEATURES_REG__REG_INTF_SHIFT                                11U
#define CCP__PHY_FEATURES_REG__REG_INTF_WIDTH                                 1U
#define CCP__PHY_FEATURES_REG__REG_INTF_WOCLR                                 0U
#define CCP__PHY_FEATURES_REG__REG_INTF_WOSET                                 0U
#define CCP__PHY_FEATURES_REG__EXT_LPBK_DQS_MASK                     0x00001000U
#define CCP__PHY_FEATURES_REG__EXT_LPBK_DQS_SHIFT                            12U
#define CCP__PHY_FEATURES_REG__EXT_LPBK_DQS_WIDTH                             1U
#define CCP__PHY_FEATURES_REG__EXT_LPBK_DQS_WOCLR                             0U
#define CCP__PHY_FEATURES_REG__EXT_LPBK_DQS_WOSET                             0U
#define CCP__PHY_FEATURES_REG__JTAG_SUP_MASK                         0x00002000U
#define CCP__PHY_FEATURES_REG__JTAG_SUP_SHIFT                                13U
#define CCP__PHY_FEATURES_REG__JTAG_SUP_WIDTH                                 1U
#define CCP__PHY_FEATURES_REG__JTAG_SUP_WOCLR                                 0U
#define CCP__PHY_FEATURES_REG__JTAG_SUP_WOSET                                 0U
#define CCP__PHY_FEATURES_REG__PLL_SUP_MASK                          0x00004000U
#define CCP__PHY_FEATURES_REG__PLL_SUP_SHIFT                                 14U
#define CCP__PHY_FEATURES_REG__PLL_SUP_WIDTH                                  1U
#define CCP__PHY_FEATURES_REG__PLL_SUP_WOCLR                                  0U
#define CCP__PHY_FEATURES_REG__PLL_SUP_WOSET                                  0U
#define CCP__PHY_FEATURES_REG__ASF_SUP_MASK                          0x00008000U
#define CCP__PHY_FEATURES_REG__ASF_SUP_SHIFT                                 15U
#define CCP__PHY_FEATURES_REG__ASF_SUP_WIDTH                                  1U
#define CCP__PHY_FEATURES_REG__ASF_SUP_WOCLR                                  0U
#define CCP__PHY_FEATURES_REG__ASF_SUP_WOSET                                  0U

#define CCP__PHY_CTRL_REG_READ_MASK                                  0x001043F1U
#define CCP__PHY_CTRL_REG_WRITE_MASK                                 0x001043F1U
#define CCP__PHY_CTRL_REG__CTRL_CLKPERIOD_DELAY_MASK                 0x00000001U
#define CCP__PHY_CTRL_REG__CTRL_CLKPERIOD_DELAY_SHIFT                         0U
#define CCP__PHY_CTRL_REG__CTRL_CLKPERIOD_DELAY_WIDTH                         1U
#define CCP__PHY_CTRL_REG__CTRL_CLKPERIOD_DELAY_WOCLR                         0U
#define CCP__PHY_CTRL_REG__CTRL_CLKPERIOD_DELAY_WOSET                         0U
#define CCP__PHY_CTRL_REG__PHONY_DQS_TIMING_MASK                     0x000003F0U
#define CCP__PHY_CTRL_REG__PHONY_DQS_TIMING_SHIFT                             4U
#define CCP__PHY_CTRL_REG__PHONY_DQS_TIMING_WIDTH                             6U
#define CCP__PHY_CTRL_REG__SDR_DQS_VALUE_MASK                        0x00004000U
#define CCP__PHY_CTRL_REG__SDR_DQS_VALUE_SHIFT                               14U
#define CCP__PHY_CTRL_REG__SDR_DQS_VALUE_WIDTH                                1U
#define CCP__PHY_CTRL_REG__SDR_DQS_VALUE_WOCLR                                0U
#define CCP__PHY_CTRL_REG__SDR_DQS_VALUE_WOSET                                0U
#define CCP__PHY_CTRL_REG__LOW_FREQ_SEL_MASK                         0x00100000U
#define CCP__PHY_CTRL_REG__LOW_FREQ_SEL_SHIFT                                20U
#define CCP__PHY_CTRL_REG__LOW_FREQ_SEL_WIDTH                                 1U
#define CCP__PHY_CTRL_REG__LOW_FREQ_SEL_WOCLR                                 0U
#define CCP__PHY_CTRL_REG__LOW_FREQ_SEL_WOSET                                 0U

#define CCP__PHY_TSEL_REG_READ_MASK                                  0x00FFFF00U
#define CCP__PHY_TSEL_REG_WRITE_MASK                                 0x00FFFF00U
#define CCP__PHY_TSEL_REG__TSEL_RD_VALUE_DQS_MASK                    0x00000F00U
#define CCP__PHY_TSEL_REG__TSEL_RD_VALUE_DQS_SHIFT                            8U
#define CCP__PHY_TSEL_REG__TSEL_RD_VALUE_DQS_WIDTH                            4U
#define CCP__PHY_TSEL_REG__TSEL_OFF_VALUE_DQS_MASK                   0x0000F000U
#define CCP__PHY_TSEL_REG__TSEL_OFF_VALUE_DQS_SHIFT                          12U
#define CCP__PHY_TSEL_REG__TSEL_OFF_VALUE_DQS_WIDTH                           4U
#define CCP__PHY_TSEL_REG__TSEL_RD_VALUE_DATA_MASK                   0x000F0000U
#define CCP__PHY_TSEL_REG__TSEL_RD_VALUE_DATA_SHIFT                          16U
#define CCP__PHY_TSEL_REG__TSEL_RD_VALUE_DATA_WIDTH                           4U
#define CCP__PHY_TSEL_REG__TSEL_OFF_VALUE_DATA_MASK                  0x00F00000U
#define CCP__PHY_TSEL_REG__TSEL_OFF_VALUE_DATA_SHIFT                         20U
#define CCP__PHY_TSEL_REG__TSEL_OFF_VALUE_DATA_WIDTH                          4U

#define CCP__PHY_GPIO_CTRL_0_READ_MASK                               0xFFFFFFFFU
#define CCP__PHY_GPIO_CTRL_0_WRITE_MASK                              0xFFFFFFFFU
#define CCP__PHY_GPIO_CTRL_0__PHY_GPIO_CTRL_0_VALUE_MASK             0xFFFFFFFFU
#define CCP__PHY_GPIO_CTRL_0__PHY_GPIO_CTRL_0_VALUE_SHIFT                     0U
#define CCP__PHY_GPIO_CTRL_0__PHY_GPIO_CTRL_0_VALUE_WIDTH                    32U

#define CCP__PHY_GPIO_CTRL_1_READ_MASK                               0xFFFFFFFFU
#define CCP__PHY_GPIO_CTRL_1_WRITE_MASK                              0xFFFFFFFFU
#define CCP__PHY_GPIO_CTRL_1__PHY_GPIO_CTRL_1_VALUE_MASK             0xFFFFFFFFU
#define CCP__PHY_GPIO_CTRL_1__PHY_GPIO_CTRL_1_VALUE_SHIFT                     0U
#define CCP__PHY_GPIO_CTRL_1__PHY_GPIO_CTRL_1_VALUE_WIDTH                    32U

#define CCP__PHY_GPIO_STATUS_0_READ_MASK                             0xFFFFFFFFU
#define CCP__PHY_GPIO_STATUS_0_WRITE_MASK                            0xFFFFFFFFU
#define CCP__PHY_GPIO_STATUS_0__PHY_GPIO_STATUS_0_VALUE_MASK         0xFFFFFFFFU
#define CCP__PHY_GPIO_STATUS_0__PHY_GPIO_STATUS_0_VALUE_SHIFT                 0U
#define CCP__PHY_GPIO_STATUS_0__PHY_GPIO_STATUS_0_VALUE_WIDTH                32U

#define CCP__PHY_GPIO_STATUS_1_READ_MASK                             0xFFFFFFFFU
#define CCP__PHY_GPIO_STATUS_1_WRITE_MASK                            0xFFFFFFFFU
#define CCP__PHY_GPIO_STATUS_1__PHY_GPIO_STATUS_1_VALUE_MASK         0xFFFFFFFFU
#define CCP__PHY_GPIO_STATUS_1__PHY_GPIO_STATUS_1_VALUE_SHIFT                 0U
#define CCP__PHY_GPIO_STATUS_1__PHY_GPIO_STATUS_1_VALUE_WIDTH                32U

#endif /* REG_CCP_REGS_MACROS_H_ */

/* parasoft-end-suppress MISRA2012-RULE-5_4_b_c99-2 "C99 - similar names, DRV-4756" */
/* parasoft-end-suppress MISRA2012-RULE-5_4_b_c90-2 "C90 - similar names, DRV-4756" */
/* parasoft-end-suppress MISRA2012-RULE-1_1_b_c99-2 "C99 - limits, DRV-4754" */
/* parasoft-end-suppress MISRA2012-RULE-1_1_b_c90-2 "C90 - limits, DRV-4754" */

