# implementationt-of-Single-clock-circular-FIFO-by-verilog
implementation of Single clock circular FIFO by verilog

![image](https://user-images.githubusercontent.com/66343787/122694564-a1b1b180-d1f2-11eb-9951-1dca08774b7f.png)
![image](https://user-images.githubusercontent.com/66343787/122694577-afffcd80-d1f2-11eb-84ae-60beab68d936.png)

