$comment
	File created using the following command:
		vcd file Project1211.msim.vcd -direction
$end
$date
	Wed Dec 11 11:45:42 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module g0_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " en $end
$var wire 1 # L1 $end
$var wire 1 $ L2 $end
$var wire 1 % M $end
$var wire 1 & rstn $end
$var wire 1 ' V1 $end
$var wire 1 ( V2 $end
$var wire 1 ) y0 $end
$var wire 1 * y1 $end
$var wire 1 + y2 $end
$var wire 1 , y3 $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_clk $end
$var wire 1 7 ww_rstn $end
$var wire 1 8 ww_en $end
$var wire 1 9 ww_L1 $end
$var wire 1 : ww_L2 $end
$var wire 1 ; ww_V1 $end
$var wire 1 < ww_V2 $end
$var wire 1 = ww_M $end
$var wire 1 > ww_y0 $end
$var wire 1 ? ww_y1 $end
$var wire 1 @ ww_y2 $end
$var wire 1 A ww_y3 $end
$var wire 1 B \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 C \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 D \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 E \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 F \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 G \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 H \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 I \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 J \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 K \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 L \rstn~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 M \rstn~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 N \rstn~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 O \rstn~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 P \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 Q \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 R \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 S \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 T \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 U \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 V \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 W \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 X \V1~output_o\ $end
$var wire 1 Y \V2~output_o\ $end
$var wire 1 Z \M~output_o\ $end
$var wire 1 [ \y0~output_o\ $end
$var wire 1 \ \y1~output_o\ $end
$var wire 1 ] \y2~output_o\ $end
$var wire 1 ^ \y3~output_o\ $end
$var wire 1 _ \clk~input_o\ $end
$var wire 1 ` \clk~inputclkctrl_outclk\ $end
$var wire 1 a \en~input_o\ $end
$var wire 1 b \L1~input_o\ $end
$var wire 1 c \L2~input_o\ $end
$var wire 1 d \x2~0_combout\ $end
$var wire 1 e \x2~1_combout\ $end
$var wire 1 f \rstn~input_o\ $end
$var wire 1 g \rstn~inputclkctrl_outclk\ $end
$var wire 1 h \x2~q\ $end
$var wire 1 i \x0~0_combout\ $end
$var wire 1 j \x0~1_combout\ $end
$var wire 1 k \x0~q\ $end
$var wire 1 l \x1~0_combout\ $end
$var wire 1 m \x1~q\ $end
$var wire 1 n \comb~0_combout\ $end
$var wire 1 o \W_V1~combout\ $end
$var wire 1 p \comb~1_combout\ $end
$var wire 1 q \W_V2~combout\ $end
$var wire 1 r \W_M~combout\ $end
$var wire 1 s \ALT_INV_x0~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
1)
0*
0+
0,
0-
1.
x/
10
11
12
13
14
15
06
07
08
09
0:
0;
0<
0=
1>
0?
0@
0A
0T
zU
zV
zW
0X
0Y
0Z
1[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
1n
0o
1p
0q
0r
1s
1P
1Q
1R
0S
1L
1M
1N
0O
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
$end
#25000
1!
16
1_
1S
1`
#50000
0!
06
0_
0S
0`
#75000
1!
16
1_
1S
1`
#100000
0!
06
0_
0S
0`
#125000
1!
16
1_
1S
1`
#150000
0!
06
0_
0S
0`
#175000
1!
16
1_
1S
1`
#200000
0!
1&
06
17
1f
0_
1O
0S
0`
1g
#225000
1!
16
1_
1S
1`
#250000
0!
06
0_
0S
0`
#260000
1"
18
1a
1d
1j
1l
#275000
1!
16
1_
1S
1`
1k
1m
0s
1\
0d
0n
0p
0[
1?
1o
0>
1*
0)
1X
1;
1'
#300000
0!
06
0_
0S
0`
#325000
1!
16
1_
1S
1`
#350000
0!
06
0_
0S
0`
#375000
1!
16
1_
1S
1`
#400000
0!
06
0_
0S
0`
#425000
1!
16
1_
1S
1`
#450000
0!
06
0_
0S
0`
#475000
1!
16
1_
1S
1`
#500000
0!
06
0_
0S
0`
#525000
1!
16
1_
1S
1`
#550000
0!
06
0_
0S
0`
#575000
1!
16
1_
1S
1`
#580000
1#
19
1b
1e
0l
#600000
0!
06
0_
0S
0`
#625000
1!
16
1_
1S
1`
1h
0m
0\
1]
1^
1i
1q
1r
0?
1@
1A
1Z
1Y
0*
1+
1,
1=
1<
1%
1(
#650000
0!
06
0_
0S
0`
#675000
1!
16
1_
1S
1`
#700000
0!
06
0_
0S
0`
#725000
1!
16
1_
1S
1`
#750000
0!
06
0_
0S
0`
#775000
1!
16
1_
1S
1`
#800000
0!
06
0_
0S
0`
#825000
1!
16
1_
1S
1`
#840000
1$
1:
1c
1d
0j
0e
#850000
0!
06
0_
0S
0`
#875000
1!
16
1_
1S
1`
0h
0k
1s
0]
0^
1l
1n
0i
1p
1[
0@
0A
0q
0r
1j
0o
1>
0+
0,
1)
0X
0Z
0Y
0;
0=
0<
0'
0%
0(
#900000
0!
06
0_
0S
0`
#925000
1!
16
1_
1S
1`
1k
1m
0s
1\
0d
0l
0n
0p
0[
1?
1o
1e
0>
1*
0)
1X
1;
1'
#950000
0!
06
0_
0S
0`
#975000
1!
16
1_
1S
1`
1h
0m
0\
1]
1^
1d
1i
1q
1r
0?
1@
1A
1Z
1Y
0j
0e
0*
1+
1,
1=
1<
1%
1(
#1000000
