Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr  7 16:13:42 2019
| Host         : BBLOUIN834C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.859     -117.738                     45                 1965        0.012        0.000                      0                 1965        4.020        0.000                       0                   965  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 16.500}     33.000          30.303          
clk_fpga_2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.677        0.000                      0                 1921        0.012        0.000                      0                 1921        4.020        0.000                       0                   919  
clk_fpga_1         28.124        0.000                      0                   33        0.239        0.000                      0                   33       16.000        0.000                       0                    34  
clk_fpga_2         14.927        0.000                      0                   11        0.160        0.000                      0                   11        9.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0         -2.359      -26.003                     12                   12        0.064        0.000                      0                   12  
clk_fpga_2    clk_fpga_0          7.209        0.000                      0                    1        0.231        0.000                      0                    1  
clk_fpga_0    clk_fpga_1         -3.859      -91.735                     33                   33        0.135        0.000                      0                   33  
clk_fpga_0    clk_fpga_2          3.546        0.000                      0                   11        0.133        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 1.706ns (29.346%)  route 4.107ns (70.654%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.879     6.286    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I1_O)        0.124     6.410 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.485     6.895    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.019 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.078     8.097    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.221 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.665     8.886    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.499    12.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 1.706ns (29.346%)  route 4.107ns (70.654%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.879     6.286    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I1_O)        0.124     6.410 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.485     6.895    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.019 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.078     8.097    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.221 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.665     8.886    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.499    12.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 1.706ns (29.346%)  route 4.107ns (70.654%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.879     6.286    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I1_O)        0.124     6.410 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.485     6.895    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.019 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.078     8.097    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.221 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.665     8.886    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.499    12.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 1.706ns (29.346%)  route 4.107ns (70.654%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.879     6.286    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I1_O)        0.124     6.410 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.485     6.895    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.019 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.078     8.097    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.221 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.665     8.886    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.499    12.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 1.706ns (29.346%)  route 4.107ns (70.654%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.879     6.286    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I1_O)        0.124     6.410 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.485     6.895    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.019 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.078     8.097    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.221 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.665     8.886    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.499    12.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 1.706ns (29.346%)  route 4.107ns (70.654%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.879     6.286    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I1_O)        0.124     6.410 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.485     6.895    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.019 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.078     8.097    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.221 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.665     8.886    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.499    12.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 1.706ns (29.346%)  route 4.107ns (70.654%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.879     6.286    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I1_O)        0.124     6.410 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.485     6.895    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.019 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.078     8.097    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.221 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.665     8.886    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.499    12.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 1.706ns (29.346%)  route 4.107ns (70.654%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.879     6.286    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I1_O)        0.124     6.410 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.485     6.895    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.019 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.078     8.097    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.221 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.665     8.886    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.499    12.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.706ns (29.683%)  route 4.041ns (70.317%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.879     6.286    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I1_O)        0.124     6.410 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.485     6.895    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.019 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.908     7.927    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.051 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.769     8.820    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X15Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.500    12.692    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X15Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.564    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.706ns (29.683%)  route 4.041ns (70.317%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.879     6.286    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I1_O)        0.124     6.410 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.485     6.895    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y49         LUT4 (Prop_lut4_I3_O)        0.124     7.019 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.908     7.927    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.051 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.769     8.820    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X15Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.500    12.692    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X15Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.564    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  3.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.246ns (61.484%)  route 0.154ns (38.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/Q
                         net (fo=1, routed)           0.154     1.227    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[56]
    SLICE_X0Y50          LUT3 (Prop_lut3_I2_O)        0.098     1.325 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[56]_i_1/O
                         net (fo=1, routed)           0.000     1.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[56]
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.121     1.313    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.911%)  route 0.257ns (61.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.257     1.327    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X8Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.915%)  route 0.257ns (61.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.257     1.327    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X8Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.263%)  route 0.218ns (60.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.218     1.284    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.218     1.284    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.723%)  route 0.220ns (57.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164     1.091 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.220     1.310    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[30]
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.061     1.255    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.226ns (52.513%)  route 0.204ns (47.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.204     1.255    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[30]
    SLICE_X3Y48          LUT4 (Prop_lut4_I3_O)        0.098     1.353 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.353    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X3Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.854     1.224    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.092     1.287    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.896%)  route 0.227ns (52.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.227     1.314    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X2Y49          LUT4 (Prop_lut4_I3_O)        0.045     1.359 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.359    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.854     1.224    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.539%)  route 0.245ns (63.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.245     1.310    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y42         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.134     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X19Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y48   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y48   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y48   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y51   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       28.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.124ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.890ns (20.895%)  route 3.369ns (79.105%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 35.693 - 33.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673     2.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X20Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/Q
                         net (fo=23, routed)          0.890     4.389    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[4]
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.513 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_5/O
                         net (fo=4, routed)           0.845     5.358    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate__0[4]
    SLICE_X19Y44         LUT6 (Prop_lut6_I4_O)        0.124     5.482 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1/O
                         net (fo=1, routed)           0.667     6.149    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_n_0
    SLICE_X19Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.273 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[1]_i_1/O
                         net (fo=1, routed)           0.968     7.240    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[1]_i_1_n_0
    SLICE_X18Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500    35.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
                         clock pessimism              0.230    35.923    
                         clock uncertainty           -0.496    35.427    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)       -0.062    35.365    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]
  -------------------------------------------------------------------
                         required time                         35.365    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                 28.124    

Slack (MET) :             28.456ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.704ns (17.571%)  route 3.303ns (82.429%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 35.693 - 33.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674     2.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[2]/Q
                         net (fo=25, routed)          1.443     4.881    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[2]
    SLICE_X18Y45         LUT4 (Prop_lut4_I2_O)        0.124     5.005 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1syn_i_2/O
                         net (fo=3, routed)           0.827     5.832    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1syn_i_2_n_0
    SLICE_X19Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.956 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_i_1/O
                         net (fo=1, routed)           1.033     6.989    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav0
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500    35.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/C
                         clock pessimism              0.265    35.957    
                         clock uncertainty           -0.496    35.461    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)       -0.016    35.445    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg
  -------------------------------------------------------------------
                         required time                         35.445    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 28.456    

Slack (MET) :             28.800ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.897ns (23.727%)  route 2.883ns (76.273%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 35.693 - 33.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674     2.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.478     3.460 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/Q
                         net (fo=12, routed)          1.702     5.162    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav
    SLICE_X16Y43         LUT4 (Prop_lut4_I2_O)        0.295     5.457 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3/O
                         net (fo=6, routed)           1.181     6.638    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.762 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.762    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[4]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500    35.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
                         clock pessimism              0.290    35.982    
                         clock uncertainty           -0.496    35.486    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.077    35.563    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.563    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 28.800    

Slack (MET) :             28.812ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.897ns (23.778%)  route 2.875ns (76.222%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 35.693 - 33.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674     2.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.478     3.460 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/Q
                         net (fo=12, routed)          1.702     5.162    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav
    SLICE_X16Y43         LUT4 (Prop_lut4_I2_O)        0.295     5.457 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3/O
                         net (fo=6, routed)           1.173     6.630    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I4_O)        0.124     6.754 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.754    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[6]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500    35.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[6]/C
                         clock pessimism              0.290    35.982    
                         clock uncertainty           -0.496    35.486    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.081    35.567    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[6]
  -------------------------------------------------------------------
                         required time                         35.567    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                 28.812    

Slack (MET) :             28.838ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.897ns (24.100%)  route 2.825ns (75.900%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 35.693 - 33.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674     2.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.478     3.460 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/Q
                         net (fo=12, routed)          1.702     5.162    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav
    SLICE_X16Y43         LUT4 (Prop_lut4_I2_O)        0.295     5.457 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3/O
                         net (fo=6, routed)           1.123     6.580    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.704 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.704    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[6]_i_1_n_0
    SLICE_X16Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500    35.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/C
                         clock pessimism              0.265    35.957    
                         clock uncertainty           -0.496    35.461    
    SLICE_X16Y43         FDRE (Setup_fdre_C_D)        0.081    35.542    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]
  -------------------------------------------------------------------
                         required time                         35.542    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                 28.838    

Slack (MET) :             28.879ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.897ns (24.718%)  route 2.732ns (75.282%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 35.693 - 33.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674     2.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.478     3.460 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/Q
                         net (fo=12, routed)          1.702     5.162    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav
    SLICE_X16Y43         LUT4 (Prop_lut4_I2_O)        0.295     5.457 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3/O
                         net (fo=6, routed)           1.030     6.487    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.611 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.611    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[7]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500    35.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[7]/C
                         clock pessimism              0.265    35.957    
                         clock uncertainty           -0.496    35.461    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.029    35.490    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[7]
  -------------------------------------------------------------------
                         required time                         35.490    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                 28.879    

Slack (MET) :             28.882ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.897ns (24.400%)  route 2.779ns (75.600%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 35.693 - 33.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674     2.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.478     3.460 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/Q
                         net (fo=12, routed)          1.702     5.162    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav
    SLICE_X16Y43         LUT4 (Prop_lut4_I2_O)        0.295     5.457 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3/O
                         net (fo=6, routed)           1.077     6.534    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.658 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.658    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[4]_i_1_n_0
    SLICE_X16Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500    35.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/C
                         clock pessimism              0.265    35.957    
                         clock uncertainty           -0.496    35.461    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)        0.079    35.540    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.540    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                 28.882    

Slack (MET) :             28.883ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.897ns (24.727%)  route 2.731ns (75.273%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 35.693 - 33.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674     2.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.478     3.460 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav_reg/Q
                         net (fo=12, routed)          1.702     5.162    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dav
    SLICE_X16Y43         LUT4 (Prop_lut4_I2_O)        0.295     5.457 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3/O
                         net (fo=6, routed)           1.028     6.486    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.610 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_1/O
                         net (fo=1, routed)           0.000     6.610    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500    35.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/C
                         clock pessimism              0.265    35.957    
                         clock uncertainty           -0.496    35.461    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.032    35.493    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]
  -------------------------------------------------------------------
                         required time                         35.493    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                 28.883    

Slack (MET) :             28.947ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.828ns (23.153%)  route 2.748ns (76.847%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 35.692 - 33.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674     2.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]/Q
                         net (fo=9, routed)           0.917     4.355    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[0]
    SLICE_X19Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.479 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_1/O
                         net (fo=6, routed)           1.015     5.494    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate__0[0]
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.618 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b4/O
                         net (fo=1, routed)           0.816     6.434    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b4_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.558 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[4]_i_1/O
                         net (fo=1, routed)           0.000     6.558    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[4]_i_1_n_0
    SLICE_X20Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.499    35.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X20Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/C
                         clock pessimism              0.230    35.922    
                         clock uncertainty           -0.496    35.426    
    SLICE_X20Y44         FDRE (Setup_fdre_C_D)        0.079    35.505    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]
  -------------------------------------------------------------------
                         required time                         35.505    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 28.947    

Slack (MET) :             28.947ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_1 rise@33.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.828ns (23.242%)  route 2.734ns (76.758%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 35.693 - 33.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674     2.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[5]/Q
                         net (fo=9, routed)           1.171     4.609    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[5]
    SLICE_X18Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.733 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_6/O
                         net (fo=6, routed)           0.767     5.501    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate__0[5]
    SLICE_X19Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b0/O
                         net (fo=2, routed)           0.796     6.420    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b0_n_0
    SLICE_X18Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.544 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[0]_i_1/O
                         net (fo=1, routed)           0.000     6.544    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[0]_i_1_n_0
    SLICE_X18Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    34.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500    35.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]/C
                         clock pessimism              0.265    35.957    
                         clock uncertainty           -0.496    35.461    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)        0.031    35.492    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]
  -------------------------------------------------------------------
                         required time                         35.492    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                 28.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.113%)  route 0.151ns (41.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/Q
                         net (fo=2, routed)           0.151     1.218    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[4]
    SLICE_X16Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.263 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.263    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[4]_i_1_n_0
    SLICE_X16Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/C
                         clock pessimism             -0.297     0.904    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.121     1.025    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.095%)  route 0.170ns (44.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.560     0.901    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X20Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/Q
                         net (fo=23, routed)          0.170     1.235    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[4]
    SLICE_X20Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.280 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.280    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[1]_i_1_n_0
    SLICE_X20Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.830     1.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X20Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]/C
                         clock pessimism             -0.283     0.917    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.121     1.038    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.195%)  route 0.163ns (43.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/Q
                         net (fo=2, routed)           0.163     1.230    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[8]
    SLICE_X16Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.275 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[8]_i_1_n_0
    SLICE_X16Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/C
                         clock pessimism             -0.297     0.904    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.121     1.025    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/Q
                         net (fo=2, routed)           0.168     1.213    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[10]
    SLICE_X17Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.258 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.258    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[10]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/C
                         clock pessimism             -0.297     0.904    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.091     0.995    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[9]/Q
                         net (fo=2, routed)           0.170     1.214    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[9]
    SLICE_X19Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.259 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.259    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[9]_i_1_n_0
    SLICE_X19Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[9]/C
                         clock pessimism             -0.297     0.904    
    SLICE_X19Y45         FDRE (Hold_fdre_C_D)         0.091     0.995    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.007%)  route 0.172ns (47.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y46         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/Q
                         net (fo=2, routed)           0.172     1.216    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sclk
    SLICE_X19Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.261 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_1/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y46         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/C
                         clock pessimism             -0.297     0.904    
    SLICE_X19Y46         FDRE (Hold_fdre_C_D)         0.092     0.996    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.258%)  route 0.215ns (50.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.560     0.901    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X20Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/Q
                         net (fo=23, routed)          0.215     1.280    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[4]
    SLICE_X16Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.325 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.325    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[11]_i_1_n_0
    SLICE_X16Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.120     1.059    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/Q
                         net (fo=2, routed)           0.177     1.245    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[4]
    SLICE_X16Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.290 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.290    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[4]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
                         clock pessimism             -0.297     0.904    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.120     1.024    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.027%)  route 0.217ns (50.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.560     0.901    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X20Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/Q
                         net (fo=23, routed)          0.217     1.282    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg_n_0_[4]
    SLICE_X16Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.327 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[9]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.121     1.060    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.599%)  route 0.174ns (48.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/Q
                         net (fo=2, routed)           0.174     1.219    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]
    SLICE_X18Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.264 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.264    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/C
                         clock pessimism             -0.297     0.904    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.092     0.996    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X18Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X18Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X16Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X16Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X20Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X19Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X16Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X19Y46   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.000      32.000     SLICE_X16Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X18Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X18Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X16Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X16Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X20Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X19Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X16Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X19Y46   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X16Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X18Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X18Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X18Y43   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X18Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X18Y44   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X16Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X16Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X16Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X16Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X20Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.500      16.000     SLICE_X20Y45   design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       14.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.927ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.202ns (26.309%)  route 3.367ns (73.691%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.669     2.977    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.419     3.396 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/Q
                         net (fo=6, routed)           0.883     4.279    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[3]
    SLICE_X22Y43         LUT2 (Prop_lut2_I0_O)        0.327     4.606 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4/O
                         net (fo=6, routed)           0.782     5.388    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[3]
    SLICE_X21Y44         LUT6 (Prop_lut6_I3_O)        0.332     5.720 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0/O
                         net (fo=1, routed)           0.760     6.479    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_n_0
    SLICE_X21Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.603 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1/O
                         net (fo=1, routed)           0.942     7.546    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.499    22.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                         clock pessimism              0.130    22.821    
                         clock uncertainty           -0.302    22.519    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)       -0.047    22.472    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]
  -------------------------------------------------------------------
                         required time                         22.472    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                 14.927    

Slack (MET) :             15.130ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.064ns (24.568%)  route 3.267ns (75.432%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.669     2.977    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/Q
                         net (fo=5, routed)           1.207     4.640    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[5]
    SLICE_X21Y43         LUT2 (Prop_lut2_I1_O)        0.152     4.792 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_6/O
                         net (fo=9, routed)           0.697     5.488    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[5]
    SLICE_X22Y43         LUT4 (Prop_lut4_I3_O)        0.332     5.820 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b2/O
                         net (fo=1, routed)           0.585     6.405    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b2_n_0
    SLICE_X21Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.529 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1/O
                         net (fo=1, routed)           0.779     7.308    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.499    22.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                         clock pessimism              0.130    22.821    
                         clock uncertainty           -0.302    22.519    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)       -0.081    22.438    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]
  -------------------------------------------------------------------
                         required time                         22.438    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 15.130    

Slack (MET) :             15.337ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.296ns (30.221%)  route 2.992ns (69.779%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.669     2.977    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/Q
                         net (fo=5, routed)           1.207     4.640    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[5]
    SLICE_X21Y43         LUT2 (Prop_lut2_I1_O)        0.152     4.792 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_6/O
                         net (fo=9, routed)           0.697     5.488    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[5]
    SLICE_X22Y43         LUT5 (Prop_lut5_I4_O)        0.361     5.849 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b3/O
                         net (fo=1, routed)           0.283     6.132    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b3_n_0
    SLICE_X22Y43         LUT4 (Prop_lut4_I2_O)        0.327     6.459 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1/O
                         net (fo=1, routed)           0.806     7.265    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.495    22.688    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                         clock pessimism              0.265    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)       -0.047    22.603    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]
  -------------------------------------------------------------------
                         required time                         22.603    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 15.337    

Slack (MET) :             15.518ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.064ns (26.247%)  route 2.990ns (73.753%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.669     2.977    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/Q
                         net (fo=5, routed)           1.207     4.640    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[5]
    SLICE_X21Y43         LUT2 (Prop_lut2_I1_O)        0.152     4.792 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_6/O
                         net (fo=9, routed)           1.322     6.114    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[5]
    SLICE_X22Y43         LUT6 (Prop_lut6_I5_O)        0.332     6.446 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0/O
                         net (fo=1, routed)           0.461     6.907    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1/O
                         net (fo=1, routed)           0.000     7.031    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.499    22.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                         clock pessimism              0.130    22.821    
                         clock uncertainty           -0.302    22.519    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)        0.029    22.548    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg
  -------------------------------------------------------------------
                         required time                         22.548    
                         arrival time                          -7.031    
  -------------------------------------------------------------------
                         slack                                 15.518    

Slack (MET) :             15.652ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.828ns (21.171%)  route 3.083ns (78.829%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.673     2.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/Q
                         net (fo=10, routed)          1.283     4.720    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[1]
    SLICE_X19Y44         LUT6 (Prop_lut6_I4_O)        0.124     4.844 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2__0/O
                         net (fo=1, routed)           0.843     5.687    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2__0_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.811 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1/O
                         net (fo=1, routed)           0.957     6.768    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1
    SLICE_X22Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.892 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1/O
                         net (fo=1, routed)           0.000     6.892    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1_n_0
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.495    22.688    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                         clock pessimism              0.130    22.817    
                         clock uncertainty           -0.302    22.515    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)        0.029    22.544    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg
  -------------------------------------------------------------------
                         required time                         22.544    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                 15.652    

Slack (MET) :             15.897ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.828ns (22.588%)  route 2.838ns (77.412%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.673     2.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/Q
                         net (fo=10, routed)          1.359     4.796    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[2]
    SLICE_X18Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.920 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__1/O
                         net (fo=1, routed)           0.570     5.490    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__1_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I4_O)        0.124     5.614 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__0/O
                         net (fo=1, routed)           0.908     6.523    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2
    SLICE_X22Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.647 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000     6.647    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2_n_0
    SLICE_X22Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.494    22.687    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                         clock pessimism              0.130    22.816    
                         clock uncertainty           -0.302    22.514    
    SLICE_X22Y42         FDRE (Setup_fdre_C_D)        0.029    22.543    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg
  -------------------------------------------------------------------
                         required time                         22.543    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                 15.897    

Slack (MET) :             16.141ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 1.162ns (32.153%)  route 2.452ns (67.847%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.673     2.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/Q
                         net (fo=5, routed)           0.476     3.876    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[0]
    SLICE_X21Y44         LUT2 (Prop_lut2_I0_O)        0.293     4.169 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1/O
                         net (fo=9, routed)           1.459     5.628    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I0_O)        0.326     5.954 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4/O
                         net (fo=1, routed)           0.517     6.471    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.595 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1/O
                         net (fo=1, routed)           0.000     6.595    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.499    22.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                         clock pessimism              0.268    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X20Y43         FDRE (Setup_fdre_C_D)        0.079    22.736    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                 16.141    

Slack (MET) :             16.192ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.123ns (33.312%)  route 2.248ns (66.688%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.673     2.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/Q
                         net (fo=6, routed)           0.901     4.400    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[4]
    SLICE_X21Y43         LUT2 (Prop_lut2_I1_O)        0.154     4.554 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_5/O
                         net (fo=5, routed)           0.903     5.457    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[4]
    SLICE_X22Y44         LUT6 (Prop_lut6_I4_O)        0.327     5.784 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5/O
                         net (fo=1, routed)           0.444     6.228    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5_n_0
    SLICE_X22Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.352 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1/O
                         net (fo=1, routed)           0.000     6.352    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1_n_0
    SLICE_X22Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.495    22.688    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                         clock pessimism              0.130    22.817    
                         clock uncertainty           -0.302    22.515    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.029    22.544    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]
  -------------------------------------------------------------------
                         required time                         22.544    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                 16.192    

Slack (MET) :             16.297ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.202ns (36.683%)  route 2.075ns (63.317%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.669     2.977    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.419     3.396 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/Q
                         net (fo=6, routed)           0.883     4.279    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[3]
    SLICE_X22Y43         LUT2 (Prop_lut2_I0_O)        0.327     4.606 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4/O
                         net (fo=6, routed)           0.785     5.391    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[3]
    SLICE_X21Y44         LUT6 (Prop_lut6_I3_O)        0.332     5.723 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b1/O
                         net (fo=1, routed)           0.407     6.130    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b1_n_0
    SLICE_X21Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.254 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1/O
                         net (fo=1, routed)           0.000     6.254    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1_n_0
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.499    22.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                         clock pessimism              0.130    22.821    
                         clock uncertainty           -0.302    22.519    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)        0.031    22.550    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]
  -------------------------------------------------------------------
                         required time                         22.550    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                 16.297    

Slack (MET) :             16.313ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.842ns (25.840%)  route 2.416ns (74.160%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.669     2.977    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.419     3.396 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/Q
                         net (fo=6, routed)           0.988     4.384    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[3]
    SLICE_X20Y43         LUT5 (Prop_lut5_I3_O)        0.299     4.683 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2/O
                         net (fo=3, routed)           1.428     6.111    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I3_O)        0.124     6.235 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_i_1/O
                         net (fo=1, routed)           0.000     6.235    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav0
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.499    22.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                         clock pessimism              0.130    22.821    
                         clock uncertainty           -0.302    22.519    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)        0.029    22.548    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg
  -------------------------------------------------------------------
                         required time                         22.548    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                 16.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.085%)  route 0.360ns (65.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.560     0.901    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/Q
                         net (fo=5, routed)           0.360     1.401    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[5]
    SLICE_X20Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.446 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1/O
                         net (fo=1, routed)           0.000     1.446    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.830     1.200    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.120     1.286    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.130%)  route 0.343ns (64.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.560     0.901    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/Q
                         net (fo=5, routed)           0.343     1.385    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[5]
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.045     1.430 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_i_1/O
                         net (fo=1, routed)           0.000     1.430    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav0
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.830     1.200    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.091     1.257    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.586%)  route 0.385ns (67.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.560     0.901    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          0.385     1.426    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X22Y44         LUT4 (Prop_lut4_I1_O)        0.045     1.471 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1/O
                         net (fo=1, routed)           0.000     1.471    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1_n_0
    SLICE_X22Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.828     1.198    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.091     1.255    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.478%)  route 0.387ns (67.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.560     0.901    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          0.387     1.428    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X22Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.473 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000     1.473    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2_n_0
    SLICE_X22Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.827     1.197    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.091     1.254    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.509%)  route 0.424ns (69.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.560     0.901    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/Q
                         net (fo=5, routed)           0.424     1.465    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[5]
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.510 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1/O
                         net (fo=1, routed)           0.000     1.510    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.830     1.200    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.091     1.257    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.560     0.901    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/Q
                         net (fo=2, routed)           0.186     1.228    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dat1
    SLICE_X22Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.273 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1/O
                         net (fo=1, routed)           0.000     1.273    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1_n_0
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.828     1.198    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                         clock pessimism             -0.297     0.901    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.091     0.992    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.085%)  route 0.218ns (53.915%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.560     0.901    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          0.218     1.259    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X21Y44         LUT4 (Prop_lut4_I1_O)        0.045     1.304 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.304    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1_n_0
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.830     1.200    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                         clock pessimism             -0.299     0.901    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.092     0.993    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.020%)  route 0.255ns (54.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.560     0.901    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/Q
                         net (fo=6, routed)           0.255     1.320    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[4]
    SLICE_X20Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.365 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1/O
                         net (fo=1, routed)           0.000     1.365    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.830     1.200    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                         clock pessimism             -0.299     0.901    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.121     1.022    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.512%)  route 0.721ns (79.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.560     0.901    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          0.416     1.457    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X22Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.502 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1/O
                         net (fo=1, routed)           0.305     1.807    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.828     1.198    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.075     1.239    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.922%)  route 0.560ns (75.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.560     0.901    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/Q
                         net (fo=10, routed)          0.257     1.299    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[2]
    SLICE_X21Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.344 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1/O
                         net (fo=1, routed)           0.303     1.647    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.830     1.200    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                         clock pessimism             -0.299     0.901    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.066     0.967    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.680    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X21Y44   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X22Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X22Y42   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X21Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X20Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X21Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X21Y44   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X21Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X22Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X21Y44   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X21Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X21Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X21Y44   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X21Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y44   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X21Y44   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X21Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X21Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X21Y44   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X21Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X20Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X21Y44   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X22Y43   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :           12  Failing Endpoints,  Worst Slack       -2.359ns,  Total Violation      -26.003ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.359ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.583ns  (logic 0.642ns (24.852%)  route 1.941ns (75.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 102.692 - 100.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 101.982 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674   101.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518   102.500 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/Q
                         net (fo=2, routed)           1.941   104.441    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[4]
    SLICE_X17Y43         LUT5 (Prop_lut5_I1_O)        0.124   104.565 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000   104.565    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X17Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.500   102.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000   102.692    
                         clock uncertainty           -0.518   102.174    
    SLICE_X17Y43         FDRE (Setup_fdre_C_D)        0.032   102.206    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                        102.206    
                         arrival time                        -104.565    
  -------------------------------------------------------------------
                         slack                                 -2.359    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.479ns  (logic 0.642ns (25.899%)  route 1.837ns (74.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 102.691 - 100.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 101.981 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673   101.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X20Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518   102.499 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[8]/Q
                         net (fo=2, routed)           1.837   104.336    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[8]
    SLICE_X21Y45         LUT5 (Prop_lut5_I2_O)        0.124   104.460 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000   104.460    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X21Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.499   102.691    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000   102.691    
                         clock uncertainty           -0.518   102.173    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)        0.031   102.204    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                        102.204    
                         arrival time                        -104.460    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.221ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.442ns  (logic 0.642ns (26.293%)  route 1.800ns (73.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 102.691 - 100.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 101.981 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673   101.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X20Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518   102.499 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[2]/Q
                         net (fo=2, routed)           1.800   104.299    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[2]
    SLICE_X21Y45         LUT5 (Prop_lut5_I1_O)        0.124   104.423 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000   104.423    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X21Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.499   102.691    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000   102.691    
                         clock uncertainty           -0.518   102.173    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)        0.029   102.202    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                        102.202    
                         arrival time                        -104.423    
  -------------------------------------------------------------------
                         slack                                 -2.221    

Slack (VIOLATED) :        -2.182ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.686%)  route 1.764ns (73.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 102.692 - 100.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 101.981 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.673   101.981    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X20Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.518   102.499 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]/Q
                         net (fo=2, routed)           1.764   104.263    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[1]
    SLICE_X17Y45         LUT5 (Prop_lut5_I2_O)        0.124   104.387 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000   104.387    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X17Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.500   102.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000   102.692    
                         clock uncertainty           -0.518   102.174    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.031   102.205    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                        102.205    
                         arrival time                        -104.387    
  -------------------------------------------------------------------
                         slack                                 -2.182    

Slack (VIOLATED) :        -2.167ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.390ns  (logic 0.580ns (24.270%)  route 1.810ns (75.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 102.692 - 100.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 101.982 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674   101.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.456   102.438 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[7]/Q
                         net (fo=2, routed)           1.810   104.248    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[7]
    SLICE_X17Y43         LUT5 (Prop_lut5_I1_O)        0.124   104.372 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000   104.372    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X17Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.500   102.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000   102.692    
                         clock uncertainty           -0.518   102.174    
    SLICE_X17Y43         FDRE (Setup_fdre_C_D)        0.031   102.205    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                        102.205    
                         arrival time                        -104.372    
  -------------------------------------------------------------------
                         slack                                 -2.167    

Slack (VIOLATED) :        -2.162ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.385ns  (logic 0.580ns (24.317%)  route 1.805ns (75.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 102.692 - 100.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 101.982 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674   101.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.456   102.438 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[11]/Q
                         net (fo=2, routed)           1.805   104.243    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[11]
    SLICE_X17Y45         LUT5 (Prop_lut5_I2_O)        0.124   104.367 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000   104.367    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X17Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.500   102.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000   102.692    
                         clock uncertainty           -0.518   102.174    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.031   102.205    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                        102.205    
                         arrival time                        -104.367    
  -------------------------------------------------------------------
                         slack                                 -2.162    

Slack (VIOLATED) :        -2.145ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.369ns  (logic 0.580ns (24.485%)  route 1.789ns (75.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 102.693 - 100.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 101.982 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674   101.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.456   102.438 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/Q
                         net (fo=2, routed)           1.789   104.227    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[0]
    SLICE_X15Y44         LUT6 (Prop_lut6_I2_O)        0.124   104.351 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000   104.351    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X15Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.501   102.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000   102.693    
                         clock uncertainty           -0.518   102.175    
    SLICE_X15Y44         FDRE (Setup_fdre_C_D)        0.031   102.206    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                        102.206    
                         arrival time                        -104.351    
  -------------------------------------------------------------------
                         slack                                 -2.145    

Slack (VIOLATED) :        -2.130ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.352ns  (logic 0.642ns (27.291%)  route 1.710ns (72.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 102.693 - 100.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 101.982 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674   101.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518   102.500 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[9]/Q
                         net (fo=2, routed)           1.710   104.210    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[9]
    SLICE_X15Y44         LUT5 (Prop_lut5_I1_O)        0.124   104.334 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000   104.334    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X15Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.501   102.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000   102.693    
                         clock uncertainty           -0.518   102.175    
    SLICE_X15Y44         FDRE (Setup_fdre_C_D)        0.029   102.204    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                        102.204    
                         arrival time                        -104.334    
  -------------------------------------------------------------------
                         slack                                 -2.130    

Slack (VIOLATED) :        -2.116ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.338ns  (logic 0.580ns (24.807%)  route 1.758ns (75.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 102.691 - 100.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 101.982 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674   101.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y46         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.456   102.438 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/Q
                         net (fo=2, routed)           1.758   104.196    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[5]
    SLICE_X21Y45         LUT5 (Prop_lut5_I1_O)        0.124   104.320 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000   104.320    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X21Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.499   102.691    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000   102.691    
                         clock uncertainty           -0.518   102.173    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)        0.031   102.204    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                        102.204    
                         arrival time                        -104.320    
  -------------------------------------------------------------------
                         slack                                 -2.116    

Slack (VIOLATED) :        -2.093ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_1 rise@99.000ns)
  Data Path Delay:        2.316ns  (logic 0.642ns (27.723%)  route 1.674ns (72.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 102.692 - 100.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 101.982 - 99.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     99.000    99.000 r  
    PS7_X0Y0             PS7                          0.000    99.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   100.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   100.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.674   101.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.518   102.500 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/Q
                         net (fo=2, routed)           1.674   104.174    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[6]
    SLICE_X17Y43         LUT5 (Prop_lut5_I1_O)        0.124   104.298 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000   104.298    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X17Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   101.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   101.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.500   102.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000   102.692    
                         clock uncertainty           -0.518   102.174    
    SLICE_X17Y43         FDRE (Setup_fdre_C_D)        0.031   102.205    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                        102.205    
                         arrival time                        -104.298    
  -------------------------------------------------------------------
                         slack                                 -2.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.186ns (19.129%)  route 0.786ns (80.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[3]/Q
                         net (fo=2, routed)           0.786     1.831    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[3]
    SLICE_X18Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.876 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.876    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X18Y47         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.832     1.202    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y47         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.518     1.720    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.091     1.811    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.041%)  route 0.791ns (80.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[0]/Q
                         net (fo=2, routed)           0.791     1.835    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[0]
    SLICE_X15Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.880 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X15Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.092     1.811    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.209ns (21.310%)  route 0.772ns (78.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.560     0.901    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X20Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]/Q
                         net (fo=2, routed)           0.772     1.836    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[1]
    SLICE_X17Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.881 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X17Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.092     1.811    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.023%)  route 0.792ns (80.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[9]/Q
                         net (fo=2, routed)           0.792     1.836    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[9]
    SLICE_X15Y44         LUT5 (Prop_lut5_I2_O)        0.045     1.881 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     1.881    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X15Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.091     1.810    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.956%)  route 0.795ns (81.044%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[11]/Q
                         net (fo=2, routed)           0.795     1.840    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[11]
    SLICE_X17Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.885 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.885    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X17Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.092     1.811    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.209ns (21.298%)  route 0.772ns (78.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/Q
                         net (fo=2, routed)           0.772     1.840    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[4]
    SLICE_X17Y43         LUT5 (Prop_lut5_I1_O)        0.045     1.885 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.885    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X17Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.092     1.811    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.209ns (21.251%)  route 0.774ns (78.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.560     0.901    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X20Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[2]/Q
                         net (fo=2, routed)           0.774     1.839    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[2]
    SLICE_X21Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.884 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X21Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.830     1.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.518     1.718    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.091     1.809    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.209ns (21.266%)  route 0.774ns (78.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/Q
                         net (fo=2, routed)           0.774     1.841    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[8]
    SLICE_X21Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.886 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     1.886    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X21Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.830     1.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.518     1.718    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.092     1.810    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.186ns (18.893%)  route 0.798ns (81.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/Q
                         net (fo=2, routed)           0.798     1.843    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]
    SLICE_X17Y43         LUT5 (Prop_lut5_I2_O)        0.045     1.888 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.888    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X17Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.092     1.811    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.889%)  route 0.799ns (81.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[10]/Q
                         net (fo=2, routed)           0.799     1.843    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[10]
    SLICE_X21Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.888 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.888    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X21Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.830     1.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.518     1.718    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.092     1.810    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.580ns (25.875%)  route 1.662ns (74.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.673     2.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          1.662     5.099    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.124     5.223 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.223    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X16Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.499    12.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.691    
                         clock uncertainty           -0.337    12.354    
    SLICE_X16Y42         FDRE (Setup_fdre_C_D)        0.077    12.431    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  7.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.186ns (18.835%)  route 0.802ns (81.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.560     0.901    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          0.802     1.843    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X16Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.888 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X16Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.830     1.200    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.337     1.537    
    SLICE_X16Y42         FDRE (Hold_fdre_C_D)         0.120     1.657    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           33  Failing Endpoints,  Worst Slack       -3.859ns,  Total Violation      -91.735ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.859ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.989ns  (logic 0.828ns (20.755%)  route 3.161ns (79.245%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 233.693 - 231.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 232.982 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.674   232.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456   233.438 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.682   234.120    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.124   234.244 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_5/O
                         net (fo=4, routed)           0.845   235.089    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate__0[4]
    SLICE_X19Y44         LUT6 (Prop_lut6_I4_O)        0.124   235.213 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1/O
                         net (fo=1, routed)           0.667   235.880    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_n_0
    SLICE_X19Y44         LUT4 (Prop_lut4_I1_O)        0.124   236.004 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[1]_i_1/O
                         net (fo=1, routed)           0.968   236.971    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[1]_i_1_n_0
    SLICE_X18Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500   233.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]/C
                         clock pessimism              0.000   233.693    
                         clock uncertainty           -0.518   233.174    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)       -0.062   233.112    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[1]
  -------------------------------------------------------------------
                         required time                        233.112    
                         arrival time                        -236.971    
  -------------------------------------------------------------------
                         slack                                 -3.859    

Slack (VIOLATED) :        -3.054ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.324ns  (logic 0.828ns (24.909%)  route 2.496ns (75.091%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 233.691 - 231.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 232.982 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.674   232.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456   233.438 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.665   234.103    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X19Y42         LUT2 (Prop_lut2_I1_O)        0.124   234.227 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_1/O
                         net (fo=6, routed)           1.015   235.242    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate__0[0]
    SLICE_X19Y43         LUT6 (Prop_lut6_I0_O)        0.124   235.366 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b4/O
                         net (fo=1, routed)           0.816   236.182    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b4_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I1_O)        0.124   236.306 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[4]_i_1/O
                         net (fo=1, routed)           0.000   236.306    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[4]_i_1_n_0
    SLICE_X20Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.499   233.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X20Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]/C
                         clock pessimism              0.000   233.692    
                         clock uncertainty           -0.518   233.173    
    SLICE_X20Y44         FDRE (Setup_fdre_C_D)        0.079   233.252    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[4]
  -------------------------------------------------------------------
                         required time                        233.252    
                         arrival time                        -236.306    
  -------------------------------------------------------------------
                         slack                                 -3.054    

Slack (VIOLATED) :        -3.008ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.233ns  (logic 0.828ns (25.615%)  route 2.405ns (74.385%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 233.693 - 231.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 232.982 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.674   232.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456   233.438 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.665   234.103    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X19Y42         LUT2 (Prop_lut2_I1_O)        0.124   234.227 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_1/O
                         net (fo=6, routed)           0.977   235.204    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate__0[0]
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124   235.328 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b5/O
                         net (fo=1, routed)           0.763   236.090    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b5_n_0
    SLICE_X17Y44         LUT4 (Prop_lut4_I1_O)        0.124   236.214 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[5]_i_1/O
                         net (fo=1, routed)           0.000   236.214    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[5]_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500   233.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[5]/C
                         clock pessimism              0.000   233.693    
                         clock uncertainty           -0.518   233.174    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.032   233.206    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[5]
  -------------------------------------------------------------------
                         required time                        233.206    
                         arrival time                        -236.215    
  -------------------------------------------------------------------
                         slack                                 -3.008    

Slack (VIOLATED) :        -2.995ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.218ns  (logic 0.828ns (25.732%)  route 2.390ns (74.268%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 233.693 - 231.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 232.982 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.674   232.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456   233.438 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.826   234.264    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.124   234.388 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_6/O
                         net (fo=6, routed)           0.767   235.156    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate__0[5]
    SLICE_X19Y45         LUT6 (Prop_lut6_I5_O)        0.124   235.280 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b0/O
                         net (fo=2, routed)           0.796   236.076    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b0_n_0
    SLICE_X18Y44         LUT4 (Prop_lut4_I1_O)        0.124   236.200 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[0]_i_1/O
                         net (fo=1, routed)           0.000   236.200    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[0]_i_1_n_0
    SLICE_X18Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500   233.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]/C
                         clock pessimism              0.000   233.693    
                         clock uncertainty           -0.518   233.174    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)        0.031   233.205    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[0]
  -------------------------------------------------------------------
                         required time                        233.205    
                         arrival time                        -236.200    
  -------------------------------------------------------------------
                         slack                                 -2.995    

Slack (VIOLATED) :        -2.973ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.197ns  (logic 0.828ns (25.898%)  route 2.369ns (74.102%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 233.693 - 231.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 232.982 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.674   232.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456   233.438 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.826   234.264    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.124   234.388 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_6/O
                         net (fo=6, routed)           0.767   235.156    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate__0[5]
    SLICE_X19Y45         LUT6 (Prop_lut6_I5_O)        0.124   235.280 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b0/O
                         net (fo=2, routed)           0.775   236.055    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b0_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I0_O)        0.124   236.179 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_1/O
                         net (fo=1, routed)           0.000   236.179    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500   233.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y46         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/C
                         clock pessimism              0.000   233.693    
                         clock uncertainty           -0.518   233.174    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)        0.032   233.206    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg
  -------------------------------------------------------------------
                         required time                        233.206    
                         arrival time                        -236.179    
  -------------------------------------------------------------------
                         slack                                 -2.973    

Slack (VIOLATED) :        -2.973ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.196ns  (logic 0.828ns (25.910%)  route 2.368ns (74.090%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 233.693 - 231.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 232.982 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.674   232.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456   233.438 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.826   234.264    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.124   234.388 f  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_6/O
                         net (fo=6, routed)           0.740   235.129    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate__0[5]
    SLICE_X19Y43         LUT4 (Prop_lut4_I3_O)        0.124   235.253 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b2/O
                         net (fo=1, routed)           0.801   236.054    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b2_n_0
    SLICE_X18Y44         LUT4 (Prop_lut4_I1_O)        0.124   236.178 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[2]_i_1/O
                         net (fo=1, routed)           0.000   236.178    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[2]_i_1_n_0
    SLICE_X18Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500   233.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[2]/C
                         clock pessimism              0.000   233.693    
                         clock uncertainty           -0.518   233.174    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)        0.031   233.205    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[2]
  -------------------------------------------------------------------
                         required time                        233.205    
                         arrival time                        -236.178    
  -------------------------------------------------------------------
                         slack                                 -2.973    

Slack (VIOLATED) :        -2.850ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.074ns  (logic 0.828ns (26.940%)  route 2.246ns (73.060%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 233.693 - 231.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 232.982 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.674   232.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456   233.438 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.666   234.104    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X20Y44         LUT2 (Prop_lut2_I1_O)        0.124   234.228 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_3/O
                         net (fo=6, routed)           1.006   235.233    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate__0[2]
    SLICE_X17Y43         LUT5 (Prop_lut5_I2_O)        0.124   235.357 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b3/O
                         net (fo=1, routed)           0.574   235.932    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b3_n_0
    SLICE_X18Y43         LUT4 (Prop_lut4_I1_O)        0.124   236.056 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[3]_i_1/O
                         net (fo=1, routed)           0.000   236.056    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[3]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500   233.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/C
                         clock pessimism              0.000   233.693    
                         clock uncertainty           -0.518   233.174    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.031   233.205    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]
  -------------------------------------------------------------------
                         required time                        233.205    
                         arrival time                        -236.056    
  -------------------------------------------------------------------
                         slack                                 -2.850    

Slack (VIOLATED) :        -2.812ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.082ns  (logic 0.704ns (22.839%)  route 2.378ns (77.161%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 233.691 - 231.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 232.982 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.674   232.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456   233.438 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          1.219   234.657    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X16Y44         LUT5 (Prop_lut5_I2_O)        0.124   234.781 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[11]_i_2/O
                         net (fo=16, routed)          1.159   235.940    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[11]_i_2_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I4_O)        0.124   236.064 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[1]_i_1/O
                         net (fo=1, routed)           0.000   236.064    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[1]_i_1_n_0
    SLICE_X20Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.499   233.692    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X20Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]/C
                         clock pessimism              0.000   233.692    
                         clock uncertainty           -0.518   233.173    
    SLICE_X20Y45         FDRE (Setup_fdre_C_D)        0.079   233.252    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[1]
  -------------------------------------------------------------------
                         required time                        233.252    
                         arrival time                        -236.064    
  -------------------------------------------------------------------
                         slack                                 -2.812    

Slack (VIOLATED) :        -2.785ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.006ns  (logic 0.704ns (23.419%)  route 2.302ns (76.581%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 233.693 - 231.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 232.982 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.674   232.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456   233.438 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          1.219   234.657    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X16Y44         LUT5 (Prop_lut5_I2_O)        0.124   234.781 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[11]_i_2/O
                         net (fo=16, routed)          1.083   235.864    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[11]_i_2_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I4_O)        0.124   235.988 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[9]_i_1/O
                         net (fo=1, routed)           0.000   235.988    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[9]_i_1_n_0
    SLICE_X19Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500   233.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[9]/C
                         clock pessimism              0.000   233.693    
                         clock uncertainty           -0.518   233.174    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.029   233.203    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[9]
  -------------------------------------------------------------------
                         required time                        233.203    
                         arrival time                        -235.988    
  -------------------------------------------------------------------
                         slack                                 -2.785    

Slack (VIOLATED) :        -2.781ns  (required time - arrival time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@231.000ns - clk_fpga_0 rise@230.000ns)
  Data Path Delay:        3.004ns  (logic 0.704ns (23.435%)  route 2.300ns (76.565%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 233.693 - 231.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 232.982 - 230.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    230.000   230.000 r  
    PS7_X0Y0             PS7                          0.000   230.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   231.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   231.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.674   232.982    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.456   233.438 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          1.219   234.657    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X16Y44         LUT5 (Prop_lut5_I2_O)        0.124   234.781 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[11]_i_2/O
                         net (fo=16, routed)          1.081   235.862    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[11]_i_2_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I4_O)        0.124   235.986 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[11]_i_1/O
                         net (fo=1, routed)           0.000   235.986    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[11]_i_1_n_0
    SLICE_X19Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    231.000   231.000 r  
    PS7_X0Y0             PS7                          0.000   231.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   232.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   232.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.500   233.693    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[11]/C
                         clock pessimism              0.000   233.693    
                         clock uncertainty           -0.518   233.174    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.031   233.205    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[11]
  -------------------------------------------------------------------
                         required time                        233.205    
                         arrival time                        -235.986    
  -------------------------------------------------------------------
                         slack                                 -2.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.231ns (22.150%)  route 0.812ns (77.850%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.452     1.497    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.542 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_2/O
                         net (fo=3, routed)           0.360     1.901    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_2_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.946 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.946    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[5]_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y46         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X19Y46         FDRE (Hold_fdre_C_D)         0.092     1.811    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.231ns (21.981%)  route 0.820ns (78.019%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.452     1.497    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.542 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_2/O
                         net (fo=3, routed)           0.368     1.909    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_2_n_0
    SLICE_X19Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.954 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_1/O
                         net (fo=1, routed)           0.000     1.954    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_1_n_0
    SLICE_X19Y46         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X19Y46         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X19Y46         FDRE (Hold_fdre_C_D)         0.092     1.811    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_reg
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.231ns (21.182%)  route 0.860ns (78.818%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.451     1.496    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X16Y44         LUT5 (Prop_lut5_I2_O)        0.045     1.541 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[11]_i_2/O
                         net (fo=16, routed)          0.408     1.949    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[11]_i_2_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.994 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.994    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[8]_i_1_n_0
    SLICE_X16Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.121     1.840    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.276ns (25.992%)  route 0.786ns (74.008%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.303     1.347    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X19Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.392 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b1_i_1/O
                         net (fo=6, routed)           0.270     1.662    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate__0[0]
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.707 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b3/O
                         net (fo=1, routed)           0.213     1.920    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/g0_b3_n_0
    SLICE_X18Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.965 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[3]_i_1/O
                         net (fo=1, routed)           0.000     1.965    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate[3]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.092     1.811    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/adcstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.231ns (21.116%)  route 0.863ns (78.884%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.443     1.487    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X16Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.532 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3/O
                         net (fo=6, routed)           0.420     1.952    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.997 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.997    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[6]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[6]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.121     1.840    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.231ns (21.703%)  route 0.833ns (78.297%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.452     1.497    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.542 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_2/O
                         net (fo=3, routed)           0.381     1.923    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1sck_i_2_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.968 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.968    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[5]_i_1_n_0
    SLICE_X18Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[5]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.091     1.810    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.231ns (21.078%)  route 0.865ns (78.922%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.443     1.487    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X16Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.532 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3/O
                         net (fo=6, routed)           0.422     1.954    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.999 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.999    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[4]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.120     1.839    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.231ns (21.586%)  route 0.839ns (78.414%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.443     1.487    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X16Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.532 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3/O
                         net (fo=6, routed)           0.396     1.929    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3_n_0
    SLICE_X18Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.974 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.974    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_1_n_0
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X18Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.092     1.811    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.231ns (20.990%)  route 0.870ns (79.010%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.443     1.487    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X16Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.532 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3/O
                         net (fo=6, routed)           0.427     1.959    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I4_O)        0.045     2.004 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.004    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg[6]_i_1_n_0
    SLICE_X16Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X16Y43         FDRE (Hold_fdre_C_D)         0.121     1.840    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat1reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.231ns (20.948%)  route 0.872ns (79.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.034ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.563     0.904    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y43         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq_reg/Q
                         net (fo=17, routed)          0.443     1.487    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1acq
    SLICE_X16Y43         LUT4 (Prop_lut4_I1_O)        0.045     1.532 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3/O
                         net (fo=6, routed)           0.429     1.961    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[7]_i_3_n_0
    SLICE_X16Y45         LUT6 (Prop_lut6_I4_O)        0.045     2.006 r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.006    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg[4]_i_1_n_0
    SLICE_X16Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.831     1.201    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1clk
    SLICE_X16Y45         FDRE                                         r  design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.518     1.719    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.121     1.840    design_1_i/AD1Pmod_0/inst/AD1Pmod_v1_0_S00_AXI_inst/AD1dat2reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        3.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.780ns  (logic 1.216ns (21.038%)  route 4.564ns (78.962%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          2.011    15.411    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X20Y43         LUT2 (Prop_lut2_I1_O)        0.325    15.736 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3/O
                         net (fo=7, routed)           0.851    16.587    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[2]
    SLICE_X21Y44         LUT6 (Prop_lut6_I2_O)        0.348    16.935 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0/O
                         net (fo=1, routed)           0.760    17.695    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_n_0
    SLICE_X21Y43         LUT4 (Prop_lut4_I2_O)        0.124    17.819 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1/O
                         net (fo=1, routed)           0.942    18.761    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.499    22.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.337    22.354    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)       -0.047    22.307    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]
  -------------------------------------------------------------------
                         required time                         22.307    
                         arrival time                         -18.761    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.586ns  (logic 1.216ns (21.767%)  route 4.370ns (78.233%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          2.011    15.411    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X20Y43         LUT2 (Prop_lut2_I1_O)        0.325    15.736 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3/O
                         net (fo=7, routed)           0.996    16.732    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[2]
    SLICE_X22Y43         LUT4 (Prop_lut4_I2_O)        0.348    17.080 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b2/O
                         net (fo=1, routed)           0.585    17.665    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b2_n_0
    SLICE_X21Y43         LUT4 (Prop_lut4_I2_O)        0.124    17.789 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1/O
                         net (fo=1, routed)           0.779    18.567    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.499    22.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.337    22.354    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)       -0.081    22.273    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]
  -------------------------------------------------------------------
                         required time                         22.273    
                         arrival time                         -18.567    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.545ns  (logic 1.449ns (26.131%)  route 4.096ns (73.869%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          2.011    15.411    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X20Y43         LUT2 (Prop_lut2_I1_O)        0.325    15.736 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3/O
                         net (fo=7, routed)           0.996    16.732    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[2]
    SLICE_X22Y43         LUT5 (Prop_lut5_I2_O)        0.378    17.110 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b3/O
                         net (fo=1, routed)           0.283    17.393    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b3_n_0
    SLICE_X22Y43         LUT4 (Prop_lut4_I2_O)        0.327    17.720 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1/O
                         net (fo=1, routed)           0.806    18.526    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.495    22.688    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                         clock pessimism              0.000    22.688    
                         clock uncertainty           -0.337    22.350    
    SLICE_X22Y43         FDRE (Setup_fdre_C_D)       -0.047    22.303    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]
  -------------------------------------------------------------------
                         required time                         22.303    
                         arrival time                         -18.526    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.002ns  (logic 1.194ns (23.869%)  route 3.808ns (76.131%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.833    15.233    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X21Y44         LUT2 (Prop_lut2_I1_O)        0.325    15.558 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1/O
                         net (fo=9, routed)           1.459    17.016    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I0_O)        0.326    17.342 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4/O
                         net (fo=1, routed)           0.517    17.859    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I2_O)        0.124    17.983 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1/O
                         net (fo=1, routed)           0.000    17.983    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.499    22.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.337    22.354    
    SLICE_X20Y43         FDRE (Setup_fdre_C_D)        0.079    22.433    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]
  -------------------------------------------------------------------
                         required time                         22.433    
                         arrival time                         -17.983    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.749ns  (logic 1.200ns (25.266%)  route 3.549ns (74.734%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.766    15.166    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X21Y43         LUT2 (Prop_lut2_I0_O)        0.325    15.491 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_6/O
                         net (fo=9, routed)           1.322    16.813    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[5]
    SLICE_X22Y43         LUT6 (Prop_lut6_I5_O)        0.332    17.145 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0/O
                         net (fo=1, routed)           0.461    17.606    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I0_O)        0.124    17.730 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1/O
                         net (fo=1, routed)           0.000    17.730    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.499    22.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.337    22.354    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)        0.029    22.383    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg
  -------------------------------------------------------------------
                         required time                         22.383    
                         arrival time                         -17.730    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.509ns  (logic 1.194ns (26.482%)  route 3.315ns (73.518%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.833    15.233    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X21Y44         LUT2 (Prop_lut2_I1_O)        0.325    15.558 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1/O
                         net (fo=9, routed)           1.038    16.596    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I0_O)        0.326    16.922 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5/O
                         net (fo=1, routed)           0.444    17.366    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5_n_0
    SLICE_X22Y44         LUT4 (Prop_lut4_I2_O)        0.124    17.490 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1/O
                         net (fo=1, routed)           0.000    17.490    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1_n_0
    SLICE_X22Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.495    22.688    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                         clock pessimism              0.000    22.688    
                         clock uncertainty           -0.337    22.350    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.029    22.379    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -17.490    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.487ns  (logic 1.216ns (27.101%)  route 3.271ns (72.899%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          2.011    15.411    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X20Y43         LUT2 (Prop_lut2_I1_O)        0.325    15.736 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3/O
                         net (fo=7, routed)           0.853    16.589    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[2]
    SLICE_X21Y44         LUT6 (Prop_lut6_I2_O)        0.348    16.937 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b1/O
                         net (fo=1, routed)           0.407    17.344    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b1_n_0
    SLICE_X21Y44         LUT4 (Prop_lut4_I2_O)        0.124    17.468 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1/O
                         net (fo=1, routed)           0.000    17.468    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1_n_0
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.499    22.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.337    22.354    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)        0.031    22.385    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]
  -------------------------------------------------------------------
                         required time                         22.385    
                         arrival time                         -17.468    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.281ns  (logic 0.842ns (19.668%)  route 3.439ns (80.332%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          2.011    15.411    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X20Y43         LUT5 (Prop_lut5_I0_O)        0.299    15.710 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2/O
                         net (fo=3, routed)           1.428    17.138    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2_n_0
    SLICE_X21Y44         LUT5 (Prop_lut5_I3_O)        0.124    17.262 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_i_1/O
                         net (fo=1, routed)           0.000    17.262    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav0
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.499    22.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.337    22.354    
    SLICE_X21Y44         FDRE (Setup_fdre_C_D)        0.029    22.383    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg
  -------------------------------------------------------------------
                         required time                         22.383    
                         arrival time                         -17.262    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.146ns  (logic 0.842ns (20.307%)  route 3.304ns (79.693%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          2.396    15.796    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.299    16.095 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__0/O
                         net (fo=1, routed)           0.908    17.003    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2
    SLICE_X22Y42         LUT6 (Prop_lut6_I2_O)        0.124    17.127 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000    17.127    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2_n_0
    SLICE_X22Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.494    22.687    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                         clock pessimism              0.000    22.687    
                         clock uncertainty           -0.337    22.349    
    SLICE_X22Y42         FDRE (Setup_fdre_C_D)        0.029    22.378    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg
  -------------------------------------------------------------------
                         required time                         22.378    
                         arrival time                         -17.127    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.120ns  (logic 0.842ns (20.438%)  route 3.278ns (79.562%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 12.981 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         1.673    12.981    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419    13.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          2.011    15.411    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X20Y43         LUT5 (Prop_lut5_I0_O)        0.299    15.710 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2/O
                         net (fo=3, routed)           1.267    16.977    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2_n_0
    SLICE_X20Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.101 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1/O
                         net (fo=1, routed)           0.000    17.101    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          1.499    22.691    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
                         clock pessimism              0.000    22.691    
                         clock uncertainty           -0.337    22.354    
    SLICE_X20Y43         FDRE (Setup_fdre_C_D)        0.077    22.431    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg
  -------------------------------------------------------------------
                         required time                         22.431    
                         arrival time                         -17.101    
  -------------------------------------------------------------------
                         slack                                  5.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.227ns (26.412%)  route 0.632ns (73.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.562     0.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.632     1.663    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X21Y44         LUT4 (Prop_lut4_I3_O)        0.099     1.762 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.762    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1_n_0
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.830     1.200    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.337     1.537    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.092     1.629    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.227ns (25.008%)  route 0.681ns (74.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.562     0.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.681     1.711    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X21Y44         LUT5 (Prop_lut5_I0_O)        0.099     1.810 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_i_1/O
                         net (fo=1, routed)           0.000     1.810    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav0
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.830     1.200    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.337     1.537    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.091     1.628    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.316ns (34.362%)  route 0.604ns (65.638%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.563     0.904    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y46         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[8]/Q
                         net (fo=1, routed)           0.103     1.135    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg[8]
    SLICE_X18Y46         LUT6 (Prop_lut6_I0_O)        0.098     1.233 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__1/O
                         net (fo=1, routed)           0.191     1.424    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__1_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.469 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__0/O
                         net (fo=1, routed)           0.309     1.778    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2
    SLICE_X22Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.823 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000     1.823    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2_n_0
    SLICE_X22Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.827     1.197    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y42         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.337     1.534    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.091     1.625    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.227ns (22.992%)  route 0.760ns (77.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.562     0.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.760     1.791    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X22Y44         LUT4 (Prop_lut4_I3_O)        0.099     1.890 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1/O
                         net (fo=1, routed)           0.000     1.890    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1_n_0
    SLICE_X22Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.828     1.198    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y44         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.337     1.535    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.091     1.626    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.276ns (26.843%)  route 0.752ns (73.157%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.563     0.904    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y46         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[11]/Q
                         net (fo=1, routed)           0.155     1.199    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/data0
    SLICE_X18Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.244 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__0/O
                         net (fo=1, routed)           0.254     1.498    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__0_n_0
    SLICE_X19Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.543 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1/O
                         net (fo=1, routed)           0.343     1.887    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1
    SLICE_X22Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.932 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1/O
                         net (fo=1, routed)           0.000     1.932    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1_n_0
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.828     1.198    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.337     1.535    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.091     1.626    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.227ns (19.999%)  route 0.908ns (80.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.562     0.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.603     1.633    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X22Y43         LUT4 (Prop_lut4_I3_O)        0.099     1.732 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1/O
                         net (fo=1, routed)           0.305     2.038    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.828     1.198    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X22Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.337     1.535    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.075     1.610    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.227ns (18.797%)  route 0.981ns (81.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.562     0.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.678     1.708    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X21Y43         LUT4 (Prop_lut4_I3_O)        0.099     1.807 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1/O
                         net (fo=1, routed)           0.303     2.110    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.830     1.200    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.337     1.537    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.066     1.603    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.227ns (18.063%)  route 1.030ns (81.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.562     0.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.670     1.701    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X21Y43         LUT4 (Prop_lut4_I3_O)        0.099     1.800 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1/O
                         net (fo=1, routed)           0.359     2.159    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.830     1.200    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.337     1.537    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.075     1.612    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.384ns (29.379%)  route 0.923ns (70.621%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.562     0.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.603     1.633    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X22Y43         LUT2 (Prop_lut2_I1_O)        0.099     1.732 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4/O
                         net (fo=6, routed)           0.171     1.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[3]
    SLICE_X22Y43         LUT6 (Prop_lut6_I3_O)        0.112     2.015 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0/O
                         net (fo=1, routed)           0.149     2.165    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I0_O)        0.045     2.210 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1/O
                         net (fo=1, routed)           0.000     2.210    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.830     1.200    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X21Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.337     1.537    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.091     1.628    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.384ns (28.501%)  route 0.963ns (71.499%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=919, routed)         0.562     0.903    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.603     1.633    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X22Y43         LUT2 (Prop_lut2_I1_O)        0.099     1.732 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4/O
                         net (fo=6, routed)           0.198     1.931    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[3]
    SLICE_X21Y43         LUT6 (Prop_lut6_I3_O)        0.112     2.043 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4/O
                         net (fo=1, routed)           0.162     2.205    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I2_O)        0.045     2.250 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1/O
                         net (fo=1, routed)           0.000     2.250    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=11, routed)          0.830     1.200    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X20Y43         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.337     1.537    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.121     1.658    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.592    





