

================================================================
== Vitis HLS Report for 'conv3_Pipeline_RELU'
================================================================
* Date:           Sat Nov  4 17:40:23 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      515|      515|         8|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bw = alloca i32 1"   --->   Operation 11 'alloca' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val"   --->   Operation 14 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bh_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %bh"   --->   Operation 15 'read' 'bh_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.0.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bw_2 = load i8 %bw" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 18 'load' 'bw_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%icmp_ln139 = icmp_eq  i8 %bw_2, i8 255" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 19 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%add_ln139 = add i8 %bw_2, i8 1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 20 'add' 'add_ln139' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %for.body8.0.i.split, void %for.end.0.i.exitStub" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 21 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i8 %bw_2" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 22 'trunc' 'trunc_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %bh_read, i7 %trunc_ln139" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i10 %tmp_s" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 24 'zext' 'zext_ln142' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_6 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 0, i64 %zext_ln142" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 25 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_6' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_7 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 0, i64 %zext_ln142" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 26 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_7' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %bw_2, i32 7" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 27 'bitselect' 'tmp_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_8 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_6" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 28 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_8' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_9 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_7" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 29 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_9' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %tmp_3, void %arrayidx12412.0.i.case.0, void %arrayidx12412.0.i.case.1" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 30 'br' 'br_ln142' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln139 = store i8 %add_ln139, i8 %bw" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 31 'store' 'store_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.body8.0.i" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 32 'br' 'br_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 33 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_8 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_6" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 33 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_8' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_9 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_7" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 34 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_9' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_8, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_9, i1 %tmp_3" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 35 'mux' 'tmp' <Predicate = (!icmp_ln139)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (1.53ns)   --->   Input mux for Operation 36 '%add15_0_i = fadd i32 %tmp, i32 %conv3_biases_0_0_val_read'
ST_3 : Operation 36 [4/4] (4.90ns)   --->   "%add15_0_i = fadd i32 %tmp, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 36 'fadd' 'add15_0_i' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 37 [3/4] (6.43ns)   --->   "%add15_0_i = fadd i32 %tmp, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 37 'fadd' 'add15_0_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 38 [2/4] (6.43ns)   --->   "%add15_0_i = fadd i32 %tmp, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 38 'fadd' 'add15_0_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln140 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_40" [src/conv3.cpp:140->src/conv3.cpp:65]   --->   Operation 39 'specpipeline' 'specpipeline_ln140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 41 'specloopname' 'specloopname_ln139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/4] (6.43ns)   --->   "%add15_0_i = fadd i32 %tmp, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 42 'fadd' 'add15_0_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln142 = store i32 %add15_0_i, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_6" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 43 'store' 'store_ln142' <Predicate = (!tmp_3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln142 = br void %arrayidx12412.0.i.exit" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 44 'br' 'br_ln142' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (1.23ns)   --->   "%store_ln142 = store i32 %add15_0_i, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_7" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 45 'store' 'store_ln142' <Predicate = (tmp_3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln142 = br void %arrayidx12412.0.i.exit" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 46 'br' 'br_ln142' <Predicate = (tmp_3)> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln144 = bitcast i32 %add15_0_i" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 47 'bitcast' 'bitcast_ln144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln144, i32 23, i32 30" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 48 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i32 %bitcast_ln144" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 49 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.76ns)   --->   "%icmp_ln144 = icmp_ne  i8 %tmp_4, i8 255" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 50 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (0.92ns)   --->   "%icmp_ln144_1 = icmp_eq  i23 %trunc_ln144, i23 0" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 51 'icmp' 'icmp_ln144_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.62ns)   --->   Input mux for Operation 52 '%tmp_5 = fcmp_olt  i32 %add15_0_i, i32 0'
ST_7 : Operation 52 [2/2] (2.15ns)   --->   "%tmp_5 = fcmp_olt  i32 %add15_0_i, i32 0" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 52 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.15> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln144 = or i1 %icmp_ln144_1, i1 %icmp_ln144" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 53 'or' 'or_ln144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_olt  i32 %add15_0_i, i32 0" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 54 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln144 = and i1 %or_ln144, i1 %tmp_5" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 55 'and' 'and_ln144' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %and_ln144, void %for.inc.0.i, void %if.then.0.i" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 56 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %tmp_3, void %arrayidx12412.0.i.case.088, void %arrayidx12412.0.i.case.189" [src/conv3.cpp:145->src/conv3.cpp:65]   --->   Operation 57 'br' 'br_ln145' <Predicate = (and_ln144)> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln145 = store i32 0, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_6" [src/conv3.cpp:145->src/conv3.cpp:65]   --->   Operation 58 'store' 'store_ln145' <Predicate = (!tmp_3 & and_ln144)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx12412.0.i.exit87" [src/conv3.cpp:145->src/conv3.cpp:65]   --->   Operation 59 'br' 'br_ln145' <Predicate = (!tmp_3 & and_ln144)> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln145 = store i32 0, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_7" [src/conv3.cpp:145->src/conv3.cpp:65]   --->   Operation 60 'store' 'store_ln145' <Predicate = (tmp_3 & and_ln144)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx12412.0.i.exit87" [src/conv3.cpp:145->src/conv3.cpp:65]   --->   Operation 61 'br' 'br_ln145' <Predicate = (tmp_3 & and_ln144)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.inc.0.i" [src/conv3.cpp:146->src/conv3.cpp:65]   --->   Operation 62 'br' 'br_ln146' <Predicate = (and_ln144)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_o_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_o]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bw                                                       (alloca           ) [ 010000000]
specmemcore_ln0                                          (specmemcore      ) [ 000000000]
specmemcore_ln0                                          (specmemcore      ) [ 000000000]
conv3_biases_0_0_val_read                                (read             ) [ 011111100]
bh_read                                                  (read             ) [ 000000000]
store_ln0                                                (store            ) [ 000000000]
br_ln0                                                   (br               ) [ 000000000]
bw_2                                                     (load             ) [ 000000000]
icmp_ln139                                               (icmp             ) [ 011111100]
add_ln139                                                (add              ) [ 000000000]
br_ln139                                                 (br               ) [ 000000000]
trunc_ln139                                              (trunc            ) [ 000000000]
tmp_s                                                    (bitconcatenate   ) [ 000000000]
zext_ln142                                               (zext             ) [ 000000000]
conv3_float_255_255_float_32_5_5_float_float_255_255_o_6 (getelementptr    ) [ 011111111]
conv3_float_255_255_float_32_5_5_float_float_255_255_o_7 (getelementptr    ) [ 011111111]
tmp_3                                                    (bitselect        ) [ 011111111]
br_ln142                                                 (br               ) [ 000000000]
store_ln139                                              (store            ) [ 000000000]
br_ln139                                                 (br               ) [ 000000000]
conv3_float_255_255_float_32_5_5_float_float_255_255_o_8 (load             ) [ 000000000]
conv3_float_255_255_float_32_5_5_float_float_255_255_o_9 (load             ) [ 000000000]
tmp                                                      (mux              ) [ 011111100]
specpipeline_ln140                                       (specpipeline     ) [ 000000000]
speclooptripcount_ln139                                  (speclooptripcount) [ 000000000]
specloopname_ln139                                       (specloopname     ) [ 000000000]
add15_0_i                                                (fadd             ) [ 011000011]
store_ln142                                              (store            ) [ 000000000]
br_ln142                                                 (br               ) [ 000000000]
store_ln142                                              (store            ) [ 000000000]
br_ln142                                                 (br               ) [ 000000000]
bitcast_ln144                                            (bitcast          ) [ 000000000]
tmp_4                                                    (partselect       ) [ 000000000]
trunc_ln144                                              (trunc            ) [ 000000000]
icmp_ln144                                               (icmp             ) [ 001000001]
icmp_ln144_1                                             (icmp             ) [ 001000001]
or_ln144                                                 (or               ) [ 000000000]
tmp_5                                                    (fcmp             ) [ 000000000]
and_ln144                                                (and              ) [ 001000001]
br_ln144                                                 (br               ) [ 000000000]
br_ln145                                                 (br               ) [ 000000000]
store_ln145                                              (store            ) [ 000000000]
br_ln145                                                 (br               ) [ 000000000]
store_ln145                                              (store            ) [ 000000000]
br_ln145                                                 (br               ) [ 000000000]
br_ln146                                                 (br               ) [ 000000000]
ret_ln0                                                  (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bh">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bh"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_o">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f32.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="bw_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bw/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="conv3_biases_0_0_val_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="bh_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="3" slack="0"/>
<pin id="77" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bh_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_6_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="10" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_float_255_255_float_32_5_5_float_float_255_255_o_6/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_7_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="10" slack="0"/>
<pin id="91" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_float_255_255_float_32_5_5_float_float_255_255_o_7/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="10" slack="6"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="0"/>
<pin id="99" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="100" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="102" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv3_float_255_255_float_32_5_5_float_float_255_255_o_8/1 store_ln142/7 store_ln145/8 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="6"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="110" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="112" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv3_float_255_255_float_32_5_5_float_float_255_255_o_9/1 store_ln142/7 store_ln145/8 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="0" index="1" bw="32" slack="2"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add15_0_i/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="bw_2_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bw_2/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln139_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln139_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln139_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln139/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_s_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="3" slack="0"/>
<pin id="152" dir="0" index="2" bw="7" slack="0"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln142_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_3_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln139_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="0" index="3" bw="1" slack="1"/>
<pin id="181" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="bitcast_ln144_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln144/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="0" index="3" bw="6" slack="0"/>
<pin id="193" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln144_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln144_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln144_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="23" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_1/7 "/>
</bind>
</comp>

<comp id="214" class="1004" name="or_ln144_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="1" slack="1"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln144/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="and_ln144_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144/8 "/>
</bind>
</comp>

<comp id="224" class="1005" name="bw_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="bw "/>
</bind>
</comp>

<comp id="231" class="1005" name="conv3_biases_0_0_val_read_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2"/>
<pin id="233" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv3_biases_0_0_val_read "/>
</bind>
</comp>

<comp id="236" class="1005" name="icmp_ln139_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln139 "/>
</bind>
</comp>

<comp id="240" class="1005" name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_6_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="1"/>
<pin id="242" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_float_255_255_float_32_5_5_float_float_255_255_o_6 "/>
</bind>
</comp>

<comp id="246" class="1005" name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_7_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="1"/>
<pin id="248" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_float_255_255_float_32_5_5_float_float_255_255_o_7 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_3_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="262" class="1005" name="add15_0_i_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add15_0_i "/>
</bind>
</comp>

<comp id="270" class="1005" name="icmp_ln144_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln144_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln144_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="103"><net_src comp="80" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="113"><net_src comp="87" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="114"><net_src comp="62" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="115"><net_src comp="62" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="124"><net_src comp="62" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="130" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="74" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="130" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="175"><net_src comp="139" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="94" pin="7"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="104" pin="7"/><net_sink comp="176" pin=2"/></net>

<net id="194"><net_src comp="54" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="56" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="201"><net_src comp="185" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="188" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="198" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="60" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="222"><net_src comp="214" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="120" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="64" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="234"><net_src comp="68" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="239"><net_src comp="133" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="80" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="249"><net_src comp="87" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="255"><net_src comp="163" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="176" pin=3"/></net>

<net id="260"><net_src comp="176" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="265"><net_src comp="116" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="273"><net_src comp="202" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="278"><net_src comp="208" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="214" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_o_1 | {7 8 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_o | {7 8 }
 - Input state : 
	Port: conv3_Pipeline_RELU : bh | {1 }
	Port: conv3_Pipeline_RELU : conv3_biases_0_0_val | {1 }
	Port: conv3_Pipeline_RELU : conv3_float_255_255_float_32_5_5_float_float_255_255_o_1 | {1 2 }
	Port: conv3_Pipeline_RELU : conv3_float_255_255_float_32_5_5_float_float_255_255_o | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		bw_2 : 1
		icmp_ln139 : 2
		add_ln139 : 2
		br_ln139 : 3
		trunc_ln139 : 2
		tmp_s : 3
		zext_ln142 : 4
		conv3_float_255_255_float_32_5_5_float_float_255_255_o_6 : 5
		conv3_float_255_255_float_32_5_5_float_float_255_255_o_7 : 5
		tmp_3 : 2
		conv3_float_255_255_float_32_5_5_float_float_255_255_o_8 : 6
		conv3_float_255_255_float_32_5_5_float_float_255_255_o_9 : 6
		br_ln142 : 3
		store_ln139 : 3
	State 2
		tmp : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_4 : 1
		trunc_ln144 : 1
		icmp_ln144 : 2
		icmp_ln144_1 : 2
	State 8
		and_ln144 : 1
		br_ln144 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|   fadd   |              grp_fu_116              |    2    |   227   |   214   |
|----------|--------------------------------------|---------|---------|---------|
|          |           icmp_ln139_fu_133          |    0    |    0    |    15   |
|   icmp   |           icmp_ln144_fu_202          |    0    |    0    |    15   |
|          |          icmp_ln144_1_fu_208         |    0    |    0    |    30   |
|----------|--------------------------------------|---------|---------|---------|
|    add   |           add_ln139_fu_139           |    0    |    0    |    15   |
|----------|--------------------------------------|---------|---------|---------|
|    mux   |              tmp_fu_176              |    0    |    0    |    9    |
|----------|--------------------------------------|---------|---------|---------|
|    or    |            or_ln144_fu_214           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|    and   |           and_ln144_fu_218           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|   read   | conv3_biases_0_0_val_read_read_fu_68 |    0    |    0    |    0    |
|          |          bh_read_read_fu_74          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   fcmp   |              grp_fu_120              |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   trunc  |          trunc_ln139_fu_145          |    0    |    0    |    0    |
|          |          trunc_ln144_fu_198          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|bitconcatenate|             tmp_s_fu_149             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   zext   |           zext_ln142_fu_157          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
| bitselect|             tmp_3_fu_163             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|partselect|             tmp_4_fu_188             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    2    |   227   |   302   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                        add15_0_i_reg_262                       |   32   |
|                           bw_reg_224                           |    8   |
|                conv3_biases_0_0_val_read_reg_231               |   32   |
|conv3_float_255_255_float_32_5_5_float_float_255_255_o_6_reg_240|   10   |
|conv3_float_255_255_float_32_5_5_float_float_255_255_o_7_reg_246|   10   |
|                       icmp_ln139_reg_236                       |    1   |
|                      icmp_ln144_1_reg_275                      |    1   |
|                       icmp_ln144_reg_270                       |    1   |
|                          tmp_3_reg_252                         |    1   |
|                           tmp_reg_257                          |   32   |
+----------------------------------------------------------------+--------+
|                              Total                             |   128  |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_94 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_94 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_104 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_104 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   302  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   355  |   338  |
+-----------+--------+--------+--------+--------+
