# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Debug_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 {C:/Users/jspark/Desktop/cs3220-examples/Project2/negRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module negRegister
# 
# Top level modules:
# 	negRegister
# vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 {C:/Users/jspark/Desktop/cs3220-examples/Project2/PcLogic.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PcLogic
# 
# Top level modules:
# 	PcLogic
# vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 {C:/Users/jspark/Desktop/cs3220-examples/Project2/Alu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Alu
# 
# Top level modules:
# 	Alu
# vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 {C:/Users/jspark/Desktop/cs3220-examples/Project2/InstMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstMemory
# 
# Top level modules:
# 	InstMemory
# vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 {C:/Users/jspark/Desktop/cs3220-examples/Project2/Register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 {C:/Users/jspark/Desktop/cs3220-examples/Project2/Project2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Project2
# -- Compiling module dec2_7seg
# 
# Top level modules:
# 	Project2
# vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 {C:/Users/jspark/Desktop/cs3220-examples/Project2/SignExtension.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SignExtension
# 
# Top level modules:
# 	SignExtension
# vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 {C:/Users/jspark/Desktop/cs3220-examples/Project2/PLL.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 {C:/Users/jspark/Desktop/cs3220-examples/Project2/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 {C:/Users/jspark/Desktop/cs3220-examples/Project2/Mux2to1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mux2to1
# 
# Top level modules:
# 	Mux2to1
# vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 {C:/Users/jspark/Desktop/cs3220-examples/Project2/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 {C:/Users/jspark/Desktop/cs3220-examples/Project2/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 {C:/Users/jspark/Desktop/cs3220-examples/Project2/BranchAddrCalculator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BranchAddrCalculator
# 
# Top level modules:
# 	BranchAddrCalculator
# 
vsim -L altera_mf_ver -t ns work.Project2
# vsim -L altera_mf_ver -t ns work.Project2 
# Loading work.Project2
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Register
# Loading work.PcLogic
# Loading work.Mux2to1
# Loading work.InstMemory
# Loading work.Controller
# Loading work.RegisterFile
# Loading work.Alu
# Loading work.SignExtension
# Loading work.negRegister
# Loading work.DataMemory
# Loading work.BranchAddrCalculator
# Loading work.dec2_7seg
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
add wave -position insertpoint sim:/Project2/*
force -freeze sim:/Project2/CLOCK_50 1 0, 0 {50 ns} -r 100
force -freeze sim:/Project2/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/Project2/reset St1 0 -cancel 200
run
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
run
run
#  Note : Cyclone II PLL locked to incoming clock
# Time: 500  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
vsim -L altera_mf_ver -t ns work.Project2
# vsim -L altera_mf_ver -t ns work.Project2 
# Loading work.Project2
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Register
# Loading work.PcLogic
# Loading work.Mux2to1
# Loading work.InstMemory
# Loading work.Controller
# Loading work.RegisterFile
# Loading work.Alu
# Loading work.SignExtension
# Loading work.negRegister
# Loading work.DataMemory
# Loading work.BranchAddrCalculator
# Loading work.dec2_7seg
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
do amir.do
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
run
run
#  Note : Cyclone II PLL locked to incoming clock
# Time: 500  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/jspark/Desktop/cs3220-examples/Project2/simulation/modelsim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/jspark/Desktop/cs3220-examples/Project2/simulation/modelsim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/jspark/Desktop/cs3220-examples/Project2/simulation/modelsim/wave.do
do amir.do
# vsim -L altera_mf_ver -t ns work.Project2 
# Loading work.Project2
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Register
# Loading work.PcLogic
# Loading work.Mux2to1
# Loading work.InstMemory
# Loading work.Controller
# Loading work.RegisterFile
# Loading work.Alu
# Loading work.SignExtension
# Loading work.negRegister
# Loading work.DataMemory
# Loading work.BranchAddrCalculator
# Loading work.dec2_7seg
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
do wave.do
do amir.do
vsim -L altera_mf_ver -t ns work.Project2
# vsim -L altera_mf_ver -t ns work.Project2 
# Loading work.Project2
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Register
# Loading work.PcLogic
# Loading work.Mux2to1
# Loading work.InstMemory
# Loading work.Controller
# Loading work.RegisterFile
# Loading work.Alu
# Loading work.SignExtension
# Loading work.negRegister
# Loading work.DataMemory
# Loading work.BranchAddrCalculator
# Loading work.dec2_7seg
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
do amir.do
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
vsim -L altera_mf_ver -t ns work.Project2
# vsim -L altera_mf_ver -t ns work.Project2 
# Loading work.Project2
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Register
# Loading work.PcLogic
# Loading work.Mux2to1
# Loading work.InstMemory
# Loading work.Controller
# Loading work.RegisterFile
# Loading work.Alu
# Loading work.SignExtension
# Loading work.negRegister
# Loading work.DataMemory
# Loading work.BranchAddrCalculator
# Loading work.dec2_7seg
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
do amir.do
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 -O0 C:/Users/jspark/Desktop/cs3220-examples/Project2/BranchAddrCalculator.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BranchAddrCalculator
# 
# Top level modules:
# 	BranchAddrCalculator
do amir.do
restart
vsim -L altera_mf_ver -t ns work.Project2
# vsim -L altera_mf_ver -t ns work.Project2 
# Loading work.Project2
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Register
# Loading work.PcLogic
# Loading work.Mux2to1
# Loading work.InstMemory
# Loading work.Controller
# Loading work.RegisterFile
# Loading work.Alu
# Loading work.SignExtension
# Loading work.negRegister
# Loading work.DataMemory
# Loading work.BranchAddrCalculator
# Loading work.dec2_7seg
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
do amir.do
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
add wave -position insertpoint  \
sim:/Project2/pcLogicOut
vsim -L altera_mf_ver -t ns work.Project2
# vsim -L altera_mf_ver -t ns work.Project2 
# Loading work.Project2
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Register
# Loading work.PcLogic
# Loading work.Mux2to1
# Loading work.InstMemory
# Loading work.Controller
# Loading work.RegisterFile
# Loading work.Alu
# Loading work.SignExtension
# Loading work.negRegister
# Loading work.DataMemory
# Loading work.BranchAddrCalculator
# Loading work.dec2_7seg
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
do amir.do
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
add wave -position insertpoint  \
sim:/Project2/pcLogicOut
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/jspark/Desktop/cs3220-examples/Project2/simulation/modelsim/wave.do
vsim -L altera_mf_ver -t ns work.Project2
# vsim -L altera_mf_ver -t ns work.Project2 
# Loading work.Project2
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Register
# Loading work.PcLogic
# Loading work.Mux2to1
# Loading work.InstMemory
# Loading work.Controller
# Loading work.RegisterFile
# Loading work.Alu
# Loading work.SignExtension
# Loading work.negRegister
# Loading work.DataMemory
# Loading work.BranchAddrCalculator
# Loading work.dec2_7seg
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
do amir.do
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
do wave.do
run
run
run
run
#  Note : Cyclone II PLL locked to incoming clock
# Time: 500  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/jspark/Desktop/cs3220-examples/Project2/simulation/modelsim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/jspark/Desktop/cs3220-examples/Project2/simulation/modelsim/wave.do
do amir.do
do wave.do
restart
do amir.do
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
run
run
run
run
run
run
#  Note : Cyclone II PLL locked to incoming clock
# Time: 500  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/Project2/regFile/data
vsim -L altera_mf_ver -t ns work.Project2
# vsim -L altera_mf_ver -t ns work.Project2 
# Loading work.Project2
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Register
# Loading work.PcLogic
# Loading work.Mux2to1
# Loading work.InstMemory
# Loading work.Controller
# Loading work.RegisterFile
# Loading work.Alu
# Loading work.SignExtension
# Loading work.negRegister
# Loading work.DataMemory
# Loading work.BranchAddrCalculator
# Loading work.dec2_7seg
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
do wave.do
do amir.do
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
add wave -position insertpoint  \
sim:/Project2/regFile/data
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/jspark/Desktop/cs3220-examples/Project2/simulation/modelsim/wave.do
run
run
run
run
#  Note : Cyclone II PLL locked to incoming clock
# Time: 500  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/jspark/Desktop/cs3220-examples/Project2/simulation/modelsim/wave.do
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/jspark/Desktop/cs3220-examples/Project2/simulation/modelsim/wave.do
vsim -L altera_mf_ver -t ns work.Project2
# vsim -L altera_mf_ver -t ns work.Project2 
# Loading work.Project2
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Register
# Loading work.PcLogic
# Loading work.Mux2to1
# Loading work.InstMemory
# Loading work.Controller
# Loading work.RegisterFile
# Loading work.Alu
# Loading work.SignExtension
# Loading work.negRegister
# Loading work.DataMemory
# Loading work.BranchAddrCalculator
# Loading work.dec2_7seg
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
do amir.do
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
do wave.do
run
run
run
run
#  Note : Cyclone II PLL locked to incoming clock
# Time: 500  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
run
run
run
run
run
run
restart
run
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
restart
do amir.do
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
do wave.do
run
run
vsim -L altera_mf_ver -t ns work.Project2
# vsim -L altera_mf_ver -t ns work.Project2 
# Loading work.Project2
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Register
# Loading work.PcLogic
# Loading work.Mux2to1
# Loading work.InstMemory
# Loading work.Controller
# Loading work.RegisterFile
# Loading work.Alu
# Loading work.SignExtension
# Loading work.negRegister
# Loading work.DataMemory
# Loading work.BranchAddrCalculator
# Loading work.dec2_7seg
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
do wave.do
do amir.do
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
run
run
#  Note : Cyclone II PLL locked to incoming clock
# Time: 500  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 -O0 C:/Users/jspark/Desktop/cs3220-examples/Project2/BranchAddrCalculator.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BranchAddrCalculator
# ** Error: C:/Users/jspark/Desktop/cs3220-examples/Project2/BranchAddrCalculator.v(5): near "signed": syntax error, unexpected signed
# ** Error: C:/Users/jspark/Desktop/cs3220-examples/Project2/BranchAddrCalculator.v(8): (vlog-2730) Undefined variable: 'pcRel'.
# 
# ** Error: C:/Users/jspark/Desktop/cs3220-examples/Project2/BranchAddrCalculator.v(1): Identifier must be declared with a port mode: pcRel.
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 -O0 C:/Users/jspark/Desktop/cs3220-examples/Project2/BranchAddrCalculator.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BranchAddrCalculator
# 
# Top level modules:
# 	BranchAddrCalculator
vsim -L altera_mf_ver -t ns work.Project2
# vsim -L altera_mf_ver -t ns work.Project2 
# Loading work.Project2
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Register
# Loading work.PcLogic
# Loading work.Mux2to1
# Loading work.InstMemory
# Loading work.Controller
# Loading work.RegisterFile
# Loading work.Alu
# Loading work.SignExtension
# Loading work.negRegister
# Loading work.DataMemory
# Loading work.BranchAddrCalculator
# Loading work.dec2_7seg
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
do wave.do
do amir.do
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
run
run
#  Note : Cyclone II PLL locked to incoming clock
# Time: 500  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
run
run
run
run
run
vsim -L altera_mf_ver -t ns work.Project2
# vsim -L altera_mf_ver -t ns work.Project2 
# Loading work.Project2
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Register
# Loading work.PcLogic
# Loading work.Mux2to1
# Loading work.InstMemory
# Loading work.Controller
# Loading work.RegisterFile
# Loading work.Alu
# Loading work.SignExtension
# Loading work.negRegister
# Loading work.DataMemory
# Loading work.BranchAddrCalculator
# Loading work.dec2_7seg
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
vlog -vlog01compat -work work +incdir+C:/Users/jspark/Desktop/cs3220-examples/Project2 -O0 C:/Users/jspark/Desktop/cs3220-examples/Project2/BranchAddrCalculator.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BranchAddrCalculator
# 
# Top level modules:
# 	BranchAddrCalculator
vsim -L altera_mf_ver -t ns work.Project2
# vsim -L altera_mf_ver -t ns work.Project2 
# Loading work.Project2
# Loading work.PLL
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.Register
# Loading work.PcLogic
# Loading work.Mux2to1
# Loading work.InstMemory
# Loading work.Controller
# Loading work.RegisterFile
# Loading work.Alu
# Loading work.SignExtension
# Loading work.negRegister
# Loading work.DataMemory
# Loading work.BranchAddrCalculator
# Loading work.dec2_7seg
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
do wave.do
do amir.do
#  Note : Cyclone II PLL is enabled
# Time: 0  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
run
run
#  Note : Cyclone II PLL locked to incoming clock
# Time: 500  Instance: Project2.PLL_inst.altpll_component.stratixii_pll.pll1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
