/**
 @file

 @date 2010/02/22

 @version v5.1

 This file contains  macro definitions
*/

#ifndef _DRV_ENUM_H
#define _DRV_ENUM_H

/**********************************************************************************
              Define Typedef, define and Data Structure
***********************************************************************************/
/* ds mackey table id */
#define MACDA_TABLEID0_C   0
#define MACDA_TABLEID1_C   0
/* dsusrid vlan key tabl id */
#define USERID_VLAN_TABLEID_C  1
/* dsusrid mac key tabl id */
#define USERID_MAC_TABLEID0_C 2
#define USERID_MAC_TABLEID1_C 2
/* dsusrid ipv4 key tabl id */
#define USERID_IPV4_TABLEID0_C 3
#define USERID_IPV4_TABLEID1_C 3
#define USERID_IPV4_TABLEID2_C 3
#define USERID_IPV4_TABLEID3_C 3
/* dsusrid ipv6 key tabl id */
#define USERID_IPV6_TABLEID0_C 4
#define USERID_IPV6_TABLEID1_C 4
#define USERID_IPV6_TABLEID2_C 4
#define USERID_IPV6_TABLEID3_C 4
#define USERID_IPV6_TABLEID4_C 4
#define USERID_IPV6_TABLEID5_C 4
#define USERID_IPV6_TABLEID6_C 4
#define USERID_IPV6_TABLEID7_C 4
/* dsacl mac key tabl id */
#define ACL_MAC_TABLEID0_C 5
#define ACL_MAC_TABLEID1_C 5
#define ACL_MAC_TABLEID2_C 5
#define ACL_MAC_TABLEID3_C 5
/* dsqos mac key tabl id */
#define QOS_MAC_TABLEID0_C 5
#define QOS_MAC_TABLEID1_C 5
#define QOS_MAC_TABLEID2_C 5
#define QOS_MAC_TABLEID3_C 5
/* dsacl ipv4 key tabl id */
#define ACL_IPV4_TABLEID0_C 6
#define ACL_IPV4_TABLEID1_C 6
#define ACL_IPV4_TABLEID2_C 6
#define ACL_IPV4_TABLEID3_C 6
/* dsqos ipv4 key tabl id */
#define QOS_IPV4_TABLEID0_C 6
#define QOS_IPV4_TABLEID1_C 6
#define QOS_IPV4_TABLEID2_C 6
#define QOS_IPV4_TABLEID3_C 6
/* dsacl ipv6 key tabl id */
#define ACL_IPV6_TABLEID0_C 7
#define ACL_IPV6_TABLEID1_C 7
#define ACL_IPV6_TABLEID2_C 7
#define ACL_IPV6_TABLEID3_C 7
#define ACL_IPV6_TABLEID4_C 7
#define ACL_IPV6_TABLEID5_C 7
#define ACL_IPV6_TABLEID6_C 7
#define ACL_IPV6_TABLEID7_C 7
/* dsqos ipv6 key tabl id */
#define QOS_IPV6_TABLEID0_C 7
#define QOS_IPV6_TABLEID1_C 7
#define QOS_IPV6_TABLEID2_C 7
#define QOS_IPV6_TABLEID3_C 7
#define QOS_IPV6_TABLEID4_C 7
#define QOS_IPV6_TABLEID5_C 7
#define QOS_IPV6_TABLEID6_C 7
#define QOS_IPV6_TABLEID7_C 7
/* dsipda ipv4 ucast key */
#define UCAST_IPV4_TABLEID0_C 8
#define UCAST_IPV4_TABLEID1_C 8
/* dsipda ipv4 mcast key */
#define MCAST_IPV4_TABLEID0_C 9
#define MCAST_IPV4_TABLEID1_C 9
/* dsipda ipv4 mcast key */
#define NAT_IPV4_TABLEID0_C 10
#define NAT_IPV4_TABLEID1_C 10
/* dsipda ipv4 PBR key */
#define PBR_IPV4_TABLEID0_C 11
#define PBR_IPV4_TABLEID1_C 11
/* dsipda ipv6 ucast key */
#define UCAST_IPV6_TABLEID0_C 12
#define UCAST_IPV6_TABLEID1_C 12
#define UCAST_IPV6_TABLEID2_C 12
#define UCAST_IPV6_TABLEID3_C 12
#define UCAST_IPV6_TABLEID4_C 12
#define UCAST_IPV6_TABLEID5_C 12
#define UCAST_IPV6_TABLEID6_C 12
#define UCAST_IPV6_TABLEID7_C 12
/* dsipda ipv6 mcast key */
#define MCAST_IPV6_TABLEID0_C 13
#define MCAST_IPV6_TABLEID1_C 13
#define MCAST_IPV6_TABLEID2_C 13
#define MCAST_IPV6_TABLEID3_C 13
#define MCAST_IPV6_TABLEID4_C 13
#define MCAST_IPV6_TABLEID5_C 13
#define MCAST_IPV6_TABLEID6_C 13
#define MCAST_IPV6_TABLEID7_C 13
/* dsipda ipv6 mcast key */
#define NAT_IPV6_TABLEID0_C 14
#define NAT_IPV6_TABLEID1_C 14
#define NAT_IPV6_TABLEID2_C 14
#define NAT_IPV6_TABLEID3_C 14
#define NAT_IPV6_TABLEID4_C 14
#define NAT_IPV6_TABLEID5_C 14
#define NAT_IPV6_TABLEID6_C 14
#define NAT_IPV6_TABLEID7_C 14
/* dsipda ipv6 PBR key */
#define PBR_IPV6_TABLEID0_C 15
#define PBR_IPV6_TABLEID1_C 15
#define PBR_IPV6_TABLEID2_C 15
#define PBR_IPV6_TABLEID3_C 15
#define PBR_IPV6_TABLEID4_C 15
#define PBR_IPV6_TABLEID5_C 15
#define PBR_IPV6_TABLEID6_C 15
#define PBR_IPV6_TABLEID7_C 15
/* the following is added for oam */
#define OAM_TABLEID 15

/* table id check macro define */
enum tables_id_e
{
    BUF_RETRV_PKT_MSG_MEM, /* 0 */
    BUF_RETRV_BUF_RAM, /* 1 */
    BUF_RETRV_PKT_CONFIG_MEM, /* 2 */
    BUF_RETRV_PKT_STATUS_MEM, /* 3 */
    BUF_RETRV_PKT_PARK_MEM, /* 4 */
    BUF_RETRV_BUF_CONFIG_MEM, /* 5 */
    BUF_RETRV_BUF_STATUS_MEM, /* 6 */
    BUF_RETRV_CREDIT_MEM, /* 7 */
    BUF_RETRV_CREDIT_CONFIG_MEM, /* 8 */
    BUF_RETRV_EXCEPTION_MEM, /* 9 */
    BUF_RETRV_BUF_CREDIT_MEM, /* 10 */
    BUF_RETRV_BUF_CREDIT_CONFIG_MEM, /* 11 */
    DS_BUF_RETRV_COLOR_MAP, /* 12 */
    MET_FIFO_PRIORITY_MAP_TABLE, /* 13 */
    BUFFER_STORE_RESRC_CNT, /* 14 */
    BUFFER_STORE_RESRC_THRESHOLD, /* 15 */
    BUF_STORE_CHANNEL_INFO_RAM, /* 16 */
    BUF_STORE_BUF_PTR, /* 17 */
    BUFFER_STORE_STALL_THRESHOLD, /* 18 */
    CPUMAC_STATS_RAM, /* 19 */
    TCAM_INT_KEY_RAM, /* 20 */
    TCAM_INT_MASK_RAM, /* 21 */
    TCAM_EXT_KEY_RAM, /* 22 */
    TCAM_EXT_MASK_RAM, /* 23 */
    INT_SRAM_RAM, /* 24 */
    HASH_TAB98K_RAM, /* 25 */
    EXT_DDR_RAM, /* 26 */
    HASH_TAB50K_RAM, /* 27 */
    TCAM_EXT_REG_RAM, /* 28 */
    EPE_CLASSIFICATION_PHB_OFFSET_TABLE, /* 29 */
    DS_DEST_PHY_PORT, /* 30 */
    EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM, /* 31 */
    EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM, /* 32 */
    EPE_HDR_EDIT_DISCARD_TYPE_STATS, /* 33 */
    DS_L3_EDIT_TUNNEL_V6_IP, /* 34 */
    DS_L3_EDIT_SEQUENCE_NUM, /* 35 */
    DS_L3_EDIT_TUNNEL_V4_IP_SA, /* 36 */
    DS_DEST_PORT, /* 37 */
    EPE_EDIT_PRIORITY_MAP_TABLE, /* 38 */
    DS_DEST_INTERFACE, /* 39 */
    DS_VPLS_PORT, /* 40 */
    EPE_NEXT_HOP_INTERNAL4W, /* 41 */
    EPE_NEXT_HOP_INTERNAL8W, /* 42 */
    EPE_STATSRAMEPEPHBINTF, /* 43 */
    EPE_STATSRAMEPEPORTLOG, /* 44 */
    EPE_STATSRAMEPEOVERALLFWD, /* 45 */
    FABRIC_CAS_INFO_RAM, /* 46 */
    FABRIC_CAS_DATA_RAM, /* 47 */
    FABRICCRBCELLBU_F0, /* 48 */
    FABRICCRBCELLBU_F1, /* 49 */
    FABRICCRBVALIDTABL_E0, /* 50 */
    FABRICCRBVALIDTABL_E1, /* 51 */
    FABRICCRBPTRTABL_E0, /* 52 */
    FABRICCRBPTRTABL_E1, /* 53 */
    FABRICCRBCELLINFOBU_F0, /* 54 */
    FABRICCRBCELLINFOBU_F1, /* 55 */
    FABRIC_GTS_RTS_TRACK_RAM, /* 56 */
    FABRICRTSCOUNTER, /* 57 */
    CHANINFOTABLE, /* 58 */
    CELLINFOTABLE, /* 59 */
    CELLTABLE, /* 60 */
    HASH_DS_CTL_HASH_TABLE, /* 61 */
    IPE_AGING_RAM, /* 62 */
    FWDEXTTABLE, /* 63 */
    APSBRIDGETABLE, /* 64 */
    SEQUENCENUMBERTABLE, /* 65 */
    APSSELECTTABLE, /* 66 */
    DISCARDCOUNT, /* 67 */
    PHY_PORT_MAP_TABLE, /* 68 */
    SGMAC_TC_MAP_TABLE, /* 69 */
    DS_PHY_PORT, /* 70 */
    DS_PROTOCOL_VLAN, /* 71 */
    DS_ROUTER_MAC, /* 72 */
    DS_VRF, /* 73 */
    DS_SRC_PORT, /* 74 */
    DS_PHY_PORT_EXT, /* 75 */
    DS_SRC_INTERFACE, /* 76 */
    DS_MPLS_CTL, /* 77 */
    DS_BIDI_PIM_GROUP_TABLE, /* 78 */
    DS_STORM_CTL_TABLE, /* 79 */
    IPE_DS_PBB_MAC_TABLE, /* 80 */
    IPE_LEARNING_CACHE, /* 81 */
    IPE_CLASSIFICATION_DSCP_MAP_TABLE, /* 82 */
    IPE_CLASSIFICATION_COS_MAP_TABLE, /* 83 */
    IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE, /* 84 */
    IPE_MPLS_EXP_MAP_TABLE, /* 85 */
    IPE_STATSRAMIPEPHBINTF, /* 86 */
    IPE_STATSRAMIPEPORTLOG, /* 87 */
    IPE_STATSRAMIPEOVERALLFWD, /* 88 */
    MET_FIFO_RCD_RAM, /* 89 */
    MET_FIFO_MSG_RAM, /* 90 */
    DS_MET_FIFO_EXCP, /* 91 */
    DS_APS_BRIDGE_MCAST, /* 92 */
    DS_LINK_AGG_BLOCK_MASK, /* 93 */
    DS_LINK_AGG_BITMAP, /* 94 */
    NET_RX_CHANNEL_INFO_RAM, /* 95 */
    NET_RX_LINK_LIST_TABLE, /* 96 */
    NET_RX_PKT_BUF_RAM, /* 97 */
    PKT_MEM, /* 98 */
    CH_STATIC_INFO_REGS, /* 99 */
    CH_DYNAMIC_INFO_REGS, /* 100 */
    CALENDAR_CTL, /* 101 */
    OAM_DS_OAM_EXCP, /* 102 */
    DS_MEP_CHAN_TABLE, /* 103 */
    OAM_DS_MA, /* 104 */
    OAM_DS_MA_NAME, /* 105 */
    OAM_DS_ICC, /* 106 */
    OAM_DS_PORT_PROPERTY, /* 107 */
    OAM_DS_DEFECT_PRIORITY, /* 108 */
    OAM_ERR_CACHE, /* 109 */
    PKTBUF, /* 110 */
    INTPROFILERAM, /* 111 */
    EXTPROFILERAM, /* 112 */
    RAM_BIST_QDR, /* 113 */
    RAM_QDR, /* 114 */
    DS_QUEUE_IPG_INDEX, /* 115 */
    DS_QUEUE_DEPTH, /* 116 */
    DS_LINK_AGGREGATION, /* 117 */
    DS_QUEUE_DROP_PROFILE_ID, /* 118 */
    DS_QUEUE_DROP_PROFILE, /* 119 */
    DS_QUEUE_NUM_GEN_CTL, /* 120 */
    DSQ_MGR_EGRESS_RESRC_THRESHOLD, /* 121 */
    DSQ_MGR_EGRESS_RESRC_COUNT, /* 122 */
    DS_LINK_AGG_MEMBER_NUM, /* 123 */
    DS_SGMAC_MAP, /* 124 */
    DS_HEAD_HASH_MOD, /* 125 */
    DS_SERVICE_QUEUE_HASH_KEY, /* 126 */
    DS_SERVICE_QUEUE, /* 127 */
    Q_MGRQ_HASH_CAM_HASH_CTL, /* 128 */
    DSQ_MGRQ_LINK_LIST, /* 129 */
    DSQ_MGRQ_LINK_STATE, /* 130 */
    DS_QUEUE_SHAPE, /* 131 */
    DS_QUEUE_DRR_DEFICIT, /* 132 */
    DS_IN_PROFILE_NEXT_QUEUE_PTR, /* 133 */
    DS_OUT_PROFILE_NEXT_QUEUE_PTR, /* 134 */
    DS_QUEUE_DRR_WEIGHT, /* 135 */
    DS_QUEUE_MAP, /* 136 */
    DS_CHANNEL_LINK_STATE, /* 137 */
    DS_QUEUE_STATE, /* 138 */
    DS_QUEUE_SHAPE_STATE, /* 139 */
    DS_GROUP_SHAPE_PROFILE_ID, /* 140 */
    DS_GROUP_SHAPE_STATE, /* 141 */
    DS_GROUP_SHAPE_PROFILE, /* 142 */
    DS_GROUP_CONTEXT, /* 143 */
    DS_QUEUE_SHAPE_PROFILE_ID, /* 144 */
    DS_QUEUE_SHAPE_PROFILE, /* 145 */
    DS_GROUP_SHAPE, /* 146 */
    DS_GROUP_CACHE, /* 147 */
    DS_CHANNEL_CREDIT, /* 148 */
    DS_CHANNEL_SHAPE_PROFILE, /* 149 */
    DS_CHANNEL_SHAPE, /* 150 */
    DS_CH_CREDIT, /* 151 */
    DS_FABRIC_WRR_WEIGHT_CFG, /* 152 */
    DS_FABRIC_WRR_WEIGHT, /* 153 */
    DS_NETWORK_WRR_WEIGHT_CFG, /* 154 */
    Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_CFG, /* 155 */
    Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT, /* 156 */
    Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_CFG, /* 157 */
    Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT, /* 158 */
    DS_NETWORK_WRR_WEIGHT, /* 159 */
    DS_QUEUE_ENTRY, /* 160 */
    QUADMACAPP0_STATS_RAM, /* 161 */
    QUADMACAPP10_STATS_RAM, /* 162 */
    QUADMACAPP11_STATS_RAM, /* 163 */
    QUADMACAPP1_STATS_RAM, /* 164 */
    QUADMACAPP2_STATS_RAM, /* 165 */
    QUADMACAPP3_STATS_RAM, /* 166 */
    QUADMACAPP4_STATS_RAM, /* 167 */
    QUADMACAPP5_STATS_RAM, /* 168 */
    QUADMACAPP6_STATS_RAM, /* 169 */
    QUADMACAPP7_STATS_RAM, /* 170 */
    QUADMACAPP8_STATS_RAM, /* 171 */
    QUADMACAPP9_STATS_RAM, /* 172 */
    SGMAC0_SGMAC_STATS_RAM, /* 173 */
    SGMAC1_SGMAC_STATS_RAM, /* 174 */
    SGMAC2_SGMAC_STATS_RAM, /* 175 */
    SGMAC3_SGMAC_STATS_RAM, /* 176 */
    SHARED_DS_VLAN_MEM, /* 177 */
    DS_LINK_AGGREAGATION_GROUP, /* 178 */
    STP_STATE_RAM, /* 179 */
    TB_INFO_INT_MEM, /* 180 */
    TB_INFO_HASH_MEM, /* 181 */
    TB_INFO_EXT_MEM, /* 182 */
    RAM_BIST_TB_INFO_EXT_DDR, /* 183 */
    TCAM_CTL_EXT_BIST_REQUEST_MEM, /* 184 */
    TCAM_CTL_EXT_BIST_RESULT_MEM, /* 185 */
    TCAM_CTL_INT_CPU_REQUEST_MEM, /* 186 */
    TCAM_CTL_INT_CPU_RESULT_MEM, /* 187 */
    XGMAC0_XGMAC_STATS_RAM, /* 188 */
    XGMAC1_XGMAC_STATS_RAM, /* 189 */
    XGMAC2_XGMAC_STATS_RAM, /* 190 */
    XGMAC3_XGMAC_STATS_RAM, /* 191 */
    DS_MAC_ACL, /* 192 */
    DS_IPV4_ACL, /* 193 */
    DS_MPLS_ACL, /* 194 */
    DS_IPV6_ACL, /* 195 */
    DS_MAC_QOS, /* 196 */
    DS_IPV4_QOS, /* 197 */
    DS_MPLS_QOS, /* 198 */
    DS_IPV6_QOS, /* 199 */
    DS_IPV4_UCAST_DA, /* 200 */
    DS_IPV4_MCAST_DA, /* 201 */
    DS_IPV6_UCAST_DA, /* 202 */
    DS_IPV6_MCAST_DA, /* 203 */
    DS_IPV4_UCAST_PBR_DUAL_DA, /* 204 */
    DS_IPV6_UCAST_PBR_DUAL_DA, /* 205 */
    DS_IPV4_UCAST_SA, /* 206 */
    DS_IPV6_UCAST_SA, /* 207 */
    DS_IPV4_MCAST_RPF, /* 208 */
    DS_IPV6_MCAST_RPF, /* 209 */
    DS_IPV4_SA_NAT, /* 210 */
    DS_IPV6_SA_NAT, /* 211 */
    DS_USER_ID_VLAN, /* 212 */
    DS_USER_ID_MAC, /* 213 */
    DS_USER_ID_IPV4, /* 214 */
    DS_USER_ID_IPV6, /* 215 */
    DS_L2_EDIT_ETH4W, /* 216 */
    DS_L2_EDIT_ETH8W, /* 217 */
    DS_L2_EDIT_FLEX4W, /* 218 */
    DS_L2_EDIT_FLEX8W, /* 219 */
    DS_L2_EDIT_LOOPBACK, /* 220 */
    DS_L2_EDIT_PBB8W, /* 221 */
    DS_L2_EDIT_PBB4W, /* 222 */
    DS_L3EDIT_MPLS4W, /* 223 */
    DS_L3EDIT_MPLS8W, /* 224 */
    DS_L3EDIT_NAT4W, /* 225 */
    DS_L3EDIT_NAT8W, /* 226 */
    DS_L3EDIT_TUNNEL_V4, /* 227 */
    DS_L3EDIT_TUNNEL_V6, /* 228 */
    DS_L3EDIT_FLEX, /* 229 */
    DS_L3EDIT_LOOP_BACK, /* 230 */
    DS_MET_ENTRY, /* 231 */
    DS_MPLS, /* 232 */
    DS_NEXTHOP, /* 233 */
    DS_NEXTHOP8W, /* 234 */
    DS_POLICER, /* 235 */
    DS_FORWARDING_STATS, /* 236 */
    DS_VLAN, /* 237 */
    DS_VLAN_STATUS, /* 238 */
    DS_MAC, /* 239 */
    DS_FWD, /* 240 */
    DS_ETH_OAM_CHAN, /* 241 */
    DS_MPLS_PBT_OAM_CHAN, /* 242 */
    DS_RMEP_CHAN, /* 243 */
    DS_ETH_MEP, /* 244 */
    DS_ETH_RMEP, /* 245 */
    DS_MPLS_MEP, /* 246 */
    DS_MPLS_RMEP, /* 247 */
    DS_MAC_KEY, /* 248 */
    DS_MAC_HASH_KEY0, /* 249 */
    DS_MAC_HASH_KEY1, /* 250 */
    DS_ACL_MAC_KEY, /* 251 */
    DS_QOS_MAC_KEY, /* 252 */
    DS_ACL_IPV4_KEY, /* 253 */
    DS_QOS_IPV4_KEY, /* 254 */
    DS_ACL_MPLS_KEY, /* 255 */
    DS_QOS_MPLS_KEY, /* 256 */
    DS_ACL_IPV6_KEY, /* 257 */
    DS_QOS_IPV6_KEY, /* 258 */
    DS_IPV4_UCAST_ROUTE_KEY, /* 259 */
    DS_IPV4_MCAST_ROUTE_KEY, /* 260 */
    DS_IPV4_NAT_KEY, /* 261 */
    DS_IPV4_PBR_DUALDA_KEY, /* 262 */
    DS_IPV4_UCAST_HASH_KEY0, /* 263 */
    DS_IPV4_UCAST_HASH_KEY1, /* 264 */
    DS_IPV4_MCAST_HASH_KEY0, /* 265 */
    DS_IPV4_MCAST_HASH_KEY1, /* 266 */
    DS_IPV6_UCAST_ROUTE_KEY, /* 267 */
    DS_IPV6_NAT_KEY, /* 268 */
    DS_IPV6_PBR_DUALDA_KEY, /* 269 */
    DS_IPV6_MCAST_ROUTE_KEY, /* 270 */
    DS_IPV6_UCAST_HASH_KEY0, /* 271 */
    DS_IPV6_MCAST_HASH_KEY0, /* 272 */
    DS_IPV6_UCAST_HASH_KEY1, /* 273 */
    DS_IPV6_MCAST_HASH_KEY1, /* 274 */
    DS_USER_ID_VLAN_KEY, /* 275 */
    DS_USER_ID_MAC_KEY, /* 276 */
    DS_USER_ID_IPV4_KEY, /* 277 */
    DS_USER_ID_IPV6_KEY, /* 278 */
    DS_ETH_OAM_KEY, /* 279 */
    DS_ETH_OAM_HASH_KEY0, /* 280 */
    DS_ETH_OAM_HASH_KEY1, /* 281 */
    DS_PBT_OAM_KEY, /* 282 */
    DS_PBT_OAM_HASH_KEY0, /* 283 */
    DS_PBT_OAM_HASH_KEY1, /* 284 */
    DS_MPLS_OAM_LABEL_KEY, /* 285 */
    DS_MPLS_OAM_LABEL_HASH_KEY0, /* 286 */
    DS_MPLS_OAM_LABEL_HASH_KEY1, /* 287 */
    DS_MPLS_OAM_IPV4_TTSI_KEY, /* 288 */
    DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0, /* 289 */
    DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1, /* 290 */
    DS_ETH_OAM_RMEP_KEY, /* 291 */
    DS_ETH_OAM_RMEP_HASH_KEY0, /* 292 */
    DS_ETH_OAM_RMEP_HASH_KEY1, /* 293 */
    MAX_TBL_NUM  /* 294 */
};
typedef enum tables_id_e tbl_id_t;

enum tbl_length
{
	BUF_RETRV_PKT_MSG_MEM_ENTRY_SIZE = 16,
	BUF_RETRV_BUF_RAM_ENTRY_SIZE = 16,
	BUF_RETRV_PKT_CONFIG_MEM_ENTRY_SIZE = 8,
	BUF_RETRV_PKT_STATUS_MEM_ENTRY_SIZE = 8,
	BUF_RETRV_PKT_PARK_MEM_ENTRY_SIZE = 16,
	BUF_RETRV_BUF_CONFIG_MEM_ENTRY_SIZE = 8,
	BUF_RETRV_BUF_STATUS_MEM_ENTRY_SIZE = 8,
	BUF_RETRV_CREDIT_MEM_ENTRY_SIZE = 4,
	BUF_RETRV_CREDIT_CONFIG_MEM_ENTRY_SIZE = 4,
	BUF_RETRV_EXCEPTION_MEM_ENTRY_SIZE = 4,
	BUF_RETRV_BUF_CREDIT_MEM_ENTRY_SIZE = 4,
	BUF_RETRV_BUF_CREDIT_CONFIG_MEM_ENTRY_SIZE = 4,
	DS_BUF_RETRV_COLOR_MAP_ENTRY_SIZE = 4,
	MET_FIFO_PRIORITY_MAP_TABLE_ENTRY_SIZE = 4,
	BUFFER_STORE_RESRC_CNT_ENTRY_SIZE = 4,
	BUFFER_STORE_RESRC_THRESHOLD_ENTRY_SIZE = 8,
	BUF_STORE_CHANNEL_INFO_RAM_ENTRY_SIZE = 32,
	BUF_STORE_BUF_PTR_ENTRY_SIZE = 4,
	BUFFER_STORE_STALL_THRESHOLD_ENTRY_SIZE = 4,
	CPUMAC_STATS_RAM_ENTRY_SIZE = 16,
	TCAM_INT_KEY_RAM_ENTRY_SIZE = 16,
	TCAM_INT_MASK_RAM_ENTRY_SIZE = 16,
	TCAM_EXT_KEY_RAM_ENTRY_SIZE = 16,
	TCAM_EXT_MASK_RAM_ENTRY_SIZE = 16,
	INT_SRAM_RAM_ENTRY_SIZE = 16,
	HASH_TAB98K_RAM_ENTRY_SIZE = 16,
	EXT_DDR_RAM_ENTRY_SIZE = 16,
	HASH_TAB50K_RAM_ENTRY_SIZE = 16,
	TCAM_EXT_REG_RAM_ENTRY_SIZE = 16,
	EPE_CLASSIFICATION_PHB_OFFSET_TABLE_ENTRY_SIZE = 4,
	DS_DEST_PHY_PORT_ENTRY_SIZE = 8,
	EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_ENTRY_SIZE = 16,
	EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM_ENTRY_SIZE = 4,
	EPE_HDR_EDIT_DISCARD_TYPE_STATS_ENTRY_SIZE = 4,
	DS_L3_EDIT_TUNNEL_V6_IP_ENTRY_SIZE = 16,
	DS_L3_EDIT_SEQUENCE_NUM_ENTRY_SIZE = 16,
	DS_L3_EDIT_TUNNEL_V4_IP_SA_ENTRY_SIZE = 4,
	DS_DEST_PORT_ENTRY_SIZE = 16,
	EPE_EDIT_PRIORITY_MAP_TABLE_ENTRY_SIZE = 4,
	DS_DEST_INTERFACE_ENTRY_SIZE = 8,
	DS_VPLS_PORT_ENTRY_SIZE = 4,
	EPE_NEXT_HOP_INTERNAL4W_ENTRY_SIZE = 16,
	EPE_NEXT_HOP_INTERNAL8W_ENTRY_SIZE = 32,
	EPE_STATSRAMEPEPHBINTF_ENTRY_SIZE = 16,
	EPE_STATSRAMEPEPORTLOG_ENTRY_SIZE = 16,
	EPE_STATSRAMEPEOVERALLFWD_ENTRY_SIZE = 16,
	FABRIC_CAS_INFO_RAM_ENTRY_SIZE = 4,
	FABRIC_CAS_DATA_RAM_ENTRY_SIZE = 32,
	FABRICCRBCELLBU_F0_ENTRY_SIZE = 64,
	FABRICCRBCELLBU_F1_ENTRY_SIZE = 64,
	FABRICCRBVALIDTABL_E0_ENTRY_SIZE = 4,
	FABRICCRBVALIDTABL_E1_ENTRY_SIZE = 4,
	FABRICCRBPTRTABL_E0_ENTRY_SIZE = 4,
	FABRICCRBPTRTABL_E1_ENTRY_SIZE = 4,
	FABRICCRBCELLINFOBU_F0_ENTRY_SIZE = 4,
	FABRICCRBCELLINFOBU_F1_ENTRY_SIZE = 4,
	FABRIC_GTS_RTS_TRACK_RAM_ENTRY_SIZE = 4,
	FABRICRTSCOUNTER_ENTRY_SIZE = 4,
	CHANINFOTABLE_ENTRY_SIZE = 8,
	CELLINFOTABLE_ENTRY_SIZE = 4,
	CELLTABLE_ENTRY_SIZE = 4,
	HASH_DS_CTL_HASH_TABLE_ENTRY_SIZE = 16,
	IPE_AGING_RAM_ENTRY_SIZE = 4,
	FWDEXTTABLE_ENTRY_SIZE = 4,
	APSBRIDGETABLE_ENTRY_SIZE = 8,
	SEQUENCENUMBERTABLE_ENTRY_SIZE = 4,
	APSSELECTTABLE_ENTRY_SIZE = 4,
	DISCARDCOUNT_ENTRY_SIZE = 4,
	PHY_PORT_MAP_TABLE_ENTRY_SIZE = 4,
	SGMAC_TC_MAP_TABLE_ENTRY_SIZE = 4,
	DS_PHY_PORT_ENTRY_SIZE = 4,
	DS_PROTOCOL_VLAN_ENTRY_SIZE = 4,
	DS_ROUTER_MAC_ENTRY_SIZE = 8,
	DS_VRF_ENTRY_SIZE = 4,
	DS_SRC_PORT_ENTRY_SIZE = 16,
	DS_PHY_PORT_EXT_ENTRY_SIZE = 16,
	DS_SRC_INTERFACE_ENTRY_SIZE = 16,
	DS_MPLS_CTL_ENTRY_SIZE = 8,
	DS_BIDI_PIM_GROUP_TABLE_ENTRY_SIZE = 4,
	DS_STORM_CTL_TABLE_ENTRY_SIZE = 16,
	IPE_DS_PBB_MAC_TABLE_ENTRY_SIZE = 8,
	IPE_LEARNING_CACHE_ENTRY_SIZE = 32,
	IPE_CLASSIFICATION_DSCP_MAP_TABLE_ENTRY_SIZE = 4,
	IPE_CLASSIFICATION_COS_MAP_TABLE_ENTRY_SIZE = 4,
	IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_ENTRY_SIZE = 4,
	IPE_MPLS_EXP_MAP_TABLE_ENTRY_SIZE = 4,
	IPE_STATSRAMIPEPHBINTF_ENTRY_SIZE = 16,
	IPE_STATSRAMIPEPORTLOG_ENTRY_SIZE = 16,
	IPE_STATSRAMIPEOVERALLFWD_ENTRY_SIZE = 16,
	MET_FIFO_RCD_RAM_ENTRY_SIZE = 4,
	MET_FIFO_MSG_RAM_ENTRY_SIZE = 32,
	DS_MET_FIFO_EXCP_ENTRY_SIZE = 4,
	DS_APS_BRIDGE_MCAST_ENTRY_SIZE = 4,
	DS_LINK_AGG_BLOCK_MASK_ENTRY_SIZE = 8,
	DS_LINK_AGG_BITMAP_ENTRY_SIZE = 16,
	NET_RX_CHANNEL_INFO_RAM_ENTRY_SIZE = 8,
	NET_RX_LINK_LIST_TABLE_ENTRY_SIZE = 4,
	NET_RX_PKT_BUF_RAM_ENTRY_SIZE = 64,
	PKT_MEM_ENTRY_SIZE = 128,
	CH_STATIC_INFO_REGS_ENTRY_SIZE = 8,
	CH_DYNAMIC_INFO_REGS_ENTRY_SIZE = 16,
	CALENDAR_CTL_ENTRY_SIZE = 4,
	OAM_DS_OAM_EXCP_ENTRY_SIZE = 4,
	DS_MEP_CHAN_TABLE_ENTRY_SIZE = 32,
	OAM_DS_MA_ENTRY_SIZE = 16,
	OAM_DS_MA_NAME_ENTRY_SIZE = 16,
	OAM_DS_ICC_ENTRY_SIZE = 8,
	OAM_DS_PORT_PROPERTY_ENTRY_SIZE = 4,
	OAM_DS_DEFECT_PRIORITY_ENTRY_SIZE = 4,
	OAM_ERR_CACHE_ENTRY_SIZE = 8,
	PKTBUF_ENTRY_SIZE = 64,
	INTPROFILERAM_ENTRY_SIZE = 16,
	EXTPROFILERAM_ENTRY_SIZE = 16,
	RAM_BIST_QDR_ENTRY_SIZE = 16,
	RAM_QDR_ENTRY_SIZE = 16,
	DS_QUEUE_IPG_INDEX_ENTRY_SIZE = 4,
	DS_QUEUE_DEPTH_ENTRY_SIZE = 4,
	DS_LINK_AGGREGATION_ENTRY_SIZE = 4,
	DS_QUEUE_DROP_PROFILE_ID_ENTRY_SIZE = 8,
	DS_QUEUE_DROP_PROFILE_ENTRY_SIZE = 32,
	DS_QUEUE_NUM_GEN_CTL_ENTRY_SIZE = 32,
	DSQ_MGR_EGRESS_RESRC_THRESHOLD_ENTRY_SIZE = 16,
	DSQ_MGR_EGRESS_RESRC_COUNT_ENTRY_SIZE = 4,
	DS_LINK_AGG_MEMBER_NUM_ENTRY_SIZE = 4,
	DS_SGMAC_MAP_ENTRY_SIZE = 4,
	DS_HEAD_HASH_MOD_ENTRY_SIZE = 8,
	DS_SERVICE_QUEUE_HASH_KEY_ENTRY_SIZE = 16,
	DS_SERVICE_QUEUE_ENTRY_SIZE = 4,
	Q_MGRQ_HASH_CAM_HASH_CTL_ENTRY_SIZE = 4,
	DSQ_MGRQ_LINK_LIST_ENTRY_SIZE = 8,
	DSQ_MGRQ_LINK_STATE_ENTRY_SIZE = 8,
	DS_QUEUE_SHAPE_ENTRY_SIZE = 8,
	DS_QUEUE_DRR_DEFICIT_ENTRY_SIZE = 4,
	DS_IN_PROFILE_NEXT_QUEUE_PTR_ENTRY_SIZE = 4,
	DS_OUT_PROFILE_NEXT_QUEUE_PTR_ENTRY_SIZE = 4,
	DS_QUEUE_DRR_WEIGHT_ENTRY_SIZE = 4,
	DS_QUEUE_MAP_ENTRY_SIZE = 4,
	DS_CHANNEL_LINK_STATE_ENTRY_SIZE = 32,
	DS_QUEUE_STATE_ENTRY_SIZE = 8,
	DS_QUEUE_SHAPE_STATE_ENTRY_SIZE = 4,
	DS_GROUP_SHAPE_PROFILE_ID_ENTRY_SIZE = 4,
	DS_GROUP_SHAPE_STATE_ENTRY_SIZE = 4,
	DS_GROUP_SHAPE_PROFILE_ENTRY_SIZE = 8,
	DS_GROUP_CONTEXT_ENTRY_SIZE = 4,
	DS_QUEUE_SHAPE_PROFILE_ID_ENTRY_SIZE = 4,
	DS_QUEUE_SHAPE_PROFILE_ENTRY_SIZE = 16,
	DS_GROUP_SHAPE_ENTRY_SIZE = 4,
	DS_GROUP_CACHE_ENTRY_SIZE = 16,
	DS_CHANNEL_CREDIT_ENTRY_SIZE = 4,
	DS_CHANNEL_SHAPE_PROFILE_ENTRY_SIZE = 8,
	DS_CHANNEL_SHAPE_ENTRY_SIZE = 4,
	DS_CH_CREDIT_ENTRY_SIZE = 4,
	DS_FABRIC_WRR_WEIGHT_CFG_ENTRY_SIZE = 4,
	DS_FABRIC_WRR_WEIGHT_ENTRY_SIZE = 4,
	DS_NETWORK_WRR_WEIGHT_CFG_ENTRY_SIZE = 4,
	Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_CFG_ENTRY_SIZE = 4,
	Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_ENTRY_SIZE = 4,
	Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_CFG_ENTRY_SIZE = 4,
	Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_ENTRY_SIZE = 4,
	DS_NETWORK_WRR_WEIGHT_ENTRY_SIZE = 4,
	DS_QUEUE_ENTRY_ENTRY_SIZE = 32,
	QUADMACAPP0_STATS_RAM_ENTRY_SIZE = 16,
	QUADMACAPP10_STATS_RAM_ENTRY_SIZE = 16,
	QUADMACAPP11_STATS_RAM_ENTRY_SIZE = 16,
	QUADMACAPP1_STATS_RAM_ENTRY_SIZE = 16,
	QUADMACAPP2_STATS_RAM_ENTRY_SIZE = 16,
	QUADMACAPP3_STATS_RAM_ENTRY_SIZE = 16,
	QUADMACAPP4_STATS_RAM_ENTRY_SIZE = 16,
	QUADMACAPP5_STATS_RAM_ENTRY_SIZE = 16,
	QUADMACAPP6_STATS_RAM_ENTRY_SIZE = 16,
	QUADMACAPP7_STATS_RAM_ENTRY_SIZE = 16,
	QUADMACAPP8_STATS_RAM_ENTRY_SIZE = 16,
	QUADMACAPP9_STATS_RAM_ENTRY_SIZE = 16,
	SGMAC0_SGMAC_STATS_RAM_ENTRY_SIZE = 16,
	SGMAC1_SGMAC_STATS_RAM_ENTRY_SIZE = 16,
	SGMAC2_SGMAC_STATS_RAM_ENTRY_SIZE = 16,
	SGMAC3_SGMAC_STATS_RAM_ENTRY_SIZE = 16,
	SHARED_DS_VLAN_MEM_ENTRY_SIZE = 16,
	DS_LINK_AGGREAGATION_GROUP_ENTRY_SIZE = 4,
	STP_STATE_RAM_ENTRY_SIZE = 4,
	TB_INFO_INT_MEM_ENTRY_SIZE = 16,
	TB_INFO_HASH_MEM_ENTRY_SIZE = 16,
	TB_INFO_EXT_MEM_ENTRY_SIZE = 16,
	RAM_BIST_TB_INFO_EXT_DDR_ENTRY_SIZE = 16,
	TCAM_CTL_EXT_BIST_REQUEST_MEM_ENTRY_SIZE = 32,
	TCAM_CTL_EXT_BIST_RESULT_MEM_ENTRY_SIZE = 8,
	TCAM_CTL_INT_CPU_REQUEST_MEM_ENTRY_SIZE = 32,
	TCAM_CTL_INT_CPU_RESULT_MEM_ENTRY_SIZE = 8,
	XGMAC0_XGMAC_STATS_RAM_ENTRY_SIZE = 16,
	XGMAC1_XGMAC_STATS_RAM_ENTRY_SIZE = 16,
	XGMAC2_XGMAC_STATS_RAM_ENTRY_SIZE = 16,
	XGMAC3_XGMAC_STATS_RAM_ENTRY_SIZE = 16,
	DS_OAM_HASH_KEY0_ENTRY_SIZE = 32,
    DS_OAM_HASH_KEY1_ENTRY_SIZE = 32,
    DS_ETH_MEP_ENTRY_SIZE = 32,
    DS_ETH_RMEP_ENTRY_SIZE = 32,
    DS_MPLS_MEP_ENTRY_SIZE = 32,
    DS_MPLS_RMEP_ENTRY_SIZE = 32,
    DS_OAM_HASH_CHAN_ENTRY_SIZE = 32

};
enum registers_id_e
{
    BUF_RETRV_CONFIG, /* 0 */
    BUF_RETRV_STATE, /* 1 */
    BUF_RETRV_BUF_PTR_INTF_CONFIG, /* 2 */
    BUF_RETRV_CREDIT_MODULE_CONFIG, /* 3 */
    BUF_RETRV_DEBUG_STATS, /* 4 */
    BUF_RETRV_INTERRUPT_FATAL, /* 5 */
    BUF_RETRV_OVERRUN_PORT, /* 6 */
    BUF_RETRV_FABRIC_THRESHOLD, /* 7 */
    BUF_RETRV_FABRIC_MIN_MAX, /* 8 */
    BUF_RETRV_FABRIC_COUNT, /* 9 */
    BUF_RETRV_FABRIC_TOTAL_COUNT, /* 10 */
    BUF_RETRV_CREDIT_CONFIG, /* 11 */
    BUF_RETRV_BUF_CREDIT_CONFIG, /* 12 */
    BUF_RETRV_FL_CTRL_INFO, /* 13 */
    BUF_RETRV_PKT_BUF_INTF_CONFIG, /* 14 */
    BUF_RETRV_BUF_PTR_CONFIG, /* 15 */
    BUF_RETRV_INTF_FIFO_CTL, /* 16 */
    BUF_RETRV_INIT_CTL, /* 17 */
    BUF_RETRV_INTF_FIFO_CREDIT, /* 18 */
    BUF_RETRV_INTF_MEM_CONFIG, /* 19 */
    BUF_RETRV_INTF_MEM_STATUS, /* 20 */
    BUFFER_RETRIEVE_CTL, /* 21 */
    BUFFER_RETRIEVE_HEADER_VERSION, /* 22 */
    BUF_RETRV_RCD_CREDIT_DEBUG, /* 23 */
    BUF_RETRV_PKT_PTR_WT_CONFIG, /* 24 */
    BUF_RETRV_BUF_PTR_WT_CONFIG, /* 25 */
    BUF_RETRV_NET_MAX_CREDIT_DEBUG, /* 26 */
    BUF_STORE_SHARE_RESRC_INFO, /* 27 */
    BUF_STORE_CTRL, /* 28 */
    BUF_STORE_CHANNEL_INFO_CTRL, /* 29 */
    BUF_STORE_RESRC_THRESHOLD_RAM_CTRL, /* 30 */
    BUF_STORE_RESRC_CNT_CTRL, /* 31 */
    BUF_STORE_STALL_THRESHOLD_RAM_CTRL, /* 32 */
    BUF_STORE_FORCE_LOCAL_CTRL, /* 33 */
    BUF_STORE_FREE_LIST_CONTROL, /* 34 */
    BUF_STORE_LINK_LIST_TABLE_CTRL, /* 35 */
    BUF_STORE_GMAC_STALL_CTRL, /* 36 */
    BUF_STORE_STALL_STATUS, /* 37 */
    BUF_STORE_CREDIT, /* 38 */
    BUF_STORE_XGMAC_STALL_CTRL, /* 39 */
    BUF_STORE_CPU_MAC_STALL_CTRL, /* 40 */
    BUF_STORE_FABRIC_STALL_CTRL, /* 41 */
    BUF_STORE_MET_FIFO_STALL_CTRL, /* 42 */
    BUF_STORE_MISC_CTRL, /* 43 */
    BUF_STORE_LINK_LIST_SLOT, /* 44 */
    BUF_STORE_FIFO_CTRL, /* 45 */
    BUF_STORE_MSG_OUT_DROP_CTL, /* 46 */
    BUF_STORE_MSG_OUT_DROP_THRD_SEL, /* 47 */
    BUF_STORE_INPUT_STATS, /* 48 */
    BUF_STORE_STATS_CTRL, /* 49 */
    BUF_STORE_SILENT_DROP_STATS, /* 50 */
    BUF_STORE_ABORT_STATS, /* 51 */
    BUF_STORE_IPE_SOP_ABORT_STATS, /* 52 */
    BUF_STORE_STALL_DROP_STATS, /* 53 */
    BUF_STORE_OUTPUT_STATS, /* 54 */
    BUF_STORE_INPUT_FIFO_WRR_WEIGHT, /* 55 */
    BUF_STORE_INTERRUPT, /* 56 */
    BUF_STORE_PB_CTL_CREDIT_USED, /* 57 */
    BUF_STORE_PB_CTL_CREDIT_RUN_OUT_CNT, /* 58 */
    BUF_STORE_ECC_CTL, /* 59 */
    BUF_STORE_ECC_ERROR_STATS, /* 60 */
    CPU_MAC_CTL, /* 61 */
    CPU_MAC_DRAIN_ENABLE, /* 62 */
    CPU_MAC_PAUSE_CTRL, /* 63 */
    CPU_MAC_CPU_CHANNEL, /* 64 */
    CPU_MAC_TYPE, /* 65 */
    CLEAR_CNT_ON_READ, /* 66 */
    CPU_MAC_SA, /* 67 */
    CPU_MAC_DA, /* 68 */
    CPU_MAC_DEBUG_STATS, /* 69 */
    CPUMAC_GMAC_MAC_MODE, /* 70 */
    CPUMAC_GMAC_TX_CTRL, /* 71 */
    CPUMAC_GMAC_RX_CTRL, /* 72 */
    CPUMAC_GMAC_PRE_LENGTH, /* 73 */
    CPUMAC_GMAC_PKT_LENGTH, /* 74 */
    CPUMAC_GMAC_INTERRUPT, /* 75 */
    CPUMAC_GMAC_PAUSE_CTRL, /* 76 */
    CPUMAC_GMAC_VLAN_TYPE, /* 77 */
    CPU_MAC_PACKET_LEN_MTU1, /* 78 */
    CPU_MAC_PACKET_LEN_MTU2, /* 79 */
    CPU_MAC_DOT1Q_DELTA_BYTES, /* 80 */
    CPU_MAC_INIT, /* 81 */
    CPU_MAC_INIT_DONE, /* 82 */
    CPU_MAC_STATS_UPDATE_CTRL, /* 83 */
    CPU_MAC_PARITY_ENABLE, /* 84 */
    CPU_MAC_STATUS_OVER_WRITE, /* 85 */
    CPU_MAC_STATUS_OVER_WRITE_OLD_SNAP, /* 86 */
    CPU_MAC_STATUS_OVER_WRITE_NEW_SNAP, /* 87 */
    CPU_MAC_MAX_INIT_CNT, /* 88 */
    CPU_MAC_STATS_RAM_PARITY_ERROR_ADDR, /* 89 */
    CPU_MAC_PAUSE_OFF_ENABLE, /* 90 */
    E_LOOP_CTL, /* 91 */
    E_LOOP_DRAIN_ENABLE, /* 92 */
    E_LOOP_INTERRUPT_FATAL, /* 93 */
    E_LOOP_DEBUG_STATS, /* 94 */
    E_LOOP_CREDIT_STATE, /* 95 */
    E_LOOP_PARITY_FAIL_RECORD, /* 96 */
    EPE_ACL_QOS_CTL, /* 97 */
    EPE_ACL_QOS_COUNT, /* 98 */
    EPE_ACL_QOS_DEBUG, /* 99 */
    EPE_ACL_QOS_LFSR, /* 100 */
    INTR_VALUE_SET, /* 101 */
    INTR_VALUE_RESET, /* 102 */
    INTR_MASK_SET, /* 103 */
    INTR_MASK_RESET, /* 104 */
    EPE_CLASSIFICATION_INFO_CREDIT_VALUE, /* 105 */
    EPE_CLASSIFICATION_COUNT0, /* 106 */
    EPE_CLASSIFICATION_COUNT1, /* 107 */
    EPE_CLASSIFICATION_COUNT2, /* 108 */
    EPE_CLASSIFICATION_INTERRUPT_FATAL, /* 109 */
    EPE_IPG_CTL, /* 110 */
    EPE_CLASSIFICATION_DEBUG, /* 111 */
    EPE_CLASSIFICATION_DRAIN_ENABLE, /* 112 */
    EPE_CLASSIFICATION_CTL, /* 113 */
    EPE_HDR_ADJUST_CTL, /* 114 */
    EPE_HDR_ADJUST_SGMAC_CTL, /* 115 */
    EPE_HDR_ADJUST_MISC_CTL, /* 116 */
    EPE_HDR_ADJUST_DRAIN_ENABLE, /* 117 */
    EPE_HDR_ADJUST_INTERRUPT, /* 118 */
    EPE_HDR_ADJUST_STALL_INFO, /* 119 */
    EPE_HDR_ADJUST_FSM_STATE, /* 120 */
    EPE_HDR_ADJUST_DEBUG_STATS, /* 121 */
    EPE_HDR_ADJUST_RANDOM_SEED_LOAD, /* 122 */
    EPE_HDR_ADJUST_PARITY_FAIL_RECORD, /* 123 */
    EPE_HDR_ADJUST_DISABLE_CRC_CHK, /* 124 */
    EPE_HDR_EDIT_CTL, /* 125 */
    EPE_HDR_EDIT_INTERRUPT_FATAL, /* 126 */
    EPE_HDR_EDIT_DEBUG, /* 127 */
    EPE_HDR_EDIT_DRAIN_ENABLE, /* 128 */
    EPE_HDR_EDIT_STATS, /* 129 */
    EPE_HDR_EDIT_MISC_CTL, /* 130 */
    EPE_HDR_EDIT_PARITY_FAIL_RECORD, /* 131 */
    EPE_HDR_EDIT_STATE, /* 132 */
    EPE_L2_ETHER_TYPE, /* 133 */
    EPE_L2_ROUTER_MAC_SA, /* 134 */
    EPE_L2_SNAP_CTL, /* 135 */
    EPE_L3_IP_IDENTIFICATION, /* 136 */
    EPE_HDR_PROC_DEBUG, /* 137 */
    EPE_HDR_PROC_CNT, /* 138 */
    EPE_HDR_PROC_INTR_VALUE_SET, /* 139 */
    EPE_HDR_PROC_INTR_VALUE_RESET, /* 140 */
    EPE_HDR_PROC_INTR_MASK_SET, /* 141 */
    EPE_HDR_PROC_INTR_MASK_RESET, /* 142 */
    EPE_HDR_PROC_DRAIN_ENABLE, /* 143 */
    EPE_PKT_PROC_CTL, /* 144 */
    EPE_HDR_PROC_STALL, /* 145 */
    EPE_HDR_PROC_STATE, /* 146 */
    EPE_L2_TPID_CTL, /* 147 */
    EPE_L3_MPLS_SEQ_NUM, /* 148 */
    EPE_PBB_CTL, /* 149 */
    DS_L3_EDIT_MPLS_SEQ_NUM_MEM_CTRL, /* 150 */
    DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_CTL, /* 151 */
    DS_L3_EDIT_TUNNEL_V4_IP_SA_PARITY_CTL, /* 152 */
    EPE_MIRROR_ESCAPE_CAM, /* 153 */
    EPE_NEXT_HOP_CONFIG, /* 154 */
    EPE_NEXT_HOP_DEBUG, /* 155 */
    EPE_NEXT_HOP_CTL, /* 156 */
    NEXT_HOP_INTR_VALUE_SET, /* 157 */
    NEXT_HOP_INTR_VALUE_RESET, /* 158 */
    NEXT_HOP_INTR_MASK_SET, /* 159 */
    NEXT_HOP_INTR_MASK_RESET, /* 160 */
    DRAIN_ENABLE, /* 161 */
    RUNNING_CREDIT, /* 162 */
    PARITY_CHECK_EN, /* 163 */
    PARITY_FAIL_RECORD, /* 164 */
    EPE_STATS_CTL_EPE_PHB_INTF, /* 165 */
    EPE_STATS_INIT_EPE_PHB_INTF, /* 166 */
    EPE_STATS_INIT_DONE_EPE_PHB_INTF, /* 167 */
    EPE_STATS_CTL_EPE_OVERALL_FWD, /* 168 */
    EPE_STATS_INIT_EPE_OVERALL_FWD, /* 169 */
    EPE_STATS_INIT_DONE_EPE_OVERALL_FWD, /* 170 */
    EPE_STATS_INTR_VALUE_SET, /* 171 */
    EPE_STATS_INTR_VALUE_RESET, /* 172 */
    EPE_STATS_INTR_MASK_SET, /* 173 */
    EPE_STATS_INTR_MASK_RESET, /* 174 */
    EPE_STATS_DEBUG_STATS, /* 175 */
    EPE_STATS_CTL_EPE_PORT_LOG, /* 176 */
    EPE_STATS_INIT_EPE_PORT_LOG, /* 177 */
    EPE_STATS_INIT_DONE_EPE_PORT_LOG, /* 178 */
    FABRIC_CAS_INTR_RAM, /* 179 */
    FABRIC_CAS_CTL, /* 180 */
    FABRIC_CAS_LINK_STALL_SELECT, /* 181 */
    BUF_STORE_STALL, /* 182 */
    FABRIC_CAS_CELL_PTR_DEBUG, /* 183 */
    FABRIC_CAS_MISC_CTL, /* 184 */
    FABRIC_CAS_INTERRUPT, /* 185 */
    FABRIC_CAS_RXQ_STALL, /* 186 */
    FABRIC_CAS_CELL_STALL_CFG, /* 187 */
    FABRIC_CAS_STALL_STATS, /* 188 */
    FABRIC_CRB_CTL, /* 189 */
    FABRIC_CRB_INPUT_STATS, /* 190 */
    FABRIC_CRB_OUTPUT_STATS, /* 191 */
    FABRIC_CRB_INPUT_SOC_CNT, /* 192 */
    FABRIC_CRB_INPUT_EOC_CNT, /* 193 */
    FABRIC_CRB_OUTPUT_SOC_CNT, /* 194 */
    FABRIC_CRB_OUTPUT_EOC_CNT, /* 195 */
    FABRIC_CRB_INPUT_SLICE_CNT, /* 196 */
    FABRIC_CRB_INTERRUPT, /* 197 */
    FABRIC_CRB_OUTPUT_SLICE_CNT, /* 198 */
    FABRIC_CRB_STATE, /* 199 */
    FABRIC_DSF_LINK_CTRL, /* 200 */
    FABRIC_DSF_MISC_CTRL, /* 201 */
    FABRIC_DSF_INTERRUPT, /* 202 */
    FABRIC_DSF_CELL_STATS, /* 203 */
    FABRIC_DSF_STATE, /* 204 */
    FABRIC_DSF_SRC_LINK_NUM_CHG_ENABLE, /* 205 */
    FABRIC_GTS_INTR_RAM, /* 206 */
    FABRIC_GTS_CTL, /* 207 */
    FABRIC_GTS_INIT, /* 208 */
    FABRIC_GTS_INIT_DONE, /* 209 */
    FABRIC_GTS_INTR_VALUE_SET, /* 210 */
    FABRIC_GTS_INTR_VALUE_RESET, /* 211 */
    FABRIC_GTS_INTR_MASK_SET, /* 212 */
    FABRIC_GTS_INTR_MASK_RESET, /* 213 */
    FABRIC_GTS_INTR_STATUS, /* 214 */
    FABRIC_GTS_TIME_OUT_FLAG, /* 215 */
    FABRIC_GTS_STATS, /* 216 */
    FABRIC_RTS_CHAN_CTRL, /* 217 */
    FABRIC_RTS_WEIGHT_CTRL, /* 218 */
    FABRIC_RTS_BOTH_RTS_VALID, /* 219 */
    FABRIC_RTS_LOOPBACK_MODE, /* 220 */
    FABRIC_RTS_RANDOM_SEED, /* 221 */
    FABRIC_RTS_CFG_WSP_TYPE, /* 222 */
    FABRIC_RTS_INTERRUPT_FATAL, /* 223 */
    FABRIC_RTS_DRAIN_ENABLE, /* 224 */
    FABRIC_RXQ_CHAN_CTRL, /* 225 */
    FABRIC_RXQ_CELL_STATS, /* 226 */
    FABRIC_RXQ_PKT_STATS, /* 227 */
    FABRIC_RXQ_INTERRUPT_FATAL, /* 228 */
    FABRIC_RXQ_MISC_CTRL, /* 229 */
    FABRIC_RXQ_WR_CTRL_RES_WORD_MEM_CTRL, /* 230 */
    FABRIC_RXQ_PARITY_FAIL_RECORD, /* 231 */
    FABRIC_SER_LTX_LINK_ENABLE, /* 232 */
    FABRIC_SER_LTX_PRBS_ENABLE, /* 233 */
    FABRIC_SER_LTX_PRBS_RST, /* 234 */
    FABRIC_SER_LTX_FRAME_SYNC_SYMBOL, /* 235 */
    FABRIC_SER_LTX_IDLE_SYMBOL1, /* 236 */
    FABRIC_SER_LTX_FIFO_THRESHOLD, /* 237 */
    FABRIC_SER_LRX_LINK_ENABLE, /* 238 */
    FABRIC_SER_LRX_LOOPBACK, /* 239 */
    FABRIC_SER_LRX_CRC_CHECK_DISABLE, /* 240 */
    FABRIC_SER_LRX_RESET_PRBS, /* 241 */
    FABRIC_SER_LRX_BIT_ORDER_INVERT, /* 242 */
    FABRIC_SER_LRX_FORCE_SYNC, /* 243 */
    FABRIC_SER_LRX_BIT_POLARITY_INVERT, /* 244 */
    FABRIC_SER_LRX_FRAME_BOUNDARY_IDLE_CNT, /* 245 */
    FABRIC_SER_LRX_PRBS_ENABLE, /* 246 */
    FABRIC_SER_LRX_PRBS_ERR_COUNT, /* 247 */
    FABRIC_SER_SYN_SYNC_PULSE_GEN_TIMER, /* 248 */
    FABRIC_SER_SYN_SYNC_MASK_TIMER, /* 249 */
    FABRIC_SER_SYN_MAXIMUM_SLICE_NUM, /* 250 */
    FABRIC_SER_SYN_CELL_SLOT_CYCLE_COUNT, /* 251 */
    FABRIC_SER_SYN_CPU_AUTO_SYNC_PULSE_TIMER, /* 252 */
    FABRIC_SER_SYN_CPU_SYNC_PULSE_ENABLE, /* 253 */
    FABRIC_SER_SYN_CPU_SYNC_PULSE_STEP, /* 254 */
    FABRIC_SER_SYN_MASTER_MODE, /* 255 */
    FABRIC_SER_SYN_FORCE_FIRST_SYNC, /* 256 */
    FABRIC_SER_FORCE_SIGNAL_DETECT, /* 257 */
    FABRIC_SER_SOFT_RESET_LTX, /* 258 */
    FABRIC_SER_SOFT_RESET_LRX, /* 259 */
    FABRIC_SER_SOFT_RESET_SYN, /* 260 */
    FABRIC_SER_LTX_POP_THRESHOLD, /* 261 */
    FABRIC_SER_LTX_IDLE_SYMBOL2, /* 262 */
    FABRIC_SER_LTX_USE_PRBS7, /* 263 */
    FABRIC_SER_LTX_TEST_PATTERN, /* 264 */
    FABRIC_SER_LRX_CELL_BOUNDARY_IDLE_CNT, /* 265 */
    FABRIC_SER_LRX_SIG_DET_ACTIVE_VALUE, /* 266 */
    FABRIC_SER_LTX_FSM_STATE, /* 267 */
    FABRIC_SER_LRX_FSM_STATE, /* 268 */
    FABRIC_SER_INTERRUPT, /* 269 */
    FABRIC_SER_SYN_RECEIVED_COUNT, /* 270 */
    TO_DSF_LINK_STATUS, /* 271 */
    FABRIC_VOQ_CHAN_CTRL, /* 272 */
    FABRIC_VOQ_FREE_CELL_CTRL, /* 273 */
    FABRIC_VOQ_CELL_TABLE_CTRL, /* 274 */
    FABRIC_VOQ_CELL_BUFFER_CTRL, /* 275 */
    FABRIC_VOQ_CELL_STATS, /* 276 */
    FABRIC_VOQ_PKT_STATS, /* 277 */
    FABRIC_VOQ_INTERRUPT, /* 278 */
    GMAC0_GMACWRAPPER_GMAC_MAC_MODE, /* 279 */
    GMAC0_GMACWRAPPER_GMAC_TX_CTRL, /* 280 */
    GMAC0_GMACWRAPPER_GMAC_RX_CTRL, /* 281 */
    GMAC0_GMACWRAPPER_GMAC_PRE_LENGTH, /* 282 */
    GMAC0_GMACWRAPPER_GMAC_PKT_LENGTH, /* 283 */
    GMAC0_GMACWRAPPER_GMAC_INTERRUPT, /* 284 */
    GMAC0_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 285 */
    GMAC0_GMACWRAPPER_GMAC_VLAN_TYPE, /* 286 */
    GMAC0_GMAC_PCS_CONFIG1, /* 287 */
    GMAC0_GMAC_PCS_CONFIG2, /* 288 */
    GMAC0_GMAC_PRBS_CFG, /* 289 */
    GMAC0_GMAC_PRBS_ERR_CNT, /* 290 */
    GMAC0_GMAC_8_B10B_ERR_CNT, /* 291 */
    GMAC0_GMAC_PCS_STATUS, /* 292 */
    GMAC0_GMAC_PCS_SOFT_RST, /* 293 */
    GMAC0_GMAC_CLK_DIVIDER, /* 294 */
    GMAC0_GMAC_OAM_TEST_MASTER_CFG, /* 295 */
    GMAC0_GMAC_OAM_TEST_SLAVE_CFG, /* 296 */
    GMAC0_GMAC_PTP_EN, /* 297 */
    GMAC0_GMAC_PTP_STATUS, /* 298 */
    GMAC1_GMACWRAPPER_GMAC_MAC_MODE, /* 299 */
    GMAC1_GMACWRAPPER_GMAC_TX_CTRL, /* 300 */
    GMAC1_GMACWRAPPER_GMAC_RX_CTRL, /* 301 */
    GMAC1_GMACWRAPPER_GMAC_PRE_LENGTH, /* 302 */
    GMAC1_GMACWRAPPER_GMAC_PKT_LENGTH, /* 303 */
    GMAC1_GMACWRAPPER_GMAC_INTERRUPT, /* 304 */
    GMAC1_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 305 */
    GMAC1_GMACWRAPPER_GMAC_VLAN_TYPE, /* 306 */
    GMAC1_GMAC_PCS_CONFIG1, /* 307 */
    GMAC1_GMAC_PCS_CONFIG2, /* 308 */
    GMAC1_GMAC_PRBS_CFG, /* 309 */
    GMAC1_GMAC_PRBS_ERR_CNT, /* 310 */
    GMAC1_GMAC_8_B10B_ERR_CNT, /* 311 */
    GMAC1_GMAC_PCS_STATUS, /* 312 */
    GMAC1_GMAC_PCS_SOFT_RST, /* 313 */
    GMAC1_GMAC_CLK_DIVIDER, /* 314 */
    GMAC1_GMAC_OAM_TEST_MASTER_CFG, /* 315 */
    GMAC1_GMAC_OAM_TEST_SLAVE_CFG, /* 316 */
    GMAC1_GMAC_PTP_EN, /* 317 */
    GMAC1_GMAC_PTP_STATUS, /* 318 */
    GMAC2_GMACWRAPPER_GMAC_MAC_MODE, /* 319 */
    GMAC2_GMACWRAPPER_GMAC_TX_CTRL, /* 320 */
    GMAC2_GMACWRAPPER_GMAC_RX_CTRL, /* 321 */
    GMAC2_GMACWRAPPER_GMAC_PRE_LENGTH, /* 322 */
    GMAC2_GMACWRAPPER_GMAC_PKT_LENGTH, /* 323 */
    GMAC2_GMACWRAPPER_GMAC_INTERRUPT, /* 324 */
    GMAC2_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 325 */
    GMAC2_GMACWRAPPER_GMAC_VLAN_TYPE, /* 326 */
    GMAC2_GMAC_PCS_CONFIG1, /* 327 */
    GMAC2_GMAC_PCS_CONFIG2, /* 328 */
    GMAC2_GMAC_PRBS_CFG, /* 329 */
    GMAC2_GMAC_PRBS_ERR_CNT, /* 330 */
    GMAC2_GMAC_8_B10B_ERR_CNT, /* 331 */
    GMAC2_GMAC_PCS_STATUS, /* 332 */
    GMAC2_GMAC_PCS_SOFT_RST, /* 333 */
    GMAC2_GMAC_CLK_DIVIDER, /* 334 */
    GMAC2_GMAC_OAM_TEST_MASTER_CFG, /* 335 */
    GMAC2_GMAC_OAM_TEST_SLAVE_CFG, /* 336 */
    GMAC2_GMAC_PTP_EN, /* 337 */
    GMAC2_GMAC_PTP_STATUS, /* 338 */
    GMAC3_GMACWRAPPER_GMAC_MAC_MODE, /* 339 */
    GMAC3_GMACWRAPPER_GMAC_TX_CTRL, /* 340 */
    GMAC3_GMACWRAPPER_GMAC_RX_CTRL, /* 341 */
    GMAC3_GMACWRAPPER_GMAC_PRE_LENGTH, /* 342 */
    GMAC3_GMACWRAPPER_GMAC_PKT_LENGTH, /* 343 */
    GMAC3_GMACWRAPPER_GMAC_INTERRUPT, /* 344 */
    GMAC3_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 345 */
    GMAC3_GMACWRAPPER_GMAC_VLAN_TYPE, /* 346 */
    GMAC3_GMAC_PCS_CONFIG1, /* 347 */
    GMAC3_GMAC_PCS_CONFIG2, /* 348 */
    GMAC3_GMAC_PRBS_CFG, /* 349 */
    GMAC3_GMAC_PRBS_ERR_CNT, /* 350 */
    GMAC3_GMAC_8_B10B_ERR_CNT, /* 351 */
    GMAC3_GMAC_PCS_STATUS, /* 352 */
    GMAC3_GMAC_PCS_SOFT_RST, /* 353 */
    GMAC3_GMAC_CLK_DIVIDER, /* 354 */
    GMAC3_GMAC_OAM_TEST_MASTER_CFG, /* 355 */
    GMAC3_GMAC_OAM_TEST_SLAVE_CFG, /* 356 */
    GMAC3_GMAC_PTP_EN, /* 357 */
    GMAC3_GMAC_PTP_STATUS, /* 358 */
    GMAC4_GMACWRAPPER_GMAC_MAC_MODE, /* 359 */
    GMAC4_GMACWRAPPER_GMAC_TX_CTRL, /* 360 */
    GMAC4_GMACWRAPPER_GMAC_RX_CTRL, /* 361 */
    GMAC4_GMACWRAPPER_GMAC_PRE_LENGTH, /* 362 */
    GMAC4_GMACWRAPPER_GMAC_PKT_LENGTH, /* 363 */
    GMAC4_GMACWRAPPER_GMAC_INTERRUPT, /* 364 */
    GMAC4_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 365 */
    GMAC4_GMACWRAPPER_GMAC_VLAN_TYPE, /* 366 */
    GMAC4_GMAC_PCS_CONFIG1, /* 367 */
    GMAC4_GMAC_PCS_CONFIG2, /* 368 */
    GMAC4_GMAC_PRBS_CFG, /* 369 */
    GMAC4_GMAC_PRBS_ERR_CNT, /* 370 */
    GMAC4_GMAC_8_B10B_ERR_CNT, /* 371 */
    GMAC4_GMAC_PCS_STATUS, /* 372 */
    GMAC4_GMAC_PCS_SOFT_RST, /* 373 */
    GMAC4_GMAC_CLK_DIVIDER, /* 374 */
    GMAC4_GMAC_OAM_TEST_MASTER_CFG, /* 375 */
    GMAC4_GMAC_OAM_TEST_SLAVE_CFG, /* 376 */
    GMAC4_GMAC_PTP_EN, /* 377 */
    GMAC4_GMAC_PTP_STATUS, /* 378 */
    GMAC5_GMACWRAPPER_GMAC_MAC_MODE, /* 379 */
    GMAC5_GMACWRAPPER_GMAC_TX_CTRL, /* 380 */
    GMAC5_GMACWRAPPER_GMAC_RX_CTRL, /* 381 */
    GMAC5_GMACWRAPPER_GMAC_PRE_LENGTH, /* 382 */
    GMAC5_GMACWRAPPER_GMAC_PKT_LENGTH, /* 383 */
    GMAC5_GMACWRAPPER_GMAC_INTERRUPT, /* 384 */
    GMAC5_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 385 */
    GMAC5_GMACWRAPPER_GMAC_VLAN_TYPE, /* 386 */
    GMAC5_GMAC_PCS_CONFIG1, /* 387 */
    GMAC5_GMAC_PCS_CONFIG2, /* 388 */
    GMAC5_GMAC_PRBS_CFG, /* 389 */
    GMAC5_GMAC_PRBS_ERR_CNT, /* 390 */
    GMAC5_GMAC_8_B10B_ERR_CNT, /* 391 */
    GMAC5_GMAC_PCS_STATUS, /* 392 */
    GMAC5_GMAC_PCS_SOFT_RST, /* 393 */
    GMAC5_GMAC_CLK_DIVIDER, /* 394 */
    GMAC5_GMAC_OAM_TEST_MASTER_CFG, /* 395 */
    GMAC5_GMAC_OAM_TEST_SLAVE_CFG, /* 396 */
    GMAC5_GMAC_PTP_EN, /* 397 */
    GMAC5_GMAC_PTP_STATUS, /* 398 */
    GMAC6_GMACWRAPPER_GMAC_MAC_MODE, /* 399 */
    GMAC6_GMACWRAPPER_GMAC_TX_CTRL, /* 400 */
    GMAC6_GMACWRAPPER_GMAC_RX_CTRL, /* 401 */
    GMAC6_GMACWRAPPER_GMAC_PRE_LENGTH, /* 402 */
    GMAC6_GMACWRAPPER_GMAC_PKT_LENGTH, /* 403 */
    GMAC6_GMACWRAPPER_GMAC_INTERRUPT, /* 404 */
    GMAC6_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 405 */
    GMAC6_GMACWRAPPER_GMAC_VLAN_TYPE, /* 406 */
    GMAC6_GMAC_PCS_CONFIG1, /* 407 */
    GMAC6_GMAC_PCS_CONFIG2, /* 408 */
    GMAC6_GMAC_PRBS_CFG, /* 409 */
    GMAC6_GMAC_PRBS_ERR_CNT, /* 410 */
    GMAC6_GMAC_8_B10B_ERR_CNT, /* 411 */
    GMAC6_GMAC_PCS_STATUS, /* 412 */
    GMAC6_GMAC_PCS_SOFT_RST, /* 413 */
    GMAC6_GMAC_CLK_DIVIDER, /* 414 */
    GMAC6_GMAC_OAM_TEST_MASTER_CFG, /* 415 */
    GMAC6_GMAC_OAM_TEST_SLAVE_CFG, /* 416 */
    GMAC6_GMAC_PTP_EN, /* 417 */
    GMAC6_GMAC_PTP_STATUS, /* 418 */
    GMAC7_GMACWRAPPER_GMAC_MAC_MODE, /* 419 */
    GMAC7_GMACWRAPPER_GMAC_TX_CTRL, /* 420 */
    GMAC7_GMACWRAPPER_GMAC_RX_CTRL, /* 421 */
    GMAC7_GMACWRAPPER_GMAC_PRE_LENGTH, /* 422 */
    GMAC7_GMACWRAPPER_GMAC_PKT_LENGTH, /* 423 */
    GMAC7_GMACWRAPPER_GMAC_INTERRUPT, /* 424 */
    GMAC7_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 425 */
    GMAC7_GMACWRAPPER_GMAC_VLAN_TYPE, /* 426 */
    GMAC7_GMAC_PCS_CONFIG1, /* 427 */
    GMAC7_GMAC_PCS_CONFIG2, /* 428 */
    GMAC7_GMAC_PRBS_CFG, /* 429 */
    GMAC7_GMAC_PRBS_ERR_CNT, /* 430 */
    GMAC7_GMAC_8_B10B_ERR_CNT, /* 431 */
    GMAC7_GMAC_PCS_STATUS, /* 432 */
    GMAC7_GMAC_PCS_SOFT_RST, /* 433 */
    GMAC7_GMAC_CLK_DIVIDER, /* 434 */
    GMAC7_GMAC_OAM_TEST_MASTER_CFG, /* 435 */
    GMAC7_GMAC_OAM_TEST_SLAVE_CFG, /* 436 */
    GMAC7_GMAC_PTP_EN, /* 437 */
    GMAC7_GMAC_PTP_STATUS, /* 438 */
    GMAC8_GMACWRAPPER_GMAC_MAC_MODE, /* 439 */
    GMAC8_GMACWRAPPER_GMAC_TX_CTRL, /* 440 */
    GMAC8_GMACWRAPPER_GMAC_RX_CTRL, /* 441 */
    GMAC8_GMACWRAPPER_GMAC_PRE_LENGTH, /* 442 */
    GMAC8_GMACWRAPPER_GMAC_PKT_LENGTH, /* 443 */
    GMAC8_GMACWRAPPER_GMAC_INTERRUPT, /* 444 */
    GMAC8_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 445 */
    GMAC8_GMACWRAPPER_GMAC_VLAN_TYPE, /* 446 */
    GMAC8_GMAC_PCS_CONFIG1, /* 447 */
    GMAC8_GMAC_PCS_CONFIG2, /* 448 */
    GMAC8_GMAC_PRBS_CFG, /* 449 */
    GMAC8_GMAC_PRBS_ERR_CNT, /* 450 */
    GMAC8_GMAC_8_B10B_ERR_CNT, /* 451 */
    GMAC8_GMAC_PCS_STATUS, /* 452 */
    GMAC8_GMAC_PCS_SOFT_RST, /* 453 */
    GMAC8_GMAC_CLK_DIVIDER, /* 454 */
    GMAC8_GMAC_OAM_TEST_MASTER_CFG, /* 455 */
    GMAC8_GMAC_OAM_TEST_SLAVE_CFG, /* 456 */
    GMAC8_GMAC_PTP_EN, /* 457 */
    GMAC8_GMAC_PTP_STATUS, /* 458 */
    GMAC9_GMACWRAPPER_GMAC_MAC_MODE, /* 459 */
    GMAC9_GMACWRAPPER_GMAC_TX_CTRL, /* 460 */
    GMAC9_GMACWRAPPER_GMAC_RX_CTRL, /* 461 */
    GMAC9_GMACWRAPPER_GMAC_PRE_LENGTH, /* 462 */
    GMAC9_GMACWRAPPER_GMAC_PKT_LENGTH, /* 463 */
    GMAC9_GMACWRAPPER_GMAC_INTERRUPT, /* 464 */
    GMAC9_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 465 */
    GMAC9_GMACWRAPPER_GMAC_VLAN_TYPE, /* 466 */
    GMAC9_GMAC_PCS_CONFIG1, /* 467 */
    GMAC9_GMAC_PCS_CONFIG2, /* 468 */
    GMAC9_GMAC_PRBS_CFG, /* 469 */
    GMAC9_GMAC_PRBS_ERR_CNT, /* 470 */
    GMAC9_GMAC_8_B10B_ERR_CNT, /* 471 */
    GMAC9_GMAC_PCS_STATUS, /* 472 */
    GMAC9_GMAC_PCS_SOFT_RST, /* 473 */
    GMAC9_GMAC_CLK_DIVIDER, /* 474 */
    GMAC9_GMAC_OAM_TEST_MASTER_CFG, /* 475 */
    GMAC9_GMAC_OAM_TEST_SLAVE_CFG, /* 476 */
    GMAC9_GMAC_PTP_EN, /* 477 */
    GMAC9_GMAC_PTP_STATUS, /* 478 */
    GMAC10_GMACWRAPPER_GMAC_MAC_MODE, /* 479 */
    GMAC10_GMACWRAPPER_GMAC_TX_CTRL, /* 480 */
    GMAC10_GMACWRAPPER_GMAC_RX_CTRL, /* 481 */
    GMAC10_GMACWRAPPER_GMAC_PRE_LENGTH, /* 482 */
    GMAC10_GMACWRAPPER_GMAC_PKT_LENGTH, /* 483 */
    GMAC10_GMACWRAPPER_GMAC_INTERRUPT, /* 484 */
    GMAC10_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 485 */
    GMAC10_GMACWRAPPER_GMAC_VLAN_TYPE, /* 486 */
    GMAC10_GMAC_PCS_CONFIG1, /* 487 */
    GMAC10_GMAC_PCS_CONFIG2, /* 488 */
    GMAC10_GMAC_PRBS_CFG, /* 489 */
    GMAC10_GMAC_PRBS_ERR_CNT, /* 490 */
    GMAC10_GMAC_8_B10B_ERR_CNT, /* 491 */
    GMAC10_GMAC_PCS_STATUS, /* 492 */
    GMAC10_GMAC_PCS_SOFT_RST, /* 493 */
    GMAC10_GMAC_CLK_DIVIDER, /* 494 */
    GMAC10_GMAC_OAM_TEST_MASTER_CFG, /* 495 */
    GMAC10_GMAC_OAM_TEST_SLAVE_CFG, /* 496 */
    GMAC10_GMAC_PTP_EN, /* 497 */
    GMAC10_GMAC_PTP_STATUS, /* 498 */
    GMAC11_GMACWRAPPER_GMAC_MAC_MODE, /* 499 */
    GMAC11_GMACWRAPPER_GMAC_TX_CTRL, /* 500 */
    GMAC11_GMACWRAPPER_GMAC_RX_CTRL, /* 501 */
    GMAC11_GMACWRAPPER_GMAC_PRE_LENGTH, /* 502 */
    GMAC11_GMACWRAPPER_GMAC_PKT_LENGTH, /* 503 */
    GMAC11_GMACWRAPPER_GMAC_INTERRUPT, /* 504 */
    GMAC11_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 505 */
    GMAC11_GMACWRAPPER_GMAC_VLAN_TYPE, /* 506 */
    GMAC11_GMAC_PCS_CONFIG1, /* 507 */
    GMAC11_GMAC_PCS_CONFIG2, /* 508 */
    GMAC11_GMAC_PRBS_CFG, /* 509 */
    GMAC11_GMAC_PRBS_ERR_CNT, /* 510 */
    GMAC11_GMAC_8_B10B_ERR_CNT, /* 511 */
    GMAC11_GMAC_PCS_STATUS, /* 512 */
    GMAC11_GMAC_PCS_SOFT_RST, /* 513 */
    GMAC11_GMAC_CLK_DIVIDER, /* 514 */
    GMAC11_GMAC_OAM_TEST_MASTER_CFG, /* 515 */
    GMAC11_GMAC_OAM_TEST_SLAVE_CFG, /* 516 */
    GMAC11_GMAC_PTP_EN, /* 517 */
    GMAC11_GMAC_PTP_STATUS, /* 518 */
    GMAC12_GMACWRAPPER_GMAC_MAC_MODE, /* 519 */
    GMAC12_GMACWRAPPER_GMAC_TX_CTRL, /* 520 */
    GMAC12_GMACWRAPPER_GMAC_RX_CTRL, /* 521 */
    GMAC12_GMACWRAPPER_GMAC_PRE_LENGTH, /* 522 */
    GMAC12_GMACWRAPPER_GMAC_PKT_LENGTH, /* 523 */
    GMAC12_GMACWRAPPER_GMAC_INTERRUPT, /* 524 */
    GMAC12_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 525 */
    GMAC12_GMACWRAPPER_GMAC_VLAN_TYPE, /* 526 */
    GMAC12_GMAC_PCS_CONFIG1, /* 527 */
    GMAC12_GMAC_PCS_CONFIG2, /* 528 */
    GMAC12_GMAC_PRBS_CFG, /* 529 */
    GMAC12_GMAC_PRBS_ERR_CNT, /* 530 */
    GMAC12_GMAC_8_B10B_ERR_CNT, /* 531 */
    GMAC12_GMAC_PCS_STATUS, /* 532 */
    GMAC12_GMAC_PCS_SOFT_RST, /* 533 */
    GMAC12_GMAC_CLK_DIVIDER, /* 534 */
    GMAC12_GMAC_OAM_TEST_MASTER_CFG, /* 535 */
    GMAC12_GMAC_OAM_TEST_SLAVE_CFG, /* 536 */
    GMAC12_GMAC_PTP_EN, /* 537 */
    GMAC12_GMAC_PTP_STATUS, /* 538 */
    GMAC13_GMACWRAPPER_GMAC_MAC_MODE, /* 539 */
    GMAC13_GMACWRAPPER_GMAC_TX_CTRL, /* 540 */
    GMAC13_GMACWRAPPER_GMAC_RX_CTRL, /* 541 */
    GMAC13_GMACWRAPPER_GMAC_PRE_LENGTH, /* 542 */
    GMAC13_GMACWRAPPER_GMAC_PKT_LENGTH, /* 543 */
    GMAC13_GMACWRAPPER_GMAC_INTERRUPT, /* 544 */
    GMAC13_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 545 */
    GMAC13_GMACWRAPPER_GMAC_VLAN_TYPE, /* 546 */
    GMAC13_GMAC_PCS_CONFIG1, /* 547 */
    GMAC13_GMAC_PCS_CONFIG2, /* 548 */
    GMAC13_GMAC_PRBS_CFG, /* 549 */
    GMAC13_GMAC_PRBS_ERR_CNT, /* 550 */
    GMAC13_GMAC_8_B10B_ERR_CNT, /* 551 */
    GMAC13_GMAC_PCS_STATUS, /* 552 */
    GMAC13_GMAC_PCS_SOFT_RST, /* 553 */
    GMAC13_GMAC_CLK_DIVIDER, /* 554 */
    GMAC13_GMAC_OAM_TEST_MASTER_CFG, /* 555 */
    GMAC13_GMAC_OAM_TEST_SLAVE_CFG, /* 556 */
    GMAC13_GMAC_PTP_EN, /* 557 */
    GMAC13_GMAC_PTP_STATUS, /* 558 */
    GMAC14_GMACWRAPPER_GMAC_MAC_MODE, /* 559 */
    GMAC14_GMACWRAPPER_GMAC_TX_CTRL, /* 560 */
    GMAC14_GMACWRAPPER_GMAC_RX_CTRL, /* 561 */
    GMAC14_GMACWRAPPER_GMAC_PRE_LENGTH, /* 562 */
    GMAC14_GMACWRAPPER_GMAC_PKT_LENGTH, /* 563 */
    GMAC14_GMACWRAPPER_GMAC_INTERRUPT, /* 564 */
    GMAC14_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 565 */
    GMAC14_GMACWRAPPER_GMAC_VLAN_TYPE, /* 566 */
    GMAC14_GMAC_PCS_CONFIG1, /* 567 */
    GMAC14_GMAC_PCS_CONFIG2, /* 568 */
    GMAC14_GMAC_PRBS_CFG, /* 569 */
    GMAC14_GMAC_PRBS_ERR_CNT, /* 570 */
    GMAC14_GMAC_8_B10B_ERR_CNT, /* 571 */
    GMAC14_GMAC_PCS_STATUS, /* 572 */
    GMAC14_GMAC_PCS_SOFT_RST, /* 573 */
    GMAC14_GMAC_CLK_DIVIDER, /* 574 */
    GMAC14_GMAC_OAM_TEST_MASTER_CFG, /* 575 */
    GMAC14_GMAC_OAM_TEST_SLAVE_CFG, /* 576 */
    GMAC14_GMAC_PTP_EN, /* 577 */
    GMAC14_GMAC_PTP_STATUS, /* 578 */
    GMAC15_GMACWRAPPER_GMAC_MAC_MODE, /* 579 */
    GMAC15_GMACWRAPPER_GMAC_TX_CTRL, /* 580 */
    GMAC15_GMACWRAPPER_GMAC_RX_CTRL, /* 581 */
    GMAC15_GMACWRAPPER_GMAC_PRE_LENGTH, /* 582 */
    GMAC15_GMACWRAPPER_GMAC_PKT_LENGTH, /* 583 */
    GMAC15_GMACWRAPPER_GMAC_INTERRUPT, /* 584 */
    GMAC15_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 585 */
    GMAC15_GMACWRAPPER_GMAC_VLAN_TYPE, /* 586 */
    GMAC15_GMAC_PCS_CONFIG1, /* 587 */
    GMAC15_GMAC_PCS_CONFIG2, /* 588 */
    GMAC15_GMAC_PRBS_CFG, /* 589 */
    GMAC15_GMAC_PRBS_ERR_CNT, /* 590 */
    GMAC15_GMAC_8_B10B_ERR_CNT, /* 591 */
    GMAC15_GMAC_PCS_STATUS, /* 592 */
    GMAC15_GMAC_PCS_SOFT_RST, /* 593 */
    GMAC15_GMAC_CLK_DIVIDER, /* 594 */
    GMAC15_GMAC_OAM_TEST_MASTER_CFG, /* 595 */
    GMAC15_GMAC_OAM_TEST_SLAVE_CFG, /* 596 */
    GMAC15_GMAC_PTP_EN, /* 597 */
    GMAC15_GMAC_PTP_STATUS, /* 598 */
    GMAC16_GMACWRAPPER_GMAC_MAC_MODE, /* 599 */
    GMAC16_GMACWRAPPER_GMAC_TX_CTRL, /* 600 */
    GMAC16_GMACWRAPPER_GMAC_RX_CTRL, /* 601 */
    GMAC16_GMACWRAPPER_GMAC_PRE_LENGTH, /* 602 */
    GMAC16_GMACWRAPPER_GMAC_PKT_LENGTH, /* 603 */
    GMAC16_GMACWRAPPER_GMAC_INTERRUPT, /* 604 */
    GMAC16_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 605 */
    GMAC16_GMACWRAPPER_GMAC_VLAN_TYPE, /* 606 */
    GMAC16_GMAC_PCS_CONFIG1, /* 607 */
    GMAC16_GMAC_PCS_CONFIG2, /* 608 */
    GMAC16_GMAC_PRBS_CFG, /* 609 */
    GMAC16_GMAC_PRBS_ERR_CNT, /* 610 */
    GMAC16_GMAC_8_B10B_ERR_CNT, /* 611 */
    GMAC16_GMAC_PCS_STATUS, /* 612 */
    GMAC16_GMAC_PCS_SOFT_RST, /* 613 */
    GMAC16_GMAC_CLK_DIVIDER, /* 614 */
    GMAC16_GMAC_OAM_TEST_MASTER_CFG, /* 615 */
    GMAC16_GMAC_OAM_TEST_SLAVE_CFG, /* 616 */
    GMAC16_GMAC_PTP_EN, /* 617 */
    GMAC16_GMAC_PTP_STATUS, /* 618 */
    GMAC17_GMACWRAPPER_GMAC_MAC_MODE, /* 619 */
    GMAC17_GMACWRAPPER_GMAC_TX_CTRL, /* 620 */
    GMAC17_GMACWRAPPER_GMAC_RX_CTRL, /* 621 */
    GMAC17_GMACWRAPPER_GMAC_PRE_LENGTH, /* 622 */
    GMAC17_GMACWRAPPER_GMAC_PKT_LENGTH, /* 623 */
    GMAC17_GMACWRAPPER_GMAC_INTERRUPT, /* 624 */
    GMAC17_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 625 */
    GMAC17_GMACWRAPPER_GMAC_VLAN_TYPE, /* 626 */
    GMAC17_GMAC_PCS_CONFIG1, /* 627 */
    GMAC17_GMAC_PCS_CONFIG2, /* 628 */
    GMAC17_GMAC_PRBS_CFG, /* 629 */
    GMAC17_GMAC_PRBS_ERR_CNT, /* 630 */
    GMAC17_GMAC_8_B10B_ERR_CNT, /* 631 */
    GMAC17_GMAC_PCS_STATUS, /* 632 */
    GMAC17_GMAC_PCS_SOFT_RST, /* 633 */
    GMAC17_GMAC_CLK_DIVIDER, /* 634 */
    GMAC17_GMAC_OAM_TEST_MASTER_CFG, /* 635 */
    GMAC17_GMAC_OAM_TEST_SLAVE_CFG, /* 636 */
    GMAC17_GMAC_PTP_EN, /* 637 */
    GMAC17_GMAC_PTP_STATUS, /* 638 */
    GMAC18_GMACWRAPPER_GMAC_MAC_MODE, /* 639 */
    GMAC18_GMACWRAPPER_GMAC_TX_CTRL, /* 640 */
    GMAC18_GMACWRAPPER_GMAC_RX_CTRL, /* 641 */
    GMAC18_GMACWRAPPER_GMAC_PRE_LENGTH, /* 642 */
    GMAC18_GMACWRAPPER_GMAC_PKT_LENGTH, /* 643 */
    GMAC18_GMACWRAPPER_GMAC_INTERRUPT, /* 644 */
    GMAC18_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 645 */
    GMAC18_GMACWRAPPER_GMAC_VLAN_TYPE, /* 646 */
    GMAC18_GMAC_PCS_CONFIG1, /* 647 */
    GMAC18_GMAC_PCS_CONFIG2, /* 648 */
    GMAC18_GMAC_PRBS_CFG, /* 649 */
    GMAC18_GMAC_PRBS_ERR_CNT, /* 650 */
    GMAC18_GMAC_8_B10B_ERR_CNT, /* 651 */
    GMAC18_GMAC_PCS_STATUS, /* 652 */
    GMAC18_GMAC_PCS_SOFT_RST, /* 653 */
    GMAC18_GMAC_CLK_DIVIDER, /* 654 */
    GMAC18_GMAC_OAM_TEST_MASTER_CFG, /* 655 */
    GMAC18_GMAC_OAM_TEST_SLAVE_CFG, /* 656 */
    GMAC18_GMAC_PTP_EN, /* 657 */
    GMAC18_GMAC_PTP_STATUS, /* 658 */
    GMAC19_GMACWRAPPER_GMAC_MAC_MODE, /* 659 */
    GMAC19_GMACWRAPPER_GMAC_TX_CTRL, /* 660 */
    GMAC19_GMACWRAPPER_GMAC_RX_CTRL, /* 661 */
    GMAC19_GMACWRAPPER_GMAC_PRE_LENGTH, /* 662 */
    GMAC19_GMACWRAPPER_GMAC_PKT_LENGTH, /* 663 */
    GMAC19_GMACWRAPPER_GMAC_INTERRUPT, /* 664 */
    GMAC19_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 665 */
    GMAC19_GMACWRAPPER_GMAC_VLAN_TYPE, /* 666 */
    GMAC19_GMAC_PCS_CONFIG1, /* 667 */
    GMAC19_GMAC_PCS_CONFIG2, /* 668 */
    GMAC19_GMAC_PRBS_CFG, /* 669 */
    GMAC19_GMAC_PRBS_ERR_CNT, /* 670 */
    GMAC19_GMAC_8_B10B_ERR_CNT, /* 671 */
    GMAC19_GMAC_PCS_STATUS, /* 672 */
    GMAC19_GMAC_PCS_SOFT_RST, /* 673 */
    GMAC19_GMAC_CLK_DIVIDER, /* 674 */
    GMAC19_GMAC_OAM_TEST_MASTER_CFG, /* 675 */
    GMAC19_GMAC_OAM_TEST_SLAVE_CFG, /* 676 */
    GMAC19_GMAC_PTP_EN, /* 677 */
    GMAC19_GMAC_PTP_STATUS, /* 678 */
    GMAC20_GMACWRAPPER_GMAC_MAC_MODE, /* 679 */
    GMAC20_GMACWRAPPER_GMAC_TX_CTRL, /* 680 */
    GMAC20_GMACWRAPPER_GMAC_RX_CTRL, /* 681 */
    GMAC20_GMACWRAPPER_GMAC_PRE_LENGTH, /* 682 */
    GMAC20_GMACWRAPPER_GMAC_PKT_LENGTH, /* 683 */
    GMAC20_GMACWRAPPER_GMAC_INTERRUPT, /* 684 */
    GMAC20_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 685 */
    GMAC20_GMACWRAPPER_GMAC_VLAN_TYPE, /* 686 */
    GMAC20_GMAC_PCS_CONFIG1, /* 687 */
    GMAC20_GMAC_PCS_CONFIG2, /* 688 */
    GMAC20_GMAC_PRBS_CFG, /* 689 */
    GMAC20_GMAC_PRBS_ERR_CNT, /* 690 */
    GMAC20_GMAC_8_B10B_ERR_CNT, /* 691 */
    GMAC20_GMAC_PCS_STATUS, /* 692 */
    GMAC20_GMAC_PCS_SOFT_RST, /* 693 */
    GMAC20_GMAC_CLK_DIVIDER, /* 694 */
    GMAC20_GMAC_OAM_TEST_MASTER_CFG, /* 695 */
    GMAC20_GMAC_OAM_TEST_SLAVE_CFG, /* 696 */
    GMAC20_GMAC_PTP_EN, /* 697 */
    GMAC20_GMAC_PTP_STATUS, /* 698 */
    GMAC21_GMACWRAPPER_GMAC_MAC_MODE, /* 699 */
    GMAC21_GMACWRAPPER_GMAC_TX_CTRL, /* 700 */
    GMAC21_GMACWRAPPER_GMAC_RX_CTRL, /* 701 */
    GMAC21_GMACWRAPPER_GMAC_PRE_LENGTH, /* 702 */
    GMAC21_GMACWRAPPER_GMAC_PKT_LENGTH, /* 703 */
    GMAC21_GMACWRAPPER_GMAC_INTERRUPT, /* 704 */
    GMAC21_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 705 */
    GMAC21_GMACWRAPPER_GMAC_VLAN_TYPE, /* 706 */
    GMAC21_GMAC_PCS_CONFIG1, /* 707 */
    GMAC21_GMAC_PCS_CONFIG2, /* 708 */
    GMAC21_GMAC_PRBS_CFG, /* 709 */
    GMAC21_GMAC_PRBS_ERR_CNT, /* 710 */
    GMAC21_GMAC_8_B10B_ERR_CNT, /* 711 */
    GMAC21_GMAC_PCS_STATUS, /* 712 */
    GMAC21_GMAC_PCS_SOFT_RST, /* 713 */
    GMAC21_GMAC_CLK_DIVIDER, /* 714 */
    GMAC21_GMAC_OAM_TEST_MASTER_CFG, /* 715 */
    GMAC21_GMAC_OAM_TEST_SLAVE_CFG, /* 716 */
    GMAC21_GMAC_PTP_EN, /* 717 */
    GMAC21_GMAC_PTP_STATUS, /* 718 */
    GMAC22_GMACWRAPPER_GMAC_MAC_MODE, /* 719 */
    GMAC22_GMACWRAPPER_GMAC_TX_CTRL, /* 720 */
    GMAC22_GMACWRAPPER_GMAC_RX_CTRL, /* 721 */
    GMAC22_GMACWRAPPER_GMAC_PRE_LENGTH, /* 722 */
    GMAC22_GMACWRAPPER_GMAC_PKT_LENGTH, /* 723 */
    GMAC22_GMACWRAPPER_GMAC_INTERRUPT, /* 724 */
    GMAC22_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 725 */
    GMAC22_GMACWRAPPER_GMAC_VLAN_TYPE, /* 726 */
    GMAC22_GMAC_PCS_CONFIG1, /* 727 */
    GMAC22_GMAC_PCS_CONFIG2, /* 728 */
    GMAC22_GMAC_PRBS_CFG, /* 729 */
    GMAC22_GMAC_PRBS_ERR_CNT, /* 730 */
    GMAC22_GMAC_8_B10B_ERR_CNT, /* 731 */
    GMAC22_GMAC_PCS_STATUS, /* 732 */
    GMAC22_GMAC_PCS_SOFT_RST, /* 733 */
    GMAC22_GMAC_CLK_DIVIDER, /* 734 */
    GMAC22_GMAC_OAM_TEST_MASTER_CFG, /* 735 */
    GMAC22_GMAC_OAM_TEST_SLAVE_CFG, /* 736 */
    GMAC22_GMAC_PTP_EN, /* 737 */
    GMAC22_GMAC_PTP_STATUS, /* 738 */
    GMAC23_GMACWRAPPER_GMAC_MAC_MODE, /* 739 */
    GMAC23_GMACWRAPPER_GMAC_TX_CTRL, /* 740 */
    GMAC23_GMACWRAPPER_GMAC_RX_CTRL, /* 741 */
    GMAC23_GMACWRAPPER_GMAC_PRE_LENGTH, /* 742 */
    GMAC23_GMACWRAPPER_GMAC_PKT_LENGTH, /* 743 */
    GMAC23_GMACWRAPPER_GMAC_INTERRUPT, /* 744 */
    GMAC23_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 745 */
    GMAC23_GMACWRAPPER_GMAC_VLAN_TYPE, /* 746 */
    GMAC23_GMAC_PCS_CONFIG1, /* 747 */
    GMAC23_GMAC_PCS_CONFIG2, /* 748 */
    GMAC23_GMAC_PRBS_CFG, /* 749 */
    GMAC23_GMAC_PRBS_ERR_CNT, /* 750 */
    GMAC23_GMAC_8_B10B_ERR_CNT, /* 751 */
    GMAC23_GMAC_PCS_STATUS, /* 752 */
    GMAC23_GMAC_PCS_SOFT_RST, /* 753 */
    GMAC23_GMAC_CLK_DIVIDER, /* 754 */
    GMAC23_GMAC_OAM_TEST_MASTER_CFG, /* 755 */
    GMAC23_GMAC_OAM_TEST_SLAVE_CFG, /* 756 */
    GMAC23_GMAC_PTP_EN, /* 757 */
    GMAC23_GMAC_PTP_STATUS, /* 758 */
    GMAC24_GMACWRAPPER_GMAC_MAC_MODE, /* 759 */
    GMAC24_GMACWRAPPER_GMAC_TX_CTRL, /* 760 */
    GMAC24_GMACWRAPPER_GMAC_RX_CTRL, /* 761 */
    GMAC24_GMACWRAPPER_GMAC_PRE_LENGTH, /* 762 */
    GMAC24_GMACWRAPPER_GMAC_PKT_LENGTH, /* 763 */
    GMAC24_GMACWRAPPER_GMAC_INTERRUPT, /* 764 */
    GMAC24_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 765 */
    GMAC24_GMACWRAPPER_GMAC_VLAN_TYPE, /* 766 */
    GMAC24_GMAC_PCS_CONFIG1, /* 767 */
    GMAC24_GMAC_PCS_CONFIG2, /* 768 */
    GMAC24_GMAC_PRBS_CFG, /* 769 */
    GMAC24_GMAC_PRBS_ERR_CNT, /* 770 */
    GMAC24_GMAC_8_B10B_ERR_CNT, /* 771 */
    GMAC24_GMAC_PCS_STATUS, /* 772 */
    GMAC24_GMAC_PCS_SOFT_RST, /* 773 */
    GMAC24_GMAC_CLK_DIVIDER, /* 774 */
    GMAC24_GMAC_OAM_TEST_MASTER_CFG, /* 775 */
    GMAC24_GMAC_OAM_TEST_SLAVE_CFG, /* 776 */
    GMAC24_GMAC_PTP_EN, /* 777 */
    GMAC24_GMAC_PTP_STATUS, /* 778 */
    GMAC25_GMACWRAPPER_GMAC_MAC_MODE, /* 779 */
    GMAC25_GMACWRAPPER_GMAC_TX_CTRL, /* 780 */
    GMAC25_GMACWRAPPER_GMAC_RX_CTRL, /* 781 */
    GMAC25_GMACWRAPPER_GMAC_PRE_LENGTH, /* 782 */
    GMAC25_GMACWRAPPER_GMAC_PKT_LENGTH, /* 783 */
    GMAC25_GMACWRAPPER_GMAC_INTERRUPT, /* 784 */
    GMAC25_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 785 */
    GMAC25_GMACWRAPPER_GMAC_VLAN_TYPE, /* 786 */
    GMAC25_GMAC_PCS_CONFIG1, /* 787 */
    GMAC25_GMAC_PCS_CONFIG2, /* 788 */
    GMAC25_GMAC_PRBS_CFG, /* 789 */
    GMAC25_GMAC_PRBS_ERR_CNT, /* 790 */
    GMAC25_GMAC_8_B10B_ERR_CNT, /* 791 */
    GMAC25_GMAC_PCS_STATUS, /* 792 */
    GMAC25_GMAC_PCS_SOFT_RST, /* 793 */
    GMAC25_GMAC_CLK_DIVIDER, /* 794 */
    GMAC25_GMAC_OAM_TEST_MASTER_CFG, /* 795 */
    GMAC25_GMAC_OAM_TEST_SLAVE_CFG, /* 796 */
    GMAC25_GMAC_PTP_EN, /* 797 */
    GMAC25_GMAC_PTP_STATUS, /* 798 */
    GMAC26_GMACWRAPPER_GMAC_MAC_MODE, /* 799 */
    GMAC26_GMACWRAPPER_GMAC_TX_CTRL, /* 800 */
    GMAC26_GMACWRAPPER_GMAC_RX_CTRL, /* 801 */
    GMAC26_GMACWRAPPER_GMAC_PRE_LENGTH, /* 802 */
    GMAC26_GMACWRAPPER_GMAC_PKT_LENGTH, /* 803 */
    GMAC26_GMACWRAPPER_GMAC_INTERRUPT, /* 804 */
    GMAC26_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 805 */
    GMAC26_GMACWRAPPER_GMAC_VLAN_TYPE, /* 806 */
    GMAC26_GMAC_PCS_CONFIG1, /* 807 */
    GMAC26_GMAC_PCS_CONFIG2, /* 808 */
    GMAC26_GMAC_PRBS_CFG, /* 809 */
    GMAC26_GMAC_PRBS_ERR_CNT, /* 810 */
    GMAC26_GMAC_8_B10B_ERR_CNT, /* 811 */
    GMAC26_GMAC_PCS_STATUS, /* 812 */
    GMAC26_GMAC_PCS_SOFT_RST, /* 813 */
    GMAC26_GMAC_CLK_DIVIDER, /* 814 */
    GMAC26_GMAC_OAM_TEST_MASTER_CFG, /* 815 */
    GMAC26_GMAC_OAM_TEST_SLAVE_CFG, /* 816 */
    GMAC26_GMAC_PTP_EN, /* 817 */
    GMAC26_GMAC_PTP_STATUS, /* 818 */
    GMAC27_GMACWRAPPER_GMAC_MAC_MODE, /* 819 */
    GMAC27_GMACWRAPPER_GMAC_TX_CTRL, /* 820 */
    GMAC27_GMACWRAPPER_GMAC_RX_CTRL, /* 821 */
    GMAC27_GMACWRAPPER_GMAC_PRE_LENGTH, /* 822 */
    GMAC27_GMACWRAPPER_GMAC_PKT_LENGTH, /* 823 */
    GMAC27_GMACWRAPPER_GMAC_INTERRUPT, /* 824 */
    GMAC27_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 825 */
    GMAC27_GMACWRAPPER_GMAC_VLAN_TYPE, /* 826 */
    GMAC27_GMAC_PCS_CONFIG1, /* 827 */
    GMAC27_GMAC_PCS_CONFIG2, /* 828 */
    GMAC27_GMAC_PRBS_CFG, /* 829 */
    GMAC27_GMAC_PRBS_ERR_CNT, /* 830 */
    GMAC27_GMAC_8_B10B_ERR_CNT, /* 831 */
    GMAC27_GMAC_PCS_STATUS, /* 832 */
    GMAC27_GMAC_PCS_SOFT_RST, /* 833 */
    GMAC27_GMAC_CLK_DIVIDER, /* 834 */
    GMAC27_GMAC_OAM_TEST_MASTER_CFG, /* 835 */
    GMAC27_GMAC_OAM_TEST_SLAVE_CFG, /* 836 */
    GMAC27_GMAC_PTP_EN, /* 837 */
    GMAC27_GMAC_PTP_STATUS, /* 838 */
    GMAC28_GMACWRAPPER_GMAC_MAC_MODE, /* 839 */
    GMAC28_GMACWRAPPER_GMAC_TX_CTRL, /* 840 */
    GMAC28_GMACWRAPPER_GMAC_RX_CTRL, /* 841 */
    GMAC28_GMACWRAPPER_GMAC_PRE_LENGTH, /* 842 */
    GMAC28_GMACWRAPPER_GMAC_PKT_LENGTH, /* 843 */
    GMAC28_GMACWRAPPER_GMAC_INTERRUPT, /* 844 */
    GMAC28_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 845 */
    GMAC28_GMACWRAPPER_GMAC_VLAN_TYPE, /* 846 */
    GMAC28_GMAC_PCS_CONFIG1, /* 847 */
    GMAC28_GMAC_PCS_CONFIG2, /* 848 */
    GMAC28_GMAC_PRBS_CFG, /* 849 */
    GMAC28_GMAC_PRBS_ERR_CNT, /* 850 */
    GMAC28_GMAC_8_B10B_ERR_CNT, /* 851 */
    GMAC28_GMAC_PCS_STATUS, /* 852 */
    GMAC28_GMAC_PCS_SOFT_RST, /* 853 */
    GMAC28_GMAC_CLK_DIVIDER, /* 854 */
    GMAC28_GMAC_OAM_TEST_MASTER_CFG, /* 855 */
    GMAC28_GMAC_OAM_TEST_SLAVE_CFG, /* 856 */
    GMAC28_GMAC_PTP_EN, /* 857 */
    GMAC28_GMAC_PTP_STATUS, /* 858 */
    GMAC29_GMACWRAPPER_GMAC_MAC_MODE, /* 859 */
    GMAC29_GMACWRAPPER_GMAC_TX_CTRL, /* 860 */
    GMAC29_GMACWRAPPER_GMAC_RX_CTRL, /* 861 */
    GMAC29_GMACWRAPPER_GMAC_PRE_LENGTH, /* 862 */
    GMAC29_GMACWRAPPER_GMAC_PKT_LENGTH, /* 863 */
    GMAC29_GMACWRAPPER_GMAC_INTERRUPT, /* 864 */
    GMAC29_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 865 */
    GMAC29_GMACWRAPPER_GMAC_VLAN_TYPE, /* 866 */
    GMAC29_GMAC_PCS_CONFIG1, /* 867 */
    GMAC29_GMAC_PCS_CONFIG2, /* 868 */
    GMAC29_GMAC_PRBS_CFG, /* 869 */
    GMAC29_GMAC_PRBS_ERR_CNT, /* 870 */
    GMAC29_GMAC_8_B10B_ERR_CNT, /* 871 */
    GMAC29_GMAC_PCS_STATUS, /* 872 */
    GMAC29_GMAC_PCS_SOFT_RST, /* 873 */
    GMAC29_GMAC_CLK_DIVIDER, /* 874 */
    GMAC29_GMAC_OAM_TEST_MASTER_CFG, /* 875 */
    GMAC29_GMAC_OAM_TEST_SLAVE_CFG, /* 876 */
    GMAC29_GMAC_PTP_EN, /* 877 */
    GMAC29_GMAC_PTP_STATUS, /* 878 */
    GMAC30_GMACWRAPPER_GMAC_MAC_MODE, /* 879 */
    GMAC30_GMACWRAPPER_GMAC_TX_CTRL, /* 880 */
    GMAC30_GMACWRAPPER_GMAC_RX_CTRL, /* 881 */
    GMAC30_GMACWRAPPER_GMAC_PRE_LENGTH, /* 882 */
    GMAC30_GMACWRAPPER_GMAC_PKT_LENGTH, /* 883 */
    GMAC30_GMACWRAPPER_GMAC_INTERRUPT, /* 884 */
    GMAC30_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 885 */
    GMAC30_GMACWRAPPER_GMAC_VLAN_TYPE, /* 886 */
    GMAC30_GMAC_PCS_CONFIG1, /* 887 */
    GMAC30_GMAC_PCS_CONFIG2, /* 888 */
    GMAC30_GMAC_PRBS_CFG, /* 889 */
    GMAC30_GMAC_PRBS_ERR_CNT, /* 890 */
    GMAC30_GMAC_8_B10B_ERR_CNT, /* 891 */
    GMAC30_GMAC_PCS_STATUS, /* 892 */
    GMAC30_GMAC_PCS_SOFT_RST, /* 893 */
    GMAC30_GMAC_CLK_DIVIDER, /* 894 */
    GMAC30_GMAC_OAM_TEST_MASTER_CFG, /* 895 */
    GMAC30_GMAC_OAM_TEST_SLAVE_CFG, /* 896 */
    GMAC30_GMAC_PTP_EN, /* 897 */
    GMAC30_GMAC_PTP_STATUS, /* 898 */
    GMAC31_GMACWRAPPER_GMAC_MAC_MODE, /* 899 */
    GMAC31_GMACWRAPPER_GMAC_TX_CTRL, /* 900 */
    GMAC31_GMACWRAPPER_GMAC_RX_CTRL, /* 901 */
    GMAC31_GMACWRAPPER_GMAC_PRE_LENGTH, /* 902 */
    GMAC31_GMACWRAPPER_GMAC_PKT_LENGTH, /* 903 */
    GMAC31_GMACWRAPPER_GMAC_INTERRUPT, /* 904 */
    GMAC31_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 905 */
    GMAC31_GMACWRAPPER_GMAC_VLAN_TYPE, /* 906 */
    GMAC31_GMAC_PCS_CONFIG1, /* 907 */
    GMAC31_GMAC_PCS_CONFIG2, /* 908 */
    GMAC31_GMAC_PRBS_CFG, /* 909 */
    GMAC31_GMAC_PRBS_ERR_CNT, /* 910 */
    GMAC31_GMAC_8_B10B_ERR_CNT, /* 911 */
    GMAC31_GMAC_PCS_STATUS, /* 912 */
    GMAC31_GMAC_PCS_SOFT_RST, /* 913 */
    GMAC31_GMAC_CLK_DIVIDER, /* 914 */
    GMAC31_GMAC_OAM_TEST_MASTER_CFG, /* 915 */
    GMAC31_GMAC_OAM_TEST_SLAVE_CFG, /* 916 */
    GMAC31_GMAC_PTP_EN, /* 917 */
    GMAC31_GMAC_PTP_STATUS, /* 918 */
    GMAC32_GMACWRAPPER_GMAC_MAC_MODE, /* 919 */
    GMAC32_GMACWRAPPER_GMAC_TX_CTRL, /* 920 */
    GMAC32_GMACWRAPPER_GMAC_RX_CTRL, /* 921 */
    GMAC32_GMACWRAPPER_GMAC_PRE_LENGTH, /* 922 */
    GMAC32_GMACWRAPPER_GMAC_PKT_LENGTH, /* 923 */
    GMAC32_GMACWRAPPER_GMAC_INTERRUPT, /* 924 */
    GMAC32_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 925 */
    GMAC32_GMACWRAPPER_GMAC_VLAN_TYPE, /* 926 */
    GMAC32_GMAC_PCS_CONFIG1, /* 927 */
    GMAC32_GMAC_PCS_CONFIG2, /* 928 */
    GMAC32_GMAC_PRBS_CFG, /* 929 */
    GMAC32_GMAC_PRBS_ERR_CNT, /* 930 */
    GMAC32_GMAC_8_B10B_ERR_CNT, /* 931 */
    GMAC32_GMAC_PCS_STATUS, /* 932 */
    GMAC32_GMAC_PCS_SOFT_RST, /* 933 */
    GMAC32_GMAC_CLK_DIVIDER, /* 934 */
    GMAC32_GMAC_OAM_TEST_MASTER_CFG, /* 935 */
    GMAC32_GMAC_OAM_TEST_SLAVE_CFG, /* 936 */
    GMAC32_GMAC_PTP_EN, /* 937 */
    GMAC32_GMAC_PTP_STATUS, /* 938 */
    GMAC33_GMACWRAPPER_GMAC_MAC_MODE, /* 939 */
    GMAC33_GMACWRAPPER_GMAC_TX_CTRL, /* 940 */
    GMAC33_GMACWRAPPER_GMAC_RX_CTRL, /* 941 */
    GMAC33_GMACWRAPPER_GMAC_PRE_LENGTH, /* 942 */
    GMAC33_GMACWRAPPER_GMAC_PKT_LENGTH, /* 943 */
    GMAC33_GMACWRAPPER_GMAC_INTERRUPT, /* 944 */
    GMAC33_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 945 */
    GMAC33_GMACWRAPPER_GMAC_VLAN_TYPE, /* 946 */
    GMAC33_GMAC_PCS_CONFIG1, /* 947 */
    GMAC33_GMAC_PCS_CONFIG2, /* 948 */
    GMAC33_GMAC_PRBS_CFG, /* 949 */
    GMAC33_GMAC_PRBS_ERR_CNT, /* 950 */
    GMAC33_GMAC_8_B10B_ERR_CNT, /* 951 */
    GMAC33_GMAC_PCS_STATUS, /* 952 */
    GMAC33_GMAC_PCS_SOFT_RST, /* 953 */
    GMAC33_GMAC_CLK_DIVIDER, /* 954 */
    GMAC33_GMAC_OAM_TEST_MASTER_CFG, /* 955 */
    GMAC33_GMAC_OAM_TEST_SLAVE_CFG, /* 956 */
    GMAC33_GMAC_PTP_EN, /* 957 */
    GMAC33_GMAC_PTP_STATUS, /* 958 */
    GMAC34_GMACWRAPPER_GMAC_MAC_MODE, /* 959 */
    GMAC34_GMACWRAPPER_GMAC_TX_CTRL, /* 960 */
    GMAC34_GMACWRAPPER_GMAC_RX_CTRL, /* 961 */
    GMAC34_GMACWRAPPER_GMAC_PRE_LENGTH, /* 962 */
    GMAC34_GMACWRAPPER_GMAC_PKT_LENGTH, /* 963 */
    GMAC34_GMACWRAPPER_GMAC_INTERRUPT, /* 964 */
    GMAC34_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 965 */
    GMAC34_GMACWRAPPER_GMAC_VLAN_TYPE, /* 966 */
    GMAC34_GMAC_PCS_CONFIG1, /* 967 */
    GMAC34_GMAC_PCS_CONFIG2, /* 968 */
    GMAC34_GMAC_PRBS_CFG, /* 969 */
    GMAC34_GMAC_PRBS_ERR_CNT, /* 970 */
    GMAC34_GMAC_8_B10B_ERR_CNT, /* 971 */
    GMAC34_GMAC_PCS_STATUS, /* 972 */
    GMAC34_GMAC_PCS_SOFT_RST, /* 973 */
    GMAC34_GMAC_CLK_DIVIDER, /* 974 */
    GMAC34_GMAC_OAM_TEST_MASTER_CFG, /* 975 */
    GMAC34_GMAC_OAM_TEST_SLAVE_CFG, /* 976 */
    GMAC34_GMAC_PTP_EN, /* 977 */
    GMAC34_GMAC_PTP_STATUS, /* 978 */
    GMAC35_GMACWRAPPER_GMAC_MAC_MODE, /* 979 */
    GMAC35_GMACWRAPPER_GMAC_TX_CTRL, /* 980 */
    GMAC35_GMACWRAPPER_GMAC_RX_CTRL, /* 981 */
    GMAC35_GMACWRAPPER_GMAC_PRE_LENGTH, /* 982 */
    GMAC35_GMACWRAPPER_GMAC_PKT_LENGTH, /* 983 */
    GMAC35_GMACWRAPPER_GMAC_INTERRUPT, /* 984 */
    GMAC35_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 985 */
    GMAC35_GMACWRAPPER_GMAC_VLAN_TYPE, /* 986 */
    GMAC35_GMAC_PCS_CONFIG1, /* 987 */
    GMAC35_GMAC_PCS_CONFIG2, /* 988 */
    GMAC35_GMAC_PRBS_CFG, /* 989 */
    GMAC35_GMAC_PRBS_ERR_CNT, /* 990 */
    GMAC35_GMAC_8_B10B_ERR_CNT, /* 991 */
    GMAC35_GMAC_PCS_STATUS, /* 992 */
    GMAC35_GMAC_PCS_SOFT_RST, /* 993 */
    GMAC35_GMAC_CLK_DIVIDER, /* 994 */
    GMAC35_GMAC_OAM_TEST_MASTER_CFG, /* 995 */
    GMAC35_GMAC_OAM_TEST_SLAVE_CFG, /* 996 */
    GMAC35_GMAC_PTP_EN, /* 997 */
    GMAC35_GMAC_PTP_STATUS, /* 998 */
    GMAC36_GMACWRAPPER_GMAC_MAC_MODE, /* 999 */
    GMAC36_GMACWRAPPER_GMAC_TX_CTRL, /* 1000 */
    GMAC36_GMACWRAPPER_GMAC_RX_CTRL, /* 1001 */
    GMAC36_GMACWRAPPER_GMAC_PRE_LENGTH, /* 1002 */
    GMAC36_GMACWRAPPER_GMAC_PKT_LENGTH, /* 1003 */
    GMAC36_GMACWRAPPER_GMAC_INTERRUPT, /* 1004 */
    GMAC36_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 1005 */
    GMAC36_GMACWRAPPER_GMAC_VLAN_TYPE, /* 1006 */
    GMAC36_GMAC_PCS_CONFIG1, /* 1007 */
    GMAC36_GMAC_PCS_CONFIG2, /* 1008 */
    GMAC36_GMAC_PRBS_CFG, /* 1009 */
    GMAC36_GMAC_PRBS_ERR_CNT, /* 1010 */
    GMAC36_GMAC_8_B10B_ERR_CNT, /* 1011 */
    GMAC36_GMAC_PCS_STATUS, /* 1012 */
    GMAC36_GMAC_PCS_SOFT_RST, /* 1013 */
    GMAC36_GMAC_CLK_DIVIDER, /* 1014 */
    GMAC36_GMAC_OAM_TEST_MASTER_CFG, /* 1015 */
    GMAC36_GMAC_OAM_TEST_SLAVE_CFG, /* 1016 */
    GMAC36_GMAC_PTP_EN, /* 1017 */
    GMAC36_GMAC_PTP_STATUS, /* 1018 */
    GMAC37_GMACWRAPPER_GMAC_MAC_MODE, /* 1019 */
    GMAC37_GMACWRAPPER_GMAC_TX_CTRL, /* 1020 */
    GMAC37_GMACWRAPPER_GMAC_RX_CTRL, /* 1021 */
    GMAC37_GMACWRAPPER_GMAC_PRE_LENGTH, /* 1022 */
    GMAC37_GMACWRAPPER_GMAC_PKT_LENGTH, /* 1023 */
    GMAC37_GMACWRAPPER_GMAC_INTERRUPT, /* 1024 */
    GMAC37_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 1025 */
    GMAC37_GMACWRAPPER_GMAC_VLAN_TYPE, /* 1026 */
    GMAC37_GMAC_PCS_CONFIG1, /* 1027 */
    GMAC37_GMAC_PCS_CONFIG2, /* 1028 */
    GMAC37_GMAC_PRBS_CFG, /* 1029 */
    GMAC37_GMAC_PRBS_ERR_CNT, /* 1030 */
    GMAC37_GMAC_8_B10B_ERR_CNT, /* 1031 */
    GMAC37_GMAC_PCS_STATUS, /* 1032 */
    GMAC37_GMAC_PCS_SOFT_RST, /* 1033 */
    GMAC37_GMAC_CLK_DIVIDER, /* 1034 */
    GMAC37_GMAC_OAM_TEST_MASTER_CFG, /* 1035 */
    GMAC37_GMAC_OAM_TEST_SLAVE_CFG, /* 1036 */
    GMAC37_GMAC_PTP_EN, /* 1037 */
    GMAC37_GMAC_PTP_STATUS, /* 1038 */
    GMAC38_GMACWRAPPER_GMAC_MAC_MODE, /* 1039 */
    GMAC38_GMACWRAPPER_GMAC_TX_CTRL, /* 1040 */
    GMAC38_GMACWRAPPER_GMAC_RX_CTRL, /* 1041 */
    GMAC38_GMACWRAPPER_GMAC_PRE_LENGTH, /* 1042 */
    GMAC38_GMACWRAPPER_GMAC_PKT_LENGTH, /* 1043 */
    GMAC38_GMACWRAPPER_GMAC_INTERRUPT, /* 1044 */
    GMAC38_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 1045 */
    GMAC38_GMACWRAPPER_GMAC_VLAN_TYPE, /* 1046 */
    GMAC38_GMAC_PCS_CONFIG1, /* 1047 */
    GMAC38_GMAC_PCS_CONFIG2, /* 1048 */
    GMAC38_GMAC_PRBS_CFG, /* 1049 */
    GMAC38_GMAC_PRBS_ERR_CNT, /* 1050 */
    GMAC38_GMAC_8_B10B_ERR_CNT, /* 1051 */
    GMAC38_GMAC_PCS_STATUS, /* 1052 */
    GMAC38_GMAC_PCS_SOFT_RST, /* 1053 */
    GMAC38_GMAC_CLK_DIVIDER, /* 1054 */
    GMAC38_GMAC_OAM_TEST_MASTER_CFG, /* 1055 */
    GMAC38_GMAC_OAM_TEST_SLAVE_CFG, /* 1056 */
    GMAC38_GMAC_PTP_EN, /* 1057 */
    GMAC38_GMAC_PTP_STATUS, /* 1058 */
    GMAC39_GMACWRAPPER_GMAC_MAC_MODE, /* 1059 */
    GMAC39_GMACWRAPPER_GMAC_TX_CTRL, /* 1060 */
    GMAC39_GMACWRAPPER_GMAC_RX_CTRL, /* 1061 */
    GMAC39_GMACWRAPPER_GMAC_PRE_LENGTH, /* 1062 */
    GMAC39_GMACWRAPPER_GMAC_PKT_LENGTH, /* 1063 */
    GMAC39_GMACWRAPPER_GMAC_INTERRUPT, /* 1064 */
    GMAC39_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 1065 */
    GMAC39_GMACWRAPPER_GMAC_VLAN_TYPE, /* 1066 */
    GMAC39_GMAC_PCS_CONFIG1, /* 1067 */
    GMAC39_GMAC_PCS_CONFIG2, /* 1068 */
    GMAC39_GMAC_PRBS_CFG, /* 1069 */
    GMAC39_GMAC_PRBS_ERR_CNT, /* 1070 */
    GMAC39_GMAC_8_B10B_ERR_CNT, /* 1071 */
    GMAC39_GMAC_PCS_STATUS, /* 1072 */
    GMAC39_GMAC_PCS_SOFT_RST, /* 1073 */
    GMAC39_GMAC_CLK_DIVIDER, /* 1074 */
    GMAC39_GMAC_OAM_TEST_MASTER_CFG, /* 1075 */
    GMAC39_GMAC_OAM_TEST_SLAVE_CFG, /* 1076 */
    GMAC39_GMAC_PTP_EN, /* 1077 */
    GMAC39_GMAC_PTP_STATUS, /* 1078 */
    GMAC40_GMACWRAPPER_GMAC_MAC_MODE, /* 1079 */
    GMAC40_GMACWRAPPER_GMAC_TX_CTRL, /* 1080 */
    GMAC40_GMACWRAPPER_GMAC_RX_CTRL, /* 1081 */
    GMAC40_GMACWRAPPER_GMAC_PRE_LENGTH, /* 1082 */
    GMAC40_GMACWRAPPER_GMAC_PKT_LENGTH, /* 1083 */
    GMAC40_GMACWRAPPER_GMAC_INTERRUPT, /* 1084 */
    GMAC40_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 1085 */
    GMAC40_GMACWRAPPER_GMAC_VLAN_TYPE, /* 1086 */
    GMAC40_GMAC_PCS_CONFIG1, /* 1087 */
    GMAC40_GMAC_PCS_CONFIG2, /* 1088 */
    GMAC40_GMAC_PRBS_CFG, /* 1089 */
    GMAC40_GMAC_PRBS_ERR_CNT, /* 1090 */
    GMAC40_GMAC_8_B10B_ERR_CNT, /* 1091 */
    GMAC40_GMAC_PCS_STATUS, /* 1092 */
    GMAC40_GMAC_PCS_SOFT_RST, /* 1093 */
    GMAC40_GMAC_CLK_DIVIDER, /* 1094 */
    GMAC40_GMAC_OAM_TEST_MASTER_CFG, /* 1095 */
    GMAC40_GMAC_OAM_TEST_SLAVE_CFG, /* 1096 */
    GMAC40_GMAC_PTP_EN, /* 1097 */
    GMAC40_GMAC_PTP_STATUS, /* 1098 */
    GMAC41_GMACWRAPPER_GMAC_MAC_MODE, /* 1099 */
    GMAC41_GMACWRAPPER_GMAC_TX_CTRL, /* 1100 */
    GMAC41_GMACWRAPPER_GMAC_RX_CTRL, /* 1101 */
    GMAC41_GMACWRAPPER_GMAC_PRE_LENGTH, /* 1102 */
    GMAC41_GMACWRAPPER_GMAC_PKT_LENGTH, /* 1103 */
    GMAC41_GMACWRAPPER_GMAC_INTERRUPT, /* 1104 */
    GMAC41_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 1105 */
    GMAC41_GMACWRAPPER_GMAC_VLAN_TYPE, /* 1106 */
    GMAC41_GMAC_PCS_CONFIG1, /* 1107 */
    GMAC41_GMAC_PCS_CONFIG2, /* 1108 */
    GMAC41_GMAC_PRBS_CFG, /* 1109 */
    GMAC41_GMAC_PRBS_ERR_CNT, /* 1110 */
    GMAC41_GMAC_8_B10B_ERR_CNT, /* 1111 */
    GMAC41_GMAC_PCS_STATUS, /* 1112 */
    GMAC41_GMAC_PCS_SOFT_RST, /* 1113 */
    GMAC41_GMAC_CLK_DIVIDER, /* 1114 */
    GMAC41_GMAC_OAM_TEST_MASTER_CFG, /* 1115 */
    GMAC41_GMAC_OAM_TEST_SLAVE_CFG, /* 1116 */
    GMAC41_GMAC_PTP_EN, /* 1117 */
    GMAC41_GMAC_PTP_STATUS, /* 1118 */
    GMAC42_GMACWRAPPER_GMAC_MAC_MODE, /* 1119 */
    GMAC42_GMACWRAPPER_GMAC_TX_CTRL, /* 1120 */
    GMAC42_GMACWRAPPER_GMAC_RX_CTRL, /* 1121 */
    GMAC42_GMACWRAPPER_GMAC_PRE_LENGTH, /* 1122 */
    GMAC42_GMACWRAPPER_GMAC_PKT_LENGTH, /* 1123 */
    GMAC42_GMACWRAPPER_GMAC_INTERRUPT, /* 1124 */
    GMAC42_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 1125 */
    GMAC42_GMACWRAPPER_GMAC_VLAN_TYPE, /* 1126 */
    GMAC42_GMAC_PCS_CONFIG1, /* 1127 */
    GMAC42_GMAC_PCS_CONFIG2, /* 1128 */
    GMAC42_GMAC_PRBS_CFG, /* 1129 */
    GMAC42_GMAC_PRBS_ERR_CNT, /* 1130 */
    GMAC42_GMAC_8_B10B_ERR_CNT, /* 1131 */
    GMAC42_GMAC_PCS_STATUS, /* 1132 */
    GMAC42_GMAC_PCS_SOFT_RST, /* 1133 */
    GMAC42_GMAC_CLK_DIVIDER, /* 1134 */
    GMAC42_GMAC_OAM_TEST_MASTER_CFG, /* 1135 */
    GMAC42_GMAC_OAM_TEST_SLAVE_CFG, /* 1136 */
    GMAC42_GMAC_PTP_EN, /* 1137 */
    GMAC42_GMAC_PTP_STATUS, /* 1138 */
    GMAC43_GMACWRAPPER_GMAC_MAC_MODE, /* 1139 */
    GMAC43_GMACWRAPPER_GMAC_TX_CTRL, /* 1140 */
    GMAC43_GMACWRAPPER_GMAC_RX_CTRL, /* 1141 */
    GMAC43_GMACWRAPPER_GMAC_PRE_LENGTH, /* 1142 */
    GMAC43_GMACWRAPPER_GMAC_PKT_LENGTH, /* 1143 */
    GMAC43_GMACWRAPPER_GMAC_INTERRUPT, /* 1144 */
    GMAC43_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 1145 */
    GMAC43_GMACWRAPPER_GMAC_VLAN_TYPE, /* 1146 */
    GMAC43_GMAC_PCS_CONFIG1, /* 1147 */
    GMAC43_GMAC_PCS_CONFIG2, /* 1148 */
    GMAC43_GMAC_PRBS_CFG, /* 1149 */
    GMAC43_GMAC_PRBS_ERR_CNT, /* 1150 */
    GMAC43_GMAC_8_B10B_ERR_CNT, /* 1151 */
    GMAC43_GMAC_PCS_STATUS, /* 1152 */
    GMAC43_GMAC_PCS_SOFT_RST, /* 1153 */
    GMAC43_GMAC_CLK_DIVIDER, /* 1154 */
    GMAC43_GMAC_OAM_TEST_MASTER_CFG, /* 1155 */
    GMAC43_GMAC_OAM_TEST_SLAVE_CFG, /* 1156 */
    GMAC43_GMAC_PTP_EN, /* 1157 */
    GMAC43_GMAC_PTP_STATUS, /* 1158 */
    GMAC44_GMACWRAPPER_GMAC_MAC_MODE, /* 1159 */
    GMAC44_GMACWRAPPER_GMAC_TX_CTRL, /* 1160 */
    GMAC44_GMACWRAPPER_GMAC_RX_CTRL, /* 1161 */
    GMAC44_GMACWRAPPER_GMAC_PRE_LENGTH, /* 1162 */
    GMAC44_GMACWRAPPER_GMAC_PKT_LENGTH, /* 1163 */
    GMAC44_GMACWRAPPER_GMAC_INTERRUPT, /* 1164 */
    GMAC44_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 1165 */
    GMAC44_GMACWRAPPER_GMAC_VLAN_TYPE, /* 1166 */
    GMAC44_GMAC_PCS_CONFIG1, /* 1167 */
    GMAC44_GMAC_PCS_CONFIG2, /* 1168 */
    GMAC44_GMAC_PRBS_CFG, /* 1169 */
    GMAC44_GMAC_PRBS_ERR_CNT, /* 1170 */
    GMAC44_GMAC_8_B10B_ERR_CNT, /* 1171 */
    GMAC44_GMAC_PCS_STATUS, /* 1172 */
    GMAC44_GMAC_PCS_SOFT_RST, /* 1173 */
    GMAC44_GMAC_CLK_DIVIDER, /* 1174 */
    GMAC44_GMAC_OAM_TEST_MASTER_CFG, /* 1175 */
    GMAC44_GMAC_OAM_TEST_SLAVE_CFG, /* 1176 */
    GMAC44_GMAC_PTP_EN, /* 1177 */
    GMAC44_GMAC_PTP_STATUS, /* 1178 */
    GMAC45_GMACWRAPPER_GMAC_MAC_MODE, /* 1179 */
    GMAC45_GMACWRAPPER_GMAC_TX_CTRL, /* 1180 */
    GMAC45_GMACWRAPPER_GMAC_RX_CTRL, /* 1181 */
    GMAC45_GMACWRAPPER_GMAC_PRE_LENGTH, /* 1182 */
    GMAC45_GMACWRAPPER_GMAC_PKT_LENGTH, /* 1183 */
    GMAC45_GMACWRAPPER_GMAC_INTERRUPT, /* 1184 */
    GMAC45_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 1185 */
    GMAC45_GMACWRAPPER_GMAC_VLAN_TYPE, /* 1186 */
    GMAC45_GMAC_PCS_CONFIG1, /* 1187 */
    GMAC45_GMAC_PCS_CONFIG2, /* 1188 */
    GMAC45_GMAC_PRBS_CFG, /* 1189 */
    GMAC45_GMAC_PRBS_ERR_CNT, /* 1190 */
    GMAC45_GMAC_8_B10B_ERR_CNT, /* 1191 */
    GMAC45_GMAC_PCS_STATUS, /* 1192 */
    GMAC45_GMAC_PCS_SOFT_RST, /* 1193 */
    GMAC45_GMAC_CLK_DIVIDER, /* 1194 */
    GMAC45_GMAC_OAM_TEST_MASTER_CFG, /* 1195 */
    GMAC45_GMAC_OAM_TEST_SLAVE_CFG, /* 1196 */
    GMAC45_GMAC_PTP_EN, /* 1197 */
    GMAC45_GMAC_PTP_STATUS, /* 1198 */
    GMAC46_GMACWRAPPER_GMAC_MAC_MODE, /* 1199 */
    GMAC46_GMACWRAPPER_GMAC_TX_CTRL, /* 1200 */
    GMAC46_GMACWRAPPER_GMAC_RX_CTRL, /* 1201 */
    GMAC46_GMACWRAPPER_GMAC_PRE_LENGTH, /* 1202 */
    GMAC46_GMACWRAPPER_GMAC_PKT_LENGTH, /* 1203 */
    GMAC46_GMACWRAPPER_GMAC_INTERRUPT, /* 1204 */
    GMAC46_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 1205 */
    GMAC46_GMACWRAPPER_GMAC_VLAN_TYPE, /* 1206 */
    GMAC46_GMAC_PCS_CONFIG1, /* 1207 */
    GMAC46_GMAC_PCS_CONFIG2, /* 1208 */
    GMAC46_GMAC_PRBS_CFG, /* 1209 */
    GMAC46_GMAC_PRBS_ERR_CNT, /* 1210 */
    GMAC46_GMAC_8_B10B_ERR_CNT, /* 1211 */
    GMAC46_GMAC_PCS_STATUS, /* 1212 */
    GMAC46_GMAC_PCS_SOFT_RST, /* 1213 */
    GMAC46_GMAC_CLK_DIVIDER, /* 1214 */
    GMAC46_GMAC_OAM_TEST_MASTER_CFG, /* 1215 */
    GMAC46_GMAC_OAM_TEST_SLAVE_CFG, /* 1216 */
    GMAC46_GMAC_PTP_EN, /* 1217 */
    GMAC46_GMAC_PTP_STATUS, /* 1218 */
    GMAC47_GMACWRAPPER_GMAC_MAC_MODE, /* 1219 */
    GMAC47_GMACWRAPPER_GMAC_TX_CTRL, /* 1220 */
    GMAC47_GMACWRAPPER_GMAC_RX_CTRL, /* 1221 */
    GMAC47_GMACWRAPPER_GMAC_PRE_LENGTH, /* 1222 */
    GMAC47_GMACWRAPPER_GMAC_PKT_LENGTH, /* 1223 */
    GMAC47_GMACWRAPPER_GMAC_INTERRUPT, /* 1224 */
    GMAC47_GMACWRAPPER_GMAC_PAUSE_CTRL, /* 1225 */
    GMAC47_GMACWRAPPER_GMAC_VLAN_TYPE, /* 1226 */
    GMAC47_GMAC_PCS_CONFIG1, /* 1227 */
    GMAC47_GMAC_PCS_CONFIG2, /* 1228 */
    GMAC47_GMAC_PRBS_CFG, /* 1229 */
    GMAC47_GMAC_PRBS_ERR_CNT, /* 1230 */
    GMAC47_GMAC_8_B10B_ERR_CNT, /* 1231 */
    GMAC47_GMAC_PCS_STATUS, /* 1232 */
    GMAC47_GMAC_PCS_SOFT_RST, /* 1233 */
    GMAC47_GMAC_CLK_DIVIDER, /* 1234 */
    GMAC47_GMAC_OAM_TEST_MASTER_CFG, /* 1235 */
    GMAC47_GMAC_OAM_TEST_SLAVE_CFG, /* 1236 */
    GMAC47_GMAC_PTP_EN, /* 1237 */
    GMAC47_GMAC_PTP_STATUS, /* 1238 */
    HASH_DS_CTL_LOOKUP_CTL, /* 1239 */
    HASH_DS_CTL_INTERRUPT_FATAL, /* 1240 */
    HASH_DS_CTL_PARITY_RECORD, /* 1241 */
    HASH_DS_CTL_STATS, /* 1242 */
    HASH_DS_CTL_INIT_CTL, /* 1243 */
    HASH_DS_CTL_MISC_CTL, /* 1244 */
    HASH_DS_CTL_CPU_KEY_REQ, /* 1245 */
    HASH_DS_CTL_CPU_KEY_STATUS, /* 1246 */
    SUP_IF_CONTROL, /* 1247 */
    SUP_IF_PARITY_ERROR, /* 1248 */
    DEVICE_ID, /* 1249 */
    PLL_LOCK_OUT, /* 1250 */
    PLL_LOCK_DBG, /* 1251 */
    RESET_INT_RELATED, /* 1252 */
    FATAL_INTR0_VALUE_SET, /* 1253 */
    FATAL_INTR0_VALUE_RESET, /* 1254 */
    FATAL_INTR0_MASK_SET, /* 1255 */
    FATAL_INTR0_MASK_RESET, /* 1256 */
    FATAL_INTR1_VALUE_SET, /* 1257 */
    FATAL_INTR1_VALUE_RESET, /* 1258 */
    FATAL_INTR1_MASK_SET, /* 1259 */
    FATAL_INTR1_MASK_RESET, /* 1260 */
    FATAL_INTR2_VALUE_SET, /* 1261 */
    FATAL_INTR2_VALUE_RESET, /* 1262 */
    FATAL_INTR2_MASK_SET, /* 1263 */
    FATAL_INTR2_MASK_RESET, /* 1264 */
    FATAL_INTR3_VALUE_SET, /* 1265 */
    FATAL_INTR3_VALUE_RESET, /* 1266 */
    FATAL_INTR3_MASK_SET, /* 1267 */
    FATAL_INTR3_MASK_RESET, /* 1268 */
    HUMBERSUP_NORMAL_INTR_VALUE_SET, /* 1269 */
    HUMBERSUP_NORMAL_INTR_VALUE_RESET, /* 1270 */
    HUMBERSUP_NORMAL_INTR_MASK_SET, /* 1271 */
    HUMBERSUP_NORMAL_INTR_MASK_RESET, /* 1272 */
    CORE_PLL_CONTROL, /* 1273 */
    HSS4G_PLL_CONTROL, /* 1274 */
    HSS6G_PLL_CONTROL, /* 1275 */
    DDR_PLL_CONTROL, /* 1276 */
    TCAM_PLL_CONTROL, /* 1277 */
    FABRIC_SYN_CLK_CONTROL, /* 1278 */
    HUMBER_INTR_ENABLE, /* 1279 */
    CLK_DBG_RST, /* 1280 */
    HSS_ACCESS_PARAMETER, /* 1281 */
    HSS_ACCESS, /* 1282 */
    HSS_WRITE_DATA, /* 1283 */
    HSS_READ_DATA, /* 1284 */
    HSS_F0_TX_MON, /* 1285 */
    HSS_F0_RX_MON, /* 1286 */
    HSS_F0_TX_CTL, /* 1287 */
    HSS_F0_RX_CTL, /* 1288 */
    HSS_N0_MON, /* 1289 */
    HSS_N1_MON, /* 1290 */
    HSS_N2_MON, /* 1291 */
    HSS_N3_MON, /* 1292 */
    HSS_N4_MON, /* 1293 */
    HSS_N5_MON, /* 1294 */
    HSS_N0_CTL, /* 1295 */
    HSS_N1_CTL, /* 1296 */
    HSS_N2_CTL, /* 1297 */
    HSS_N3_CTL, /* 1298 */
    HSS_N4_CTL, /* 1299 */
    HSS_N5_CTL, /* 1300 */
    QDR_MPMI_CTL, /* 1301 */
    DDR_MPMI_CTL, /* 1302 */
    TCAM_MPMI_CTL, /* 1303 */
    MAC_LED_CTL, /* 1304 */
    XGMAC_SELECT_CTL, /* 1305 */
    FABRIC_SELECT_CTL, /* 1306 */
    MISC_MAC_CLK_CTL, /* 1307 */
    ENABLE_RAM1X_CLK_CTL, /* 1308 */
    HASH_KEY_SELECT, /* 1309 */
    MDIO_IN_SELECT, /* 1310 */
    DDR_DL_CTL, /* 1311 */
    QDR_DL_CTL, /* 1312 */
    DL_MON, /* 1313 */
    SGMAC_USE4G_CORE_CTL, /* 1314 */
    GLOBAL_GATED_CLK_CTL, /* 1315 */
    MODULE_GATED_CLK_CTL, /* 1316 */
    ZCNTL_CTL, /* 1317 */
    SYNC_ETHERNET_CFG0, /* 1318 */
    SYNC_ETHERNET_SELECT0, /* 1319 */
    SYNC_ETHERNET_MON0, /* 1320 */
    SYNC_ETHERNET_CFG1, /* 1321 */
    SYNC_ETHERNET_SELECT1, /* 1322 */
    SYNC_ETHERNET_MON1, /* 1323 */
    TIME_OUT_INFO, /* 1324 */
    TIME_OUT_HAPPEN, /* 1325 */
    IPE_AGING_FIFO_RAM, /* 1326 */
    IPE_AGING_CTL, /* 1327 */
    IPE_AGING_STATUS, /* 1328 */
    IPE_AGING_STATUS_MASK, /* 1329 */
    IPE_AGING_INTR_VALUE_SET, /* 1330 */
    IPE_AGING_INTR_VALUE_RESET, /* 1331 */
    IPE_AGING_INTR_MASK_SET, /* 1332 */
    IPE_AGING_INTR_MASK_RESET, /* 1333 */
    IPE_AGING_INIT, /* 1334 */
    IPE_AGING_INIT_DONE, /* 1335 */
    IPEAGING_NORMAL_INTR_VALUE_SET, /* 1336 */
    IPEAGING_NORMAL_INTR_VALUE_RESET, /* 1337 */
    IPEAGING_NORMAL_INTR_MASK_SET, /* 1338 */
    IPEAGING_NORMAL_INTR_MASK_RESET, /* 1339 */
    IPE_AGING_FIFO_DEPTH, /* 1340 */
    IPE_FORWARD_DRAIN_ENABLE, /* 1341 */
    IPE_FORWARD_CREDIT_VALUE_CFG, /* 1342 */
    IPE_FORWARD_THRD_CFG, /* 1343 */
    IPE_FORWARD_STATS, /* 1344 */
    IPE_FORWARD_INTERRUPT, /* 1345 */
    IPE_FORWARD_CTL, /* 1346 */
    IPE_FORWARD_SGMAC_CTL, /* 1347 */
    IPE_FORWARD_APS_BRIDGE_TABLE_PARITY_FAIL_RECORD, /* 1348 */
    IPE_FORWARD_APS_SELECT_TABLE_PARITY_FAIL_RECORD, /* 1349 */
    IPE_FORWARD_FWD_EXT_TABLE_PARITY_FAIL_RECORD, /* 1350 */
    IPE_FORWARD_SEQUENCE_NUMBER_TABLE_PARITY_FAIL_RECORD, /* 1351 */
    IPE_HDR_ADJ_DRAIN_ENABLE, /* 1352 */
    IPE_HDR_ADJ_MODE_CTL, /* 1353 */
    IPE_HDR_ADJ_SGMAC_CTL, /* 1354 */
    IPE_HDR_ADJ_CTL, /* 1355 */
    IPE_HDR_ADJ_VLAN_PTR, /* 1356 */
    IPE_HDR_ADJ_EXP_MAP_TABLE, /* 1357 */
    IPE_HDR_ADJ_PHY_PORT_MUX_CTL, /* 1358 */
    IPE_HDR_ADJ_MISC_CTL, /* 1359 */
    IPE_HDR_ADJ_FIFO_THRD, /* 1360 */
    IPE_HDR_ADJ_INTERRUPT, /* 1361 */
    IPE_HDR_ADJ_RANDOM_SEED_LOAD, /* 1362 */
    IPE_HDR_ADJ_STATS, /* 1363 */
    IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL, /* 1364 */
    IPE_HDR_ADJ_PARITY_FAIL_RECORD, /* 1365 */
    IPE_HDR_ADJ_DISABLE_CRC_UPD, /* 1366 */
    IPE_HDR_ADJ_WRR_WEIGHT, /* 1367 */
    IPE_HDR_ADJ_ADDR_FREE_FIFO_INIT_DONE, /* 1368 */
    IPE_HDR_ADJ_CMPC_RES_WORD_RAM_INIT, /* 1369 */
    IPE_HDR_ADJ_CREDIT_USED, /* 1370 */
    IPE_INTF_MAPPER_INTERRUPT0, /* 1371 */
    IPE_INTF_MAPPER_INTERRUPT1, /* 1372 */
    INTF_MAPPER_CONFIG, /* 1373 */
    IPE_INTF_MAPPER_INIT, /* 1374 */
    IPE_INTF_MAPPER_INIT_DONE, /* 1375 */
    IPE_DS_VLAN_CTL, /* 1376 */
    IPE_INTF_MAPPER_CTL, /* 1377 */
    IPE_USER_ID_CTL, /* 1378 */
    IPE_ROUTER_MAC_CTL, /* 1379 */
    IPE_INTF_MAPPER_MIN_PKT_LENGTH, /* 1380 */
    IPE_INTF_MAPPER_MAX_PKT_LENGTH, /* 1381 */
    IPE_INTF_MAPPER_THRESHOLD, /* 1382 */
    IPE_BPDU_ESCAPE_CTL, /* 1383 */
    IPE_BPDU_PROTOCOL_ESCAPE_CAM, /* 1384 */
    IPE_BPDU_PROTOCOL_ESCAPE_CAM2, /* 1385 */
    IPE_BPDU_PROTOCOL_ESCAPE_CAM3, /* 1386 */
    IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT, /* 1387 */
    IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2, /* 1388 */
    IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3, /* 1389 */
    IPE_INTF_MAPPER_RX_DEBUG, /* 1390 */
    IPE_INTF_MAPPER_TX_DEBUG, /* 1391 */
    IPE_INTF_MAPPER_TCAM_ARB_STATS, /* 1392 */
    IPE_INTF_MAPPER_TB_INFO_STATS, /* 1393 */
    IPE_INTF_MAPPER_SHARED_DS_STATS, /* 1394 */
    IPE_INTF_MAPPER_DS_LINK_AGGREGATE_GROUP_STATS, /* 1395 */
    IPE_INTF_MAPPER_PARITY_FAIL_RECORD, /* 1396 */
    IPE_LOOKUP_INTERRUPT, /* 1397 */
    IPE_PKT_PROC_CREDIT, /* 1398 */
    IPE_DUAL_INDEX_ORDER, /* 1399 */
    IPE_PKT_PROC_CREDIT_CFG, /* 1400 */
    IPE_LOOKUP_DRAIN_ENABLE, /* 1401 */
    IPE_LOOKUP_CUR_STATE_MACHINE, /* 1402 */
    IPE_LOOKUP_PARITY_FAIL_ADDR, /* 1403 */
    IPE_LOOKUP_CTL, /* 1404 */
    IPE_LOOKUP_RESULT_CTL, /* 1405 */
    IPE_LOOKUP_DEBUG_STATS, /* 1406 */
    IPE_HASH_LOOKUP_RESULT_CTL, /* 1407 */
    IPE_IPV4_MCAST_FORCE_ROUTE, /* 1408 */
    IPE_IPV6_MCAST_FORCE_ROUTE, /* 1409 */
    INTERRUPT, /* 1410 */
    INTERRUPT_NORMAL, /* 1411 */
    IPE_PKT_PROC_PARITY_ENABLE, /* 1412 */
    IPE_PKT_PROC_DRAIN_ENABLE, /* 1413 */
    IPE_PKT_PROC_FORWARD_CREDIT, /* 1414 */
    IPE_PKT_PROC_INIT, /* 1415 */
    IPE_ACL_QOS_RAND_SEED_LOAD, /* 1416 */
    IPE_ACL_QOS_CTL, /* 1417 */
    IPE_LEARNING_CACHE_VALID, /* 1418 */
    IPE_ROUTE_CTL, /* 1419 */
    IPE_BRIDGE_CTL, /* 1420 */
    IPE_BRIDGE_STORM_CTL, /* 1421 */
    IPE_CLASSIFICATION_CTL, /* 1422 */
    IPE_CLASSIFICATION_PHB_OFFSET_TABLE, /* 1423 */
    IPE_ROUTE_MARTIAN_ADDR, /* 1424 */
    IPE_CLASSIFICATION_PATH_MAP_TABLE, /* 1425 */
    IPE_MPLS_CTL, /* 1426 */
    IPE_IPG_CTL, /* 1427 */
    IPE_EXCEPTION3_CTL, /* 1428 */
    IPE_EXCEPTION3_CAM, /* 1429 */
    IPE_EXCEPTION3_CAM_RESULT, /* 1430 */
    IPE_EXCEPTION3_CAM2, /* 1431 */
    IPE_EXCEPTION3_CAM2_RESULT, /* 1432 */
    IPE_PKT_PROC_DISCARD_SRC, /* 1433 */
    IPE_STORM_CTL_UPDATE_CNT, /* 1434 */
    IPE_PKT_PROC_INPUT_PKT_INFO_CNT, /* 1435 */
    IPE_PKT_PROC_INPUT_PAR_RESULT_CNT, /* 1436 */
    IPE_PKT_PROC_INPUT_TRIG_CNT, /* 1437 */
    IPE_PKT_PROC_INPUT_TB_INFO_DS_CNT, /* 1438 */
    IPE_PKT_PROC_INPUT_POLICING_RESULT_CNT, /* 1439 */
    IPE_PKT_PROC_INPUT_FORWARD_DONE_CNT, /* 1440 */
    IPE_PKT_PROC_OUTPUT_POLICING_REQ_CNT, /* 1441 */
    IPE_PKT_PROC_OUTPUT_CLA_RESULT_CNT, /* 1442 */
    IPE_PKT_PROC_OUTPUT_RESULT_CNT, /* 1443 */
    IPE_PKT_PROC_OUTPUT_PKT_PROC_DONE_CNT, /* 1444 */
    IPE_PKT_PROC_DROP_FROM_FORMER_CNT, /* 1445 */
    IPE_PKT_PROC_DROP_IN_LOOKUP_CNT, /* 1446 */
    IPE_PKT_PROC_DROP_IN_EXPAND_CNT, /* 1447 */
    IPE_PKT_PROC_DROP_IN_ACL_CNT, /* 1448 */
    IPE_PKT_PROC_DROP_IN_QOS_CNT, /* 1449 */
    IPE_PKT_PROC_DROP_IN_ROUTING_CNT, /* 1450 */
    IPE_PKT_PROC_DROP_IN_BRIDGE_CNT, /* 1451 */
    IPE_PKT_PROC_DROP_IN_LEARN_CNT, /* 1452 */
    IPE_PKT_PROC_DROP_IN_STORM_CTL_CNT, /* 1453 */
    IPE_PKT_PROC_DROP_IN_MPLS_CNT, /* 1454 */
    IPE_PKT_PROC_PARITY_FAIL_RECORD, /* 1455 */
    IPE_STATS_CTL_IPE_PHB_INTF, /* 1456 */
    IPE_STATS_INIT_IPE_PHB_INTF, /* 1457 */
    IPE_STATS_INIT_DONE_IPE_PHB_INTF, /* 1458 */
    IPE_STATS_CTL_IPE_OVERALL_FWD, /* 1459 */
    IPE_STATS_INIT_IPE_OVERALL_FWD, /* 1460 */
    IPE_STATS_INIT_DONE_IPE_OVERALL_FWD, /* 1461 */
    IPE_STATS_INTR_VALUE_SET, /* 1462 */
    IPE_STATS_INTR_VALUE_RESET, /* 1463 */
    IPE_STATS_INTR_MASK_SET, /* 1464 */
    IPE_STATS_INTR_MASK_RESET, /* 1465 */
    IPE_STATS_DEBUG_STATS, /* 1466 */
    IPE_STATS_CTL_IPE_PORT_LOG, /* 1467 */
    IPE_STATS_INIT_IPE_PORT_LOG, /* 1468 */
    IPE_STATS_INIT_DONE_IPE_PORT_LOG, /* 1469 */
    MAC_MUX_CALENDAR, /* 1470 */
    MAC_MUX_WALKER, /* 1471 */
    MAC_MUX_STAT_SEL, /* 1472 */
    MAC_MUX_DEBUG_STATS, /* 1473 */
    MUX_AGG0_INTERRUPT_FATAL, /* 1474 */
    MUX_AGG1_INTERRUPT_FATAL, /* 1475 */
    MUX_AGG2_INTERRUPT_FATAL, /* 1476 */
    MUX_AGG3_INTERRUPT_FATAL, /* 1477 */
    MUX_AGG_PARITY_ENABLE, /* 1478 */
    MET_FIFO_CTL, /* 1479 */
    MET_FIFO_FORCE_USE_RCD_RAM, /* 1480 */
    MET_FIFO_WRR_CTL, /* 1481 */
    MET_FIFO_INPUT_FIFO_THRESHOLD, /* 1482 */
    MET_FIFO_START_PTR, /* 1483 */
    MET_FIFO_END_PTR, /* 1484 */
    MET_FIFO_INPUT_FIFO_DEPTH, /* 1485 */
    MET_FIFO_INIT, /* 1486 */
    MET_FIFO_INIT_DONE, /* 1487 */
    MET_FIFO_MAX_INIT_CNT, /* 1488 */
    MET_FIFO_MCAST_ENABLE, /* 1489 */
    MET_FIFO_MSG_CNT, /* 1490 */
    MET_FIFO_WR_PTR, /* 1491 */
    MET_FIFO_RD_PTR, /* 1492 */
    MET_FIFO_WRR_WEIGHT_CNT, /* 1493 */
    MET_FIFO_PENDING_MCAST_CNT, /* 1494 */
    MET_FIFO_UPDATE_RCD_ERROR_SPOT, /* 1495 */
    MET_FIFO_EN_QUE_CREDIT, /* 1496 */
    MET_FIFO_TB_INFO_ARB_CREDIT, /* 1497 */
    MET_FIFOQ_MGR_CREDIT, /* 1498 */
    MET_FIFO_PARITY_ENABLE, /* 1499 */
    MET_FIFOQ_WRITE_RCD_UPD_FIFO_THRD, /* 1500 */
    MET_FIFO_DRAIN_ENABLE, /* 1501 */
    MET_FIFO_WRR_WT_CFG, /* 1502 */
    MET_FIFO_WRR_WT, /* 1503 */
    MET_FIFO_RD_CUR_STATE_MACHINE, /* 1504 */
    MET_FIFO_INPUT_EN_QUE_MSG_STATS, /* 1505 */
    MET_FIFO_OUTPUT_EN_QUE_MSG_STATS, /* 1506 */
    MET_FIFO_INPUTQ_WRITE_RCD_UPDATE_STATS, /* 1507 */
    MET_FIFO_OUTPUT_FREE_BUF_MSG_STATS, /* 1508 */
    MET_FIFO_OUTPUT_TB_INFO_REQ_STATS, /* 1509 */
    MET_FIFO_INPUT_TB_INFO_ARB_DONE_STATS, /* 1510 */
    MET_FIFO_INPUT_TB_INFO_RD_VALID_STATS, /* 1511 */
    MET_FIFO_INPUTQ_WRITE_MET_FIFO_DONE_STATS, /* 1512 */
    MET_FIFO_OUTPUT_RCD_DONE_STATS, /* 1513 */
    MET_FIFO_OUTPUT_ENQUE_DISCARD_STATS, /* 1514 */
    MET_FIFO_OUTPUT_FREE_BUF_CNT, /* 1515 */
    MET_FIFO_OUTPUT_MET_FIFO_BUF_CNT, /* 1516 */
    MET_FIFO_INPUT_UPD_BUF_CNT, /* 1517 */
    MET_FIFO_INPUT_BUF_STORE_BUF_CNT, /* 1518 */
    MET_FIFO_INPUT_UCAST_MSG_CNT, /* 1519 */
    MET_FIFO_INPUT_MCAST_MSG_CNT, /* 1520 */
    MET_FIFO_OUTPUT_UCAST_MSG_CNT, /* 1521 */
    MET_FIFO_OUTPUT_MCAST_MSG_CNT, /* 1522 */
    MET_FIFO_ECC_CTL, /* 1523 */
    MET_FIFO_ECC_ERROR_STATS, /* 1524 */
    MET_FIFO_MET_ENTRY_ECC_DISCARD_CNT, /* 1525 */
    MET_FIFO_PARITY_FAIL_RECORD, /* 1526 */
    MET_FIFO_INTERRUPT, /* 1527 */
    NET_RX_DRAIN_ENABLE, /* 1528 */
    NET_RX_CTL, /* 1529 */
    NET_RX_FREE_LIST_INIT, /* 1530 */
    NET_RX_FREE_LIST_CTL, /* 1531 */
    NET_RX_MAX_PKT_SIZE, /* 1532 */
    NET_RX_MIN_PKT_SIZE, /* 1533 */
    NET_RX_MAX_PKT_SIZE_SELECT, /* 1534 */
    NET_RX_MIN_PKT_SIZE_SELECT, /* 1535 */
    NET_RX_CHANNEL_DROP_THRESHOLD, /* 1536 */
    NET_RX_CHANNEL_DROP_THRESHOLD_SELECT, /* 1537 */
    NET_RX_CHANNEL_BUFFER_COUNT, /* 1538 */
    NET_RX_DEBUG_STATS, /* 1539 */
    NET_RX_CHANNEL_STAT_SELECT, /* 1540 */
    NET_RX_CHANNEL_INFO_CTL, /* 1541 */
    NET_RX_BUFFER_SIZE, /* 1542 */
    NET_RX_BUFFER_COUNT, /* 1543 */
    NET_RX_BUFFER_ALMOST_FULL_THRESHOLD, /* 1544 */
    NET_RX_BUFFER_FULL_THRESHOLD, /* 1545 */
    NET_RX_INTERRUPT, /* 1546 */
    NET_RX_BPDU_CTL, /* 1547 */
    NET_RX_FAIR_DROP_CTL, /* 1548 */
    NET_RX_STATE, /* 1549 */
    NET_RX_RESERVED_MAC_DA_CTL, /* 1550 */
    NET_RX_BPDU_STATS, /* 1551 */
    NET_RX_PRE_FETCH_FIFO_DEPTH, /* 1552 */
    NET_RX_PARITY_FAIL_RECORD, /* 1553 */
    NET_TX_INTERRUPT, /* 1554 */
    NET_TX_CHANNEL_EN, /* 1555 */
    NET_TX_CHANNEL_TX_EN, /* 1556 */
    NET_TX_INIT, /* 1557 */
    NET_TX_INIT_DONE, /* 1558 */
    NET_TX_PKT_MEM_SEGMENT, /* 1559 */
    NET_TX_PARITY_ENABLE, /* 1560 */
    NET_TX_STAT_SEL, /* 1561 */
    NET_TX_CFG_MAX_CHAN_ID, /* 1562 */
    NET_TX_XGMAC_ALTERNATIVE_EN, /* 1563 */
    NET_TXE_LOOP_STALL_RECORD, /* 1564 */
    NET_TX_EPE_STALL_EN, /* 1565 */
    NET_TX_STALL_THRD, /* 1566 */
    NET_TX_STALL_RECORD, /* 1567 */
    NET_TX_PARITY_FAIL_RECORD, /* 1568 */
    NET_TX_PKT_AUTO_GEN_CONFIG, /* 1569 */
    NET_TX_PKT_AUTO_GEN_BURST_CNT, /* 1570 */
    NET_TX_PKT_AUTO_GEN_DATA, /* 1571 */
    NET_TX_CAL_CTL, /* 1572 */
    NET_TX_FR_STATS, /* 1573 */
    NET_TX_FR_EPE_DATA_UNIT_STATS, /* 1574 */
    NET_TX_DROP_STATS, /* 1575 */
    NET_TX_PKT_MEM_ACCESS_STATS, /* 1576 */
    NET_TX_TO_NET_STATS, /* 1577 */
    NET_TX_TO_NET_DATA_UNIT_STATS, /* 1578 */
    NET_TX_TOE_LOOP_STATS, /* 1579 */
    NET_TX_SILENT_DROP_STATS, /* 1580 */
    NET_TX_LOG_PKT_STATS, /* 1581 */
    NET_TX_CREDIT_RETURN_STATS, /* 1582 */
    OAM_HDR_EDIT_CTL, /* 1583 */
    OAM_HDR_EDIT_DRAIN_ENABLE, /* 1584 */
    OAM_HDR_EDIT_MISC_CFIG, /* 1585 */
    OAM_HDR_EDIT_DEBUG_STATS, /* 1586 */
    OAM_FWD_CTL, /* 1587 */
    OAM_FWD_MISC_CFG, /* 1588 */
    OAM_FWD_DRAIN_ENABLE, /* 1589 */
    OAM_FWD_BS_WRR_WEIGHT, /* 1590 */
    OAM_FWD_CPU_WRR_WEIGHT, /* 1591 */
    OAM_FWD_DEBUG_STATS, /* 1592 */
    OAM_FWD_INTERRUPT_FATAL, /* 1593 */
    OAM_FWD_CREDIT_USED, /* 1594 */
    OAM_LOOKUP_INTERRUPT, /* 1595 */
    OAM_LOOKUP_CREDIT_CONFIG, /* 1596 */
    OAM_LOOKUP_DRAIN_ENABLE_CONFIG, /* 1597 */
    OAM_LOOKUP_CTL, /* 1598 */
    OAM_LOOKUP_RESULT_CTL, /* 1599 */
    OAM_HASH_LOOKUP_CTL, /* 1600 */
    OAM_HASH_LOOKUP_RESULT_CTL, /* 1601 */
    OAM_LKUP_PARITY_FAIL_RECORD, /* 1602 */
    OAM_LKUP_THRESHOLD_CFG, /* 1603 */
    OAM_RX_STATS, /* 1604 */
    OAM_TX_STATS, /* 1605 */
    OAM_LOOKUP_STATS, /* 1606 */
    OAM_HDR_ADJUST_CTL, /* 1607 */
    OAM_HDR_ADJUST_DRAIN_ENABLE, /* 1608 */
    OAM_HDR_ADJUST_MISC_CFG, /* 1609 */
    OAM_HDR_ADJUST_CREDIT_USED, /* 1610 */
    OAM_PARSER_PACKET_TYPE_TABLE, /* 1611 */
    OAM_PARSER_ETHER_CTL, /* 1612 */
    OAM_PARSER_LAYER2_PROTOCOL_CAM_VALID, /* 1613 */
    OAM_PARSER_LAYER2_PROTOCOL_CAM, /* 1614 */
    OAM_PARSER_MAX_TLV_NUM, /* 1615 */
    OAM_PARSER_DEBUG_STATS, /* 1616 */
    OAM_PARSER_INTERRUPT_FATAL, /* 1617 */
    OAM_RX_PROC_ETHER_CTL, /* 1618 */
    OAM_RX_PROC_MISC_CTL, /* 1619 */
    OAM_RX_PROC_CREDIT_USED, /* 1620 */
    OAM_RX_PROC_DEBUG_STATS, /* 1621 */
    OAMPROC_OAM_UPD_CTL, /* 1622 */
    OAMPROC_OAM_UPD_STATUS, /* 1623 */
    OAMPROC_OAM_UPD_CCI_CTL, /* 1624 */
    OAMPROC_OAM_UPD_APS_CTL, /* 1625 */
    OAMPROC_OAM_UPD_DEBUG_STATS, /* 1626 */
    OAM_TX_PROC_ETHER_CTL, /* 1627 */
    OAM_TX_PROC_ETHER_MAC, /* 1628 */
    OAM_TX_PROC_ETHER_SEND_ID, /* 1629 */
    OAM_TX_PROC_PRIORITY_MAP, /* 1630 */
    OAM_TX_PROC_MISC_CTL, /* 1631 */
    OAM_TX_PROC_CREDIT_USED, /* 1632 */
    OAM_TX_PROC_DEBUG_STATS, /* 1633 */
    OAM_ERR_CACHE_VALID, /* 1634 */
    OAM_ERR_CACHE_DEBUG_STATS, /* 1635 */
    OAM_CPU_ACCESS_DS_MP_CTL, /* 1636 */
    OAM_PROC_LOCKED_ADDR_ENTRY_VALID, /* 1637 */
    OAM_PROC_INTERRUPT_NORMAL, /* 1638 */
    OAM_PROC_INTERRUPT_FATAL, /* 1639 */
    OAM_PROC_PARITY_FAIL_RECORD, /* 1640 */
    OAMPROC_OAM_PROC_CFG_ERR_RECORD, /* 1641 */
    OAM_PROC_DS_INIT, /* 1642 */
    PARSER_PBB_CTL, /* 1643 */
    PARSER_PACKET_TYPE_TABLE, /* 1644 */
    PARSER_ETHERNET_CTL, /* 1645 */
    PARSER_LAYER2_PROTOCOL_CAM_VALID, /* 1646 */
    PARSER_LAYER2_PROTOCOL_CAM, /* 1647 */
    PARSER_LAYER2_FLEX_CTL, /* 1648 */
    PARSER_MPLS_CTL, /* 1649 */
    PARSER_IP_HASH_CTL, /* 1650 */
    PARSER_IPV6_CTL, /* 1651 */
    PARSER_LAYER3_FLEX_CTL, /* 1652 */
    PARSER_LAYER3_PROTOCOL_CAM_VALID, /* 1653 */
    PARSER_LAYER3_PROTOCOL_CAM, /* 1654 */
    PARSER_APPLICATION_CAM, /* 1655 */
    PARSER_L4_HASH_CTL, /* 1656 */
    PARSER_LAYER4_FLAG_OP_CTL, /* 1657 */
    PARSER_LAYER4_PORT_OP_SEL, /* 1658 */
    PARSER_LAYER4_PORT_OP_CTL, /* 1659 */
    PARSER_UDP_APP_OP_CTL, /* 1660 */
    PARSER_LAYER4_LENGTH_OP_CTL, /* 1661 */
    PARSER_LAYER4_FLEX_CTL, /* 1662 */
    PARSER_LAYER4_PTP_CTL, /* 1663 */
    PARSER_INTERRUPT, /* 1664 */
    PARSER_DEBUG, /* 1665 */
    PARSER_STATE, /* 1666 */
    PB_CTL_INTERRUPT, /* 1667 */
    PB_CTL_INIT, /* 1668 */
    PB_CTL_INIT_DONE, /* 1669 */
    PB_CTL_PAGE_ADDRESS, /* 1670 */
    PB_CTL_REFRESH_INTERVAL, /* 1671 */
    PB_CTL_REFRESH_ENABLE, /* 1672 */
    PB_CTL_WEIGHT_CFG, /* 1673 */
    PB_CTL_BANK_OFFSET_SEL, /* 1674 */
    PB_CTL_INPUT_STATS, /* 1675 */
    PB_CTL_OUTPUT_STATS, /* 1676 */
    PB_CTL_REQUEST_HOLD_STATS, /* 1677 */
    PCI_VENDOR_ID, /* 1678 */
    PCI_CMD, /* 1679 */
    PCI_REV_ID, /* 1680 */
    PCI_HEADER_TYPE, /* 1681 */
    PCI_BASE_ADDR, /* 1682 */
    PCI_SUBSYSTEM_VENDOR_ID, /* 1683 */
    PCI_SM, /* 1684 */
    POLICING_CTRL0, /* 1685 */
    POLICING_CTRL1, /* 1686 */
    POLICING_DS_POLICER_ACCESS, /* 1687 */
    POLICING_DS_POLICER_WR00, /* 1688 */
    POLICING_DS_POLICER_WR01, /* 1689 */
    POLICING_DS_POLICER_WR02, /* 1690 */
    POLICING_DS_POLICER_WR03, /* 1691 */
    POLICING_DS_POLICER_RD00, /* 1692 */
    POLICING_DS_POLICER_RD01, /* 1693 */
    POLICING_DS_POLICER_RD02, /* 1694 */
    POLICING_DS_POLICER_RD03, /* 1695 */
    POLICING_IPE_EPE_FIFO_THRD, /* 1696 */
    POLICING_EXT_BASE_PTR, /* 1697 */
    POLICING_STATS_CONFIRM_BASE_PTR, /* 1698 */
    POLICING_STATS_NOT_CONFIRM_BASE_PTR, /* 1699 */
    POLICING_INTR0_VALUE_SET, /* 1700 */
    POLICING_INTR0_VALUE_RESET, /* 1701 */
    POLICING_INTR0_MASK_SET, /* 1702 */
    POLICING_INTR0_MASK_RESET, /* 1703 */
    POLICING_INTR1_VALUE_SET, /* 1704 */
    POLICING_INTR1_VALUE_RESET, /* 1705 */
    POLICING_INTR1_MASK_SET, /* 1706 */
    POLICING_INTR1_MASK_RESET, /* 1707 */
    POLICING_CFG_RD_CREDIT, /* 1708 */
    POLICING_RUNNING_RD_CREDIT, /* 1709 */
    POLICING_CFG_WR_CREDIT, /* 1710 */
    POLICING_RUNNING_WR_CREDIT, /* 1711 */
    POLICING_CACHE_CLEAR, /* 1712 */
    POLICING_HIERARCHY_EN, /* 1713 */
    POLICING_PENDING_CREDIT, /* 1714 */
    PTP_FRC_CTL, /* 1715 */
    PTP_FRC, /* 1716 */
    PTP_QUANTA, /* 1717 */
    PTP_DRIFT_ADJUST, /* 1718 */
    PTP_OFFSET_ADJUST, /* 1719 */
    PTP_MAC_TX_CAPTURE_TS_CTL, /* 1720 */
    PTP_MAC_TX_CAPTURE_TS_STATUS, /* 1721 */
    PTP_MAC_TX_CAPTURE_TS, /* 1722 */
    PTP_SYNC_INTF_CFG, /* 1723 */
    PTP_SYNC_INTF_HALF_PERIOD, /* 1724 */
    PTP_SYNC_INTF_TOGGLE_TIME, /* 1725 */
    PTP_SYNC_INTF_HEART_BEAT_CFG, /* 1726 */
    PTP_SYNC_INTF_INPUT_TS, /* 1727 */
    PTP_SYNC_INTF_CAPTURE_CTL, /* 1728 */
    PTP_SYNC_INTF_CAPTURE_FRC_TS, /* 1729 */
    PTP_SYNC_INTF_CAPTURE_ADJ_FRC_TS, /* 1730 */
    PTP_INTERRUPT, /* 1731 */
    PTP_MAC_RX_CAPTURE_TS, /* 1732 */
    QDR_ARB_INTERRUPT, /* 1733 */
    QDR_ARB_DEBUG_STATS, /* 1734 */
    QDR_CTL_CFG, /* 1735 */
    QDR_PARITY_ERROR_COUNT, /* 1736 */
    QDR_BIST_CONTROL, /* 1737 */
    QDR_BIST_POINTERS, /* 1738 */
    QDR_CAPTURE_RESULT, /* 1739 */
    QDR_ADR_MATCH_MASK, /* 1740 */
    QDR_ADR_MATCH_VALUE, /* 1741 */
    QDR_INIT_CTL, /* 1742 */
    QDR_CTL_REQ_FIFO_THRESHOLD, /* 1743 */
    QDR_CTL_INTERRUPT, /* 1744 */
    QDR_CTL_PARITY_FAIL_RECORD, /* 1745 */
    Q_MGR_ENQ_INTERRUPT, /* 1746 */
    Q_MGR_ENQ_CTL, /* 1747 */
    Q_MGR_ENQ_INIT, /* 1748 */
    Q_MGR_ENQ_INIT_DONE, /* 1749 */
    Q_MGR_ETHERNET_IPG, /* 1750 */
    Q_MGR_RAND_SEED_LOAD, /* 1751 */
    Q_MGR_ENQ_QUEUE_ID_MAX_NUM, /* 1752 */
    Q_MGR_ENQ_QUE_NUM_FIFO_CREDIT, /* 1753 */
    QMGRENQ_Q_MGR_ENQ_RCD_UPD_CREDIT, /* 1754 */
    Q_MGR_ENQ_TABLE_RAM_CREDIT, /* 1755 */
    Q_MGR_ENQ_PARITY_ENABLE, /* 1756 */
    Q_MGR_ENQ_DRAIN_ENABLE, /* 1757 */
    Q_MGR_QUE_DROP_STATS_BASE, /* 1758 */
    Q_MGR_ENQ_RAND_SEED_LOAD_FORCE_DROP, /* 1759 */
    Q_MGR_LENGTH_ADJUST, /* 1760 */
    Q_MGR_ENQ_CRITICAL_PKT_CTL, /* 1761 */
    Q_MGR_EGRESS_RESRC_MGR, /* 1762 */
    Q_MGR_SHARED_QUE_ENTRY_CNT, /* 1763 */
    Q_MGR_RESERVED_CHANNEL_RANGE, /* 1764 */
    Q_MGR_QWRITE_CTL, /* 1765 */
    Q_MGR_QUEUE_ID_MON, /* 1766 */
    Q_MGR_ENQ_DEBUG_STATS, /* 1767 */
    Q_MGR_ENQUEUE_STATS, /* 1768 */
    Q_MGR_ENQ_PARITY_FAIL_RECORD, /* 1769 */
    Q_MGRQ_HASH_CAM_CTL, /* 1770 */
    Q_MGRQ_WRITE_SGMAC_CTL, /* 1771 */
    Q_HASH_LOOKUP_RESULT_CTL, /* 1772 */
    Q_MGR_HASH_LOOKUP_STATS, /* 1773 */
    Q_MGR_LINK_LIST_INTERRUPT, /* 1774 */
    Q_MGR_FREE_LIST_STATUS, /* 1775 */
    Q_MGR_FREE_LIST_MAX_NUM, /* 1776 */
    QMGRLINKLIST_Q_MGR_QUEUE_ID_MAX_NUM, /* 1777 */
    Q_MGR_INIT, /* 1778 */
    Q_MGR_INIT_DONE, /* 1779 */
    Q_MGR_FREE_LIST_FIFO_CREDIT, /* 1780 */
    Q_MGR_LINK_LIST_PARITY_ENABLE, /* 1781 */
    Q_MGR_DEBUG_STATS, /* 1782 */
    Q_MGR_LINK_LIST_ECC_CTRL, /* 1783 */
    Q_MGR_LINK_LIST_ECC_ERROR_STATS, /* 1784 */
    Q_MGR_LINK_LIST_PARITY_FAIL_RECORD, /* 1785 */
    Q_MGR_SCH_INTERRUPT, /* 1786 */
    Q_MGR_SCH_INIT, /* 1787 */
    Q_MGR_SCH_INIT_DONE, /* 1788 */
    QMGRSCH_Q_MGR_QUEUE_ID_MAX_NUM, /* 1789 */
    Q_MGR_SCH_PARITY_ENABLE, /* 1790 */
    Q_MGR_QUE_DEQ_STATS_BASE, /* 1791 */
    Q_MGR_SCH_SP_PATCH_EN, /* 1792 */
    Q_MGR_QUEUE_SHAPE_CTL, /* 1793 */
    Q_MGR_GROUP_SHAPE_CTL, /* 1794 */
    Q_MGR_SCH_DEBUG_STATS, /* 1795 */
    Q_MGR_SCH_PARITY_FAIL_RECORD, /* 1796 */
    Q_MGR_SUB_CH_INTERRUPT, /* 1797 */
    Q_MGR_SUB_CH_INIT, /* 1798 */
    Q_MGR_SUB_CH_INIT_DONE, /* 1799 */
    Q_MGR_SUB_CH_SHAPE_CTL, /* 1800 */
    Q_MGR_NETWORK_DRAIN_EN_CFG, /* 1801 */
    Q_MGR_FABRIC_DRAIN_EN_CFG, /* 1802 */
    Q_MGR_MISC_DRAIN_EN_CFG, /* 1803 */
    Q_MGR_QDR_ARB_CREDIT, /* 1804 */
    Q_MGR_TRACK_FIFO_CREDIT, /* 1805 */
    Q_MGR_SUB_CH_PARITY_ENABLE, /* 1806 */
    Q_MGR_INTERFACE_WRR_WEIGHT_CFG, /* 1807 */
    Q_MGR_MISC_INTERFACE_WRR_WEIGHT_CFG, /* 1808 */
    Q_MGRI_LOOP_OUT_PROFILE_WRR_WEIGHT_CFG, /* 1809 */
    Q_MGR_CPU_OUT_PROFILE_WRR_WEIGHT_CFG, /* 1810 */
    Q_MGR_OAM_OUT_PROFILE_WRR_WEIGHT_CFG, /* 1811 */
    Q_MGRE_LOOP_OUTP_WRR_WEIGHT_CFG, /* 1812 */
    Q_MGR_SUB_CH_BW_MON, /* 1813 */
    Q_MGR_CH_SHAPE_STATE, /* 1814 */
    Q_MGR_SUB_CH_DEBUG_STATS, /* 1815 */
    Q_MGR_TABLE_QUE_ENTRY_INTERRUPT, /* 1816 */
    Q_MGR_TABLE_ECC_CTRL, /* 1817 */
    Q_MGR_TABLE_PARITY_CTRL, /* 1818 */
    QUE_ENTRY_READ_FAIL_RECORD, /* 1819 */
    Q_MGR_TABLE_QUE_ENTRY_DEBUG_STATS, /* 1820 */
    Q_MGR_TABLE_ECC_ERROR_STATS, /* 1821 */
    QUADMACAPP0_QUAD_MAC_APP_INTERRUPT_FATAL, /* 1822 */
    QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU1, /* 1823 */
    QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU2, /* 1824 */
    QUADMACAPP0_QUAD_MAC_APP_DOT1Q_DELTA_BYTES, /* 1825 */
    QUADMACAPP0_QUAD_MAC_APP_INIT, /* 1826 */
    QUADMACAPP0_QUAD_MAC_APP_INIT_DONE, /* 1827 */
    QUADMACAPP0_QUAD_MAC_APP_STATS_UPDATE_CTRL, /* 1828 */
    QUADMACAPP0_QUAD_MAC_APP_PARITY_ENABLE, /* 1829 */
    QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE, /* 1830 */
    QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP, /* 1831 */
    QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP, /* 1832 */
    QUADMACAPP0_QUAD_MAC_APP_MAX_INIT_CNT, /* 1833 */
    QUADMACAPP0_QUAD_MAC_APP_PAUSE_FRAME_CTL, /* 1834 */
    QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_MASK_OUT, /* 1835 */
    QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_INV, /* 1836 */
    QUADMACAPP0_QUAD_MAC_APP_CRC_STRIP, /* 1837 */
    QUADMACAPP0_QUAD_MAC_APP_TP_ID, /* 1838 */
    QUADMACAPP0_QUAD_MAC_APP_BUF_STORE_STALL_MASK, /* 1839 */
    QUADMACAPP0_QUAD_MAC_APP_KEEP_BAY_HDR, /* 1840 */
    QUADMACAPP0_QUAD_MAC_APP_STALL_RECORD, /* 1841 */
    QUADMACAPP0_QUAD_MAC_APP_PAUSE_TIMER_OUT, /* 1842 */
    QUADMACAPP0_QUAD_MAC_APP_VLAN_CTRL, /* 1843 */
    QUADMACAPP0_QUAD_MAC_APP_CUR_TX_STATE_MACHINE, /* 1844 */
    QUADMACAPP0_QUAD_MAC_APP_STAT_SEL, /* 1845 */
    QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS, /* 1846 */
    QUADMACAPP10_QUAD_MAC_APP_INTERRUPT_FATAL, /* 1847 */
    QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU1, /* 1848 */
    QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU2, /* 1849 */
    QUADMACAPP10_QUAD_MAC_APP_DOT1Q_DELTA_BYTES, /* 1850 */
    QUADMACAPP10_QUAD_MAC_APP_INIT, /* 1851 */
    QUADMACAPP10_QUAD_MAC_APP_INIT_DONE, /* 1852 */
    QUADMACAPP10_QUAD_MAC_APP_STATS_UPDATE_CTRL, /* 1853 */
    QUADMACAPP10_QUAD_MAC_APP_PARITY_ENABLE, /* 1854 */
    QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE, /* 1855 */
    QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP, /* 1856 */
    QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP, /* 1857 */
    QUADMACAPP10_QUAD_MAC_APP_MAX_INIT_CNT, /* 1858 */
    QUADMACAPP10_QUAD_MAC_APP_PAUSE_FRAME_CTL, /* 1859 */
    QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_MASK_OUT, /* 1860 */
    QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_INV, /* 1861 */
    QUADMACAPP10_QUAD_MAC_APP_CRC_STRIP, /* 1862 */
    QUADMACAPP10_QUAD_MAC_APP_TP_ID, /* 1863 */
    QUADMACAPP10_QUAD_MAC_APP_BUF_STORE_STALL_MASK, /* 1864 */
    QUADMACAPP10_QUAD_MAC_APP_KEEP_BAY_HDR, /* 1865 */
    QUADMACAPP10_QUAD_MAC_APP_STALL_RECORD, /* 1866 */
    QUADMACAPP10_QUAD_MAC_APP_PAUSE_TIMER_OUT, /* 1867 */
    QUADMACAPP10_QUAD_MAC_APP_VLAN_CTRL, /* 1868 */
    QUADMACAPP10_QUAD_MAC_APP_CUR_TX_STATE_MACHINE, /* 1869 */
    QUADMACAPP10_QUAD_MAC_APP_STAT_SEL, /* 1870 */
    QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS, /* 1871 */
    QUADMACAPP11_QUAD_MAC_APP_INTERRUPT_FATAL, /* 1872 */
    QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU1, /* 1873 */
    QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU2, /* 1874 */
    QUADMACAPP11_QUAD_MAC_APP_DOT1Q_DELTA_BYTES, /* 1875 */
    QUADMACAPP11_QUAD_MAC_APP_INIT, /* 1876 */
    QUADMACAPP11_QUAD_MAC_APP_INIT_DONE, /* 1877 */
    QUADMACAPP11_QUAD_MAC_APP_STATS_UPDATE_CTRL, /* 1878 */
    QUADMACAPP11_QUAD_MAC_APP_PARITY_ENABLE, /* 1879 */
    QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE, /* 1880 */
    QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP, /* 1881 */
    QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP, /* 1882 */
    QUADMACAPP11_QUAD_MAC_APP_MAX_INIT_CNT, /* 1883 */
    QUADMACAPP11_QUAD_MAC_APP_PAUSE_FRAME_CTL, /* 1884 */
    QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_MASK_OUT, /* 1885 */
    QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_INV, /* 1886 */
    QUADMACAPP11_QUAD_MAC_APP_CRC_STRIP, /* 1887 */
    QUADMACAPP11_QUAD_MAC_APP_TP_ID, /* 1888 */
    QUADMACAPP11_QUAD_MAC_APP_BUF_STORE_STALL_MASK, /* 1889 */
    QUADMACAPP11_QUAD_MAC_APP_KEEP_BAY_HDR, /* 1890 */
    QUADMACAPP11_QUAD_MAC_APP_STALL_RECORD, /* 1891 */
    QUADMACAPP11_QUAD_MAC_APP_PAUSE_TIMER_OUT, /* 1892 */
    QUADMACAPP11_QUAD_MAC_APP_VLAN_CTRL, /* 1893 */
    QUADMACAPP11_QUAD_MAC_APP_CUR_TX_STATE_MACHINE, /* 1894 */
    QUADMACAPP11_QUAD_MAC_APP_STAT_SEL, /* 1895 */
    QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS, /* 1896 */
    QUADMACAPP1_QUAD_MAC_APP_INTERRUPT_FATAL, /* 1897 */
    QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU1, /* 1898 */
    QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU2, /* 1899 */
    QUADMACAPP1_QUAD_MAC_APP_DOT1Q_DELTA_BYTES, /* 1900 */
    QUADMACAPP1_QUAD_MAC_APP_INIT, /* 1901 */
    QUADMACAPP1_QUAD_MAC_APP_INIT_DONE, /* 1902 */
    QUADMACAPP1_QUAD_MAC_APP_STATS_UPDATE_CTRL, /* 1903 */
    QUADMACAPP1_QUAD_MAC_APP_PARITY_ENABLE, /* 1904 */
    QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE, /* 1905 */
    QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP, /* 1906 */
    QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP, /* 1907 */
    QUADMACAPP1_QUAD_MAC_APP_MAX_INIT_CNT, /* 1908 */
    QUADMACAPP1_QUAD_MAC_APP_PAUSE_FRAME_CTL, /* 1909 */
    QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_MASK_OUT, /* 1910 */
    QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_INV, /* 1911 */
    QUADMACAPP1_QUAD_MAC_APP_CRC_STRIP, /* 1912 */
    QUADMACAPP1_QUAD_MAC_APP_TP_ID, /* 1913 */
    QUADMACAPP1_QUAD_MAC_APP_BUF_STORE_STALL_MASK, /* 1914 */
    QUADMACAPP1_QUAD_MAC_APP_KEEP_BAY_HDR, /* 1915 */
    QUADMACAPP1_QUAD_MAC_APP_STALL_RECORD, /* 1916 */
    QUADMACAPP1_QUAD_MAC_APP_PAUSE_TIMER_OUT, /* 1917 */
    QUADMACAPP1_QUAD_MAC_APP_VLAN_CTRL, /* 1918 */
    QUADMACAPP1_QUAD_MAC_APP_CUR_TX_STATE_MACHINE, /* 1919 */
    QUADMACAPP1_QUAD_MAC_APP_STAT_SEL, /* 1920 */
    QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS, /* 1921 */
    QUADMACAPP2_QUAD_MAC_APP_INTERRUPT_FATAL, /* 1922 */
    QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU1, /* 1923 */
    QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU2, /* 1924 */
    QUADMACAPP2_QUAD_MAC_APP_DOT1Q_DELTA_BYTES, /* 1925 */
    QUADMACAPP2_QUAD_MAC_APP_INIT, /* 1926 */
    QUADMACAPP2_QUAD_MAC_APP_INIT_DONE, /* 1927 */
    QUADMACAPP2_QUAD_MAC_APP_STATS_UPDATE_CTRL, /* 1928 */
    QUADMACAPP2_QUAD_MAC_APP_PARITY_ENABLE, /* 1929 */
    QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE, /* 1930 */
    QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP, /* 1931 */
    QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP, /* 1932 */
    QUADMACAPP2_QUAD_MAC_APP_MAX_INIT_CNT, /* 1933 */
    QUADMACAPP2_QUAD_MAC_APP_PAUSE_FRAME_CTL, /* 1934 */
    QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_MASK_OUT, /* 1935 */
    QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_INV, /* 1936 */
    QUADMACAPP2_QUAD_MAC_APP_CRC_STRIP, /* 1937 */
    QUADMACAPP2_QUAD_MAC_APP_TP_ID, /* 1938 */
    QUADMACAPP2_QUAD_MAC_APP_BUF_STORE_STALL_MASK, /* 1939 */
    QUADMACAPP2_QUAD_MAC_APP_KEEP_BAY_HDR, /* 1940 */
    QUADMACAPP2_QUAD_MAC_APP_STALL_RECORD, /* 1941 */
    QUADMACAPP2_QUAD_MAC_APP_PAUSE_TIMER_OUT, /* 1942 */
    QUADMACAPP2_QUAD_MAC_APP_VLAN_CTRL, /* 1943 */
    QUADMACAPP2_QUAD_MAC_APP_CUR_TX_STATE_MACHINE, /* 1944 */
    QUADMACAPP2_QUAD_MAC_APP_STAT_SEL, /* 1945 */
    QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS, /* 1946 */
    QUADMACAPP3_QUAD_MAC_APP_INTERRUPT_FATAL, /* 1947 */
    QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU1, /* 1948 */
    QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU2, /* 1949 */
    QUADMACAPP3_QUAD_MAC_APP_DOT1Q_DELTA_BYTES, /* 1950 */
    QUADMACAPP3_QUAD_MAC_APP_INIT, /* 1951 */
    QUADMACAPP3_QUAD_MAC_APP_INIT_DONE, /* 1952 */
    QUADMACAPP3_QUAD_MAC_APP_STATS_UPDATE_CTRL, /* 1953 */
    QUADMACAPP3_QUAD_MAC_APP_PARITY_ENABLE, /* 1954 */
    QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE, /* 1955 */
    QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP, /* 1956 */
    QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP, /* 1957 */
    QUADMACAPP3_QUAD_MAC_APP_MAX_INIT_CNT, /* 1958 */
    QUADMACAPP3_QUAD_MAC_APP_PAUSE_FRAME_CTL, /* 1959 */
    QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_MASK_OUT, /* 1960 */
    QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_INV, /* 1961 */
    QUADMACAPP3_QUAD_MAC_APP_CRC_STRIP, /* 1962 */
    QUADMACAPP3_QUAD_MAC_APP_TP_ID, /* 1963 */
    QUADMACAPP3_QUAD_MAC_APP_BUF_STORE_STALL_MASK, /* 1964 */
    QUADMACAPP3_QUAD_MAC_APP_KEEP_BAY_HDR, /* 1965 */
    QUADMACAPP3_QUAD_MAC_APP_STALL_RECORD, /* 1966 */
    QUADMACAPP3_QUAD_MAC_APP_PAUSE_TIMER_OUT, /* 1967 */
    QUADMACAPP3_QUAD_MAC_APP_VLAN_CTRL, /* 1968 */
    QUADMACAPP3_QUAD_MAC_APP_CUR_TX_STATE_MACHINE, /* 1969 */
    QUADMACAPP3_QUAD_MAC_APP_STAT_SEL, /* 1970 */
    QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS, /* 1971 */
    QUADMACAPP4_QUAD_MAC_APP_INTERRUPT_FATAL, /* 1972 */
    QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU1, /* 1973 */
    QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU2, /* 1974 */
    QUADMACAPP4_QUAD_MAC_APP_DOT1Q_DELTA_BYTES, /* 1975 */
    QUADMACAPP4_QUAD_MAC_APP_INIT, /* 1976 */
    QUADMACAPP4_QUAD_MAC_APP_INIT_DONE, /* 1977 */
    QUADMACAPP4_QUAD_MAC_APP_STATS_UPDATE_CTRL, /* 1978 */
    QUADMACAPP4_QUAD_MAC_APP_PARITY_ENABLE, /* 1979 */
    QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE, /* 1980 */
    QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP, /* 1981 */
    QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP, /* 1982 */
    QUADMACAPP4_QUAD_MAC_APP_MAX_INIT_CNT, /* 1983 */
    QUADMACAPP4_QUAD_MAC_APP_PAUSE_FRAME_CTL, /* 1984 */
    QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_MASK_OUT, /* 1985 */
    QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_INV, /* 1986 */
    QUADMACAPP4_QUAD_MAC_APP_CRC_STRIP, /* 1987 */
    QUADMACAPP4_QUAD_MAC_APP_TP_ID, /* 1988 */
    QUADMACAPP4_QUAD_MAC_APP_BUF_STORE_STALL_MASK, /* 1989 */
    QUADMACAPP4_QUAD_MAC_APP_KEEP_BAY_HDR, /* 1990 */
    QUADMACAPP4_QUAD_MAC_APP_STALL_RECORD, /* 1991 */
    QUADMACAPP4_QUAD_MAC_APP_PAUSE_TIMER_OUT, /* 1992 */
    QUADMACAPP4_QUAD_MAC_APP_VLAN_CTRL, /* 1993 */
    QUADMACAPP4_QUAD_MAC_APP_CUR_TX_STATE_MACHINE, /* 1994 */
    QUADMACAPP4_QUAD_MAC_APP_STAT_SEL, /* 1995 */
    QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS, /* 1996 */
    QUADMACAPP5_QUAD_MAC_APP_INTERRUPT_FATAL, /* 1997 */
    QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU1, /* 1998 */
    QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU2, /* 1999 */
    QUADMACAPP5_QUAD_MAC_APP_DOT1Q_DELTA_BYTES, /* 2000 */
    QUADMACAPP5_QUAD_MAC_APP_INIT, /* 2001 */
    QUADMACAPP5_QUAD_MAC_APP_INIT_DONE, /* 2002 */
    QUADMACAPP5_QUAD_MAC_APP_STATS_UPDATE_CTRL, /* 2003 */
    QUADMACAPP5_QUAD_MAC_APP_PARITY_ENABLE, /* 2004 */
    QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE, /* 2005 */
    QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP, /* 2006 */
    QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP, /* 2007 */
    QUADMACAPP5_QUAD_MAC_APP_MAX_INIT_CNT, /* 2008 */
    QUADMACAPP5_QUAD_MAC_APP_PAUSE_FRAME_CTL, /* 2009 */
    QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_MASK_OUT, /* 2010 */
    QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_INV, /* 2011 */
    QUADMACAPP5_QUAD_MAC_APP_CRC_STRIP, /* 2012 */
    QUADMACAPP5_QUAD_MAC_APP_TP_ID, /* 2013 */
    QUADMACAPP5_QUAD_MAC_APP_BUF_STORE_STALL_MASK, /* 2014 */
    QUADMACAPP5_QUAD_MAC_APP_KEEP_BAY_HDR, /* 2015 */
    QUADMACAPP5_QUAD_MAC_APP_STALL_RECORD, /* 2016 */
    QUADMACAPP5_QUAD_MAC_APP_PAUSE_TIMER_OUT, /* 2017 */
    QUADMACAPP5_QUAD_MAC_APP_VLAN_CTRL, /* 2018 */
    QUADMACAPP5_QUAD_MAC_APP_CUR_TX_STATE_MACHINE, /* 2019 */
    QUADMACAPP5_QUAD_MAC_APP_STAT_SEL, /* 2020 */
    QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS, /* 2021 */
    QUADMACAPP6_QUAD_MAC_APP_INTERRUPT_FATAL, /* 2022 */
    QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU1, /* 2023 */
    QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU2, /* 2024 */
    QUADMACAPP6_QUAD_MAC_APP_DOT1Q_DELTA_BYTES, /* 2025 */
    QUADMACAPP6_QUAD_MAC_APP_INIT, /* 2026 */
    QUADMACAPP6_QUAD_MAC_APP_INIT_DONE, /* 2027 */
    QUADMACAPP6_QUAD_MAC_APP_STATS_UPDATE_CTRL, /* 2028 */
    QUADMACAPP6_QUAD_MAC_APP_PARITY_ENABLE, /* 2029 */
    QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE, /* 2030 */
    QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP, /* 2031 */
    QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP, /* 2032 */
    QUADMACAPP6_QUAD_MAC_APP_MAX_INIT_CNT, /* 2033 */
    QUADMACAPP6_QUAD_MAC_APP_PAUSE_FRAME_CTL, /* 2034 */
    QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_MASK_OUT, /* 2035 */
    QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_INV, /* 2036 */
    QUADMACAPP6_QUAD_MAC_APP_CRC_STRIP, /* 2037 */
    QUADMACAPP6_QUAD_MAC_APP_TP_ID, /* 2038 */
    QUADMACAPP6_QUAD_MAC_APP_BUF_STORE_STALL_MASK, /* 2039 */
    QUADMACAPP6_QUAD_MAC_APP_KEEP_BAY_HDR, /* 2040 */
    QUADMACAPP6_QUAD_MAC_APP_STALL_RECORD, /* 2041 */
    QUADMACAPP6_QUAD_MAC_APP_PAUSE_TIMER_OUT, /* 2042 */
    QUADMACAPP6_QUAD_MAC_APP_VLAN_CTRL, /* 2043 */
    QUADMACAPP6_QUAD_MAC_APP_CUR_TX_STATE_MACHINE, /* 2044 */
    QUADMACAPP6_QUAD_MAC_APP_STAT_SEL, /* 2045 */
    QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS, /* 2046 */
    QUADMACAPP7_QUAD_MAC_APP_INTERRUPT_FATAL, /* 2047 */
    QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU1, /* 2048 */
    QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU2, /* 2049 */
    QUADMACAPP7_QUAD_MAC_APP_DOT1Q_DELTA_BYTES, /* 2050 */
    QUADMACAPP7_QUAD_MAC_APP_INIT, /* 2051 */
    QUADMACAPP7_QUAD_MAC_APP_INIT_DONE, /* 2052 */
    QUADMACAPP7_QUAD_MAC_APP_STATS_UPDATE_CTRL, /* 2053 */
    QUADMACAPP7_QUAD_MAC_APP_PARITY_ENABLE, /* 2054 */
    QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE, /* 2055 */
    QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP, /* 2056 */
    QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP, /* 2057 */
    QUADMACAPP7_QUAD_MAC_APP_MAX_INIT_CNT, /* 2058 */
    QUADMACAPP7_QUAD_MAC_APP_PAUSE_FRAME_CTL, /* 2059 */
    QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_MASK_OUT, /* 2060 */
    QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_INV, /* 2061 */
    QUADMACAPP7_QUAD_MAC_APP_CRC_STRIP, /* 2062 */
    QUADMACAPP7_QUAD_MAC_APP_TP_ID, /* 2063 */
    QUADMACAPP7_QUAD_MAC_APP_BUF_STORE_STALL_MASK, /* 2064 */
    QUADMACAPP7_QUAD_MAC_APP_KEEP_BAY_HDR, /* 2065 */
    QUADMACAPP7_QUAD_MAC_APP_STALL_RECORD, /* 2066 */
    QUADMACAPP7_QUAD_MAC_APP_PAUSE_TIMER_OUT, /* 2067 */
    QUADMACAPP7_QUAD_MAC_APP_VLAN_CTRL, /* 2068 */
    QUADMACAPP7_QUAD_MAC_APP_CUR_TX_STATE_MACHINE, /* 2069 */
    QUADMACAPP7_QUAD_MAC_APP_STAT_SEL, /* 2070 */
    QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS, /* 2071 */
    QUADMACAPP8_QUAD_MAC_APP_INTERRUPT_FATAL, /* 2072 */
    QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU1, /* 2073 */
    QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU2, /* 2074 */
    QUADMACAPP8_QUAD_MAC_APP_DOT1Q_DELTA_BYTES, /* 2075 */
    QUADMACAPP8_QUAD_MAC_APP_INIT, /* 2076 */
    QUADMACAPP8_QUAD_MAC_APP_INIT_DONE, /* 2077 */
    QUADMACAPP8_QUAD_MAC_APP_STATS_UPDATE_CTRL, /* 2078 */
    QUADMACAPP8_QUAD_MAC_APP_PARITY_ENABLE, /* 2079 */
    QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE, /* 2080 */
    QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP, /* 2081 */
    QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP, /* 2082 */
    QUADMACAPP8_QUAD_MAC_APP_MAX_INIT_CNT, /* 2083 */
    QUADMACAPP8_QUAD_MAC_APP_PAUSE_FRAME_CTL, /* 2084 */
    QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_MASK_OUT, /* 2085 */
    QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_INV, /* 2086 */
    QUADMACAPP8_QUAD_MAC_APP_CRC_STRIP, /* 2087 */
    QUADMACAPP8_QUAD_MAC_APP_TP_ID, /* 2088 */
    QUADMACAPP8_QUAD_MAC_APP_BUF_STORE_STALL_MASK, /* 2089 */
    QUADMACAPP8_QUAD_MAC_APP_KEEP_BAY_HDR, /* 2090 */
    QUADMACAPP8_QUAD_MAC_APP_STALL_RECORD, /* 2091 */
    QUADMACAPP8_QUAD_MAC_APP_PAUSE_TIMER_OUT, /* 2092 */
    QUADMACAPP8_QUAD_MAC_APP_VLAN_CTRL, /* 2093 */
    QUADMACAPP8_QUAD_MAC_APP_CUR_TX_STATE_MACHINE, /* 2094 */
    QUADMACAPP8_QUAD_MAC_APP_STAT_SEL, /* 2095 */
    QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS, /* 2096 */
    QUADMACAPP9_QUAD_MAC_APP_INTERRUPT_FATAL, /* 2097 */
    QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU1, /* 2098 */
    QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU2, /* 2099 */
    QUADMACAPP9_QUAD_MAC_APP_DOT1Q_DELTA_BYTES, /* 2100 */
    QUADMACAPP9_QUAD_MAC_APP_INIT, /* 2101 */
    QUADMACAPP9_QUAD_MAC_APP_INIT_DONE, /* 2102 */
    QUADMACAPP9_QUAD_MAC_APP_STATS_UPDATE_CTRL, /* 2103 */
    QUADMACAPP9_QUAD_MAC_APP_PARITY_ENABLE, /* 2104 */
    QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE, /* 2105 */
    QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP, /* 2106 */
    QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP, /* 2107 */
    QUADMACAPP9_QUAD_MAC_APP_MAX_INIT_CNT, /* 2108 */
    QUADMACAPP9_QUAD_MAC_APP_PAUSE_FRAME_CTL, /* 2109 */
    QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_MASK_OUT, /* 2110 */
    QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_INV, /* 2111 */
    QUADMACAPP9_QUAD_MAC_APP_CRC_STRIP, /* 2112 */
    QUADMACAPP9_QUAD_MAC_APP_TP_ID, /* 2113 */
    QUADMACAPP9_QUAD_MAC_APP_BUF_STORE_STALL_MASK, /* 2114 */
    QUADMACAPP9_QUAD_MAC_APP_KEEP_BAY_HDR, /* 2115 */
    QUADMACAPP9_QUAD_MAC_APP_STALL_RECORD, /* 2116 */
    QUADMACAPP9_QUAD_MAC_APP_PAUSE_TIMER_OUT, /* 2117 */
    QUADMACAPP9_QUAD_MAC_APP_VLAN_CTRL, /* 2118 */
    QUADMACAPP9_QUAD_MAC_APP_CUR_TX_STATE_MACHINE, /* 2119 */
    QUADMACAPP9_QUAD_MAC_APP_STAT_SEL, /* 2120 */
    QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS, /* 2121 */
    SGMAC0_SGMAC_MDIO_CMD, /* 2122 */
    SGMAC0_SGMAC_CONFIG1, /* 2123 */
    SGMAC0_SGMAC_CONFIG2, /* 2124 */
    SGMAC0_SGMAC_CONFIG3, /* 2125 */
    SGMAC0_SGMAC_CONFIG4, /* 2126 */
    SGMAC0_SGMAC_SOFT_RST, /* 2127 */
    SGMAC0_SGMAC_DBG1, /* 2128 */
    SGMAC0_SGMAC_MDIO_RD_DATA, /* 2129 */
    SGMAC0_SGMAC_STRETCH_MODE, /* 2130 */
    SGMAC0_SGMAC_STATS_MTU1, /* 2131 */
    SGMAC0_SGMAC_STATS_MTU2, /* 2132 */
    SGMAC0_SGMAC_STATS_CONFIG, /* 2133 */
    SGMAC0_SGMAC_STATS_INIT, /* 2134 */
    SGMAC0_SGMAC_STATS_INIT_DONE, /* 2135 */
    SGMAC0_SGMAC_DESKEW_FIFO_CONFIG, /* 2136 */
    SGMAC0_SGMAC_CONFIG5, /* 2137 */
    SGMAC0_SGMAC_CONFIG6, /* 2138 */
    SGMAC0_SGMAC_INTERRUPT_STATUS_SET, /* 2139 */
    SGMAC0_SGMAC_INTERRUPT_STATUS_RESET, /* 2140 */
    SGMAC0_SGMAC_INTERRUPT_MASK_SET, /* 2141 */
    SGMAC0_SGMAC_INTERRUPT_MASK_RESET, /* 2142 */
    SGMAC0_SGMAC_PRBS_CFG, /* 2143 */
    SGMAC0_SGMAC_PRBS_ERR_CNT0, /* 2144 */
    SGMAC0_SGMAC_PRBS_ERR_CNT1, /* 2145 */
    SGMAC0_SGMAC_PRBS_ERR_CNT2, /* 2146 */
    SGMAC0_SGMAC_PRBS_ERR_CNT3, /* 2147 */
    SGMAC0_SGMAC8_B10B_ERR_CNT, /* 2148 */
    SGMAC0_SGMAC_TP_ID, /* 2149 */
    SGMAC0_SGMAC_USE_ORGINAL_COS, /* 2150 */
    SGMAC0_SGMAC_PRIORITY_MAP, /* 2151 */
    SGMAC0_SGMAC_GEN_PKT, /* 2152 */
    SGMAC0_SGMAC_PAYLOAD, /* 2153 */
    SGMAC0_SGMAC_DRAIN_EN, /* 2154 */
    SGMAC0_SGMAC_MDIO_CMD_STATUS, /* 2155 */
    SGMAC0_SGMAC_MDIO_CFG, /* 2156 */
    SGMAC0_SGMAC_PTP_EN, /* 2157 */
    SGMAC0_SGMAC_MODE, /* 2158 */
    SGMAC0_SGMAC_CT_SUPERG_TX_CFG, /* 2159 */
    SGMAC0_SGMAC_CT_SUPERG_RX_CFG, /* 2160 */
    SGMAC0_SGMAC_CT_SUPERG_MON_STATS, /* 2161 */
    SGMAC0_SGMAC_TS_STATUS, /* 2162 */
    SGMAC0_SGMAC_CTL, /* 2163 */
    SGMAC1_SGMAC_MDIO_CMD, /* 2164 */
    SGMAC1_SGMAC_CONFIG1, /* 2165 */
    SGMAC1_SGMAC_CONFIG2, /* 2166 */
    SGMAC1_SGMAC_CONFIG3, /* 2167 */
    SGMAC1_SGMAC_CONFIG4, /* 2168 */
    SGMAC1_SGMAC_SOFT_RST, /* 2169 */
    SGMAC1_SGMAC_DBG1, /* 2170 */
    SGMAC1_SGMAC_MDIO_RD_DATA, /* 2171 */
    SGMAC1_SGMAC_STRETCH_MODE, /* 2172 */
    SGMAC1_SGMAC_STATS_MTU1, /* 2173 */
    SGMAC1_SGMAC_STATS_MTU2, /* 2174 */
    SGMAC1_SGMAC_STATS_CONFIG, /* 2175 */
    SGMAC1_SGMAC_STATS_INIT, /* 2176 */
    SGMAC1_SGMAC_STATS_INIT_DONE, /* 2177 */
    SGMAC1_SGMAC_DESKEW_FIFO_CONFIG, /* 2178 */
    SGMAC1_SGMAC_CONFIG5, /* 2179 */
    SGMAC1_SGMAC_CONFIG6, /* 2180 */
    SGMAC1_SGMAC_INTERRUPT_STATUS_SET, /* 2181 */
    SGMAC1_SGMAC_INTERRUPT_STATUS_RESET, /* 2182 */
    SGMAC1_SGMAC_INTERRUPT_MASK_SET, /* 2183 */
    SGMAC1_SGMAC_INTERRUPT_MASK_RESET, /* 2184 */
    SGMAC1_SGMAC_PRBS_CFG, /* 2185 */
    SGMAC1_SGMAC_PRBS_ERR_CNT0, /* 2186 */
    SGMAC1_SGMAC_PRBS_ERR_CNT1, /* 2187 */
    SGMAC1_SGMAC_PRBS_ERR_CNT2, /* 2188 */
    SGMAC1_SGMAC_PRBS_ERR_CNT3, /* 2189 */
    SGMAC1_SGMAC8_B10B_ERR_CNT, /* 2190 */
    SGMAC1_SGMAC_TP_ID, /* 2191 */
    SGMAC1_SGMAC_USE_ORGINAL_COS, /* 2192 */
    SGMAC1_SGMAC_PRIORITY_MAP, /* 2193 */
    SGMAC1_SGMAC_GEN_PKT, /* 2194 */
    SGMAC1_SGMAC_PAYLOAD, /* 2195 */
    SGMAC1_SGMAC_DRAIN_EN, /* 2196 */
    SGMAC1_SGMAC_MDIO_CMD_STATUS, /* 2197 */
    SGMAC1_SGMAC_MDIO_CFG, /* 2198 */
    SGMAC1_SGMAC_PTP_EN, /* 2199 */
    SGMAC1_SGMAC_MODE, /* 2200 */
    SGMAC1_SGMAC_CT_SUPERG_TX_CFG, /* 2201 */
    SGMAC1_SGMAC_CT_SUPERG_RX_CFG, /* 2202 */
    SGMAC1_SGMAC_CT_SUPERG_MON_STATS, /* 2203 */
    SGMAC1_SGMAC_TS_STATUS, /* 2204 */
    SGMAC1_SGMAC_CTL, /* 2205 */
    SGMAC2_SGMAC_MDIO_CMD, /* 2206 */
    SGMAC2_SGMAC_CONFIG1, /* 2207 */
    SGMAC2_SGMAC_CONFIG2, /* 2208 */
    SGMAC2_SGMAC_CONFIG3, /* 2209 */
    SGMAC2_SGMAC_CONFIG4, /* 2210 */
    SGMAC2_SGMAC_SOFT_RST, /* 2211 */
    SGMAC2_SGMAC_DBG1, /* 2212 */
    SGMAC2_SGMAC_MDIO_RD_DATA, /* 2213 */
    SGMAC2_SGMAC_STRETCH_MODE, /* 2214 */
    SGMAC2_SGMAC_STATS_MTU1, /* 2215 */
    SGMAC2_SGMAC_STATS_MTU2, /* 2216 */
    SGMAC2_SGMAC_STATS_CONFIG, /* 2217 */
    SGMAC2_SGMAC_STATS_INIT, /* 2218 */
    SGMAC2_SGMAC_STATS_INIT_DONE, /* 2219 */
    SGMAC2_SGMAC_DESKEW_FIFO_CONFIG, /* 2220 */
    SGMAC2_SGMAC_CONFIG5, /* 2221 */
    SGMAC2_SGMAC_CONFIG6, /* 2222 */
    SGMAC2_SGMAC_INTERRUPT_STATUS_SET, /* 2223 */
    SGMAC2_SGMAC_INTERRUPT_STATUS_RESET, /* 2224 */
    SGMAC2_SGMAC_INTERRUPT_MASK_SET, /* 2225 */
    SGMAC2_SGMAC_INTERRUPT_MASK_RESET, /* 2226 */
    SGMAC2_SGMAC_PRBS_CFG, /* 2227 */
    SGMAC2_SGMAC_PRBS_ERR_CNT0, /* 2228 */
    SGMAC2_SGMAC_PRBS_ERR_CNT1, /* 2229 */
    SGMAC2_SGMAC_PRBS_ERR_CNT2, /* 2230 */
    SGMAC2_SGMAC_PRBS_ERR_CNT3, /* 2231 */
    SGMAC2_SGMAC8_B10B_ERR_CNT, /* 2232 */
    SGMAC2_SGMAC_TP_ID, /* 2233 */
    SGMAC2_SGMAC_USE_ORGINAL_COS, /* 2234 */
    SGMAC2_SGMAC_PRIORITY_MAP, /* 2235 */
    SGMAC2_SGMAC_GEN_PKT, /* 2236 */
    SGMAC2_SGMAC_PAYLOAD, /* 2237 */
    SGMAC2_SGMAC_DRAIN_EN, /* 2238 */
    SGMAC2_SGMAC_MDIO_CMD_STATUS, /* 2239 */
    SGMAC2_SGMAC_MDIO_CFG, /* 2240 */
    SGMAC2_SGMAC_PTP_EN, /* 2241 */
    SGMAC2_SGMAC_MODE, /* 2242 */
    SGMAC2_SGMAC_CT_SUPERG_TX_CFG, /* 2243 */
    SGMAC2_SGMAC_CT_SUPERG_RX_CFG, /* 2244 */
    SGMAC2_SGMAC_CT_SUPERG_MON_STATS, /* 2245 */
    SGMAC2_SGMAC_TS_STATUS, /* 2246 */
    SGMAC2_SGMAC_CTL, /* 2247 */
    SGMAC3_SGMAC_MDIO_CMD, /* 2248 */
    SGMAC3_SGMAC_CONFIG1, /* 2249 */
    SGMAC3_SGMAC_CONFIG2, /* 2250 */
    SGMAC3_SGMAC_CONFIG3, /* 2251 */
    SGMAC3_SGMAC_CONFIG4, /* 2252 */
    SGMAC3_SGMAC_SOFT_RST, /* 2253 */
    SGMAC3_SGMAC_DBG1, /* 2254 */
    SGMAC3_SGMAC_MDIO_RD_DATA, /* 2255 */
    SGMAC3_SGMAC_STRETCH_MODE, /* 2256 */
    SGMAC3_SGMAC_STATS_MTU1, /* 2257 */
    SGMAC3_SGMAC_STATS_MTU2, /* 2258 */
    SGMAC3_SGMAC_STATS_CONFIG, /* 2259 */
    SGMAC3_SGMAC_STATS_INIT, /* 2260 */
    SGMAC3_SGMAC_STATS_INIT_DONE, /* 2261 */
    SGMAC3_SGMAC_DESKEW_FIFO_CONFIG, /* 2262 */
    SGMAC3_SGMAC_CONFIG5, /* 2263 */
    SGMAC3_SGMAC_CONFIG6, /* 2264 */
    SGMAC3_SGMAC_INTERRUPT_STATUS_SET, /* 2265 */
    SGMAC3_SGMAC_INTERRUPT_STATUS_RESET, /* 2266 */
    SGMAC3_SGMAC_INTERRUPT_MASK_SET, /* 2267 */
    SGMAC3_SGMAC_INTERRUPT_MASK_RESET, /* 2268 */
    SGMAC3_SGMAC_PRBS_CFG, /* 2269 */
    SGMAC3_SGMAC_PRBS_ERR_CNT0, /* 2270 */
    SGMAC3_SGMAC_PRBS_ERR_CNT1, /* 2271 */
    SGMAC3_SGMAC_PRBS_ERR_CNT2, /* 2272 */
    SGMAC3_SGMAC_PRBS_ERR_CNT3, /* 2273 */
    SGMAC3_SGMAC8_B10B_ERR_CNT, /* 2274 */
    SGMAC3_SGMAC_TP_ID, /* 2275 */
    SGMAC3_SGMAC_USE_ORGINAL_COS, /* 2276 */
    SGMAC3_SGMAC_PRIORITY_MAP, /* 2277 */
    SGMAC3_SGMAC_GEN_PKT, /* 2278 */
    SGMAC3_SGMAC_PAYLOAD, /* 2279 */
    SGMAC3_SGMAC_DRAIN_EN, /* 2280 */
    SGMAC3_SGMAC_MDIO_CMD_STATUS, /* 2281 */
    SGMAC3_SGMAC_MDIO_CFG, /* 2282 */
    SGMAC3_SGMAC_PTP_EN, /* 2283 */
    SGMAC3_SGMAC_MODE, /* 2284 */
    SGMAC3_SGMAC_CT_SUPERG_TX_CFG, /* 2285 */
    SGMAC3_SGMAC_CT_SUPERG_RX_CFG, /* 2286 */
    SGMAC3_SGMAC_CT_SUPERG_MON_STATS, /* 2287 */
    SGMAC3_SGMAC_TS_STATUS, /* 2288 */
    SGMAC3_SGMAC_CTL, /* 2289 */
    SHARED_DS_INTERRUPT, /* 2290 */
    SHARED_DS_PARITY_ENABLE, /* 2291 */
    SHARED_DS_THRESHOLD, /* 2292 */
    SHARED_DS_PARITY_FAIL_RECORD, /* 2293 */
    SHARED_DS_INIT, /* 2294 */
    SHARED_DS_DEBUG_STATS, /* 2295 */
    STATISTICS_SATU_ADDR, /* 2296 */
    STATISTICS_CTL, /* 2297 */
    STATISTICS_INIT, /* 2298 */
    STATISTICS_INIT_DONE, /* 2299 */
    STATISTICS_EPE_ACL_CREDIT, /* 2300 */
    STATISTICS_IPE_FWD_CREDIT, /* 2301 */
    STATISTICS_POLICING_CREDIT, /* 2302 */
    STATISTICSQ_MGR_CREDIT, /* 2303 */
    STATISTICS_TABLE_QDR_ACCESS, /* 2304 */
    STATISTICS_TABLE_QDR_WR00, /* 2305 */
    STATISTICS_TABLE_QDR_WR01, /* 2306 */
    STATISTICS_TABLE_QDR_WR02, /* 2307 */
    STATISTICS_TABLE_QDR_WR03, /* 2308 */
    STATISTICS_TABLE_QDR_RD00, /* 2309 */
    STATISTICS_TABLE_QDR_RD01, /* 2310 */
    STATISTICS_TABLE_QDR_RD02, /* 2311 */
    STATISTICS_TABLE_QDR_RD03, /* 2312 */
    STATISTICS_INTERNAL_BASE_PTR, /* 2313 */
    STATISTICS_INTR_VALUE_SET, /* 2314 */
    STATISTICS_INTR_VALUE_RESET, /* 2315 */
    STATISTICS_INTR_MASK_SET, /* 2316 */
    STATISTICS_INTR_MASK_RESET, /* 2317 */
    STATISTICS_TABLE_QDR_ARB_RD_CREDIT, /* 2318 */
    STATISTICS_RUNNING_RD_CREDIT, /* 2319 */
    STATISTICS_TABLE_QDR_ARB_WR_CREDIT, /* 2320 */
    STATISTICS_RUNNING_WR_CREDIT, /* 2321 */
    STATISTICS_EPE_DROP_COUNT, /* 2322 */
    STATISTICS_IPE_DROP_COUNT, /* 2323 */
    STATISTICS_POLICING_DROP_COUNT, /* 2324 */
    STATISTICSQ_MGR_DROP_COUNT, /* 2325 */
    STATISTICS_BYTE_COUNT_THRESHOLD, /* 2326 */
    STATISTICS_PACKET_COUNT_THRESHOLD, /* 2327 */
    STATISTICS_THRESHOLD_FIFO_DEPTH, /* 2328 */
    STATISTICS_FIFO_DEPTH_THRESHOLD, /* 2329 */
    STATISTICS_INTR_VALUE_SET_NORMAL, /* 2330 */
    STATISTICS_INTR_VALUE_RESET_NORMAL, /* 2331 */
    STATISTICS_INTR_MASK_SET_NORMAL, /* 2332 */
    STATISTICS_INTR_MASK_RESET_NORMAL, /* 2333 */
    STATISTICS_STATS_EPE_BASE_PTR, /* 2334 */
    STATISTICS_STATS_IPE_BASE_PTR, /* 2335 */
    STP_STATE_INTR_VALUE_SET, /* 2336 */
    STP_STATE_INTR_VALUE_RESET, /* 2337 */
    STP_STATE_INTR_MASK_SET, /* 2338 */
    STP_STATE_INTR_MASK_RESET, /* 2339 */
    TB_INFO_ARB_INTERRUPT0, /* 2340 */
    TB_INFO_ARB_INTERRUPT1, /* 2341 */
    TB_INFO_ARB_INT_SRAM_PARITY_ENABLE, /* 2342 */
    TB_INFO_ARB_PARITY_FAIL_RECORD, /* 2343 */
    TB_INFO_ARB_INT_SRAM_DELAY_CFG, /* 2344 */
    TB_INFO_ARB_THRESHOLD_CFG, /* 2345 */
    TB_INFO_ARB_WRR_CFG, /* 2346 */
    TB_INFO_ARB_REQ_FIFO_THRESHOLD, /* 2347 */
    TB_INFO_ARB_TRACK_FIFO_THRESHOLD, /* 2348 */
    TB_INFO_ARB_INTIF_DEBUG_STATS, /* 2349 */
    TB_INFO_ARB_SRAMIF_DEBUG_STATS, /* 2350 */
    TB_INFO_EXT_DDR_CONTROL, /* 2351 */
    TB_INFO_EXT_DDR_PARITY_ERROR_COUNT, /* 2352 */
    TB_INFO_EXT_DDR_BIST_CONTROL, /* 2353 */
    TB_INFO_EXT_DDR_BIST_POINTERS, /* 2354 */
    TB_INFO_EXT_DDR_CAPTURE_RESULT, /* 2355 */
    TB_INFO_EXT_DDR_ADR_MATCH_MASK, /* 2356 */
    TB_INFO_EXT_DDR_ADR_MATCH_VALUE, /* 2357 */
    TB_INFO_EXT_DDR_INIT_CTL, /* 2358 */
    TB_INFO_EXT_DDR_REQ_FIFO_THRESHOLD, /* 2359 */
    TB_INFO_EXT_DDR_CTL_INTERRUPT, /* 2360 */
    TB_INFO_EXT_DDR_CTL_PARITY_FAIL_RECORD, /* 2361 */
    TCAM_ARB_CONFIG, /* 2362 */
    TCAM_ARB_EXT_INDEX_BASE, /* 2363 */
    TCAM_ARB_INTERRUPT, /* 2364 */
    TCAM_ARB_WEIGHT, /* 2365 */
    TCAM_CTL_EXT_SETUP, /* 2366 */
    TCAM_CTL_EXT_ACCESS, /* 2367 */
    TCAM_CTL_EXT_CASCADE_CTL, /* 2368 */
    TCAM_CTL_EXT_WRITE_DATA, /* 2369 */
    TCAM_CTL_EXT_WRITE_MASK, /* 2370 */
    TCAM_CTL_EXT_READ_DATA, /* 2371 */
    TCAM_CTL_EXT_BIST_POINTERS, /* 2372 */
    TCAM_CTL_EXT_CAPTURE_RESULT, /* 2373 */
    TCAM_CTL_EXT_INIT_CTL, /* 2374 */
    TCAM_CTL_EXT_DEBUG, /* 2375 */
    TCAM_CTL_EXT_INTR, /* 2376 */
    TCAM_CTL_EXT_BIST_CTL, /* 2377 */
    TCAM_CTL_INT_SETUP, /* 2378 */
    TCAM_CTL_INT_ACCESS, /* 2379 */
    TCAM_CTL_INT_CPU_RD_DATA, /* 2380 */
    TCAM_CTL_INT_BIST_CTL, /* 2381 */
    TCAM_CTL_INT_BIST_POINTERS, /* 2382 */
    TCAM_CTL_INT_CAPTURE_RESULT, /* 2383 */
    TCAM_CTL_INT_INIT_CTRL, /* 2384 */
    TCAM_CTL_INT_DEBUG, /* 2385 */
    TCAM_CTL_INT_INTR, /* 2386 */
    TCAM_CTL_INT_STATE, /* 2387 */
    TCAM_CTL_INT_CPU_WR_DATA, /* 2388 */
    TCAM_CTL_INT_CPU_WR_MASK, /* 2389 */
    TCAM_CTL_INT_MISC_CTRL, /* 2390 */
    TCAM_CTL_INT_KEY_SIZE_CFG, /* 2391 */
    TCAM_CTL_INT_KEY_TYPE_CFG, /* 2392 */
    XGMAC0_XGMAC_MDIO_CMD, /* 2393 */
    XGMAC0_XGMAC_CONFIG1, /* 2394 */
    XGMAC0_XGMAC_CONFIG2, /* 2395 */
    XGMAC0_XGMAC_CONFIG3, /* 2396 */
    XGMAC0_XGMAC_CONFIG4, /* 2397 */
    XGMAC0_XGMAC_SOFT_RST, /* 2398 */
    XGMAC0_XGMAC_DBG1, /* 2399 */
    XGMAC0_XGMAC_MDIO_RD_DATA, /* 2400 */
    XGMAC0_XGMAC_STRETCH_MODE, /* 2401 */
    XGMAC0_XGMAC_STATS_MTU1, /* 2402 */
    XGMAC0_XGMAC_STATS_MTU2, /* 2403 */
    XGMAC0_XGMAC_STATS_CONFIG, /* 2404 */
    XGMAC0_XGMAC_STATS_INIT, /* 2405 */
    XGMAC0_XGMAC_STATS_INIT_DONE, /* 2406 */
    XGMAC0_XGMAC_DESKEW_FIFO_CONFIG, /* 2407 */
    XGMAC0_XGMAC_CONFIG5, /* 2408 */
    XGMAC0_XGMAC_INTERRUPT_STATUS_SET, /* 2409 */
    XGMAC0_XGMAC_INTERRUPT_STATUS_RESET, /* 2410 */
    XGMAC0_XGMAC_INTERRUPT_MASK_SET, /* 2411 */
    XGMAC0_XGMAC_INTERRUPT_MASK_RESET, /* 2412 */
    XGMAC0_XGMAC_PRBS_CFG, /* 2413 */
    XGMAC0_XGMAC_PRBS_ERR_CNT0, /* 2414 */
    XGMAC0_XGMAC_PRBS_ERR_CNT1, /* 2415 */
    XGMAC0_XGMAC_PRBS_ERR_CNT2, /* 2416 */
    XGMAC0_XGMAC_PRBS_ERR_CNT3, /* 2417 */
    XGMAC0_XGMAC8_B10B_ERR_CNT, /* 2418 */
    XGMAC0_XGMAC_TP_ID, /* 2419 */
    XGMAC0_XGMAC_USE_ORGINAL_COS, /* 2420 */
    XGMAC0_XGMAC_PRIORITY_MAP, /* 2421 */
    XGMAC0_XGMAC_GEN_PKT, /* 2422 */
    XGMAC0_XGMAC_PAYLOAD, /* 2423 */
    XGMAC0_XGMAC_DRAIN_EN, /* 2424 */
    XGMAC0_XGMAC_MDIO_CMD_STATUS, /* 2425 */
    XGMAC0_XGMAC_MDIO_CFG, /* 2426 */
    XGMAC0_XGMAC_PTP_EN, /* 2427 */
    XGMAC0_XGMAC_PTP_STATUS, /* 2428 */
    XGMAC1_XGMAC_MDIO_CMD, /* 2429 */
    XGMAC1_XGMAC_CONFIG1, /* 2430 */
    XGMAC1_XGMAC_CONFIG2, /* 2431 */
    XGMAC1_XGMAC_CONFIG3, /* 2432 */
    XGMAC1_XGMAC_CONFIG4, /* 2433 */
    XGMAC1_XGMAC_SOFT_RST, /* 2434 */
    XGMAC1_XGMAC_DBG1, /* 2435 */
    XGMAC1_XGMAC_MDIO_RD_DATA, /* 2436 */
    XGMAC1_XGMAC_STRETCH_MODE, /* 2437 */
    XGMAC1_XGMAC_STATS_MTU1, /* 2438 */
    XGMAC1_XGMAC_STATS_MTU2, /* 2439 */
    XGMAC1_XGMAC_STATS_CONFIG, /* 2440 */
    XGMAC1_XGMAC_STATS_INIT, /* 2441 */
    XGMAC1_XGMAC_STATS_INIT_DONE, /* 2442 */
    XGMAC1_XGMAC_DESKEW_FIFO_CONFIG, /* 2443 */
    XGMAC1_XGMAC_CONFIG5, /* 2444 */
    XGMAC1_XGMAC_INTERRUPT_STATUS_SET, /* 2445 */
    XGMAC1_XGMAC_INTERRUPT_STATUS_RESET, /* 2446 */
    XGMAC1_XGMAC_INTERRUPT_MASK_SET, /* 2447 */
    XGMAC1_XGMAC_INTERRUPT_MASK_RESET, /* 2448 */
    XGMAC1_XGMAC_PRBS_CFG, /* 2449 */
    XGMAC1_XGMAC_PRBS_ERR_CNT0, /* 2450 */
    XGMAC1_XGMAC_PRBS_ERR_CNT1, /* 2451 */
    XGMAC1_XGMAC_PRBS_ERR_CNT2, /* 2452 */
    XGMAC1_XGMAC_PRBS_ERR_CNT3, /* 2453 */
    XGMAC1_XGMAC8_B10B_ERR_CNT, /* 2454 */
    XGMAC1_XGMAC_TP_ID, /* 2455 */
    XGMAC1_XGMAC_USE_ORGINAL_COS, /* 2456 */
    XGMAC1_XGMAC_PRIORITY_MAP, /* 2457 */
    XGMAC1_XGMAC_GEN_PKT, /* 2458 */
    XGMAC1_XGMAC_PAYLOAD, /* 2459 */
    XGMAC1_XGMAC_DRAIN_EN, /* 2460 */
    XGMAC1_XGMAC_MDIO_CMD_STATUS, /* 2461 */
    XGMAC1_XGMAC_MDIO_CFG, /* 2462 */
    XGMAC1_XGMAC_PTP_EN, /* 2463 */
    XGMAC1_XGMAC_PTP_STATUS, /* 2464 */
    XGMAC2_XGMAC_MDIO_CMD, /* 2465 */
    XGMAC2_XGMAC_CONFIG1, /* 2466 */
    XGMAC2_XGMAC_CONFIG2, /* 2467 */
    XGMAC2_XGMAC_CONFIG3, /* 2468 */
    XGMAC2_XGMAC_CONFIG4, /* 2469 */
    XGMAC2_XGMAC_SOFT_RST, /* 2470 */
    XGMAC2_XGMAC_DBG1, /* 2471 */
    XGMAC2_XGMAC_MDIO_RD_DATA, /* 2472 */
    XGMAC2_XGMAC_STRETCH_MODE, /* 2473 */
    XGMAC2_XGMAC_STATS_MTU1, /* 2474 */
    XGMAC2_XGMAC_STATS_MTU2, /* 2475 */
    XGMAC2_XGMAC_STATS_CONFIG, /* 2476 */
    XGMAC2_XGMAC_STATS_INIT, /* 2477 */
    XGMAC2_XGMAC_STATS_INIT_DONE, /* 2478 */
    XGMAC2_XGMAC_DESKEW_FIFO_CONFIG, /* 2479 */
    XGMAC2_XGMAC_CONFIG5, /* 2480 */
    XGMAC2_XGMAC_INTERRUPT_STATUS_SET, /* 2481 */
    XGMAC2_XGMAC_INTERRUPT_STATUS_RESET, /* 2482 */
    XGMAC2_XGMAC_INTERRUPT_MASK_SET, /* 2483 */
    XGMAC2_XGMAC_INTERRUPT_MASK_RESET, /* 2484 */
    XGMAC2_XGMAC_PRBS_CFG, /* 2485 */
    XGMAC2_XGMAC_PRBS_ERR_CNT0, /* 2486 */
    XGMAC2_XGMAC_PRBS_ERR_CNT1, /* 2487 */
    XGMAC2_XGMAC_PRBS_ERR_CNT2, /* 2488 */
    XGMAC2_XGMAC_PRBS_ERR_CNT3, /* 2489 */
    XGMAC2_XGMAC8_B10B_ERR_CNT, /* 2490 */
    XGMAC2_XGMAC_TP_ID, /* 2491 */
    XGMAC2_XGMAC_USE_ORGINAL_COS, /* 2492 */
    XGMAC2_XGMAC_PRIORITY_MAP, /* 2493 */
    XGMAC2_XGMAC_GEN_PKT, /* 2494 */
    XGMAC2_XGMAC_PAYLOAD, /* 2495 */
    XGMAC2_XGMAC_DRAIN_EN, /* 2496 */
    XGMAC2_XGMAC_MDIO_CMD_STATUS, /* 2497 */
    XGMAC2_XGMAC_MDIO_CFG, /* 2498 */
    XGMAC2_XGMAC_PTP_EN, /* 2499 */
    XGMAC2_XGMAC_PTP_STATUS, /* 2500 */
    XGMAC3_XGMAC_MDIO_CMD, /* 2501 */
    XGMAC3_XGMAC_CONFIG1, /* 2502 */
    XGMAC3_XGMAC_CONFIG2, /* 2503 */
    XGMAC3_XGMAC_CONFIG3, /* 2504 */
    XGMAC3_XGMAC_CONFIG4, /* 2505 */
    XGMAC3_XGMAC_SOFT_RST, /* 2506 */
    XGMAC3_XGMAC_DBG1, /* 2507 */
    XGMAC3_XGMAC_MDIO_RD_DATA, /* 2508 */
    XGMAC3_XGMAC_STRETCH_MODE, /* 2509 */
    XGMAC3_XGMAC_STATS_MTU1, /* 2510 */
    XGMAC3_XGMAC_STATS_MTU2, /* 2511 */
    XGMAC3_XGMAC_STATS_CONFIG, /* 2512 */
    XGMAC3_XGMAC_STATS_INIT, /* 2513 */
    XGMAC3_XGMAC_STATS_INIT_DONE, /* 2514 */
    XGMAC3_XGMAC_DESKEW_FIFO_CONFIG, /* 2515 */
    XGMAC3_XGMAC_CONFIG5, /* 2516 */
    XGMAC3_XGMAC_INTERRUPT_STATUS_SET, /* 2517 */
    XGMAC3_XGMAC_INTERRUPT_STATUS_RESET, /* 2518 */
    XGMAC3_XGMAC_INTERRUPT_MASK_SET, /* 2519 */
    XGMAC3_XGMAC_INTERRUPT_MASK_RESET, /* 2520 */
    XGMAC3_XGMAC_PRBS_CFG, /* 2521 */
    XGMAC3_XGMAC_PRBS_ERR_CNT0, /* 2522 */
    XGMAC3_XGMAC_PRBS_ERR_CNT1, /* 2523 */
    XGMAC3_XGMAC_PRBS_ERR_CNT2, /* 2524 */
    XGMAC3_XGMAC_PRBS_ERR_CNT3, /* 2525 */
    XGMAC3_XGMAC8_B10B_ERR_CNT, /* 2526 */
    XGMAC3_XGMAC_TP_ID, /* 2527 */
    XGMAC3_XGMAC_USE_ORGINAL_COS, /* 2528 */
    XGMAC3_XGMAC_PRIORITY_MAP, /* 2529 */
    XGMAC3_XGMAC_GEN_PKT, /* 2530 */
    XGMAC3_XGMAC_PAYLOAD, /* 2531 */
    XGMAC3_XGMAC_DRAIN_EN, /* 2532 */
    XGMAC3_XGMAC_MDIO_CMD_STATUS, /* 2533 */
    XGMAC3_XGMAC_MDIO_CFG, /* 2534 */
    XGMAC3_XGMAC_PTP_EN, /* 2535 */
    XGMAC3_XGMAC_PTP_STATUS, /* 2536 */
    NL9K_CTL_REG_LTR, /* 2537 */
    NL9K_CTL_REG_BCR, /* 2538 */
    NL9K_CTL_REG_BMR0, /* 2539 */
    NL9K_CTL_REG_BMR1, /* 2540 */
    MAX_REG_NUM  /* 2541 */
};
typedef enum registers_id_e reg_id_t;
enum reg_length
{
     NL9K_CTL_REG_LTR_ENTRY_SIZE = 256,
     NL9K_CTL_REG_BCR_ENTRY_SIZE = 16,
     NL9K_CTL_REG_BMR_ENTRY_SIZE = 16,
	 BUF_RETRV_CONFIG_ENTRY_SIZE = 16,
	 BUF_RETRV_STATE_ENTRY_SIZE = 4,
	 BUF_RETRV_BUF_PTR_INTF_CONFIG_ENTRY_SIZE = 4,
	 BUF_RETRV_CREDIT_MODULE_CONFIG_ENTRY_SIZE = 8,
	 BUF_RETRV_DEBUG_STATS_ENTRY_SIZE = 76,
	 BUF_RETRV_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 BUF_RETRV_OVERRUN_PORT_ENTRY_SIZE = 4,
	 BUF_RETRV_FABRIC_THRESHOLD_ENTRY_SIZE = 16,
	 BUF_RETRV_FABRIC_MIN_MAX_ENTRY_SIZE = 16,
	 BUF_RETRV_FABRIC_COUNT_ENTRY_SIZE = 16,
	 BUF_RETRV_FABRIC_TOTAL_COUNT_ENTRY_SIZE = 4,
	 BUF_RETRV_CREDIT_CONFIG_ENTRY_SIZE = 32,
	 BUF_RETRV_BUF_CREDIT_CONFIG_ENTRY_SIZE = 4,
	 BUF_RETRV_FL_CTRL_INFO_ENTRY_SIZE = 4,
	 BUF_RETRV_PKT_BUF_INTF_CONFIG_ENTRY_SIZE = 8,
	 BUF_RETRV_BUF_PTR_CONFIG_ENTRY_SIZE = 8,
	 BUF_RETRV_INTF_FIFO_CTL_ENTRY_SIZE = 4,
	 BUF_RETRV_INIT_CTL_ENTRY_SIZE = 8,
	 BUF_RETRV_INTF_FIFO_CREDIT_ENTRY_SIZE = 8,
	 BUF_RETRV_INTF_MEM_CONFIG_ENTRY_SIZE = 20,
	 BUF_RETRV_INTF_MEM_STATUS_ENTRY_SIZE = 20,
	 BUFFER_RETRIEVE_CTL_ENTRY_SIZE = 4,
	 BUFFER_RETRIEVE_HEADER_VERSION_ENTRY_SIZE = 8,
	 BUF_RETRV_RCD_CREDIT_DEBUG_ENTRY_SIZE = 4,
	 BUF_RETRV_PKT_PTR_WT_CONFIG_ENTRY_SIZE = 8,
	 BUF_RETRV_BUF_PTR_WT_CONFIG_ENTRY_SIZE = 8,
	 BUF_RETRV_NET_MAX_CREDIT_DEBUG_ENTRY_SIZE = 12,
	 BUF_STORE_SHARE_RESRC_INFO_ENTRY_SIZE = 8,
	 BUF_STORE_CTRL_ENTRY_SIZE = 4,
	 BUF_STORE_CHANNEL_INFO_CTRL_ENTRY_SIZE = 8,
	 BUF_STORE_RESRC_THRESHOLD_RAM_CTRL_ENTRY_SIZE = 8,
	 BUF_STORE_RESRC_CNT_CTRL_ENTRY_SIZE = 8,
	 BUF_STORE_STALL_THRESHOLD_RAM_CTRL_ENTRY_SIZE = 8,
	 BUF_STORE_FORCE_LOCAL_CTRL_ENTRY_SIZE = 32,
	 BUF_STORE_FREE_LIST_CONTROL_ENTRY_SIZE = 20,
	 BUF_STORE_LINK_LIST_TABLE_CTRL_ENTRY_SIZE = 12,
	 BUF_STORE_GMAC_STALL_CTRL_ENTRY_SIZE = 8,
	 BUF_STORE_STALL_STATUS_ENTRY_SIZE = 20,
	 BUF_STORE_CREDIT_ENTRY_SIZE = 4,
	 BUF_STORE_XGMAC_STALL_CTRL_ENTRY_SIZE = 4,
	 BUF_STORE_CPU_MAC_STALL_CTRL_ENTRY_SIZE = 4,
	 BUF_STORE_FABRIC_STALL_CTRL_ENTRY_SIZE = 4,
	 BUF_STORE_MET_FIFO_STALL_CTRL_ENTRY_SIZE = 4,
	 BUF_STORE_MISC_CTRL_ENTRY_SIZE = 12,
	 BUF_STORE_LINK_LIST_SLOT_ENTRY_SIZE = 4,
	 BUF_STORE_FIFO_CTRL_ENTRY_SIZE = 32,
	 BUF_STORE_MSG_OUT_DROP_CTL_ENTRY_SIZE = 4,
	 BUF_STORE_MSG_OUT_DROP_THRD_SEL_ENTRY_SIZE = 4,
	 BUF_STORE_INPUT_STATS_ENTRY_SIZE = 88,
	 BUF_STORE_STATS_CTRL_ENTRY_SIZE = 4,
	 BUF_STORE_SILENT_DROP_STATS_ENTRY_SIZE = 40,
	 BUF_STORE_ABORT_STATS_ENTRY_SIZE = 28,
	 BUF_STORE_IPE_SOP_ABORT_STATS_ENTRY_SIZE = 32,
	 BUF_STORE_STALL_DROP_STATS_ENTRY_SIZE = 40,
	 BUF_STORE_OUTPUT_STATS_ENTRY_SIZE = 16,
	 BUF_STORE_INPUT_FIFO_WRR_WEIGHT_ENTRY_SIZE = 16,
	 BUF_STORE_INTERRUPT_ENTRY_SIZE = 48,
	 BUF_STORE_PB_CTL_CREDIT_USED_ENTRY_SIZE = 4,
	 BUF_STORE_PB_CTL_CREDIT_RUN_OUT_CNT_ENTRY_SIZE = 4,
	 BUF_STORE_ECC_CTL_ENTRY_SIZE = 4,
	 BUF_STORE_ECC_ERROR_STATS_ENTRY_SIZE = 4,
	 CPU_MAC_CTL_ENTRY_SIZE = 4,
	 CPU_MAC_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 CPU_MAC_PAUSE_CTRL_ENTRY_SIZE = 8,
	 CPU_MAC_CPU_CHANNEL_ENTRY_SIZE = 4,
	 CPU_MAC_TYPE_ENTRY_SIZE = 4,
	 CLEAR_CNT_ON_READ_ENTRY_SIZE = 4,
	 CPU_MAC_SA_ENTRY_SIZE = 8,
	 CPU_MAC_DA_ENTRY_SIZE = 64,
	 CPU_MAC_DEBUG_STATS_ENTRY_SIZE = 8,
	 CPUMAC_GMAC_MAC_MODE_ENTRY_SIZE = 4,
	 CPUMAC_GMAC_TX_CTRL_ENTRY_SIZE = 4,
	 CPUMAC_GMAC_RX_CTRL_ENTRY_SIZE = 4,
	 CPUMAC_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
	 CPUMAC_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
	 CPUMAC_GMAC_INTERRUPT_ENTRY_SIZE = 16,
	 CPUMAC_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
	 CPUMAC_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
	 CPU_MAC_PACKET_LEN_MTU1_ENTRY_SIZE = 4,
	 CPU_MAC_PACKET_LEN_MTU2_ENTRY_SIZE = 4,
	 CPU_MAC_DOT1Q_DELTA_BYTES_ENTRY_SIZE = 4,
	 CPU_MAC_INIT_ENTRY_SIZE = 4,
	 CPU_MAC_INIT_DONE_ENTRY_SIZE = 4,
	 CPU_MAC_STATS_UPDATE_CTRL_ENTRY_SIZE = 4,
	 CPU_MAC_PARITY_ENABLE_ENTRY_SIZE = 4,
	 CPU_MAC_STATUS_OVER_WRITE_ENTRY_SIZE = 4,
	 CPU_MAC_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE = 4,
	 CPU_MAC_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE = 4,
	 CPU_MAC_MAX_INIT_CNT_ENTRY_SIZE = 4,
	 CPU_MAC_STATS_RAM_PARITY_ERROR_ADDR_ENTRY_SIZE = 4,
	 CPU_MAC_PAUSE_OFF_ENABLE_ENTRY_SIZE = 4,
	 E_LOOP_CTL_ENTRY_SIZE = 16,
	 E_LOOP_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 E_LOOP_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 E_LOOP_DEBUG_STATS_ENTRY_SIZE = 16,
	 E_LOOP_CREDIT_STATE_ENTRY_SIZE = 4,
	 E_LOOP_PARITY_FAIL_RECORD_ENTRY_SIZE = 4,
	 EPE_ACL_QOS_CTL_ENTRY_SIZE = 64,
	 EPE_ACL_QOS_COUNT_ENTRY_SIZE = 20,
	 EPE_ACL_QOS_DEBUG_ENTRY_SIZE = 4,
	 EPE_ACL_QOS_LFSR_ENTRY_SIZE = 4,
	 INTR_VALUE_SET_ENTRY_SIZE = 4,
	 INTR_VALUE_RESET_ENTRY_SIZE = 4,
	 INTR_MASK_SET_ENTRY_SIZE = 4,
	 INTR_MASK_RESET_ENTRY_SIZE = 4,
	 EPE_CLASSIFICATION_INFO_CREDIT_VALUE_ENTRY_SIZE = 4,
	 EPE_CLASSIFICATION_COUNT0_ENTRY_SIZE = 4,
	 EPE_CLASSIFICATION_COUNT1_ENTRY_SIZE = 4,
	 EPE_CLASSIFICATION_COUNT2_ENTRY_SIZE = 4,
	 EPE_CLASSIFICATION_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 EPE_IPG_CTL_ENTRY_SIZE = 16,
	 EPE_CLASSIFICATION_DEBUG_ENTRY_SIZE = 4,
	 EPE_CLASSIFICATION_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 EPE_CLASSIFICATION_CTL_ENTRY_SIZE = 8,
	 EPE_HDR_ADJUST_CTL_ENTRY_SIZE = 4,
	 EPE_HDR_ADJUST_SGMAC_CTL_ENTRY_SIZE = 8,
	 EPE_HDR_ADJUST_MISC_CTL_ENTRY_SIZE = 4,
	 EPE_HDR_ADJUST_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 EPE_HDR_ADJUST_INTERRUPT_ENTRY_SIZE = 16,
	 EPE_HDR_ADJUST_STALL_INFO_ENTRY_SIZE = 4,
	 EPE_HDR_ADJUST_FSM_STATE_ENTRY_SIZE = 4,
	 EPE_HDR_ADJUST_DEBUG_STATS_ENTRY_SIZE = 20,
	 EPE_HDR_ADJUST_RANDOM_SEED_LOAD_ENTRY_SIZE = 8,
	 EPE_HDR_ADJUST_PARITY_FAIL_RECORD_ENTRY_SIZE = 4,
	 EPE_HDR_ADJUST_DISABLE_CRC_CHK_ENTRY_SIZE = 4,
	 EPE_HDR_EDIT_CTL_ENTRY_SIZE = 12,
	 EPE_HDR_EDIT_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 EPE_HDR_EDIT_DEBUG_ENTRY_SIZE = 28,
	 EPE_HDR_EDIT_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 EPE_HDR_EDIT_STATS_ENTRY_SIZE = 32,
	 EPE_HDR_EDIT_MISC_CTL_ENTRY_SIZE = 4,
	 EPE_HDR_EDIT_PARITY_FAIL_RECORD_ENTRY_SIZE = 4,
	 EPE_HDR_EDIT_STATE_ENTRY_SIZE = 4,
	 EPE_L2_ETHER_TYPE_ENTRY_SIZE = 32,
	 EPE_L2_ROUTER_MAC_SA_ENTRY_SIZE = 24,
	 EPE_L2_SNAP_CTL_ENTRY_SIZE = 4,
	 EPE_L3_IP_IDENTIFICATION_ENTRY_SIZE = 4,
	 EPE_HDR_PROC_DEBUG_ENTRY_SIZE = 8,
	 EPE_HDR_PROC_CNT_ENTRY_SIZE = 32,
	 EPE_HDR_PROC_INTR_VALUE_SET_ENTRY_SIZE = 4,
	 EPE_HDR_PROC_INTR_VALUE_RESET_ENTRY_SIZE = 4,
	 EPE_HDR_PROC_INTR_MASK_SET_ENTRY_SIZE = 4,
	 EPE_HDR_PROC_INTR_MASK_RESET_ENTRY_SIZE = 4,
	 EPE_HDR_PROC_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 EPE_PKT_PROC_CTL_ENTRY_SIZE = 12,
	 EPE_HDR_PROC_STALL_ENTRY_SIZE = 4,
	 EPE_HDR_PROC_STATE_ENTRY_SIZE = 4,
	 EPE_L2_TPID_CTL_ENTRY_SIZE = 16,
	 EPE_L3_MPLS_SEQ_NUM_ENTRY_SIZE = 4,
	 EPE_PBB_CTL_ENTRY_SIZE = 8,
	 DS_L3_EDIT_MPLS_SEQ_NUM_MEM_CTRL_ENTRY_SIZE = 8,
	 DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_CTL_ENTRY_SIZE = 4,
	 DS_L3_EDIT_TUNNEL_V4_IP_SA_PARITY_CTL_ENTRY_SIZE = 4,
	 EPE_MIRROR_ESCAPE_CAM_ENTRY_SIZE = 32,
	 EPE_NEXT_HOP_CONFIG_ENTRY_SIZE = 4,
	 EPE_NEXT_HOP_DEBUG_ENTRY_SIZE = 16,
	 EPE_NEXT_HOP_CTL_ENTRY_SIZE = 16,
	 NEXT_HOP_INTR_VALUE_SET_ENTRY_SIZE = 4,
	 NEXT_HOP_INTR_VALUE_RESET_ENTRY_SIZE = 4,
	 NEXT_HOP_INTR_MASK_SET_ENTRY_SIZE = 4,
	 NEXT_HOP_INTR_MASK_RESET_ENTRY_SIZE = 4,
	 DRAIN_ENABLE_ENTRY_SIZE = 4,
	 RUNNING_CREDIT_ENTRY_SIZE = 4,
	 PARITY_CHECK_EN_ENTRY_SIZE = 4,
	 PARITY_FAIL_RECORD_ENTRY_SIZE = 12,
	 EPE_STATS_CTL_EPE_PHB_INTF_ENTRY_SIZE = 4,
	 EPE_STATS_INIT_EPE_PHB_INTF_ENTRY_SIZE = 4,
	 EPE_STATS_INIT_DONE_EPE_PHB_INTF_ENTRY_SIZE = 4,
	 EPE_STATS_CTL_EPE_OVERALL_FWD_ENTRY_SIZE = 4,
	 EPE_STATS_INIT_EPE_OVERALL_FWD_ENTRY_SIZE = 4,
	 EPE_STATS_INIT_DONE_EPE_OVERALL_FWD_ENTRY_SIZE = 4,
	 EPE_STATS_INTR_VALUE_SET_ENTRY_SIZE = 4,
	 EPE_STATS_INTR_VALUE_RESET_ENTRY_SIZE = 4,
	 EPE_STATS_INTR_MASK_SET_ENTRY_SIZE = 4,
	 EPE_STATS_INTR_MASK_RESET_ENTRY_SIZE = 4,
	 EPE_STATS_DEBUG_STATS_ENTRY_SIZE = 4,
	 EPE_STATS_CTL_EPE_PORT_LOG_ENTRY_SIZE = 4,
	 EPE_STATS_INIT_EPE_PORT_LOG_ENTRY_SIZE = 4,
	 EPE_STATS_INIT_DONE_EPE_PORT_LOG_ENTRY_SIZE = 4,
	 FABRIC_CAS_INTR_RAM_ENTRY_SIZE = 4,
	 FABRIC_CAS_CTL_ENTRY_SIZE = 4,
	 FABRIC_CAS_LINK_STALL_SELECT_ENTRY_SIZE = 4,
	 BUF_STORE_STALL_ENTRY_SIZE = 4,
	 FABRIC_CAS_CELL_PTR_DEBUG_ENTRY_SIZE = 4,
	 FABRIC_CAS_MISC_CTL_ENTRY_SIZE = 4,
	 FABRIC_CAS_INTERRUPT_ENTRY_SIZE = 32,
	 FABRIC_CAS_RXQ_STALL_ENTRY_SIZE = 4,
	 FABRIC_CAS_CELL_STALL_CFG_ENTRY_SIZE = 4,
	 FABRIC_CAS_STALL_STATS_ENTRY_SIZE = 12,
	 FABRIC_CRB_CTL_ENTRY_SIZE = 4,
	 FABRIC_CRB_INPUT_STATS_ENTRY_SIZE = 4,
	 FABRIC_CRB_OUTPUT_STATS_ENTRY_SIZE = 4,
	 FABRIC_CRB_INPUT_SOC_CNT_ENTRY_SIZE = 4,
	 FABRIC_CRB_INPUT_EOC_CNT_ENTRY_SIZE = 4,
	 FABRIC_CRB_OUTPUT_SOC_CNT_ENTRY_SIZE = 4,
	 FABRIC_CRB_OUTPUT_EOC_CNT_ENTRY_SIZE = 4,
	 FABRIC_CRB_INPUT_SLICE_CNT_ENTRY_SIZE = 4,
	 FABRIC_CRB_INTERRUPT_ENTRY_SIZE = 16,
	 FABRIC_CRB_OUTPUT_SLICE_CNT_ENTRY_SIZE = 4,
	 FABRIC_CRB_STATE_ENTRY_SIZE = 4,
	 FABRIC_DSF_LINK_CTRL_ENTRY_SIZE = 16,
	 FABRIC_DSF_MISC_CTRL_ENTRY_SIZE = 12,
	 FABRIC_DSF_INTERRUPT_ENTRY_SIZE = 48,
	 FABRIC_DSF_CELL_STATS_ENTRY_SIZE = 192,
	 FABRIC_DSF_STATE_ENTRY_SIZE = 68,
	 FABRIC_DSF_SRC_LINK_NUM_CHG_ENABLE_ENTRY_SIZE = 4,
	 FABRIC_GTS_INTR_RAM_ENTRY_SIZE = 8,
	 FABRIC_GTS_CTL_ENTRY_SIZE = 4,
	 FABRIC_GTS_INIT_ENTRY_SIZE = 4,
	 FABRIC_GTS_INIT_DONE_ENTRY_SIZE = 4,
	 FABRIC_GTS_INTR_VALUE_SET_ENTRY_SIZE = 4,
	 FABRIC_GTS_INTR_VALUE_RESET_ENTRY_SIZE = 4,
	 FABRIC_GTS_INTR_MASK_SET_ENTRY_SIZE = 4,
	 FABRIC_GTS_INTR_MASK_RESET_ENTRY_SIZE = 4,
	 FABRIC_GTS_INTR_STATUS_ENTRY_SIZE = 4,
	 FABRIC_GTS_TIME_OUT_FLAG_ENTRY_SIZE = 4,
	 FABRIC_GTS_STATS_ENTRY_SIZE = 4,
	 FABRIC_RTS_CHAN_CTRL_ENTRY_SIZE = 16,
	 FABRIC_RTS_WEIGHT_CTRL_ENTRY_SIZE = 16,
	 FABRIC_RTS_BOTH_RTS_VALID_ENTRY_SIZE = 4,
	 FABRIC_RTS_LOOPBACK_MODE_ENTRY_SIZE = 4,
	 FABRIC_RTS_RANDOM_SEED_ENTRY_SIZE = 4,
	 FABRIC_RTS_CFG_WSP_TYPE_ENTRY_SIZE = 4,
	 FABRIC_RTS_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 FABRIC_RTS_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 FABRIC_RXQ_CHAN_CTRL_ENTRY_SIZE = 16,
	 FABRIC_RXQ_CELL_STATS_ENTRY_SIZE = 28,
	 FABRIC_RXQ_PKT_STATS_ENTRY_SIZE = 24,
	 FABRIC_RXQ_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 FABRIC_RXQ_MISC_CTRL_ENTRY_SIZE = 24,
	 FABRIC_RXQ_WR_CTRL_RES_WORD_MEM_CTRL_ENTRY_SIZE = 4,
	 FABRIC_RXQ_PARITY_FAIL_RECORD_ENTRY_SIZE = 4,
	 FABRIC_SER_LTX_LINK_ENABLE_ENTRY_SIZE = 4,
	 FABRIC_SER_LTX_PRBS_ENABLE_ENTRY_SIZE = 4,
	 FABRIC_SER_LTX_PRBS_RST_ENTRY_SIZE = 4,
	 FABRIC_SER_LTX_FRAME_SYNC_SYMBOL_ENTRY_SIZE = 4,
	 FABRIC_SER_LTX_IDLE_SYMBOL1_ENTRY_SIZE = 4,
	 FABRIC_SER_LTX_FIFO_THRESHOLD_ENTRY_SIZE = 4,
	 FABRIC_SER_LRX_LINK_ENABLE_ENTRY_SIZE = 4,
	 FABRIC_SER_LRX_LOOPBACK_ENTRY_SIZE = 4,
	 FABRIC_SER_LRX_CRC_CHECK_DISABLE_ENTRY_SIZE = 4,
	 FABRIC_SER_LRX_RESET_PRBS_ENTRY_SIZE = 4,
	 FABRIC_SER_LRX_BIT_ORDER_INVERT_ENTRY_SIZE = 4,
	 FABRIC_SER_LRX_FORCE_SYNC_ENTRY_SIZE = 4,
	 FABRIC_SER_LRX_BIT_POLARITY_INVERT_ENTRY_SIZE = 4,
	 FABRIC_SER_LRX_FRAME_BOUNDARY_IDLE_CNT_ENTRY_SIZE = 4,
	 FABRIC_SER_LRX_PRBS_ENABLE_ENTRY_SIZE = 4,
	 FABRIC_SER_LRX_PRBS_ERR_COUNT_ENTRY_SIZE = 32,
	 FABRIC_SER_SYN_SYNC_PULSE_GEN_TIMER_ENTRY_SIZE = 4,
	 FABRIC_SER_SYN_SYNC_MASK_TIMER_ENTRY_SIZE = 4,
	 FABRIC_SER_SYN_MAXIMUM_SLICE_NUM_ENTRY_SIZE = 4,
	 FABRIC_SER_SYN_CELL_SLOT_CYCLE_COUNT_ENTRY_SIZE = 4,
	 FABRIC_SER_SYN_CPU_AUTO_SYNC_PULSE_TIMER_ENTRY_SIZE = 4,
	 FABRIC_SER_SYN_CPU_SYNC_PULSE_ENABLE_ENTRY_SIZE = 4,
	 FABRIC_SER_SYN_CPU_SYNC_PULSE_STEP_ENTRY_SIZE = 4,
	 FABRIC_SER_SYN_MASTER_MODE_ENTRY_SIZE = 4,
	 FABRIC_SER_SYN_FORCE_FIRST_SYNC_ENTRY_SIZE = 4,
	 FABRIC_SER_FORCE_SIGNAL_DETECT_ENTRY_SIZE = 4,
	 FABRIC_SER_SOFT_RESET_LTX_ENTRY_SIZE = 4,
	 FABRIC_SER_SOFT_RESET_LRX_ENTRY_SIZE = 4,
	 FABRIC_SER_SOFT_RESET_SYN_ENTRY_SIZE = 4,
	 FABRIC_SER_LTX_POP_THRESHOLD_ENTRY_SIZE = 4,
	 FABRIC_SER_LTX_IDLE_SYMBOL2_ENTRY_SIZE = 4,
	 FABRIC_SER_LTX_USE_PRBS7_ENTRY_SIZE = 4,
	 FABRIC_SER_LTX_TEST_PATTERN_ENTRY_SIZE = 4,
	 FABRIC_SER_LRX_CELL_BOUNDARY_IDLE_CNT_ENTRY_SIZE = 4,
	 FABRIC_SER_LRX_SIG_DET_ACTIVE_VALUE_ENTRY_SIZE = 4,
	 FABRIC_SER_LTX_FSM_STATE_ENTRY_SIZE = 8,
	 FABRIC_SER_LRX_FSM_STATE_ENTRY_SIZE = 8,
	 FABRIC_SER_INTERRUPT_ENTRY_SIZE = 32,
	 FABRIC_SER_SYN_RECEIVED_COUNT_ENTRY_SIZE = 16,
	 TO_DSF_LINK_STATUS_ENTRY_SIZE = 4,
	 FABRIC_VOQ_CHAN_CTRL_ENTRY_SIZE = 24,
	 FABRIC_VOQ_FREE_CELL_CTRL_ENTRY_SIZE = 16,
	 FABRIC_VOQ_CELL_TABLE_CTRL_ENTRY_SIZE = 12,
	 FABRIC_VOQ_CELL_BUFFER_CTRL_ENTRY_SIZE = 16,
	 FABRIC_VOQ_CELL_STATS_ENTRY_SIZE = 28,
	 FABRIC_VOQ_PKT_STATS_ENTRY_SIZE = 24,
	 FABRIC_VOQ_INTERRUPT_ENTRY_SIZE = 16,
     GMAC0_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC0_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC0_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC0_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC0_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC0_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC0_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC0_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC0_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC0_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC0_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC0_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC0_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC0_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC0_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC0_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC0_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC0_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC0_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC0_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC1_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC1_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC1_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC1_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC1_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC1_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC1_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC1_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC1_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC1_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC1_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC1_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC1_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC1_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC1_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC1_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC1_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC1_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC1_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC1_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC2_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC2_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC2_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC2_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC2_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC2_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC2_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC2_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC2_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC2_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC2_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC2_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC2_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC2_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC2_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC2_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC2_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC2_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC2_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC2_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC3_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC3_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC3_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC3_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC3_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC3_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC3_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC3_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC3_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC3_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC3_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC3_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC3_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC3_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC3_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC3_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC3_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC3_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC3_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC3_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC4_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC4_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC4_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC4_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC4_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC4_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC4_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC4_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC4_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC4_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC4_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC4_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC4_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC4_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC4_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC4_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC4_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC4_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC4_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC4_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC5_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC5_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC5_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC5_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC5_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC5_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC5_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC5_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC5_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC5_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC5_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC5_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC5_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC5_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC5_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC5_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC5_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC5_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC5_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC5_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC6_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC6_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC6_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC6_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC6_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC6_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC6_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC6_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC6_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC6_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC6_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC6_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC6_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC6_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC6_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC6_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC6_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC6_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC6_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC6_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC7_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC7_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC7_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC7_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC7_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC7_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC7_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC7_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC7_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC7_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC7_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC7_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC7_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC7_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC7_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC7_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC7_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC7_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC7_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC7_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC8_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC8_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC8_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC8_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC8_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC8_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC8_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC8_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC8_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC8_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC8_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC8_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC8_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC8_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC8_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC8_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC8_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC8_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC8_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC8_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC9_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC9_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC9_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC9_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC9_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC9_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC9_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC9_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC9_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC9_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC9_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC9_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC9_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC9_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC9_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC9_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC9_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC9_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC9_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC9_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC10_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC10_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC10_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC10_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC10_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC10_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC10_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC10_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC10_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC10_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC10_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC10_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC10_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC10_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC10_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC10_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC10_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC10_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC10_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC10_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC11_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC11_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC11_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC11_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC11_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC11_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC11_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC11_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC11_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC11_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC11_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC11_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC11_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC11_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC11_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC11_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC11_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC11_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC11_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC11_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC12_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC12_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC12_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC12_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC12_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC12_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC12_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC12_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC12_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC12_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC12_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC12_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC12_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC12_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC12_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC12_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC12_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC12_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC12_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC12_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC13_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC13_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC13_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC13_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC13_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC13_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC13_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC13_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC13_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC13_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC13_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC13_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC13_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC13_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC13_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC13_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC13_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC13_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC13_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC13_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC14_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC14_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC14_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC14_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC14_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC14_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC14_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC14_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC14_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC14_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC14_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC14_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC14_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC14_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC14_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC14_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC14_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC14_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC14_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC14_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC15_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC15_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC15_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC15_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC15_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC15_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC15_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC15_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC15_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC15_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC15_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC15_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC15_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC15_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC15_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC15_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC15_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC15_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC15_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC15_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC16_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC16_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC16_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC16_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC16_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC16_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC16_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC16_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC16_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC16_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC16_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC16_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC16_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC16_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC16_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC16_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC16_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC16_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC16_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC16_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC17_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC17_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC17_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC17_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC17_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC17_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC17_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC17_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC17_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC17_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC17_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC17_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC17_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC17_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC17_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC17_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC17_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC17_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC17_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC17_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC18_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC18_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC18_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC18_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC18_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC18_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC18_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC18_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC18_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC18_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC18_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC18_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC18_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC18_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC18_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC18_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC18_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC18_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC18_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC18_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC19_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC19_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC19_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC19_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC19_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC19_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC19_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC19_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC19_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC19_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC19_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC19_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC19_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC19_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC19_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC19_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC19_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC19_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC19_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC19_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC20_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC20_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC20_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC20_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC20_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC20_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC20_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC20_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC20_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC20_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC20_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC20_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC20_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC20_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC20_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC20_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC20_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC20_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC20_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC20_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC21_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC21_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC21_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC21_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC21_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC21_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC21_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC21_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC21_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC21_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC21_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC21_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC21_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC21_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC21_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC21_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC21_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC21_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC21_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC21_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC22_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC22_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC22_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC22_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC22_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC22_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC22_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC22_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC22_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC22_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC22_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC22_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC22_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC22_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC22_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC22_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC22_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC22_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC22_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC22_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC23_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC23_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC23_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC23_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC23_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC23_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC23_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC23_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC23_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC23_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC23_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC23_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC23_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC23_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC23_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC23_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC23_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC23_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC23_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC23_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC24_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC24_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC24_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC24_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC24_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC24_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC24_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC24_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC24_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC24_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC24_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC24_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC24_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC24_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC24_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC24_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC24_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC24_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC24_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC24_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC25_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC25_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC25_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC25_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC25_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC25_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC25_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC25_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC25_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC25_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC25_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC25_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC25_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC25_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC25_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC25_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC25_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC25_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC25_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC25_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC26_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC26_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC26_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC26_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC26_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC26_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC26_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC26_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC26_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC26_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC26_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC26_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC26_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC26_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC26_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC26_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC26_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC26_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC26_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC26_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC27_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC27_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC27_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC27_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC27_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC27_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC27_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC27_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC27_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC27_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC27_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC27_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC27_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC27_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC27_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC27_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC27_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC27_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC27_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC27_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC28_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC28_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC28_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC28_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC28_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC28_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC28_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC28_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC28_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC28_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC28_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC28_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC28_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC28_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC28_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC28_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC28_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC28_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC28_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC28_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC29_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC29_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC29_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC29_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC29_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC29_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC29_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC29_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC29_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC29_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC29_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC29_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC29_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC29_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC29_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC29_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC29_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC29_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC29_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC29_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC30_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC30_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC30_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC30_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC30_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC30_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC30_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC30_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC30_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC30_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC30_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC30_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC30_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC30_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC30_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC30_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC30_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC30_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC30_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC30_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC31_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC31_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC31_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC31_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC31_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC31_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC31_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC31_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC31_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC31_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC31_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC31_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC31_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC31_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC31_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC31_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC31_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC31_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC31_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC31_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC32_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC32_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC32_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC32_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC32_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC32_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC32_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC32_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC32_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC32_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC32_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC32_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC32_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC32_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC32_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC32_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC32_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC32_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC32_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC32_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC33_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC33_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC33_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC33_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC33_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC33_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC33_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC33_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC33_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC33_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC33_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC33_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC33_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC33_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC33_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC33_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC33_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC33_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC33_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC33_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC34_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC34_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC34_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC34_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC34_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC34_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC34_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC34_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC34_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC34_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC34_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC34_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC34_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC34_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC34_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC34_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC34_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC34_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC34_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC34_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC35_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC35_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC35_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC35_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC35_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC35_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC35_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC35_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC35_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC35_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC35_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC35_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC35_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC35_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC35_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC35_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC35_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC35_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC35_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC35_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC36_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC36_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC36_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC36_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC36_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC36_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC36_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC36_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC36_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC36_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC36_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC36_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC36_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC36_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC36_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC36_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC36_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC36_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC36_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC36_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC37_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC37_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC37_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC37_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC37_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC37_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC37_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC37_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC37_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC37_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC37_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC37_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC37_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC37_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC37_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC37_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC37_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC37_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC37_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC37_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC38_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC38_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC38_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC38_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC38_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC38_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC38_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC38_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC38_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC38_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC38_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC38_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC38_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC38_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC38_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC38_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC38_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC38_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC38_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC38_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC39_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC39_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC39_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC39_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC39_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC39_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC39_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC39_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC39_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC39_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC39_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC39_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC39_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC39_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC39_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC39_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC39_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC39_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC39_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC39_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC40_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC40_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC40_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC40_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC40_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC40_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC40_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC40_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC40_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC40_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC40_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC40_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC40_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC40_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC40_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC40_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC40_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC40_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC40_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC40_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC41_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC41_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC41_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC41_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC41_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC41_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC41_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC41_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC41_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC41_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC41_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC41_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC41_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC41_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC41_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC41_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC41_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC41_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC41_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC41_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC42_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC42_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC42_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC42_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC42_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC42_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC42_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC42_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC42_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC42_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC42_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC42_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC42_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC42_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC42_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC42_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC42_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC42_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC42_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC42_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC43_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC43_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC43_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC43_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC43_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC43_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC43_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC43_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC43_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC43_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC43_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC43_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC43_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC43_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC43_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC43_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC43_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC43_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC43_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC43_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC44_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC44_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC44_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC44_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC44_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC44_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC44_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC44_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC44_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC44_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC44_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC44_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC44_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC44_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC44_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC44_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC44_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC44_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC44_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC44_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC45_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC45_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC45_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC45_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC45_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC45_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC45_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC45_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC45_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC45_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC45_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC45_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC45_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC45_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC45_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC45_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC45_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC45_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC45_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC45_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC46_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC46_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC46_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC46_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC46_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC46_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC46_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC46_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC46_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC46_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC46_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC46_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC46_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC46_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC46_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC46_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC46_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC46_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC46_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC46_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
     GMAC47_GMACWRAPPER_GMAC_MAC_MODE_ENTRY_SIZE = 4,
     GMAC47_GMACWRAPPER_GMAC_TX_CTRL_ENTRY_SIZE = 4,
     GMAC47_GMACWRAPPER_GMAC_RX_CTRL_ENTRY_SIZE = 4,
     GMAC47_GMACWRAPPER_GMAC_PRE_LENGTH_ENTRY_SIZE = 4,
     GMAC47_GMACWRAPPER_GMAC_PKT_LENGTH_ENTRY_SIZE = 4,
     GMAC47_GMACWRAPPER_GMAC_INTERRUPT_ENTRY_SIZE = 16,
     GMAC47_GMACWRAPPER_GMAC_PAUSE_CTRL_ENTRY_SIZE = 4,
     GMAC47_GMACWRAPPER_GMAC_VLAN_TYPE_ENTRY_SIZE = 4,
     GMAC47_GMAC_PCS_CONFIG1_ENTRY_SIZE = 4,
     GMAC47_GMAC_PCS_CONFIG2_ENTRY_SIZE = 4,
     GMAC47_GMAC_PRBS_CFG_ENTRY_SIZE = 4,
     GMAC47_GMAC_PRBS_ERR_CNT_ENTRY_SIZE = 4,
     GMAC47_GMAC_8_B10B_ERR_CNT_ENTRY_SIZE = 4,
     GMAC47_GMAC_PCS_STATUS_ENTRY_SIZE = 4,
     GMAC47_GMAC_PCS_SOFT_RST_ENTRY_SIZE = 4,
     GMAC47_GMAC_CLK_DIVIDER_ENTRY_SIZE = 4,
     GMAC47_GMAC_OAM_TEST_MASTER_CFG_ENTRY_SIZE = 4,
     GMAC47_GMAC_OAM_TEST_SLAVE_CFG_ENTRY_SIZE = 4,
     GMAC47_GMAC_PTP_EN_ENTRY_SIZE = 4,
     GMAC47_GMAC_PTP_STATUS_ENTRY_SIZE = 4,
	 HASH_DS_CTL_LOOKUP_CTL_ENTRY_SIZE = 32,
	 HASH_DS_CTL_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 HASH_DS_CTL_PARITY_RECORD_ENTRY_SIZE = 8,
	 HASH_DS_CTL_STATS_ENTRY_SIZE = 8,
	 HASH_DS_CTL_INIT_CTL_ENTRY_SIZE = 16,
	 HASH_DS_CTL_MISC_CTL_ENTRY_SIZE = 8,
	 HASH_DS_CTL_CPU_KEY_REQ_ENTRY_SIZE = 24,
	 HASH_DS_CTL_CPU_KEY_STATUS_ENTRY_SIZE = 4,
	 SUP_IF_CONTROL_ENTRY_SIZE = 4,
	 SUP_IF_PARITY_ERROR_ENTRY_SIZE = 4,
	 DEVICE_ID_ENTRY_SIZE = 4,
	 PLL_LOCK_OUT_ENTRY_SIZE = 4,
	 PLL_LOCK_DBG_ENTRY_SIZE = 8,
	 RESET_INT_RELATED_ENTRY_SIZE = 20,
	 FATAL_INTR0_VALUE_SET_ENTRY_SIZE = 4,
	 FATAL_INTR0_VALUE_RESET_ENTRY_SIZE = 4,
	 FATAL_INTR0_MASK_SET_ENTRY_SIZE = 4,
	 FATAL_INTR0_MASK_RESET_ENTRY_SIZE = 4,
	 FATAL_INTR1_VALUE_SET_ENTRY_SIZE = 4,
	 FATAL_INTR1_VALUE_RESET_ENTRY_SIZE = 4,
	 FATAL_INTR1_MASK_SET_ENTRY_SIZE = 4,
	 FATAL_INTR1_MASK_RESET_ENTRY_SIZE = 4,
	 FATAL_INTR2_VALUE_SET_ENTRY_SIZE = 4,
	 FATAL_INTR2_VALUE_RESET_ENTRY_SIZE = 4,
	 FATAL_INTR2_MASK_SET_ENTRY_SIZE = 4,
	 FATAL_INTR2_MASK_RESET_ENTRY_SIZE = 4,
	 FATAL_INTR3_VALUE_SET_ENTRY_SIZE = 4,
	 FATAL_INTR3_VALUE_RESET_ENTRY_SIZE = 4,
	 FATAL_INTR3_MASK_SET_ENTRY_SIZE = 4,
	 FATAL_INTR3_MASK_RESET_ENTRY_SIZE = 4,
	 HUMBERSUP_NORMAL_INTR_VALUE_SET_ENTRY_SIZE = 4,
	 HUMBERSUP_NORMAL_INTR_VALUE_RESET_ENTRY_SIZE = 4,
	 HUMBERSUP_NORMAL_INTR_MASK_SET_ENTRY_SIZE = 4,
	 HUMBERSUP_NORMAL_INTR_MASK_RESET_ENTRY_SIZE = 4,
	 CORE_PLL_CONTROL_ENTRY_SIZE = 16,
	 HSS4G_PLL_CONTROL_ENTRY_SIZE = 16,
	 HSS6G_PLL_CONTROL_ENTRY_SIZE = 16,
	 DDR_PLL_CONTROL_ENTRY_SIZE = 16,
	 TCAM_PLL_CONTROL_ENTRY_SIZE = 16,
	 FABRIC_SYN_CLK_CONTROL_ENTRY_SIZE = 4,
	 HUMBER_INTR_ENABLE_ENTRY_SIZE = 4,
	 CLK_DBG_RST_ENTRY_SIZE = 4,
	 HSS_ACCESS_PARAMETER_ENTRY_SIZE = 4,
	 HSS_ACCESS_ENTRY_SIZE = 4,
	 HSS_WRITE_DATA_ENTRY_SIZE = 4,
	 HSS_READ_DATA_ENTRY_SIZE = 4,
	 HSS_F0_TX_MON_ENTRY_SIZE = 8,
	 HSS_F0_RX_MON_ENTRY_SIZE = 8,
	 HSS_F0_TX_CTL_ENTRY_SIZE = 16,
	 HSS_F0_RX_CTL_ENTRY_SIZE = 16,
	 HSS_N0_MON_ENTRY_SIZE = 8,
	 HSS_N1_MON_ENTRY_SIZE = 8,
	 HSS_N2_MON_ENTRY_SIZE = 8,
	 HSS_N3_MON_ENTRY_SIZE = 8,
	 HSS_N4_MON_ENTRY_SIZE = 8,
	 HSS_N5_MON_ENTRY_SIZE = 8,
	 HSS_N0_CTL_ENTRY_SIZE = 76,
	 HSS_N1_CTL_ENTRY_SIZE = 76,
	 HSS_N2_CTL_ENTRY_SIZE = 76,
	 HSS_N3_CTL_ENTRY_SIZE = 76,
	 HSS_N4_CTL_ENTRY_SIZE = 76,
	 HSS_N5_CTL_ENTRY_SIZE = 76,
	 QDR_MPMI_CTL_ENTRY_SIZE = 8,
	 DDR_MPMI_CTL_ENTRY_SIZE = 8,
	 TCAM_MPMI_CTL_ENTRY_SIZE = 12,
	 MAC_LED_CTL_ENTRY_SIZE = 16,
	 XGMAC_SELECT_CTL_ENTRY_SIZE = 8,
	 FABRIC_SELECT_CTL_ENTRY_SIZE = 8,
	 MISC_MAC_CLK_CTL_ENTRY_SIZE = 4,
	 ENABLE_RAM1X_CLK_CTL_ENTRY_SIZE = 4,
	 HASH_KEY_SELECT_ENTRY_SIZE = 4,
	 MDIO_IN_SELECT_ENTRY_SIZE = 4,
	 DDR_DL_CTL_ENTRY_SIZE = 4,
	 QDR_DL_CTL_ENTRY_SIZE = 4,
	 DL_MON_ENTRY_SIZE = 4,
	 SGMAC_USE4G_CORE_CTL_ENTRY_SIZE = 4,
	 GLOBAL_GATED_CLK_CTL_ENTRY_SIZE = 4,
	 MODULE_GATED_CLK_CTL_ENTRY_SIZE = 12,
	 ZCNTL_CTL_ENTRY_SIZE = 4,
	 SYNC_ETHERNET_CFG0_ENTRY_SIZE = 8,
	 SYNC_ETHERNET_SELECT0_ENTRY_SIZE = 4,
	 SYNC_ETHERNET_MON0_ENTRY_SIZE = 4,
	 SYNC_ETHERNET_CFG1_ENTRY_SIZE = 8,
	 SYNC_ETHERNET_SELECT1_ENTRY_SIZE = 4,
	 SYNC_ETHERNET_MON1_ENTRY_SIZE = 4,
	 TIME_OUT_INFO_ENTRY_SIZE = 8,
	 TIME_OUT_HAPPEN_ENTRY_SIZE = 4,
	 IPE_AGING_FIFO_RAM_ENTRY_SIZE = 4,
	 IPE_AGING_CTL_ENTRY_SIZE = 16,
	 IPE_AGING_STATUS_ENTRY_SIZE = 4,
	 IPE_AGING_STATUS_MASK_ENTRY_SIZE = 4,
	 IPE_AGING_INTR_VALUE_SET_ENTRY_SIZE = 4,
	 IPE_AGING_INTR_VALUE_RESET_ENTRY_SIZE = 4,
	 IPE_AGING_INTR_MASK_SET_ENTRY_SIZE = 4,
	 IPE_AGING_INTR_MASK_RESET_ENTRY_SIZE = 4,
	 IPE_AGING_INIT_ENTRY_SIZE = 4,
	 IPE_AGING_INIT_DONE_ENTRY_SIZE = 4,
	 IPEAGING_NORMAL_INTR_VALUE_SET_ENTRY_SIZE = 4,
	 IPEAGING_NORMAL_INTR_VALUE_RESET_ENTRY_SIZE = 4,
	 IPEAGING_NORMAL_INTR_MASK_SET_ENTRY_SIZE = 4,
	 IPEAGING_NORMAL_INTR_MASK_RESET_ENTRY_SIZE = 4,
	 IPE_AGING_FIFO_DEPTH_ENTRY_SIZE = 4,
	 IPE_FORWARD_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 IPE_FORWARD_CREDIT_VALUE_CFG_ENTRY_SIZE = 4,
	 IPE_FORWARD_THRD_CFG_ENTRY_SIZE = 8,
	 IPE_FORWARD_STATS_ENTRY_SIZE = 8,
	 IPE_FORWARD_INTERRUPT_ENTRY_SIZE = 16,
	 IPE_FORWARD_CTL_ENTRY_SIZE = 36,
	 IPE_FORWARD_SGMAC_CTL_ENTRY_SIZE = 28,
	 IPE_FORWARD_APS_BRIDGE_TABLE_PARITY_FAIL_RECORD_ENTRY_SIZE = 4,
	 IPE_FORWARD_APS_SELECT_TABLE_PARITY_FAIL_RECORD_ENTRY_SIZE = 4,
	 IPE_FORWARD_FWD_EXT_TABLE_PARITY_FAIL_RECORD_ENTRY_SIZE = 4,
	 IPE_FORWARD_SEQUENCE_NUMBER_TABLE_PARITY_FAIL_RECORD_ENTRY_SIZE = 4,
	 IPE_HDR_ADJ_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 IPE_HDR_ADJ_MODE_CTL_ENTRY_SIZE = 4,
	 IPE_HDR_ADJ_SGMAC_CTL_ENTRY_SIZE = 4,
	 IPE_HDR_ADJ_CTL_ENTRY_SIZE = 4,
	 IPE_HDR_ADJ_VLAN_PTR_ENTRY_SIZE = 4,
	 IPE_HDR_ADJ_EXP_MAP_TABLE_ENTRY_SIZE = 8,
	 IPE_HDR_ADJ_PHY_PORT_MUX_CTL_ENTRY_SIZE = 8,
	 IPE_HDR_ADJ_MISC_CTL_ENTRY_SIZE = 8,
	 IPE_HDR_ADJ_FIFO_THRD_ENTRY_SIZE = 16,
	 IPE_HDR_ADJ_INTERRUPT_ENTRY_SIZE = 16,
	 IPE_HDR_ADJ_RANDOM_SEED_LOAD_ENTRY_SIZE = 8,
	 IPE_HDR_ADJ_STATS_ENTRY_SIZE = 44,
	 IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_ENTRY_SIZE = 60,
	 IPE_HDR_ADJ_PARITY_FAIL_RECORD_ENTRY_SIZE = 16,
	 IPE_HDR_ADJ_DISABLE_CRC_UPD_ENTRY_SIZE = 4,
	 IPE_HDR_ADJ_WRR_WEIGHT_ENTRY_SIZE = 4,
	 IPE_HDR_ADJ_ADDR_FREE_FIFO_INIT_DONE_ENTRY_SIZE = 4,
	 IPE_HDR_ADJ_CMPC_RES_WORD_RAM_INIT_ENTRY_SIZE = 8,
	 IPE_HDR_ADJ_CREDIT_USED_ENTRY_SIZE = 8,
	 IPE_INTF_MAPPER_INTERRUPT0_ENTRY_SIZE = 16,
	 IPE_INTF_MAPPER_INTERRUPT1_ENTRY_SIZE = 16,
	 INTF_MAPPER_CONFIG_ENTRY_SIZE = 8,
	 IPE_INTF_MAPPER_INIT_ENTRY_SIZE = 4,
	 IPE_INTF_MAPPER_INIT_DONE_ENTRY_SIZE = 4,
	 IPE_DS_VLAN_CTL_ENTRY_SIZE = 12,
	 IPE_INTF_MAPPER_CTL_ENTRY_SIZE = 20,
	 IPE_USER_ID_CTL_ENTRY_SIZE = 40,
	 IPE_ROUTER_MAC_CTL_ENTRY_SIZE = 24,
	 IPE_INTF_MAPPER_MIN_PKT_LENGTH_ENTRY_SIZE = 4,
	 IPE_INTF_MAPPER_MAX_PKT_LENGTH_ENTRY_SIZE = 4,
	 IPE_INTF_MAPPER_THRESHOLD_ENTRY_SIZE = 8,
	 IPE_BPDU_ESCAPE_CTL_ENTRY_SIZE = 16,
	 IPE_BPDU_PROTOCOL_ESCAPE_CAM_ENTRY_SIZE = 64,
	 IPE_BPDU_PROTOCOL_ESCAPE_CAM2_ENTRY_SIZE = 64,
	 IPE_BPDU_PROTOCOL_ESCAPE_CAM3_ENTRY_SIZE = 64,
	 IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_ENTRY_SIZE = 16,
	 IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_ENTRY_SIZE = 32,
	 IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_ENTRY_SIZE = 64,
	 IPE_INTF_MAPPER_RX_DEBUG_ENTRY_SIZE = 4,
	 IPE_INTF_MAPPER_TX_DEBUG_ENTRY_SIZE = 4,
	 IPE_INTF_MAPPER_TCAM_ARB_STATS_ENTRY_SIZE = 8,
	 IPE_INTF_MAPPER_TB_INFO_STATS_ENTRY_SIZE = 8,
	 IPE_INTF_MAPPER_SHARED_DS_STATS_ENTRY_SIZE = 16,
	 IPE_INTF_MAPPER_DS_LINK_AGGREGATE_GROUP_STATS_ENTRY_SIZE = 8,
	 IPE_INTF_MAPPER_PARITY_FAIL_RECORD_ENTRY_SIZE = 24,
	 IPE_LOOKUP_INTERRUPT_ENTRY_SIZE = 16,
	 IPE_PKT_PROC_CREDIT_ENTRY_SIZE = 4,
	 IPE_DUAL_INDEX_ORDER_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_CREDIT_CFG_ENTRY_SIZE = 4,
	 IPE_LOOKUP_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 IPE_LOOKUP_CUR_STATE_MACHINE_ENTRY_SIZE = 4,
	 IPE_LOOKUP_PARITY_FAIL_ADDR_ENTRY_SIZE = 4,
	 IPE_LOOKUP_CTL_ENTRY_SIZE = 68,
	 IPE_LOOKUP_RESULT_CTL_ENTRY_SIZE = 164,
	 IPE_LOOKUP_DEBUG_STATS_ENTRY_SIZE = 44,
	 IPE_HASH_LOOKUP_RESULT_CTL_ENTRY_SIZE = 48,
	 IPE_IPV4_MCAST_FORCE_ROUTE_ENTRY_SIZE = 16,
	 IPE_IPV6_MCAST_FORCE_ROUTE_ENTRY_SIZE = 64,
	 INTERRUPT_ENTRY_SIZE = 16,
	 INTERRUPT_NORMAL_ENTRY_SIZE = 16,
	 IPE_PKT_PROC_PARITY_ENABLE_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_FORWARD_CREDIT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_INIT_ENTRY_SIZE = 4,
	 IPE_ACL_QOS_RAND_SEED_LOAD_ENTRY_SIZE = 4,
	 IPE_ACL_QOS_CTL_ENTRY_SIZE = 4,
	 IPE_LEARNING_CACHE_VALID_ENTRY_SIZE = 4,
	 IPE_ROUTE_CTL_ENTRY_SIZE = 8,
	 IPE_BRIDGE_CTL_ENTRY_SIZE = 16,
	 IPE_BRIDGE_STORM_CTL_ENTRY_SIZE = 8,
	 IPE_CLASSIFICATION_CTL_ENTRY_SIZE = 8,
	 IPE_CLASSIFICATION_PHB_OFFSET_TABLE_ENTRY_SIZE = 16,
	 IPE_ROUTE_MARTIAN_ADDR_ENTRY_SIZE = 16,
	 IPE_CLASSIFICATION_PATH_MAP_TABLE_ENTRY_SIZE = 32,
	 IPE_MPLS_CTL_ENTRY_SIZE = 20,
	 IPE_IPG_CTL_ENTRY_SIZE = 16,
	 IPE_EXCEPTION3_CTL_ENTRY_SIZE = 16,
	 IPE_EXCEPTION3_CAM_ENTRY_SIZE = 64,
	 IPE_EXCEPTION3_CAM_RESULT_ENTRY_SIZE = 64,
	 IPE_EXCEPTION3_CAM2_ENTRY_SIZE = 64,
	 IPE_EXCEPTION3_CAM2_RESULT_ENTRY_SIZE = 64,
	 IPE_PKT_PROC_DISCARD_SRC_ENTRY_SIZE = 4,
	 IPE_STORM_CTL_UPDATE_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_INPUT_PKT_INFO_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_INPUT_PAR_RESULT_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_INPUT_TRIG_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_INPUT_TB_INFO_DS_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_INPUT_POLICING_RESULT_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_INPUT_FORWARD_DONE_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_OUTPUT_POLICING_REQ_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_OUTPUT_CLA_RESULT_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_OUTPUT_RESULT_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_OUTPUT_PKT_PROC_DONE_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_DROP_FROM_FORMER_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_DROP_IN_LOOKUP_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_DROP_IN_EXPAND_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_DROP_IN_ACL_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_DROP_IN_QOS_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_DROP_IN_ROUTING_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_DROP_IN_BRIDGE_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_DROP_IN_LEARN_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_DROP_IN_STORM_CTL_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_DROP_IN_MPLS_CNT_ENTRY_SIZE = 4,
	 IPE_PKT_PROC_PARITY_FAIL_RECORD_ENTRY_SIZE = 20,
	 IPE_STATS_CTL_IPE_PHB_INTF_ENTRY_SIZE = 4,
	 IPE_STATS_INIT_IPE_PHB_INTF_ENTRY_SIZE = 4,
	 IPE_STATS_INIT_DONE_IPE_PHB_INTF_ENTRY_SIZE = 4,
	 IPE_STATS_CTL_IPE_OVERALL_FWD_ENTRY_SIZE = 4,
	 IPE_STATS_INIT_IPE_OVERALL_FWD_ENTRY_SIZE = 4,
	 IPE_STATS_INIT_DONE_IPE_OVERALL_FWD_ENTRY_SIZE = 4,
	 IPE_STATS_INTR_VALUE_SET_ENTRY_SIZE = 4,
	 IPE_STATS_INTR_VALUE_RESET_ENTRY_SIZE = 4,
	 IPE_STATS_INTR_MASK_SET_ENTRY_SIZE = 4,
	 IPE_STATS_INTR_MASK_RESET_ENTRY_SIZE = 4,
	 IPE_STATS_DEBUG_STATS_ENTRY_SIZE = 4,
	 IPE_STATS_CTL_IPE_PORT_LOG_ENTRY_SIZE = 4,
	 IPE_STATS_INIT_IPE_PORT_LOG_ENTRY_SIZE = 4,
	 IPE_STATS_INIT_DONE_IPE_PORT_LOG_ENTRY_SIZE = 4,
	 MAC_MUX_CALENDAR_ENTRY_SIZE = 28,
	 MAC_MUX_WALKER_ENTRY_SIZE = 4,
	 MAC_MUX_STAT_SEL_ENTRY_SIZE = 8,
	 MAC_MUX_DEBUG_STATS_ENTRY_SIZE = 20,
	 MUX_AGG0_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 MUX_AGG1_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 MUX_AGG2_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 MUX_AGG3_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 MUX_AGG_PARITY_ENABLE_ENTRY_SIZE = 4,
	 MET_FIFO_CTL_ENTRY_SIZE = 8,
	 MET_FIFO_FORCE_USE_RCD_RAM_ENTRY_SIZE = 4,
	 MET_FIFO_WRR_CTL_ENTRY_SIZE = 4,
	 MET_FIFO_INPUT_FIFO_THRESHOLD_ENTRY_SIZE = 8,
	 MET_FIFO_START_PTR_ENTRY_SIZE = 8,
	 MET_FIFO_END_PTR_ENTRY_SIZE = 8,
	 MET_FIFO_INPUT_FIFO_DEPTH_ENTRY_SIZE = 8,
	 MET_FIFO_INIT_ENTRY_SIZE = 4,
	 MET_FIFO_INIT_DONE_ENTRY_SIZE = 4,
	 MET_FIFO_MAX_INIT_CNT_ENTRY_SIZE = 4,
	 MET_FIFO_MCAST_ENABLE_ENTRY_SIZE = 4,
	 MET_FIFO_MSG_CNT_ENTRY_SIZE = 8,
	 MET_FIFO_WR_PTR_ENTRY_SIZE = 8,
	 MET_FIFO_RD_PTR_ENTRY_SIZE = 8,
	 MET_FIFO_WRR_WEIGHT_CNT_ENTRY_SIZE = 4,
	 MET_FIFO_PENDING_MCAST_CNT_ENTRY_SIZE = 4,
	 MET_FIFO_UPDATE_RCD_ERROR_SPOT_ENTRY_SIZE = 8,
	 MET_FIFO_EN_QUE_CREDIT_ENTRY_SIZE = 4,
	 MET_FIFO_TB_INFO_ARB_CREDIT_ENTRY_SIZE = 4,
	 MET_FIFOQ_MGR_CREDIT_ENTRY_SIZE = 4,
	 MET_FIFO_PARITY_ENABLE_ENTRY_SIZE = 4,
	 MET_FIFOQ_WRITE_RCD_UPD_FIFO_THRD_ENTRY_SIZE = 4,
	 MET_FIFO_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 MET_FIFO_WRR_WT_CFG_ENTRY_SIZE = 4,
	 MET_FIFO_WRR_WT_ENTRY_SIZE = 4,
	 MET_FIFO_RD_CUR_STATE_MACHINE_ENTRY_SIZE = 4,
	 MET_FIFO_INPUT_EN_QUE_MSG_STATS_ENTRY_SIZE = 4,
	 MET_FIFO_OUTPUT_EN_QUE_MSG_STATS_ENTRY_SIZE = 4,
	 MET_FIFO_INPUTQ_WRITE_RCD_UPDATE_STATS_ENTRY_SIZE = 4,
	 MET_FIFO_OUTPUT_FREE_BUF_MSG_STATS_ENTRY_SIZE = 4,
	 MET_FIFO_OUTPUT_TB_INFO_REQ_STATS_ENTRY_SIZE = 4,
	 MET_FIFO_INPUT_TB_INFO_ARB_DONE_STATS_ENTRY_SIZE = 4,
	 MET_FIFO_INPUT_TB_INFO_RD_VALID_STATS_ENTRY_SIZE = 4,
	 MET_FIFO_INPUTQ_WRITE_MET_FIFO_DONE_STATS_ENTRY_SIZE = 4,
	 MET_FIFO_OUTPUT_RCD_DONE_STATS_ENTRY_SIZE = 4,
	 MET_FIFO_OUTPUT_ENQUE_DISCARD_STATS_ENTRY_SIZE = 4,
	 MET_FIFO_OUTPUT_FREE_BUF_CNT_ENTRY_SIZE = 4,
	 MET_FIFO_OUTPUT_MET_FIFO_BUF_CNT_ENTRY_SIZE = 4,
	 MET_FIFO_INPUT_UPD_BUF_CNT_ENTRY_SIZE = 4,
	 MET_FIFO_INPUT_BUF_STORE_BUF_CNT_ENTRY_SIZE = 4,
	 MET_FIFO_INPUT_UCAST_MSG_CNT_ENTRY_SIZE = 4,
	 MET_FIFO_INPUT_MCAST_MSG_CNT_ENTRY_SIZE = 4,
	 MET_FIFO_OUTPUT_UCAST_MSG_CNT_ENTRY_SIZE = 4,
	 MET_FIFO_OUTPUT_MCAST_MSG_CNT_ENTRY_SIZE = 4,
	 MET_FIFO_ECC_CTL_ENTRY_SIZE = 4,
	 MET_FIFO_ECC_ERROR_STATS_ENTRY_SIZE = 4,
	 MET_FIFO_MET_ENTRY_ECC_DISCARD_CNT_ENTRY_SIZE = 4,
	 MET_FIFO_PARITY_FAIL_RECORD_ENTRY_SIZE = 12,
	 MET_FIFO_INTERRUPT_ENTRY_SIZE = 32,
	 NET_RX_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 NET_RX_CTL_ENTRY_SIZE = 8,
	 NET_RX_FREE_LIST_INIT_ENTRY_SIZE = 8,
	 NET_RX_FREE_LIST_CTL_ENTRY_SIZE = 12,
	 NET_RX_MAX_PKT_SIZE_ENTRY_SIZE = 4,
	 NET_RX_MIN_PKT_SIZE_ENTRY_SIZE = 4,
	 NET_RX_MAX_PKT_SIZE_SELECT_ENTRY_SIZE = 8,
	 NET_RX_MIN_PKT_SIZE_SELECT_ENTRY_SIZE = 8,
	 NET_RX_CHANNEL_DROP_THRESHOLD_ENTRY_SIZE = 4,
	 NET_RX_CHANNEL_DROP_THRESHOLD_SELECT_ENTRY_SIZE = 8,
	 NET_RX_CHANNEL_BUFFER_COUNT_ENTRY_SIZE = 208,
	 NET_RX_DEBUG_STATS_ENTRY_SIZE = 64,
	 NET_RX_CHANNEL_STAT_SELECT_ENTRY_SIZE = 8,
	 NET_RX_CHANNEL_INFO_CTL_ENTRY_SIZE = 8,
	 NET_RX_BUFFER_SIZE_ENTRY_SIZE = 4,
	 NET_RX_BUFFER_COUNT_ENTRY_SIZE = 4,
	 NET_RX_BUFFER_ALMOST_FULL_THRESHOLD_ENTRY_SIZE = 4,
	 NET_RX_BUFFER_FULL_THRESHOLD_ENTRY_SIZE = 4,
	 NET_RX_INTERRUPT_ENTRY_SIZE = 16,
	 NET_RX_BPDU_CTL_ENTRY_SIZE = 8,
	 NET_RX_FAIR_DROP_CTL_ENTRY_SIZE = 4,
	 NET_RX_STATE_ENTRY_SIZE = 4,
	 NET_RX_RESERVED_MAC_DA_CTL_ENTRY_SIZE = 16,
	 NET_RX_BPDU_STATS_ENTRY_SIZE = 8,
	 NET_RX_PRE_FETCH_FIFO_DEPTH_ENTRY_SIZE = 4,
	 NET_RX_PARITY_FAIL_RECORD_ENTRY_SIZE = 4,
	 NET_TX_INTERRUPT_ENTRY_SIZE = 16,
	 NET_TX_CHANNEL_EN_ENTRY_SIZE = 8,
	 NET_TX_CHANNEL_TX_EN_ENTRY_SIZE = 8,
	 NET_TX_INIT_ENTRY_SIZE = 4,
	 NET_TX_INIT_DONE_ENTRY_SIZE = 4,
	 NET_TX_PKT_MEM_SEGMENT_ENTRY_SIZE = 4,
	 NET_TX_PARITY_ENABLE_ENTRY_SIZE = 4,
	 NET_TX_STAT_SEL_ENTRY_SIZE = 8,
	 NET_TX_CFG_MAX_CHAN_ID_ENTRY_SIZE = 4,
	 NET_TX_XGMAC_ALTERNATIVE_EN_ENTRY_SIZE = 4,
	 NET_TXE_LOOP_STALL_RECORD_ENTRY_SIZE = 4,
	 NET_TX_EPE_STALL_EN_ENTRY_SIZE = 4,
	 NET_TX_STALL_THRD_ENTRY_SIZE = 4,
	 NET_TX_STALL_RECORD_ENTRY_SIZE = 4,
	 NET_TX_PARITY_FAIL_RECORD_ENTRY_SIZE = 4,
	 NET_TX_PKT_AUTO_GEN_CONFIG_ENTRY_SIZE = 4,
	 NET_TX_PKT_AUTO_GEN_BURST_CNT_ENTRY_SIZE = 4,
	 NET_TX_PKT_AUTO_GEN_DATA_ENTRY_SIZE = 64,
	 NET_TX_CAL_CTL_ENTRY_SIZE = 4,
	 NET_TX_FR_STATS_ENTRY_SIZE = 16,
	 NET_TX_FR_EPE_DATA_UNIT_STATS_ENTRY_SIZE = 4,
	 NET_TX_DROP_STATS_ENTRY_SIZE = 16,
	 NET_TX_PKT_MEM_ACCESS_STATS_ENTRY_SIZE = 8,
	 NET_TX_TO_NET_STATS_ENTRY_SIZE = 16,
	 NET_TX_TO_NET_DATA_UNIT_STATS_ENTRY_SIZE = 4,
	 NET_TX_TOE_LOOP_STATS_ENTRY_SIZE = 16,
	 NET_TX_SILENT_DROP_STATS_ENTRY_SIZE = 4,
	 NET_TX_LOG_PKT_STATS_ENTRY_SIZE = 4,
	 NET_TX_CREDIT_RETURN_STATS_ENTRY_SIZE = 4,
	 OAM_HDR_EDIT_CTL_ENTRY_SIZE = 12,
	 OAM_HDR_EDIT_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 OAM_HDR_EDIT_MISC_CFIG_ENTRY_SIZE = 4,
	 OAM_HDR_EDIT_DEBUG_STATS_ENTRY_SIZE = 16,
	 OAM_FWD_CTL_ENTRY_SIZE = 4,
	 OAM_FWD_MISC_CFG_ENTRY_SIZE = 4,
	 OAM_FWD_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 OAM_FWD_BS_WRR_WEIGHT_ENTRY_SIZE = 4,
	 OAM_FWD_CPU_WRR_WEIGHT_ENTRY_SIZE = 4,
	 OAM_FWD_DEBUG_STATS_ENTRY_SIZE = 36,
	 OAM_FWD_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 OAM_FWD_CREDIT_USED_ENTRY_SIZE = 8,
	 OAM_LOOKUP_INTERRUPT_ENTRY_SIZE = 16,
	 OAM_LOOKUP_CREDIT_CONFIG_ENTRY_SIZE = 4,
	 OAM_LOOKUP_DRAIN_ENABLE_CONFIG_ENTRY_SIZE = 4,
	 OAM_LOOKUP_CTL_ENTRY_SIZE = 8,
	 OAM_LOOKUP_RESULT_CTL_ENTRY_SIZE = 4,
	 OAM_HASH_LOOKUP_CTL_ENTRY_SIZE = 32,
	 OAM_HASH_LOOKUP_RESULT_CTL_ENTRY_SIZE = 32,
	 OAM_LKUP_PARITY_FAIL_RECORD_ENTRY_SIZE = 8,
	 OAM_LKUP_THRESHOLD_CFG_ENTRY_SIZE = 4,
	 OAM_RX_STATS_ENTRY_SIZE = 4,
	 OAM_TX_STATS_ENTRY_SIZE = 4,
	 OAM_LOOKUP_STATS_ENTRY_SIZE = 8,
	 OAM_HDR_ADJUST_CTL_ENTRY_SIZE = 4,
	 OAM_HDR_ADJUST_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 OAM_HDR_ADJUST_MISC_CFG_ENTRY_SIZE = 8,
	 OAM_HDR_ADJUST_CREDIT_USED_ENTRY_SIZE = 4,
	 OAM_PARSER_PACKET_TYPE_TABLE_ENTRY_SIZE = 32,
	 OAM_PARSER_ETHER_CTL_ENTRY_SIZE = 32,
	 OAM_PARSER_LAYER2_PROTOCOL_CAM_VALID_ENTRY_SIZE = 4,
	 OAM_PARSER_LAYER2_PROTOCOL_CAM_ENTRY_SIZE = 64,
	 OAM_PARSER_MAX_TLV_NUM_ENTRY_SIZE = 4,
	 OAM_PARSER_DEBUG_STATS_ENTRY_SIZE = 32,
	 OAM_PARSER_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 OAM_RX_PROC_ETHER_CTL_ENTRY_SIZE = 24,
	 OAM_RX_PROC_MISC_CTL_ENTRY_SIZE = 4,
	 OAM_RX_PROC_CREDIT_USED_ENTRY_SIZE = 4,
	 OAM_RX_PROC_DEBUG_STATS_ENTRY_SIZE = 12,
	 OAMPROC_OAM_UPD_CTL_ENTRY_SIZE = 12,
	 OAMPROC_OAM_UPD_STATUS_ENTRY_SIZE = 4,
	 OAMPROC_OAM_UPD_CCI_CTL_ENTRY_SIZE = 8,
	 OAMPROC_OAM_UPD_APS_CTL_ENTRY_SIZE = 28,
	 OAMPROC_OAM_UPD_DEBUG_STATS_ENTRY_SIZE = 12,
	 OAM_TX_PROC_ETHER_CTL_ENTRY_SIZE = 32,
	 OAM_TX_PROC_ETHER_MAC_ENTRY_SIZE = 8,
	 OAM_TX_PROC_ETHER_SEND_ID_ENTRY_SIZE = 16,
	 OAM_TX_PROC_PRIORITY_MAP_ENTRY_SIZE = 32,
	 OAM_TX_PROC_MISC_CTL_ENTRY_SIZE = 4,
	 OAM_TX_PROC_CREDIT_USED_ENTRY_SIZE = 4,
	 OAM_TX_PROC_DEBUG_STATS_ENTRY_SIZE = 20,
	 OAM_ERR_CACHE_VALID_ENTRY_SIZE = 4,
	 OAM_ERR_CACHE_DEBUG_STATS_ENTRY_SIZE = 16,
	 OAM_CPU_ACCESS_DS_MP_CTL_ENTRY_SIZE = 4,
	 OAM_PROC_LOCKED_ADDR_ENTRY_VALID_ENTRY_SIZE = 8,
	 OAM_PROC_INTERRUPT_NORMAL_ENTRY_SIZE = 16,
	 OAM_PROC_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 OAM_PROC_PARITY_FAIL_RECORD_ENTRY_SIZE = 20,
	 OAMPROC_OAM_PROC_CFG_ERR_RECORD_ENTRY_SIZE = 4,
	 OAM_PROC_DS_INIT_ENTRY_SIZE = 24,
	 PARSER_PBB_CTL_ENTRY_SIZE = 8,
	 PARSER_PACKET_TYPE_TABLE_ENTRY_SIZE = 32,
	 PARSER_ETHERNET_CTL_ENTRY_SIZE = 24,
	 PARSER_LAYER2_PROTOCOL_CAM_VALID_ENTRY_SIZE = 4,
	 PARSER_LAYER2_PROTOCOL_CAM_ENTRY_SIZE = 128,
	 PARSER_LAYER2_FLEX_CTL_ENTRY_SIZE = 12,
	 PARSER_MPLS_CTL_ENTRY_SIZE = 4,
	 PARSER_IP_HASH_CTL_ENTRY_SIZE = 4,
	 PARSER_IPV6_CTL_ENTRY_SIZE = 12,
	 PARSER_LAYER3_FLEX_CTL_ENTRY_SIZE = 12,
	 PARSER_LAYER3_PROTOCOL_CAM_VALID_ENTRY_SIZE = 4,
	 PARSER_LAYER3_PROTOCOL_CAM_ENTRY_SIZE = 64,
	 PARSER_APPLICATION_CAM_ENTRY_SIZE = 16,
	 PARSER_L4_HASH_CTL_ENTRY_SIZE = 4,
	 PARSER_LAYER4_FLAG_OP_CTL_ENTRY_SIZE = 16,
	 PARSER_LAYER4_PORT_OP_SEL_ENTRY_SIZE = 4,
	 PARSER_LAYER4_PORT_OP_CTL_ENTRY_SIZE = 32,
	 PARSER_UDP_APP_OP_CTL_ENTRY_SIZE = 16,
	 PARSER_LAYER4_LENGTH_OP_CTL_ENTRY_SIZE = 60,
	 PARSER_LAYER4_FLEX_CTL_ENTRY_SIZE = 4,
	 PARSER_LAYER4_PTP_CTL_ENTRY_SIZE = 8,
	 PARSER_INTERRUPT_ENTRY_SIZE = 32,
	 PARSER_DEBUG_ENTRY_SIZE = 16,
	 PARSER_STATE_ENTRY_SIZE = 24,
	 PB_CTL_INTERRUPT_ENTRY_SIZE = 16,
	 PB_CTL_INIT_ENTRY_SIZE = 4,
	 PB_CTL_INIT_DONE_ENTRY_SIZE = 4,
	 PB_CTL_PAGE_ADDRESS_ENTRY_SIZE = 4,
	 PB_CTL_REFRESH_INTERVAL_ENTRY_SIZE = 4,
	 PB_CTL_REFRESH_ENABLE_ENTRY_SIZE = 4,
	 PB_CTL_WEIGHT_CFG_ENTRY_SIZE = 8,
	 PB_CTL_BANK_OFFSET_SEL_ENTRY_SIZE = 4,
	 PB_CTL_INPUT_STATS_ENTRY_SIZE = 16,
	 PB_CTL_OUTPUT_STATS_ENTRY_SIZE = 8,
	 PB_CTL_REQUEST_HOLD_STATS_ENTRY_SIZE = 8,
	 PCI_VENDOR_ID_ENTRY_SIZE = 4,
	 PCI_CMD_ENTRY_SIZE = 4,
	 PCI_REV_ID_ENTRY_SIZE = 4,
	 PCI_HEADER_TYPE_ENTRY_SIZE = 4,
	 PCI_BASE_ADDR_ENTRY_SIZE = 4,
	 PCI_SUBSYSTEM_VENDOR_ID_ENTRY_SIZE = 4,
	 PCI_SM_ENTRY_SIZE = 4,
	 POLICING_CTRL0_ENTRY_SIZE = 4,
	 POLICING_CTRL1_ENTRY_SIZE = 4,
	 POLICING_DS_POLICER_ACCESS_ENTRY_SIZE = 4,
	 POLICING_DS_POLICER_WR00_ENTRY_SIZE = 4,
	 POLICING_DS_POLICER_WR01_ENTRY_SIZE = 4,
	 POLICING_DS_POLICER_WR02_ENTRY_SIZE = 4,
	 POLICING_DS_POLICER_WR03_ENTRY_SIZE = 4,
	 POLICING_DS_POLICER_RD00_ENTRY_SIZE = 4,
	 POLICING_DS_POLICER_RD01_ENTRY_SIZE = 4,
	 POLICING_DS_POLICER_RD02_ENTRY_SIZE = 4,
	 POLICING_DS_POLICER_RD03_ENTRY_SIZE = 4,
	 POLICING_IPE_EPE_FIFO_THRD_ENTRY_SIZE = 4,
	 POLICING_EXT_BASE_PTR_ENTRY_SIZE = 4,
	 POLICING_STATS_CONFIRM_BASE_PTR_ENTRY_SIZE = 4,
	 POLICING_STATS_NOT_CONFIRM_BASE_PTR_ENTRY_SIZE = 4,
	 POLICING_INTR0_VALUE_SET_ENTRY_SIZE = 4,
	 POLICING_INTR0_VALUE_RESET_ENTRY_SIZE = 4,
	 POLICING_INTR0_MASK_SET_ENTRY_SIZE = 4,
	 POLICING_INTR0_MASK_RESET_ENTRY_SIZE = 4,
	 POLICING_INTR1_VALUE_SET_ENTRY_SIZE = 4,
	 POLICING_INTR1_VALUE_RESET_ENTRY_SIZE = 4,
	 POLICING_INTR1_MASK_SET_ENTRY_SIZE = 4,
	 POLICING_INTR1_MASK_RESET_ENTRY_SIZE = 4,
	 POLICING_CFG_RD_CREDIT_ENTRY_SIZE = 4,
	 POLICING_RUNNING_RD_CREDIT_ENTRY_SIZE = 4,
	 POLICING_CFG_WR_CREDIT_ENTRY_SIZE = 4,
	 POLICING_RUNNING_WR_CREDIT_ENTRY_SIZE = 4,
	 POLICING_CACHE_CLEAR_ENTRY_SIZE = 4,
	 POLICING_HIERARCHY_EN_ENTRY_SIZE = 4,
	 POLICING_PENDING_CREDIT_ENTRY_SIZE = 4,
	 PTP_FRC_CTL_ENTRY_SIZE = 4,
	 PTP_FRC_ENTRY_SIZE = 12,
	 PTP_QUANTA_ENTRY_SIZE = 4,
	 PTP_DRIFT_ADJUST_ENTRY_SIZE = 4,
	 PTP_OFFSET_ADJUST_ENTRY_SIZE = 8,
	 PTP_MAC_TX_CAPTURE_TS_CTL_ENTRY_SIZE = 4,
	 PTP_MAC_TX_CAPTURE_TS_STATUS_ENTRY_SIZE = 4,
	 PTP_MAC_TX_CAPTURE_TS_ENTRY_SIZE = 12,
	 PTP_SYNC_INTF_CFG_ENTRY_SIZE = 4,
	 PTP_SYNC_INTF_HALF_PERIOD_ENTRY_SIZE = 8,
	 PTP_SYNC_INTF_TOGGLE_TIME_ENTRY_SIZE = 12,
	 PTP_SYNC_INTF_HEART_BEAT_CFG_ENTRY_SIZE = 4,
	 PTP_SYNC_INTF_INPUT_TS_ENTRY_SIZE = 16,
	 PTP_SYNC_INTF_CAPTURE_CTL_ENTRY_SIZE = 4,
	 PTP_SYNC_INTF_CAPTURE_FRC_TS_ENTRY_SIZE = 8,
	 PTP_SYNC_INTF_CAPTURE_ADJ_FRC_TS_ENTRY_SIZE = 8,
	 PTP_INTERRUPT_ENTRY_SIZE = 16,
	 PTP_MAC_RX_CAPTURE_TS_ENTRY_SIZE = 216,
	 QDR_ARB_INTERRUPT_ENTRY_SIZE = 16,
	 QDR_ARB_DEBUG_STATS_ENTRY_SIZE = 16,
	 QDR_CTL_CFG_ENTRY_SIZE = 4,
	 QDR_PARITY_ERROR_COUNT_ENTRY_SIZE = 4,
	 QDR_BIST_CONTROL_ENTRY_SIZE = 4,
	 QDR_BIST_POINTERS_ENTRY_SIZE = 4,
	 QDR_CAPTURE_RESULT_ENTRY_SIZE = 4,
	 QDR_ADR_MATCH_MASK_ENTRY_SIZE = 4,
	 QDR_ADR_MATCH_VALUE_ENTRY_SIZE = 4,
	 QDR_INIT_CTL_ENTRY_SIZE = 8,
	 QDR_CTL_REQ_FIFO_THRESHOLD_ENTRY_SIZE = 4,
	 QDR_CTL_INTERRUPT_ENTRY_SIZE = 16,
	 QDR_CTL_PARITY_FAIL_RECORD_ENTRY_SIZE = 4,
	 Q_MGR_ENQ_INTERRUPT_ENTRY_SIZE = 16,
	 Q_MGR_ENQ_CTL_ENTRY_SIZE = 4,
	 Q_MGR_ENQ_INIT_ENTRY_SIZE = 4,
	 Q_MGR_ENQ_INIT_DONE_ENTRY_SIZE = 4,
	 Q_MGR_ETHERNET_IPG_ENTRY_SIZE = 4,
	 Q_MGR_RAND_SEED_LOAD_ENTRY_SIZE = 4,
	 Q_MGR_ENQ_QUEUE_ID_MAX_NUM_ENTRY_SIZE = 4,
	 Q_MGR_ENQ_QUE_NUM_FIFO_CREDIT_ENTRY_SIZE = 4,
	 QMGRENQ_Q_MGR_ENQ_RCD_UPD_CREDIT_ENTRY_SIZE = 4,
	 Q_MGR_ENQ_TABLE_RAM_CREDIT_ENTRY_SIZE = 4,
	 Q_MGR_ENQ_PARITY_ENABLE_ENTRY_SIZE = 4,
	 Q_MGR_ENQ_DRAIN_ENABLE_ENTRY_SIZE = 4,
	 Q_MGR_QUE_DROP_STATS_BASE_ENTRY_SIZE = 4,
	 Q_MGR_ENQ_RAND_SEED_LOAD_FORCE_DROP_ENTRY_SIZE = 4,
	 Q_MGR_LENGTH_ADJUST_ENTRY_SIZE = 4,
	 Q_MGR_ENQ_CRITICAL_PKT_CTL_ENTRY_SIZE = 4,
	 Q_MGR_EGRESS_RESRC_MGR_ENTRY_SIZE = 4,
	 Q_MGR_SHARED_QUE_ENTRY_CNT_ENTRY_SIZE = 4,
	 Q_MGR_RESERVED_CHANNEL_RANGE_ENTRY_SIZE = 8,
	 Q_MGR_QWRITE_CTL_ENTRY_SIZE = 8,
	 Q_MGR_QUEUE_ID_MON_ENTRY_SIZE = 16,
	 Q_MGR_ENQ_DEBUG_STATS_ENTRY_SIZE = 28,
	 Q_MGR_ENQUEUE_STATS_ENTRY_SIZE = 8,
	 Q_MGR_ENQ_PARITY_FAIL_RECORD_ENTRY_SIZE = 52,
	 Q_MGRQ_HASH_CAM_CTL_ENTRY_SIZE = 64,
	 Q_MGRQ_WRITE_SGMAC_CTL_ENTRY_SIZE = 4,
	 Q_HASH_LOOKUP_RESULT_CTL_ENTRY_SIZE = 4,
	 Q_MGR_HASH_LOOKUP_STATS_ENTRY_SIZE = 4,
	 Q_MGR_LINK_LIST_INTERRUPT_ENTRY_SIZE = 16,
	 Q_MGR_FREE_LIST_STATUS_ENTRY_SIZE = 8,
	 Q_MGR_FREE_LIST_MAX_NUM_ENTRY_SIZE = 4,
	 QMGRLINKLIST_Q_MGR_QUEUE_ID_MAX_NUM_ENTRY_SIZE = 4,
	 Q_MGR_INIT_ENTRY_SIZE = 4,
	 Q_MGR_INIT_DONE_ENTRY_SIZE = 4,
	 Q_MGR_FREE_LIST_FIFO_CREDIT_ENTRY_SIZE = 4,
	 Q_MGR_LINK_LIST_PARITY_ENABLE_ENTRY_SIZE = 4,
	 Q_MGR_DEBUG_STATS_ENTRY_SIZE = 36,
	 Q_MGR_LINK_LIST_ECC_CTRL_ENTRY_SIZE = 4,
	 Q_MGR_LINK_LIST_ECC_ERROR_STATS_ENTRY_SIZE = 4,
	 Q_MGR_LINK_LIST_PARITY_FAIL_RECORD_ENTRY_SIZE = 8,
	 Q_MGR_SCH_INTERRUPT_ENTRY_SIZE = 16,
	 Q_MGR_SCH_INIT_ENTRY_SIZE = 4,
	 Q_MGR_SCH_INIT_DONE_ENTRY_SIZE = 4,
	 QMGRSCH_Q_MGR_QUEUE_ID_MAX_NUM_ENTRY_SIZE = 4,
	 Q_MGR_SCH_PARITY_ENABLE_ENTRY_SIZE = 4,
	 Q_MGR_QUE_DEQ_STATS_BASE_ENTRY_SIZE = 4,
	 Q_MGR_SCH_SP_PATCH_EN_ENTRY_SIZE = 4,
	 Q_MGR_QUEUE_SHAPE_CTL_ENTRY_SIZE = 16,
	 Q_MGR_GROUP_SHAPE_CTL_ENTRY_SIZE = 16,
	 Q_MGR_SCH_DEBUG_STATS_ENTRY_SIZE = 36,
	 Q_MGR_SCH_PARITY_FAIL_RECORD_ENTRY_SIZE = 44,
	 Q_MGR_SUB_CH_INTERRUPT_ENTRY_SIZE = 16,
	 Q_MGR_SUB_CH_INIT_ENTRY_SIZE = 4,
	 Q_MGR_SUB_CH_INIT_DONE_ENTRY_SIZE = 4,
	 Q_MGR_SUB_CH_SHAPE_CTL_ENTRY_SIZE = 8,
	 Q_MGR_NETWORK_DRAIN_EN_CFG_ENTRY_SIZE = 8,
	 Q_MGR_FABRIC_DRAIN_EN_CFG_ENTRY_SIZE = 4,
	 Q_MGR_MISC_DRAIN_EN_CFG_ENTRY_SIZE = 4,
	 Q_MGR_QDR_ARB_CREDIT_ENTRY_SIZE = 4,
	 Q_MGR_TRACK_FIFO_CREDIT_ENTRY_SIZE = 4,
	 Q_MGR_SUB_CH_PARITY_ENABLE_ENTRY_SIZE = 4,
	 Q_MGR_INTERFACE_WRR_WEIGHT_CFG_ENTRY_SIZE = 16,
	 Q_MGR_MISC_INTERFACE_WRR_WEIGHT_CFG_ENTRY_SIZE = 12,
	 Q_MGRI_LOOP_OUT_PROFILE_WRR_WEIGHT_CFG_ENTRY_SIZE = 4,
	 Q_MGR_CPU_OUT_PROFILE_WRR_WEIGHT_CFG_ENTRY_SIZE = 4,
	 Q_MGR_OAM_OUT_PROFILE_WRR_WEIGHT_CFG_ENTRY_SIZE = 4,
	 Q_MGRE_LOOP_OUTP_WRR_WEIGHT_CFG_ENTRY_SIZE = 4,
	 Q_MGR_SUB_CH_BW_MON_ENTRY_SIZE = 8,
	 Q_MGR_CH_SHAPE_STATE_ENTRY_SIZE = 12,
	 Q_MGR_SUB_CH_DEBUG_STATS_ENTRY_SIZE = 32,
	 Q_MGR_TABLE_QUE_ENTRY_INTERRUPT_ENTRY_SIZE = 16,
	 Q_MGR_TABLE_ECC_CTRL_ENTRY_SIZE = 4,
	 Q_MGR_TABLE_PARITY_CTRL_ENTRY_SIZE = 4,
	 QUE_ENTRY_READ_FAIL_RECORD_ENTRY_SIZE = 4,
	 Q_MGR_TABLE_QUE_ENTRY_DEBUG_STATS_ENTRY_SIZE = 8,
	 Q_MGR_TABLE_ECC_ERROR_STATS_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_INIT_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_TP_ID_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE = 16,
	 QUADMACAPP0_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE = 8,
	 QUADMACAPP0_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE = 4,
	 QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE = 60,
	 QUADMACAPP10_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_INIT_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_TP_ID_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE = 16,
	 QUADMACAPP10_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE = 8,
	 QUADMACAPP10_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE = 4,
	 QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE = 60,
	 QUADMACAPP11_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_INIT_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_TP_ID_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE = 16,
	 QUADMACAPP11_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE = 8,
	 QUADMACAPP11_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE = 4,
	 QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE = 60,
	 QUADMACAPP1_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_INIT_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_TP_ID_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE = 16,
	 QUADMACAPP1_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE = 8,
	 QUADMACAPP1_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE = 4,
	 QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE = 60,
	 QUADMACAPP2_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_INIT_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_TP_ID_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE = 16,
	 QUADMACAPP2_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE = 8,
	 QUADMACAPP2_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE = 4,
	 QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE = 60,
	 QUADMACAPP3_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_INIT_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_TP_ID_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE = 16,
	 QUADMACAPP3_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE = 8,
	 QUADMACAPP3_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE = 4,
	 QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE = 60,
	 QUADMACAPP4_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_INIT_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_TP_ID_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE = 16,
	 QUADMACAPP4_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE = 8,
	 QUADMACAPP4_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE = 4,
	 QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE = 60,
	 QUADMACAPP5_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_INIT_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_TP_ID_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE = 16,
	 QUADMACAPP5_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE = 8,
	 QUADMACAPP5_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE = 4,
	 QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE = 60,
	 QUADMACAPP6_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_INIT_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_TP_ID_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE = 16,
	 QUADMACAPP6_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE = 8,
	 QUADMACAPP6_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE = 4,
	 QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE = 60,
	 QUADMACAPP7_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_INIT_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_TP_ID_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE = 16,
	 QUADMACAPP7_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE = 8,
	 QUADMACAPP7_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE = 4,
	 QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE = 60,
	 QUADMACAPP8_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_INIT_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_TP_ID_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE = 16,
	 QUADMACAPP8_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE = 8,
	 QUADMACAPP8_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE = 4,
	 QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE = 60,
	 QUADMACAPP9_QUAD_MAC_APP_INTERRUPT_FATAL_ENTRY_SIZE = 16,
	 QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU1_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU2_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_INIT_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_INIT_DONE_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_STATS_UPDATE_CTRL_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_PARITY_ENABLE_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_MAX_INIT_CNT_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_PAUSE_FRAME_CTL_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_MASK_OUT_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_INV_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_CRC_STRIP_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_TP_ID_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_BUF_STORE_STALL_MASK_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_KEEP_BAY_HDR_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_STALL_RECORD_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_PAUSE_TIMER_OUT_ENTRY_SIZE = 16,
	 QUADMACAPP9_QUAD_MAC_APP_VLAN_CTRL_ENTRY_SIZE = 8,
	 QUADMACAPP9_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_STAT_SEL_ENTRY_SIZE = 4,
	 QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_ENTRY_SIZE = 60,
	 SGMAC0_SGMAC_MDIO_CMD_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_CONFIG1_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_CONFIG2_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_CONFIG3_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_CONFIG4_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_SOFT_RST_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_DBG1_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_MDIO_RD_DATA_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_STRETCH_MODE_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_STATS_MTU1_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_STATS_MTU2_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_STATS_CONFIG_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_STATS_INIT_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_STATS_INIT_DONE_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_DESKEW_FIFO_CONFIG_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_CONFIG5_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_CONFIG6_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_INTERRUPT_STATUS_SET_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_INTERRUPT_STATUS_RESET_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_INTERRUPT_MASK_SET_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_INTERRUPT_MASK_RESET_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_PRBS_CFG_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_PRBS_ERR_CNT0_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_PRBS_ERR_CNT1_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_PRBS_ERR_CNT2_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_PRBS_ERR_CNT3_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC8_B10B_ERR_CNT_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_TP_ID_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_USE_ORGINAL_COS_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_PRIORITY_MAP_ENTRY_SIZE = 32,
	 SGMAC0_SGMAC_GEN_PKT_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_PAYLOAD_ENTRY_SIZE = 28,
	 SGMAC0_SGMAC_DRAIN_EN_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_MDIO_CMD_STATUS_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_MDIO_CFG_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_PTP_EN_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_MODE_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_CT_SUPERG_TX_CFG_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_CT_SUPERG_RX_CFG_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_CT_SUPERG_MON_STATS_ENTRY_SIZE = 8,
	 SGMAC0_SGMAC_TS_STATUS_ENTRY_SIZE = 4,
	 SGMAC0_SGMAC_CTL_ENTRY_SIZE = 8,
	 SGMAC1_SGMAC_MDIO_CMD_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_CONFIG1_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_CONFIG2_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_CONFIG3_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_CONFIG4_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_SOFT_RST_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_DBG1_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_MDIO_RD_DATA_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_STRETCH_MODE_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_STATS_MTU1_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_STATS_MTU2_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_STATS_CONFIG_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_STATS_INIT_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_STATS_INIT_DONE_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_DESKEW_FIFO_CONFIG_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_CONFIG5_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_CONFIG6_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_INTERRUPT_STATUS_SET_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_INTERRUPT_STATUS_RESET_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_INTERRUPT_MASK_SET_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_INTERRUPT_MASK_RESET_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_PRBS_CFG_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_PRBS_ERR_CNT0_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_PRBS_ERR_CNT1_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_PRBS_ERR_CNT2_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_PRBS_ERR_CNT3_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC8_B10B_ERR_CNT_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_TP_ID_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_USE_ORGINAL_COS_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_PRIORITY_MAP_ENTRY_SIZE = 32,
	 SGMAC1_SGMAC_GEN_PKT_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_PAYLOAD_ENTRY_SIZE = 28,
	 SGMAC1_SGMAC_DRAIN_EN_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_MDIO_CMD_STATUS_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_MDIO_CFG_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_PTP_EN_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_MODE_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_CT_SUPERG_TX_CFG_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_CT_SUPERG_RX_CFG_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_CT_SUPERG_MON_STATS_ENTRY_SIZE = 8,
	 SGMAC1_SGMAC_TS_STATUS_ENTRY_SIZE = 4,
	 SGMAC1_SGMAC_CTL_ENTRY_SIZE = 8,
	 SGMAC2_SGMAC_MDIO_CMD_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_CONFIG1_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_CONFIG2_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_CONFIG3_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_CONFIG4_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_SOFT_RST_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_DBG1_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_MDIO_RD_DATA_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_STRETCH_MODE_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_STATS_MTU1_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_STATS_MTU2_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_STATS_CONFIG_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_STATS_INIT_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_STATS_INIT_DONE_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_DESKEW_FIFO_CONFIG_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_CONFIG5_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_CONFIG6_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_INTERRUPT_STATUS_SET_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_INTERRUPT_STATUS_RESET_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_INTERRUPT_MASK_SET_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_INTERRUPT_MASK_RESET_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_PRBS_CFG_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_PRBS_ERR_CNT0_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_PRBS_ERR_CNT1_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_PRBS_ERR_CNT2_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_PRBS_ERR_CNT3_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC8_B10B_ERR_CNT_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_TP_ID_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_USE_ORGINAL_COS_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_PRIORITY_MAP_ENTRY_SIZE = 32,
	 SGMAC2_SGMAC_GEN_PKT_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_PAYLOAD_ENTRY_SIZE = 28,
	 SGMAC2_SGMAC_DRAIN_EN_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_MDIO_CMD_STATUS_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_MDIO_CFG_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_PTP_EN_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_MODE_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_CT_SUPERG_TX_CFG_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_CT_SUPERG_RX_CFG_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_CT_SUPERG_MON_STATS_ENTRY_SIZE = 8,
	 SGMAC2_SGMAC_TS_STATUS_ENTRY_SIZE = 4,
	 SGMAC2_SGMAC_CTL_ENTRY_SIZE = 8,
	 SGMAC3_SGMAC_MDIO_CMD_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_CONFIG1_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_CONFIG2_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_CONFIG3_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_CONFIG4_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_SOFT_RST_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_DBG1_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_MDIO_RD_DATA_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_STRETCH_MODE_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_STATS_MTU1_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_STATS_MTU2_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_STATS_CONFIG_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_STATS_INIT_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_STATS_INIT_DONE_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_DESKEW_FIFO_CONFIG_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_CONFIG5_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_CONFIG6_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_INTERRUPT_STATUS_SET_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_INTERRUPT_STATUS_RESET_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_INTERRUPT_MASK_SET_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_INTERRUPT_MASK_RESET_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_PRBS_CFG_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_PRBS_ERR_CNT0_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_PRBS_ERR_CNT1_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_PRBS_ERR_CNT2_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_PRBS_ERR_CNT3_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC8_B10B_ERR_CNT_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_TP_ID_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_USE_ORGINAL_COS_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_PRIORITY_MAP_ENTRY_SIZE = 32,
	 SGMAC3_SGMAC_GEN_PKT_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_PAYLOAD_ENTRY_SIZE = 28,
	 SGMAC3_SGMAC_DRAIN_EN_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_MDIO_CMD_STATUS_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_MDIO_CFG_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_PTP_EN_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_MODE_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_CT_SUPERG_TX_CFG_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_CT_SUPERG_RX_CFG_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_CT_SUPERG_MON_STATS_ENTRY_SIZE = 8,
	 SGMAC3_SGMAC_TS_STATUS_ENTRY_SIZE = 4,
	 SGMAC3_SGMAC_CTL_ENTRY_SIZE = 8,
	 SHARED_DS_INTERRUPT_ENTRY_SIZE = 16,
	 SHARED_DS_PARITY_ENABLE_ENTRY_SIZE = 4,
	 SHARED_DS_THRESHOLD_ENTRY_SIZE = 16,
	 SHARED_DS_PARITY_FAIL_RECORD_ENTRY_SIZE = 8,
	 SHARED_DS_INIT_ENTRY_SIZE = 8,
	 SHARED_DS_DEBUG_STATS_ENTRY_SIZE = 24,
	 STATISTICS_SATU_ADDR_ENTRY_SIZE = 4,
	 STATISTICS_CTL_ENTRY_SIZE = 4,
	 STATISTICS_INIT_ENTRY_SIZE = 4,
	 STATISTICS_INIT_DONE_ENTRY_SIZE = 4,
	 STATISTICS_EPE_ACL_CREDIT_ENTRY_SIZE = 4,
	 STATISTICS_IPE_FWD_CREDIT_ENTRY_SIZE = 4,
	 STATISTICS_POLICING_CREDIT_ENTRY_SIZE = 4,
	 STATISTICSQ_MGR_CREDIT_ENTRY_SIZE = 4,
	 STATISTICS_TABLE_QDR_ACCESS_ENTRY_SIZE = 4,
	 STATISTICS_TABLE_QDR_WR00_ENTRY_SIZE = 4,
	 STATISTICS_TABLE_QDR_WR01_ENTRY_SIZE = 4,
	 STATISTICS_TABLE_QDR_WR02_ENTRY_SIZE = 4,
	 STATISTICS_TABLE_QDR_WR03_ENTRY_SIZE = 4,
	 STATISTICS_TABLE_QDR_RD00_ENTRY_SIZE = 4,
	 STATISTICS_TABLE_QDR_RD01_ENTRY_SIZE = 4,
	 STATISTICS_TABLE_QDR_RD02_ENTRY_SIZE = 4,
	 STATISTICS_TABLE_QDR_RD03_ENTRY_SIZE = 4,
	 STATISTICS_INTERNAL_BASE_PTR_ENTRY_SIZE = 4,
	 STATISTICS_INTR_VALUE_SET_ENTRY_SIZE = 4,
	 STATISTICS_INTR_VALUE_RESET_ENTRY_SIZE = 4,
	 STATISTICS_INTR_MASK_SET_ENTRY_SIZE = 4,
	 STATISTICS_INTR_MASK_RESET_ENTRY_SIZE = 4,
	 STATISTICS_TABLE_QDR_ARB_RD_CREDIT_ENTRY_SIZE = 4,
	 STATISTICS_RUNNING_RD_CREDIT_ENTRY_SIZE = 4,
	 STATISTICS_TABLE_QDR_ARB_WR_CREDIT_ENTRY_SIZE = 4,
	 STATISTICS_RUNNING_WR_CREDIT_ENTRY_SIZE = 4,
	 STATISTICS_EPE_DROP_COUNT_ENTRY_SIZE = 4,
	 STATISTICS_IPE_DROP_COUNT_ENTRY_SIZE = 4,
	 STATISTICS_POLICING_DROP_COUNT_ENTRY_SIZE = 4,
	 STATISTICSQ_MGR_DROP_COUNT_ENTRY_SIZE = 4,
	 STATISTICS_BYTE_COUNT_THRESHOLD_ENTRY_SIZE = 4,
	 STATISTICS_PACKET_COUNT_THRESHOLD_ENTRY_SIZE = 4,
	 STATISTICS_THRESHOLD_FIFO_DEPTH_ENTRY_SIZE = 4,
	 STATISTICS_FIFO_DEPTH_THRESHOLD_ENTRY_SIZE = 4,
	 STATISTICS_INTR_VALUE_SET_NORMAL_ENTRY_SIZE = 4,
	 STATISTICS_INTR_VALUE_RESET_NORMAL_ENTRY_SIZE = 4,
	 STATISTICS_INTR_MASK_SET_NORMAL_ENTRY_SIZE = 4,
	 STATISTICS_INTR_MASK_RESET_NORMAL_ENTRY_SIZE = 4,
	 STATISTICS_STATS_EPE_BASE_PTR_ENTRY_SIZE = 4,
	 STATISTICS_STATS_IPE_BASE_PTR_ENTRY_SIZE = 4,
	 STP_STATE_INTR_VALUE_SET_ENTRY_SIZE = 4,
	 STP_STATE_INTR_VALUE_RESET_ENTRY_SIZE = 4,
	 STP_STATE_INTR_MASK_SET_ENTRY_SIZE = 4,
	 STP_STATE_INTR_MASK_RESET_ENTRY_SIZE = 4,
	 TB_INFO_ARB_INTERRUPT0_ENTRY_SIZE = 16,
	 TB_INFO_ARB_INTERRUPT1_ENTRY_SIZE = 16,
	 TB_INFO_ARB_INT_SRAM_PARITY_ENABLE_ENTRY_SIZE = 4,
	 TB_INFO_ARB_PARITY_FAIL_RECORD_ENTRY_SIZE = 4,
	 TB_INFO_ARB_INT_SRAM_DELAY_CFG_ENTRY_SIZE = 4,
	 TB_INFO_ARB_THRESHOLD_CFG_ENTRY_SIZE = 4,
	 TB_INFO_ARB_WRR_CFG_ENTRY_SIZE = 28,
	 TB_INFO_ARB_REQ_FIFO_THRESHOLD_ENTRY_SIZE = 28,
	 TB_INFO_ARB_TRACK_FIFO_THRESHOLD_ENTRY_SIZE = 8,
	 TB_INFO_ARB_INTIF_DEBUG_STATS_ENTRY_SIZE = 32,
	 TB_INFO_ARB_SRAMIF_DEBUG_STATS_ENTRY_SIZE = 12,
	 TB_INFO_EXT_DDR_CONTROL_ENTRY_SIZE = 4,
	 TB_INFO_EXT_DDR_PARITY_ERROR_COUNT_ENTRY_SIZE = 4,
	 TB_INFO_EXT_DDR_BIST_CONTROL_ENTRY_SIZE = 4,
	 TB_INFO_EXT_DDR_BIST_POINTERS_ENTRY_SIZE = 4,
	 TB_INFO_EXT_DDR_CAPTURE_RESULT_ENTRY_SIZE = 4,
	 TB_INFO_EXT_DDR_ADR_MATCH_MASK_ENTRY_SIZE = 4,
	 TB_INFO_EXT_DDR_ADR_MATCH_VALUE_ENTRY_SIZE = 4,
	 TB_INFO_EXT_DDR_INIT_CTL_ENTRY_SIZE = 8,
	 TB_INFO_EXT_DDR_REQ_FIFO_THRESHOLD_ENTRY_SIZE = 4,
	 TB_INFO_EXT_DDR_CTL_INTERRUPT_ENTRY_SIZE = 16,
	 TB_INFO_EXT_DDR_CTL_PARITY_FAIL_RECORD_ENTRY_SIZE = 4,
	 TCAM_ARB_CONFIG_ENTRY_SIZE = 16,
	 TCAM_ARB_EXT_INDEX_BASE_ENTRY_SIZE = 4,
	 TCAM_ARB_INTERRUPT_ENTRY_SIZE = 16,
	 TCAM_ARB_WEIGHT_ENTRY_SIZE = 4,
	 TCAM_CTL_EXT_SETUP_ENTRY_SIZE = 4,
	 TCAM_CTL_EXT_ACCESS_ENTRY_SIZE = 4,
	 TCAM_CTL_EXT_CASCADE_CTL_ENTRY_SIZE = 4,
	 TCAM_CTL_EXT_WRITE_DATA_ENTRY_SIZE = 12,
	 TCAM_CTL_EXT_WRITE_MASK_ENTRY_SIZE = 12,
	 TCAM_CTL_EXT_READ_DATA_ENTRY_SIZE = 12,
	 TCAM_CTL_EXT_BIST_POINTERS_ENTRY_SIZE = 4,
	 TCAM_CTL_EXT_CAPTURE_RESULT_ENTRY_SIZE = 4,
	 TCAM_CTL_EXT_INIT_CTL_ENTRY_SIZE = 8,
	 TCAM_CTL_EXT_DEBUG_ENTRY_SIZE = 8,
	 TCAM_CTL_EXT_INTR_ENTRY_SIZE = 16,
	 TCAM_CTL_EXT_BIST_CTL_ENTRY_SIZE = 8,
	 TCAM_CTL_INT_SETUP_ENTRY_SIZE = 4,
	 TCAM_CTL_INT_ACCESS_ENTRY_SIZE = 4,
	 TCAM_CTL_INT_CPU_RD_DATA_ENTRY_SIZE = 12,
	 TCAM_CTL_INT_BIST_CTL_ENTRY_SIZE = 4,
	 TCAM_CTL_INT_BIST_POINTERS_ENTRY_SIZE = 4,
	 TCAM_CTL_INT_CAPTURE_RESULT_ENTRY_SIZE = 4,
	 TCAM_CTL_INT_INIT_CTRL_ENTRY_SIZE = 8,
	 TCAM_CTL_INT_DEBUG_ENTRY_SIZE = 8,
	 TCAM_CTL_INT_INTR_ENTRY_SIZE = 16,
	 TCAM_CTL_INT_STATE_ENTRY_SIZE = 4,
	 TCAM_CTL_INT_CPU_WR_DATA_ENTRY_SIZE = 12,
	 TCAM_CTL_INT_CPU_WR_MASK_ENTRY_SIZE = 12,
	 TCAM_CTL_INT_MISC_CTRL_ENTRY_SIZE = 8,
	 TCAM_CTL_INT_KEY_SIZE_CFG_ENTRY_SIZE = 12,
	 TCAM_CTL_INT_KEY_TYPE_CFG_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_MDIO_CMD_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_CONFIG1_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_CONFIG2_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_CONFIG3_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_CONFIG4_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_SOFT_RST_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_DBG1_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_MDIO_RD_DATA_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_STRETCH_MODE_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_STATS_MTU1_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_STATS_MTU2_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_STATS_CONFIG_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_STATS_INIT_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_STATS_INIT_DONE_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_DESKEW_FIFO_CONFIG_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_CONFIG5_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_INTERRUPT_STATUS_SET_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_INTERRUPT_STATUS_RESET_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_INTERRUPT_MASK_SET_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_INTERRUPT_MASK_RESET_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_PRBS_CFG_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_PRBS_ERR_CNT0_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_PRBS_ERR_CNT1_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_PRBS_ERR_CNT2_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_PRBS_ERR_CNT3_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC8_B10B_ERR_CNT_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_TP_ID_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_USE_ORGINAL_COS_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_PRIORITY_MAP_ENTRY_SIZE = 32,
	 XGMAC0_XGMAC_GEN_PKT_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_PAYLOAD_ENTRY_SIZE = 28,
	 XGMAC0_XGMAC_DRAIN_EN_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_MDIO_CMD_STATUS_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_MDIO_CFG_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_PTP_EN_ENTRY_SIZE = 4,
	 XGMAC0_XGMAC_PTP_STATUS_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_MDIO_CMD_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_CONFIG1_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_CONFIG2_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_CONFIG3_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_CONFIG4_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_SOFT_RST_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_DBG1_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_MDIO_RD_DATA_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_STRETCH_MODE_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_STATS_MTU1_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_STATS_MTU2_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_STATS_CONFIG_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_STATS_INIT_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_STATS_INIT_DONE_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_DESKEW_FIFO_CONFIG_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_CONFIG5_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_INTERRUPT_STATUS_SET_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_INTERRUPT_STATUS_RESET_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_INTERRUPT_MASK_SET_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_INTERRUPT_MASK_RESET_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_PRBS_CFG_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_PRBS_ERR_CNT0_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_PRBS_ERR_CNT1_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_PRBS_ERR_CNT2_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_PRBS_ERR_CNT3_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC8_B10B_ERR_CNT_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_TP_ID_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_USE_ORGINAL_COS_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_PRIORITY_MAP_ENTRY_SIZE = 32,
	 XGMAC1_XGMAC_GEN_PKT_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_PAYLOAD_ENTRY_SIZE = 28,
	 XGMAC1_XGMAC_DRAIN_EN_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_MDIO_CMD_STATUS_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_MDIO_CFG_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_PTP_EN_ENTRY_SIZE = 4,
	 XGMAC1_XGMAC_PTP_STATUS_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_MDIO_CMD_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_CONFIG1_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_CONFIG2_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_CONFIG3_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_CONFIG4_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_SOFT_RST_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_DBG1_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_MDIO_RD_DATA_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_STRETCH_MODE_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_STATS_MTU1_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_STATS_MTU2_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_STATS_CONFIG_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_STATS_INIT_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_STATS_INIT_DONE_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_DESKEW_FIFO_CONFIG_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_CONFIG5_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_INTERRUPT_STATUS_SET_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_INTERRUPT_STATUS_RESET_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_INTERRUPT_MASK_SET_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_INTERRUPT_MASK_RESET_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_PRBS_CFG_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_PRBS_ERR_CNT0_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_PRBS_ERR_CNT1_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_PRBS_ERR_CNT2_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_PRBS_ERR_CNT3_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC8_B10B_ERR_CNT_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_TP_ID_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_USE_ORGINAL_COS_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_PRIORITY_MAP_ENTRY_SIZE = 32,
	 XGMAC2_XGMAC_GEN_PKT_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_PAYLOAD_ENTRY_SIZE = 28,
	 XGMAC2_XGMAC_DRAIN_EN_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_MDIO_CMD_STATUS_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_MDIO_CFG_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_PTP_EN_ENTRY_SIZE = 4,
	 XGMAC2_XGMAC_PTP_STATUS_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_MDIO_CMD_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_CONFIG1_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_CONFIG2_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_CONFIG3_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_CONFIG4_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_SOFT_RST_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_DBG1_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_MDIO_RD_DATA_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_STRETCH_MODE_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_STATS_MTU1_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_STATS_MTU2_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_STATS_CONFIG_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_STATS_INIT_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_STATS_INIT_DONE_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_DESKEW_FIFO_CONFIG_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_CONFIG5_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_INTERRUPT_STATUS_SET_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_INTERRUPT_STATUS_RESET_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_INTERRUPT_MASK_SET_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_INTERRUPT_MASK_RESET_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_PRBS_CFG_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_PRBS_ERR_CNT0_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_PRBS_ERR_CNT1_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_PRBS_ERR_CNT2_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_PRBS_ERR_CNT3_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC8_B10B_ERR_CNT_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_TP_ID_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_USE_ORGINAL_COS_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_PRIORITY_MAP_ENTRY_SIZE = 32,
	 XGMAC3_XGMAC_GEN_PKT_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_PAYLOAD_ENTRY_SIZE = 28,
	 XGMAC3_XGMAC_DRAIN_EN_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_MDIO_CMD_STATUS_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_MDIO_CFG_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_PTP_EN_ENTRY_SIZE = 4,
	 XGMAC3_XGMAC_PTP_STATUS_ENTRY_SIZE = 4
};

enum fields_id_e
{

        NL9K_CTL_REG_BSR0_31_TO_0                                    = 0,
        NL9K_CTL_REG_BSR0_63_TO_32                                   = 1,
        NL9K_CTL_REG_BSR0_79_TO_64                                   = 2,
        NL9K_CTL_REG_BSR1_31_TO_0                                    = 3,
        NL9K_CTL_REG_BSR1_63_TO_32                                   = 4,
        NL9K_CTL_REG_BSR1_79_TO_64                                   = 5,
        NL9K_CTL_REG_KCR_31_TO_0                                     = 6,
        NL9K_CTL_REG_KCR_63_TO_32                                    = 7,
        NL9K_CTL_REG_KCR_79_TO_64                                    = 8,
        NL9K_CTL_REG_PSR0_31_TO_0                                    = 9,
        NL9K_CTL_REG_PSR0_63_TO_32                                   = 10,
        NL9K_CTL_REG_PSR0_79_TO_64                                   = 11,
        NL9K_CTL_REG_PSR1_31_TO_0                                    = 12,
        NL9K_CTL_REG_PSR1_63_TO_32                                   = 13,
        NL9K_CTL_REG_PSR1_79_TO_64                                   = 14,
        NL9K_CTL_REG_PSR2_31_TO_0                                    = 15,
        NL9K_CTL_REG_PSR2_63_TO_32                                   = 16,
        NL9K_CTL_REG_PSR2_79_TO_64                                   = 17,
        NL9K_CTL_REG_PSR3_31_TO_0                                    = 18,
        NL9K_CTL_REG_PSR3_63_TO_32                                   = 19,
        NL9K_CTL_REG_PSR3_79_TO_64                                   = 20,

        NL9K_CTL_REG_BCR_BLK_EN                                      = 0,
        NL9K_CTL_REG_BCR_BLK_WIDTH                                   = 1,

        NL9K_CTL_REG_BMR_H_16BIT                                     = 0,
        NL9K_CTL_REG_BMR_L_32BIT                                     = 1,
        NL9K_CTL_REG_BMR_M_32BIT                                     = 2,

        BUF_RETRV_CONFIG_BUF_RETRV_BUF_PTR_DRAIN_ENABLE              = 0,
        BUF_RETRV_CONFIG_BUF_RETRV_FABRIC_EN                         = 1,
        BUF_RETRV_CONFIG_BUF_RETRV_IPE_EN                            = 2,
        BUF_RETRV_CONFIG_BUF_RETRV_NETWORK_EN                        = 3,
        BUF_RETRV_CONFIG_BUF_RETRV_OAM_EN                            = 4,
        BUF_RETRV_CONFIG_BUF_RETRV_PKT_MSG_DRAIN_ENABLE              = 5,
        BUF_RETRV_CONFIG_EPE_CREDIT_ADJUST_FIFOA_FULL_THD            = 6,
        BUF_RETRV_CONFIG_EXTRA_CREDIT_USED                           = 7,
        BUF_RETRV_CONFIG_FL_CTRL_SEL                                 = 8,
        BUF_RETRV_CONFIG_PARITY_ENABLE                               = 9,

        BUF_RETRV_STATE_BUFQ_STATE                                   = 0,
        BUF_RETRV_STATE_BUFQ_STATE_START                             = 1,
        BUF_RETRV_STATE_BUF_ARB_STATE                                = 2,
        BUF_RETRV_STATE_LINK_STATE                                   = 3,
        BUF_RETRV_STATE_PKTQ_STATE                                   = 4,
        BUF_RETRV_STATE_PKTQ_STATE_START                             = 5,
        BUF_RETRV_STATE_PKT_ARB_STATE                                = 6,

        BUF_RETRV_BUF_PTR_INTF_CONFIG_CFG_BUF_PTR_SLOT               = 0,

        BUF_RETRV_CREDIT_MODULE_CONFIG_CREDIT_FIFO_FULL_THRESHOLD    = 0,
        BUF_RETRV_CREDIT_MODULE_CONFIG_CREDIT_MODULE_ENABLE          = 1,

        BUF_RETRV_DEBUG_STATS_FRPB_QDR_ERR_CNT                       = 0,
        BUF_RETRV_DEBUG_STATS_FRQ_MGR_BUF_CNT                        = 1,
        BUF_RETRV_DEBUG_STATS_FRQ_MGR_PKT_CNT                        = 2,
        BUF_RETRV_DEBUG_STATS_FR_BUF_STORE_ERR_CNT                   = 3,
        BUF_RETRV_DEBUG_STATS_HDR_CRC_ERR_CNT                        = 4,
        BUF_RETRV_DEBUG_STATS_RTN_ALL_BUF_CNT                        = 5,
        BUF_RETRV_DEBUG_STATS_RTN_ALL_PKT_CNT                        = 6,
        BUF_RETRV_DEBUG_STATS_TO_EPE_EOP_CNT                         = 7,
        BUF_RETRV_DEBUG_STATS_TO_EPE_SOP_CNT                         = 8,
        BUF_RETRV_DEBUG_STATS_TO_IPE_EOP_CNT                         = 9,
        BUF_RETRV_DEBUG_STATS_TO_IPE_SOP_CNT                         = 10,
        BUF_RETRV_DEBUG_STATS_TO_MET_FIFO_BUF_CNT                    = 11,
        BUF_RETRV_DEBUG_STATS_TO_MET_FIFO_PKT_CNT                    = 12,
        BUF_RETRV_DEBUG_STATS_TO_OAM_EOP_CNT                         = 13,
        BUF_RETRV_DEBUG_STATS_TO_OAM_SOP_CNT                         = 14,
        BUF_RETRV_DEBUG_STATS_TO_VOQ_EOP_CNT                         = 15,
        BUF_RETRV_DEBUG_STATS_TO_VOQ_SOP_CNT                         = 16,
        BUF_RETRV_DEBUG_STATS_TX_EOP_CNT                             = 17,
        BUF_RETRV_DEBUG_STATS_TX_SOP_CNT                             = 18,

        BUF_RETRV_INTERRUPT_FATAL_MASK_RESET_FATAL                   = 0,
        BUF_RETRV_INTERRUPT_FATAL_MASK_SET_FATAL                     = 1,
        BUF_RETRV_INTERRUPT_FATAL_VALUE_RESET_FATAL                  = 2,
        BUF_RETRV_INTERRUPT_FATAL_VALUE_SET_FATAL                    = 3,

        BUF_RETRV_OVERRUN_PORT_BUF_CHANNEL_OVERRUN_PORT_NUM          = 0,
        BUF_RETRV_OVERRUN_PORT_PKT_CHANNEL_OVERRUN_PORT_NUM          = 1,

        BUF_RETRV_FABRIC_THRESHOLD_FABRIC_STALL_THRESHOLD0           = 0,
        BUF_RETRV_FABRIC_THRESHOLD_FABRIC_STALL_THRESHOLD1           = 1,
        BUF_RETRV_FABRIC_THRESHOLD_FABRIC_STALL_THRESHOLD2           = 2,
        BUF_RETRV_FABRIC_THRESHOLD_FABRIC_STALL_THRESHOLD3           = 3,

        BUF_RETRV_FABRIC_MIN_MAX_FABRIC_MAX0                         = 0,
        BUF_RETRV_FABRIC_MIN_MAX_FABRIC_MAX1                         = 1,
        BUF_RETRV_FABRIC_MIN_MAX_FABRIC_MAX2                         = 2,
        BUF_RETRV_FABRIC_MIN_MAX_FABRIC_MAX3                         = 3,
        BUF_RETRV_FABRIC_MIN_MAX_FABRIC_MIN0                         = 4,
        BUF_RETRV_FABRIC_MIN_MAX_FABRIC_MIN1                         = 5,
        BUF_RETRV_FABRIC_MIN_MAX_FABRIC_MIN2                         = 6,
        BUF_RETRV_FABRIC_MIN_MAX_FABRIC_MIN3                         = 7,

        BUF_RETRV_FABRIC_COUNT_FABRIC_COUNT0                         = 0,
        BUF_RETRV_FABRIC_COUNT_FABRIC_COUNT1                         = 1,
        BUF_RETRV_FABRIC_COUNT_FABRIC_COUNT2                         = 2,
        BUF_RETRV_FABRIC_COUNT_FABRIC_COUNT3                         = 3,

        BUF_RETRV_FABRIC_TOTAL_COUNT_FABRIC_TOTAL_COUNT              = 0,

        BUF_RETRV_CREDIT_CONFIG_CREDIT_CONFIG0                       = 0,
        BUF_RETRV_CREDIT_CONFIG_CREDIT_CONFIG1                       = 1,
        BUF_RETRV_CREDIT_CONFIG_CREDIT_CONFIG2                       = 2,
        BUF_RETRV_CREDIT_CONFIG_CREDIT_CONFIG3                       = 3,
        BUF_RETRV_CREDIT_CONFIG_CREDIT_CONFIG4                       = 4,
        BUF_RETRV_CREDIT_CONFIG_CREDIT_CONFIG5                       = 5,
        BUF_RETRV_CREDIT_CONFIG_CREDIT_CONFIG6                       = 6,
        BUF_RETRV_CREDIT_CONFIG_CREDIT_CONFIG7                       = 7,

        BUF_RETRV_BUF_CREDIT_CONFIG_BUF_THRESHOLD0                   = 0,
        BUF_RETRV_BUF_CREDIT_CONFIG_BUF_THRESHOLD1                   = 1,
        BUF_RETRV_BUF_CREDIT_CONFIG_BUF_THRESHOLD2                   = 2,
        BUF_RETRV_BUF_CREDIT_CONFIG_BUF_THRESHOLD3                   = 3,

        BUF_RETRV_FL_CTRL_INFO_FL_CTRL_INFO                          = 0,

        BUF_RETRV_PKT_BUF_INTF_CONFIG_PB_CTL_RD_CREDIT_CONFIG        = 0,
        BUF_RETRV_PKT_BUF_INTF_CONFIG_PKT_BUF_REQ_FIFO_FULL_THRESHOLD = 1,
        BUF_RETRV_PKT_BUF_INTF_CONFIG_PKT_BUF_TRACK_FIFO_FULL_THRESHOLD = 2,
        BUF_RETRV_PKT_BUF_INTF_CONFIG_RCD_CREDIT_CONFIG              = 3,

        BUF_RETRV_BUF_PTR_CONFIG_BUF_PTR_IN_FIFO_FULL_THRESHOLD      = 0,
        BUF_RETRV_BUF_PTR_CONFIG_CFG_EPE_BURST_CNT                   = 1,
        BUF_RETRV_BUF_PTR_CONFIG_CFG_FABRIC_BURST_CNT                = 2,
        BUF_RETRV_BUF_PTR_CONFIG_CFG_IPE_BURST_CNT                   = 3,
        BUF_RETRV_BUF_PTR_CONFIG_CFG_OAM_BURST_CNT                   = 4,

        BUF_RETRV_INTF_FIFO_CTL_IPE_QUAD_SLOT_NUM                    = 0,

        BUF_RETRV_INIT_CTL_BUF_INIT_DONE                             = 0,
        BUF_RETRV_INIT_CTL_BUF_INIT_EN                               = 1,
        BUF_RETRV_INIT_CTL_CREDIT_INIT_EN                            = 2,
        BUF_RETRV_INIT_CTL_FABRIC_INIT_DONE                          = 3,
        BUF_RETRV_INIT_CTL_NETWORK_INIT_DONE                         = 4,

        BUF_RETRV_INTF_FIFO_CREDIT_CPU_INTF_CREDIT                   = 0,
        BUF_RETRV_INTF_FIFO_CREDIT_FABRIC_INTF_CREDIT                = 1,
        BUF_RETRV_INTF_FIFO_CREDIT_IPE_INTF_CREDIT                   = 2,
        BUF_RETRV_INTF_FIFO_CREDIT_NET_INTF_CREDIT                   = 3,
        BUF_RETRV_INTF_FIFO_CREDIT_OAM_INTF_CREDIT                   = 4,

        BUF_RETRV_INTF_MEM_CONFIG_CFG_CPU_INTF_END                   = 0,
        BUF_RETRV_INTF_MEM_CONFIG_CFG_CPU_INTF_START                 = 1,
        BUF_RETRV_INTF_MEM_CONFIG_CFG_EPE_INTF_END                   = 2,
        BUF_RETRV_INTF_MEM_CONFIG_CFG_EPE_INTF_START                 = 3,
        BUF_RETRV_INTF_MEM_CONFIG_CFG_IPE_INTF_END                   = 4,
        BUF_RETRV_INTF_MEM_CONFIG_CFG_IPE_INTF_START                 = 5,
        BUF_RETRV_INTF_MEM_CONFIG_CFG_OAM_INTF_END                   = 6,
        BUF_RETRV_INTF_MEM_CONFIG_CFG_OAM_INTF_START                 = 7,
        BUF_RETRV_INTF_MEM_CONFIG_CFG_VOQ_INTF_END                   = 8,
        BUF_RETRV_INTF_MEM_CONFIG_CFG_VOQ_INTF_START                 = 9,

        BUF_RETRV_INTF_MEM_STATUS_CPU_INTF_HEAD                      = 0,
        BUF_RETRV_INTF_MEM_STATUS_CPU_INTF_TAIL                      = 1,
        BUF_RETRV_INTF_MEM_STATUS_EPE_INTF_HEAD                      = 2,
        BUF_RETRV_INTF_MEM_STATUS_EPE_INTF_TAIL                      = 3,
        BUF_RETRV_INTF_MEM_STATUS_FABRIC_INTF_HEAD                   = 4,
        BUF_RETRV_INTF_MEM_STATUS_FABRIC_INTF_TAIL                   = 5,
        BUF_RETRV_INTF_MEM_STATUS_IPE_INTF_HEAD                      = 6,
        BUF_RETRV_INTF_MEM_STATUS_IPE_INTF_TAIL                      = 7,
        BUF_RETRV_INTF_MEM_STATUS_OAM_INTF_HEAD                      = 8,
        BUF_RETRV_INTF_MEM_STATUS_OAM_INTF_TAIL                      = 9,

        BUFFER_RETRIEVE_CTL_COLOR_MAP_EN                             = 0,

        BUFFER_RETRIEVE_HEADER_VERSION_DEST_CHIP15_TO0_HEADER_VERSION = 0,
        BUFFER_RETRIEVE_HEADER_VERSION_DEST_CHIP31_TO16_HEADER_VERSION = 1,

        BUF_RETRV_RCD_CREDIT_DEBUG_RCD_CREDIT_USED                   = 0,

        BUF_RETRV_PKT_PTR_WT_CONFIG_FABRIC_PKT_WEIGHT_CONFIG         = 0,
        BUF_RETRV_PKT_PTR_WT_CONFIG_NETWORK_PKT1G_WEIGHT_CONFIG      = 1,
        BUF_RETRV_PKT_PTR_WT_CONFIG_NETWORK_PKTSG_WEIGHT_CONFIG      = 2,
        BUF_RETRV_PKT_PTR_WT_CONFIG_NETWORK_PKT_WEIGHT_CONFIG        = 3,
        BUF_RETRV_PKT_PTR_WT_CONFIG_OAM_PKT_WEIGHT_CONFIG            = 4,

        BUF_RETRV_BUF_PTR_WT_CONFIG_FABRIC_BUF_WEIGHT_CONFIG         = 0,
        BUF_RETRV_BUF_PTR_WT_CONFIG_LPBK_BUF_WEIGHT_CONFIG           = 1,
        BUF_RETRV_BUF_PTR_WT_CONFIG_NETWORK_BUF1G_WEIGHT_CONFIG      = 2,
        BUF_RETRV_BUF_PTR_WT_CONFIG_NETWORK_BUFE_LOOP_WEIGHT_CONFIG  = 3,
        BUF_RETRV_BUF_PTR_WT_CONFIG_NETWORK_BUFSG_WEIGHT_CONFIG      = 4,
        BUF_RETRV_BUF_PTR_WT_CONFIG_NETWORK_BUF_WEIGHT_CONFIG        = 5,
        BUF_RETRV_BUF_PTR_WT_CONFIG_OAM_BUF_WEIGHT_CONFIG            = 6,

        BUF_RETRV_NET_MAX_CREDIT_DEBUG_EPE_ADJUST_FIFO_STALL_RECORD  = 0,
        BUF_RETRV_NET_MAX_CREDIT_DEBUG_NET_MAX_CREDIT                = 1,
        BUF_RETRV_NET_MAX_CREDIT_DEBUG_NET_MAX_CREDIT_CHAN           = 2,

        BUF_STORE_SHARE_RESRC_INFO_SHARED_RESRC_CNT                  = 0,
        BUF_STORE_SHARE_RESRC_INFO_SHARED_RESRC_THRESHOLD            = 1,

        BUF_STORE_CTRL_BAY_ID                                        = 0,
        BUF_STORE_CTRL_BAY_ID_CHK_DISABLE                            = 1,
        BUF_STORE_CTRL_LOCAL_SWITCHING_DISABLE                       = 2,
        BUF_STORE_CTRL_MCAST_MET_FIFO_ENABLE                         = 3,
        BUF_STORE_CTRL_MERGEE_LOOP_RESRC_ID                          = 4,
        BUF_STORE_CTRL_RESRC_ID_USE_LOCAL_PHY_PORT                   = 5,
        BUF_STORE_CTRL_SGMAC_EN                                      = 6,

        BUF_STORE_CHANNEL_INFO_CTRL_CHANNEL_INFO_INIT                = 0,
        BUF_STORE_CHANNEL_INFO_CTRL_CHANNEL_INFO_INIT_DONE           = 1,

        BUF_STORE_RESRC_THRESHOLD_RAM_CTRL_RESRC_THRESHOLD_RAM_INIT  = 0,
        BUF_STORE_RESRC_THRESHOLD_RAM_CTRL_RESRC_THRESHOLD_RAM_INIT_DONE = 1,

        BUF_STORE_RESRC_CNT_CTRL_RESRC_CNT_RAM_INIT                  = 0,
        BUF_STORE_RESRC_CNT_CTRL_RESRC_CNT_RAM_INIT_DONE             = 1,

        BUF_STORE_STALL_THRESHOLD_RAM_CTRL_STALL_THRESHOLD_RAM_INIT  = 0,
        BUF_STORE_STALL_THRESHOLD_RAM_CTRL_STALL_THRESHOLD_RAM_INIT_DONE = 1,

        BUF_STORE_FORCE_LOCAL_CTRL_DEST_MAP_MASK0                    = 0,
        BUF_STORE_FORCE_LOCAL_CTRL_DEST_MAP_MASK1                    = 1,
        BUF_STORE_FORCE_LOCAL_CTRL_DEST_MAP_MASK2                    = 2,
        BUF_STORE_FORCE_LOCAL_CTRL_DEST_MAP_MASK3                    = 3,
        BUF_STORE_FORCE_LOCAL_CTRL_DEST_MAP_VALUE0                   = 4,
        BUF_STORE_FORCE_LOCAL_CTRL_DEST_MAP_VALUE1                   = 5,
        BUF_STORE_FORCE_LOCAL_CTRL_DEST_MAP_VALUE2                   = 6,
        BUF_STORE_FORCE_LOCAL_CTRL_DEST_MAP_VALUE3                   = 7,

        BUF_STORE_FREE_LIST_CONTROL_FREE_BUF_FIFO_DEPTH              = 0,
        BUF_STORE_FREE_LIST_CONTROL_FREE_LIST_BUF_CNT                = 1,
        BUF_STORE_FREE_LIST_CONTROL_FREE_LIST_HEAD_PTR               = 2,
        BUF_STORE_FREE_LIST_CONTROL_FREE_LIST_TAIL_PTR               = 3,
        BUF_STORE_FREE_LIST_CONTROL_MIN_FREE_LIST_BUF_CNT            = 4,
        BUF_STORE_FREE_LIST_CONTROL_PREFETCH_FIFO0_DEPTH             = 5,
        BUF_STORE_FREE_LIST_CONTROL_PREFETCH_FIFO1_DEPTH             = 6,
        BUF_STORE_FREE_LIST_CONTROL_SINGLE_BUF_RELEASE_FIFO0_DEPTH   = 7,
        BUF_STORE_FREE_LIST_CONTROL_SINGLE_BUF_RELEASE_FIFO1_DEPTH   = 8,

        BUF_STORE_LINK_LIST_TABLE_CTRL_BUF_PTR_TABLE_INIT            = 0,
        BUF_STORE_LINK_LIST_TABLE_CTRL_BUF_PTR_TABLE_INIT_ADDR_NUM   = 1,
        BUF_STORE_LINK_LIST_TABLE_CTRL_BUF_PTR_TABLE_INIT_DONE       = 2,

        BUF_STORE_GMAC_STALL_CTRL_BUF_STORE_GMAC_HIGH_STALL_DISABLE  = 0,
        BUF_STORE_GMAC_STALL_CTRL_BUF_STORE_GMAC_LOW_STALL_DISABLE   = 1,

        BUF_STORE_STALL_STATUS_BUF_STORE_CPU_MAC_STALL_RECORD        = 0,
        BUF_STORE_STALL_STATUS_BUF_STORE_FABRIC_CAS_STALL_RECORD     = 1,
        BUF_STORE_STALL_STATUS_BUF_STORE_GMAC_HIGH_STALL_RECORD      = 2,
        BUF_STORE_STALL_STATUS_BUF_STORE_GMAC_LOW_STALL_RECORD       = 3,
        BUF_STORE_STALL_STATUS_BUF_STORE_XGMAC_STALL_RECORD          = 4,

        BUF_STORE_CREDIT_PB_CTL_CREDIT_THRESHOLD                     = 0,

        BUF_STORE_XGMAC_STALL_CTRL_BUF_STORE_XGMAC0_STALL_DISABLE    = 0,
        BUF_STORE_XGMAC_STALL_CTRL_BUF_STORE_XGMAC1_STALL_DISABLE    = 1,
        BUF_STORE_XGMAC_STALL_CTRL_BUF_STORE_XGMAC2_STALL_DISABLE    = 2,
        BUF_STORE_XGMAC_STALL_CTRL_BUF_STORE_XGMAC3_STALL_DISABLE    = 3,
        BUF_STORE_XGMAC_STALL_CTRL_BUF_STORE_XGMAC4_STALL_DISABLE    = 4,
        BUF_STORE_XGMAC_STALL_CTRL_BUF_STORE_XGMAC5_STALL_DISABLE    = 5,
        BUF_STORE_XGMAC_STALL_CTRL_BUF_STORE_XGMAC6_STALL_DISABLE    = 6,
        BUF_STORE_XGMAC_STALL_CTRL_BUF_STORE_XGMAC7_STALL_DISABLE    = 7,

        BUF_STORE_CPU_MAC_STALL_CTRL_BUF_STORE_CPU_MAC_STALL_DISABLE = 0,

        BUF_STORE_FABRIC_STALL_CTRL_BUF_STORE_FABRIC0_STALL_DISABLE  = 0,
        BUF_STORE_FABRIC_STALL_CTRL_BUF_STORE_FABRIC1_STALL_DISABLE  = 1,
        BUF_STORE_FABRIC_STALL_CTRL_BUF_STORE_FABRIC2_STALL_DISABLE  = 2,
        BUF_STORE_FABRIC_STALL_CTRL_BUF_STORE_FABRIC3_STALL_DISABLE  = 3,

        BUF_STORE_MET_FIFO_STALL_CTRL_MET_FIFO_FROM_FABRIC_FORCE_ENABLE = 0,
        BUF_STORE_MET_FIFO_STALL_CTRL_MET_FIFO_FROM_FABRIC_FORCE_MCAST_TO_HIGH = 1,
        BUF_STORE_MET_FIFO_STALL_CTRL_MET_FIFO_FROM_FABRIC_FORCE_UCAST_TO_HIGH = 2,
        BUF_STORE_MET_FIFO_STALL_CTRL_MET_FIFO_MCAST_HIGH_STALL_ENABLE = 3,
        BUF_STORE_MET_FIFO_STALL_CTRL_MET_FIFO_MCAST_LOW_STALL_ENABLE = 4,
        BUF_STORE_MET_FIFO_STALL_CTRL_MET_FIFO_UCAST_HIGH_STALL_ENABLE = 5,
        BUF_STORE_MET_FIFO_STALL_CTRL_MET_FIFO_UCAST_LOW_STALL_ENABLE = 6,

        BUF_STORE_MISC_CTRL_DRAIN_ENABLE                             = 0,
        BUF_STORE_MISC_CTRL_MAX_BUF_CNT                              = 1,
        BUF_STORE_MISC_CTRL_MAX_BUF_CNT_CHK_ENABLE                   = 2,
        BUF_STORE_MISC_CTRL_MAX_PKT_SIZE                             = 3,
        BUF_STORE_MISC_CTRL_MIN_PKT_SIZE                             = 4,
        BUF_STORE_MISC_CTRL_MISMATCHED_LEN_ERROR_CHK_ENABLE          = 5,
        BUF_STORE_MISC_CTRL_OVER_LEN_ERROR_CHK_ENABLE                = 6,
        BUF_STORE_MISC_CTRL_RESRC_MGR_DISABLE                        = 7,
        BUF_STORE_MISC_CTRL_UNDER_LEN_ERROR_CHK_ENABLE               = 8,

        BUF_STORE_LINK_LIST_SLOT_BUF_PTR_FREE_BUF_RD_SLOT_NUM        = 0,
        BUF_STORE_LINK_LIST_SLOT_BUF_PTR_LINK_BUF_WR_SLOT_NUM        = 1,
        BUF_STORE_LINK_LIST_SLOT_BUF_PTR_PKT_RELEASE_WR_SLOT_NUM     = 2,

        BUF_STORE_FIFO_CTRL_IPE_EOP_CHANNEL_INFO_FIFOA_FULL_THRD     = 0,
        BUF_STORE_FIFO_CTRL_LINK_BUF_BANK_OFFSET_FIFOA_FULL_THRD     = 1,
        BUF_STORE_FIFO_CTRL_LINK_BUF_WR_FIFO_ALMOST_FULL_THRESHOLD   = 2,
        BUF_STORE_FIFO_CTRL_MSG_OUT_FIFOA_FULL_THRD                  = 3,
        BUF_STORE_FIFO_CTRL_PB_WR_TRACK_FIFOA_FULL_THRD              = 4,
        BUF_STORE_FIFO_CTRL_PKT_RELEASE_FIFO_ALMOST_FULL_THRESHOLD   = 5,
        BUF_STORE_FIFO_CTRL_PKT_RELEASE_WR_FIFOA_FULL_THRD_FOR_ABORT = 6,
        BUF_STORE_FIFO_CTRL_PKT_RELEASE_WR_FIFOA_FULL_THRD_FOR_RELEASE = 7,
        BUF_STORE_FIFO_CTRL_RESRC_RETURN_FIFOA_FULL_THRD_FOR_ABORT   = 8,
        BUF_STORE_FIFO_CTRL_RESRC_RETURN_FIFOA_FULL_THRD_FOR_RELEASE = 9,

        BUF_STORE_MSG_OUT_DROP_CTL_CPU_MCAST_HIGH_DROP_EN            = 0,
        BUF_STORE_MSG_OUT_DROP_CTL_CPU_MCAST_LOW_DROP_EN             = 1,
        BUF_STORE_MSG_OUT_DROP_CTL_CPU_UCAST_HIGH_DROP_EN            = 2,
        BUF_STORE_MSG_OUT_DROP_CTL_CPU_UCAST_LOW_DROP_EN             = 3,
        BUF_STORE_MSG_OUT_DROP_CTL_E_LOOP_MCAST_HIGH_DROP_EN         = 4,
        BUF_STORE_MSG_OUT_DROP_CTL_E_LOOP_MCAST_LOW_DROP_EN          = 5,
        BUF_STORE_MSG_OUT_DROP_CTL_E_LOOP_UCAST_HIGH_DROP_EN         = 6,
        BUF_STORE_MSG_OUT_DROP_CTL_E_LOOP_UCAST_LOW_DROP_EN          = 7,
        BUF_STORE_MSG_OUT_DROP_CTL_FABRIC_MCAST_HIGH_DROP_EN         = 8,
        BUF_STORE_MSG_OUT_DROP_CTL_FABRIC_MCAST_LOW_DROP_EN          = 9,
        BUF_STORE_MSG_OUT_DROP_CTL_FABRIC_UCAST_HIGH_DROP_EN         = 10,
        BUF_STORE_MSG_OUT_DROP_CTL_FABRIC_UCAST_LOW_DROP_EN          = 11,
        BUF_STORE_MSG_OUT_DROP_CTL_IPE_MCAST_HIGH_DROP_EN            = 12,
        BUF_STORE_MSG_OUT_DROP_CTL_IPE_MCAST_LOW_DROP_EN             = 13,
        BUF_STORE_MSG_OUT_DROP_CTL_IPE_UCAST_HIGH_DROP_EN            = 14,
        BUF_STORE_MSG_OUT_DROP_CTL_IPE_UCAST_LOW_DROP_EN             = 15,
        BUF_STORE_MSG_OUT_DROP_CTL_OAM_MCAST_HIGH_DROP_EN            = 16,
        BUF_STORE_MSG_OUT_DROP_CTL_OAM_MCAST_LOW_DROP_EN             = 17,
        BUF_STORE_MSG_OUT_DROP_CTL_OAM_UCAST_HIGH_DROP_EN            = 18,
        BUF_STORE_MSG_OUT_DROP_CTL_OAM_UCAST_LOW_DROP_EN             = 19,

        BUF_STORE_MSG_OUT_DROP_THRD_SEL_CPU_MCAST_HIGH_DROP_THRD_SEL = 0,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_CPU_MCAST_LOW_DROP_THRD_SEL  = 1,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_CPU_UCAST_HIGH_DROP_THRD_SEL = 2,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_CPU_UCAST_LOW_DROP_THRD_SEL  = 3,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_E_LOOP_MCAST_HIGH_DROP_THRD_SEL = 4,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_E_LOOP_MCAST_LOW_DROP_THRD_SEL = 5,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_E_LOOP_UCAST_HIGH_DROP_THRD_SEL = 6,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_E_LOOP_UCAST_LOW_DROP_THRD_SEL = 7,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_FABRIC_MCAST_HIGH_DROP_THRD_SEL = 8,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_FABRIC_MCAST_LOW_DROP_THRD_SEL = 9,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_FABRIC_UCAST_HIGH_DROP_THRD_SEL = 10,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_FABRIC_UCAST_LOW_DROP_THRD_SEL = 11,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_IPE_MCAST_HIGH_DROP_THRD_SEL = 12,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_IPE_MCAST_LOW_DROP_THRD_SEL  = 13,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_IPE_UCAST_HIGH_DROP_THRD_SEL = 14,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_IPE_UCAST_LOW_DROP_THRD_SEL  = 15,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_OAM_MCAST_HIGH_DROP_THRD_SEL = 16,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_OAM_MCAST_LOW_DROP_THRD_SEL  = 17,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_OAM_UCAST_HIGH_DROP_THRD_SEL = 18,
        BUF_STORE_MSG_OUT_DROP_THRD_SEL_OAM_UCAST_LOW_DROP_THRD_SEL  = 19,

        BUF_STORE_INPUT_STATS_PKT_IN_DATA_ERRE_LOOP_CNT              = 0,
        BUF_STORE_INPUT_STATS_PKT_IN_DATA_ERR_CPU_CNT                = 1,
        BUF_STORE_INPUT_STATS_PKT_IN_DATA_ERR_FABRIC_RXQ_CNT         = 2,
        BUF_STORE_INPUT_STATS_PKT_IN_DATA_ERR_IPE_BODY_CNT           = 3,
        BUF_STORE_INPUT_STATS_PKT_IN_DATA_ERR_IPE_HDR_CNT            = 4,
        BUF_STORE_INPUT_STATS_PKT_IN_DATA_ERR_OAM_CNT                = 5,
        BUF_STORE_INPUT_STATS_PKT_IN_EOPE_LOOP_CNT                   = 6,
        BUF_STORE_INPUT_STATS_PKT_IN_EOP_CPU_CNT                     = 7,
        BUF_STORE_INPUT_STATS_PKT_IN_EOP_FABRIC_RXQ_CNT              = 8,
        BUF_STORE_INPUT_STATS_PKT_IN_EOP_IPE_BODY_CNT                = 9,
        BUF_STORE_INPUT_STATS_PKT_IN_EOP_OAM_CNT                     = 10,
        BUF_STORE_INPUT_STATS_PKT_IN_FAKE_SOP_IPE_BODY_CNT           = 11,
        BUF_STORE_INPUT_STATS_PKT_IN_PKT_ERRE_LOOP_CNT               = 12,
        BUF_STORE_INPUT_STATS_PKT_IN_PKT_ERR_CPU_CNT                 = 13,
        BUF_STORE_INPUT_STATS_PKT_IN_PKT_ERR_FABRIC_RXQ_CNT          = 14,
        BUF_STORE_INPUT_STATS_PKT_IN_PKT_ERR_IPE_BODY_CNT            = 15,
        BUF_STORE_INPUT_STATS_PKT_IN_PKT_ERR_OAM_CNT                 = 16,
        BUF_STORE_INPUT_STATS_PKT_IN_SOPE_LOOP_CNT                   = 17,
        BUF_STORE_INPUT_STATS_PKT_IN_SOP_CPU_CNT                     = 18,
        BUF_STORE_INPUT_STATS_PKT_IN_SOP_FABRIC_RXQ_CNT              = 19,
        BUF_STORE_INPUT_STATS_PKT_IN_SOP_IPE_HDR_CNT                 = 20,
        BUF_STORE_INPUT_STATS_PKT_IN_SOP_OAM_CNT                     = 21,

        BUF_STORE_STATS_CTRL_CPU_STATS_UPD_EN                        = 0,
        BUF_STORE_STATS_CTRL_E_LOOP_STATS_UPD_EN                     = 1,
        BUF_STORE_STATS_CTRL_FABRIC_STATS_UPD_EN                     = 2,
        BUF_STORE_STATS_CTRL_IPE_STATS_UPD_EN                        = 3,
        BUF_STORE_STATS_CTRL_OAM_STATS_UPD_EN                        = 4,

        BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_BAY_ID_MISMATCH_ERR_CNT = 0,
        BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_CNT              = 1,
        BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_DATA_ERROR_CNT   = 2,
        BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_MISS_SOP_ERR_CNT = 3,
        BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_NO_RESRC_NO_BUF_CNT = 4,
        BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_NO_RESRC_YES_BUF_CNT = 5,
        BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_OVER_LEN_ERROR_CNT = 6,
        BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_PKT_ERROR_CNT    = 7,
        BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_UNDER_LEN_ERROR_CNT = 8,
        BUF_STORE_SILENT_DROP_STATS_PKT_SILENT_DROP_YES_RESRC_NO_BUF_CNT = 9,

        BUF_STORE_ABORT_STATS_PKT_ABORT_CNT                          = 0,
        BUF_STORE_ABORT_STATS_PKT_ABORT_DATA_ERROR_CNT               = 1,
        BUF_STORE_ABORT_STATS_PKT_ABORT_FRAMING_ERROR_CNT            = 2,
        BUF_STORE_ABORT_STATS_PKT_ABORT_MISMATCH_LEN_ERROR_CNT       = 3,
        BUF_STORE_ABORT_STATS_PKT_ABORT_NO_BUF_CNT                   = 4,
        BUF_STORE_ABORT_STATS_PKT_ABORT_OVER_MAX_BUF_LEN_ERROR_CNT   = 5,
        BUF_STORE_ABORT_STATS_PKT_ABORT_PKT_ERROR_CNT                = 6,

        BUF_STORE_IPE_SOP_ABORT_STATS_PKT_ABORT_AT_IPE_SOP_BAY_ID_MISMATCH_ERR_CNT = 0,
        BUF_STORE_IPE_SOP_ABORT_STATS_PKT_ABORT_AT_IPE_SOP_CNT       = 1,
        BUF_STORE_IPE_SOP_ABORT_STATS_PKT_ABORT_AT_IPE_SOP_DATA_ERROR_CNT = 2,
        BUF_STORE_IPE_SOP_ABORT_STATS_PKT_ABORT_AT_IPE_SOP_HARD_DISCARD_CNT = 3,
        BUF_STORE_IPE_SOP_ABORT_STATS_PKT_ABORT_AT_IPE_SOP_NO_RESRC_CNT = 4,
        BUF_STORE_IPE_SOP_ABORT_STATS_PKT_ABORT_AT_IPE_SOP_OVER_LEN_ERROR_CNT = 5,
        BUF_STORE_IPE_SOP_ABORT_STATS_PKT_ABORT_AT_IPE_SOP_UNDER_LEN_ERROR_CNT = 6,
        BUF_STORE_IPE_SOP_ABORT_STATS_PKT_SILENT_DROP_AT_IPE_SOP_CNT = 7,

        BUF_STORE_STALL_DROP_STATS_CPU_MCAST_DROP_CNT                = 0,
        BUF_STORE_STALL_DROP_STATS_CPU_UCAST_DROP_CNT                = 1,
        BUF_STORE_STALL_DROP_STATS_E_LOOP_MCAST_DROP_CNT             = 2,
        BUF_STORE_STALL_DROP_STATS_E_LOOP_UCAST_DROP_CNT             = 3,
        BUF_STORE_STALL_DROP_STATS_FABRIC_MCAST_DROP_CNT             = 4,
        BUF_STORE_STALL_DROP_STATS_FABRIC_UCAST_DROP_CNT             = 5,
        BUF_STORE_STALL_DROP_STATS_IPE_MCAST_DROP_CNT                = 6,
        BUF_STORE_STALL_DROP_STATS_IPE_UCAST_DROP_CNT                = 7,
        BUF_STORE_STALL_DROP_STATS_OAM_MCAST_DROP_CNT                = 8,
        BUF_STORE_STALL_DROP_STATS_OAM_UCAST_DROP_CNT                = 9,

        BUF_STORE_OUTPUT_STATS_FR_MET_FIFO_RELEASE_BUF_CNT           = 0,
        BUF_STORE_OUTPUT_STATS_FR_MET_FIFO_RELEASE_PKT_CNT           = 1,
        BUF_STORE_OUTPUT_STATS_TO_MET_FIFO_BUF_CNT                   = 2,
        BUF_STORE_OUTPUT_STATS_TO_MET_FIFO_PKT_CNT                   = 3,

        BUF_STORE_INPUT_FIFO_WRR_WEIGHT_INPUT_FIFO_WRR_WEIGHTE_LOOP  = 0,
        BUF_STORE_INPUT_FIFO_WRR_WEIGHT_INPUT_FIFO_WRR_WEIGHT_FABRIC_RXQ = 1,
        BUF_STORE_INPUT_FIFO_WRR_WEIGHT_INPUT_FIFO_WRR_WEIGHT_IPE    = 2,
        BUF_STORE_INPUT_FIFO_WRR_WEIGHT_INPUT_FIFO_WRR_WEIGHT_OAM    = 3,

        BUF_STORE_INTERRUPT_MASK_RESET_FATAL0                        = 0,
        BUF_STORE_INTERRUPT_MASK_RESET_FATAL1                        = 1,
        BUF_STORE_INTERRUPT_MASK_RESET_FATAL2                        = 2,
        BUF_STORE_INTERRUPT_MASK_SET_FATAL0                          = 3,
        BUF_STORE_INTERRUPT_MASK_SET_FATAL1                          = 4,
        BUF_STORE_INTERRUPT_MASK_SET_FATAL2                          = 5,
        BUF_STORE_INTERRUPT_VALUE_RESET_FATAL0                       = 6,
        BUF_STORE_INTERRUPT_VALUE_RESET_FATAL1                       = 7,
        BUF_STORE_INTERRUPT_VALUE_RESET_FATAL2                       = 8,
        BUF_STORE_INTERRUPT_VALUE_SET_FATAL0                         = 9,
        BUF_STORE_INTERRUPT_VALUE_SET_FATAL1                         = 10,
        BUF_STORE_INTERRUPT_VALUE_SET_FATAL2                         = 11,

        BUF_STORE_PB_CTL_CREDIT_USED_PB_CTL_CREDIT_USED              = 0,

        BUF_STORE_PB_CTL_CREDIT_RUN_OUT_CNT_PB_CTL_CREDIT_RUN_OUT_CNT = 0,

        BUF_STORE_ECC_CTL_CFG_ECC_CHECK_EN                           = 0,
        BUF_STORE_ECC_CTL_CFG_ECC_CORRECT_EN                         = 1,
        BUF_STORE_ECC_CTL_CFG_REPORT_SINGLE_BIT_ERROR                = 2,

        BUF_STORE_ECC_ERROR_STATS_CFG_ECC_MULTIPLE_BIT_COUNT         = 0,
        BUF_STORE_ECC_ERROR_STATS_CFG_ECC_SINGLE_BIT_COUNT           = 1,

        CPU_MAC_CTL_EGRESS_ADD_EN                                    = 0,
        CPU_MAC_CTL_EGRESS_FIFO_AFULL_THRD                           = 1,
        CPU_MAC_CTL_INGRESS_REMOVE_EN                                = 2,

        CPU_MAC_DRAIN_ENABLE_EGRESS_DRAIN_ENABLE                     = 0,

        CPU_MAC_PAUSE_CTRL_GMAC_PAUSE_FRAME_DIS                      = 0,
        CPU_MAC_PAUSE_CTRL_GMAC_PAUSE_TIMER_OUT                      = 1,
        CPU_MAC_PAUSE_CTRL_RESET_GMAC                                = 2,

        CPU_MAC_CPU_CHANNEL_CFG_CPU_CHANNEL                          = 0,

        CPU_MAC_TYPE_CPU_MAC_RESERVED                                = 0,
        CPU_MAC_TYPE_CPU_MAC_TYPE                                    = 1,

        CLEAR_CNT_ON_READ_CLEAR_CNT_ON_READ                          = 0,

        CPU_MAC_SA_CPU_MAC_SA31_TO0                                  = 0,
        CPU_MAC_SA_CPU_MAC_SA47_TO32                                 = 1,

        CPU_MAC_DA_CPU_MAC0_DA31_TO0                                 = 0,
        CPU_MAC_DA_CPU_MAC0_DA47_TO32                                = 1,
        CPU_MAC_DA_CPU_MAC1_DA31_TO0                                 = 2,
        CPU_MAC_DA_CPU_MAC1_DA47_TO32                                = 3,
        CPU_MAC_DA_CPU_MAC2_DA31_TO0                                 = 4,
        CPU_MAC_DA_CPU_MAC2_DA47_TO32                                = 5,
        CPU_MAC_DA_CPU_MAC3_DA31_TO0                                 = 6,
        CPU_MAC_DA_CPU_MAC3_DA47_TO32                                = 7,
        CPU_MAC_DA_CPU_MAC4_DA31_TO0                                 = 8,
        CPU_MAC_DA_CPU_MAC4_DA47_TO32                                = 9,
        CPU_MAC_DA_CPU_MAC5_DA31_TO0                                 = 10,
        CPU_MAC_DA_CPU_MAC5_DA47_TO32                                = 11,
        CPU_MAC_DA_CPU_MAC6_DA31_TO0                                 = 12,
        CPU_MAC_DA_CPU_MAC6_DA47_TO32                                = 13,
        CPU_MAC_DA_CPU_MAC7_DA31_TO0                                 = 14,
        CPU_MAC_DA_CPU_MAC7_DA47_TO32                                = 15,

        CPU_MAC_DEBUG_STATS_FROM_BUF_RETRV_BYTE_CNT                  = 0,
        CPU_MAC_DEBUG_STATS_FROM_BUF_RETRV_EOP_CNT                   = 1,
        CPU_MAC_DEBUG_STATS_FROM_BUF_RETRV_PKT_ERR_CNT               = 2,
        CPU_MAC_DEBUG_STATS_FROM_BUF_RETRV_SOP_CNT                   = 3,
        CPU_MAC_DEBUG_STATS_TO_BUF_STORE_BYTE_CNT                    = 4,
        CPU_MAC_DEBUG_STATS_TO_BUF_STORE_EOP_CNT                     = 5,
        CPU_MAC_DEBUG_STATS_TO_BUF_STORE_PKT_ERR_CNT                 = 6,
        CPU_MAC_DEBUG_STATS_TO_BUF_STORE_SOP_CNT                     = 7,

        CPUMAC_GMAC_MAC_MODE_SPEED_MODE                              = 0,

        CPUMAC_GMAC_TX_CTRL_APPEND_CRC_ENABLE                        = 0,
        CPUMAC_GMAC_TX_CTRL_FULL_THRESHOLD                           = 1,
        CPUMAC_GMAC_TX_CTRL_PAD_ENABLE                               = 2,
        CPUMAC_GMAC_TX_CTRL_TX_ENABLE                                = 3,
        CPUMAC_GMAC_TX_CTRL_TX_ERR_MASK                              = 4,
        CPUMAC_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE                      = 5,
        CPUMAC_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE                      = 6,
        CPUMAC_GMAC_TX_CTRL_TX_THRESHOLD                             = 7,

        CPUMAC_GMAC_RX_CTRL_CRC_CHK_ENABLE                           = 0,
        CPUMAC_GMAC_RX_CTRL_CRC_ERROR_MASK                           = 1,
        CPUMAC_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE                     = 2,
        CPUMAC_GMAC_RX_CTRL_RUNT_RCV_ENABLE                          = 3,
        CPUMAC_GMAC_RX_CTRL_RX_ENABLE                                = 4,
        CPUMAC_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE                      = 5,
        CPUMAC_GMAC_RX_CTRL_RX_PAUSE_BYPASS                          = 6,

        CPUMAC_GMAC_PRE_LENGTH_PRE_LENGTH                            = 0,

        CPUMAC_GMAC_PKT_LENGTH_MIN_PKT_LEN                           = 0,

        CPUMAC_GMAC_INTERRUPT_MASK_RESET                             = 0,
        CPUMAC_GMAC_INTERRUPT_MASK_SET                               = 1,
        CPUMAC_GMAC_INTERRUPT_VALUE_RESET                            = 2,
        CPUMAC_GMAC_INTERRUPT_VALUE_SET                              = 3,

        CPUMAC_GMAC_PAUSE_CTRL_PAUSE_QUANTA                          = 0,

        CPUMAC_GMAC_VLAN_TYPE_VLAN_TYPE                              = 0,

        CPU_MAC_PACKET_LEN_MTU1_PACKET_LEN_MTU1                      = 0,

        CPU_MAC_PACKET_LEN_MTU2_PACKET_LEN_MTU2                      = 0,

        CPU_MAC_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES                  = 0,

        CPU_MAC_INIT_CPU_MAC_INIT                                    = 0,

        CPU_MAC_INIT_DONE_CPU_MAC_INIT                               = 0,

        CPU_MAC_STATS_UPDATE_CTRL_CLEAR_ON_READ                      = 0,
        CPU_MAC_STATS_UPDATE_CTRL_INCR_HOLD                          = 1,
        CPU_MAC_STATS_UPDATE_CTRL_INCR_SATURATE                      = 2,

        CPU_MAC_PARITY_ENABLE_PARITY_EN                              = 0,

        CPU_MAC_STATUS_OVER_WRITE_STATUS_OVER_WRITE                  = 0,
        CPU_MAC_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS                 = 1,

        CPU_MAC_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE         = 0,
        CPU_MAC_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS        = 1,

        CPU_MAC_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE         = 0,
        CPU_MAC_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS        = 1,

        CPU_MAC_MAX_INIT_CNT_MAX_INIT_CNT                            = 0,

        CPU_MAC_STATS_RAM_PARITY_ERROR_ADDR_CPU_MAC_STATS_MEM_PARITY_ERR_ADDR = 0,

        CPU_MAC_PAUSE_OFF_ENABLE_PAUSE_OFF_ENABLE                    = 0,

        E_LOOP_CTL_BUF_STORE_CREDIT                                  = 0,
        E_LOOP_CTL_DROP_LOG_THRESHOLD                                = 1,
        E_LOOP_CTL_DROP_LOOP_THRESHOLD                               = 2,
        E_LOOP_CTL_PARITY_CHECK_EN                                   = 3,
        E_LOOP_CTL_STALL_LOOP_THRESHOLD                              = 4,

        E_LOOP_DRAIN_ENABLE_E_LOOP_DRAIN_ENABLE                      = 0,

        E_LOOP_INTERRUPT_FATAL_MASK_RESET_FATAL                      = 0,
        E_LOOP_INTERRUPT_FATAL_MASK_SET_FATAL                        = 1,
        E_LOOP_INTERRUPT_FATAL_VALUE_RESET_FATAL                     = 2,
        E_LOOP_INTERRUPT_FATAL_VALUE_SET_FATAL                       = 3,

        E_LOOP_DEBUG_STATS_DROPPED_PKT_CNT                           = 0,
        E_LOOP_DEBUG_STATS_EARLY_TERMINATED_PKT_CNT                  = 1,
        E_LOOP_DEBUG_STATS_PKT_IN_CNT                                = 2,
        E_LOOP_DEBUG_STATS_PKT_OUT_CNT                               = 3,

        E_LOOP_CREDIT_STATE_CREDIT_USED                              = 0,

        E_LOOP_PARITY_FAIL_RECORD_ELOOP_MEM_PARITY_FAIL              = 0,
        E_LOOP_PARITY_FAIL_RECORD_ELOOP_MEM_PARITY_FAIL_ADDR         = 1,

        EPE_ACL_QOS_CTL_ACL_LOOKUP_RESULT_CTL031_TO0                 = 0,
        EPE_ACL_QOS_CTL_ACL_LOOKUP_RESULT_CTL038_TO32                = 1,
        EPE_ACL_QOS_CTL_ACL_LOOKUP_RESULT_CTL131_TO0                 = 2,
        EPE_ACL_QOS_CTL_ACL_LOOKUP_RESULT_CTL138_TO32                = 3,
        EPE_ACL_QOS_CTL_ACL_LOOKUP_RESULT_CTL231_TO0                 = 4,
        EPE_ACL_QOS_CTL_ACL_LOOKUP_RESULT_CTL238_TO32                = 5,
        EPE_ACL_QOS_CTL_ACL_QOS_LOOKUP_CTL0                          = 6,
        EPE_ACL_QOS_CTL_ACL_QOS_LOOKUP_CTL1                          = 7,
        EPE_ACL_QOS_CTL_ACL_QOS_LOOKUP_CTL2                          = 8,
        EPE_ACL_QOS_CTL_ACL_USE_PACKET_VLAN                          = 9,
        EPE_ACL_QOS_CTL_DUAL_ACL_LOOKUP                              = 10,
        EPE_ACL_QOS_CTL_MERGE_MAC_IP_ACL_KEY                         = 11,
        EPE_ACL_QOS_CTL_OAM_OBEY_ACL_QOS                             = 12,
        EPE_ACL_QOS_CTL_QOS_HIGH_PRIORITY                            = 13,
        EPE_ACL_QOS_CTL_QOS_LOOKUP_RESULT_CTL031_TO0                 = 14,
        EPE_ACL_QOS_CTL_QOS_LOOKUP_RESULT_CTL038_TO32                = 15,
        EPE_ACL_QOS_CTL_QOS_LOOKUP_RESULT_CTL131_TO0                 = 16,
        EPE_ACL_QOS_CTL_QOS_LOOKUP_RESULT_CTL138_TO32                = 17,
        EPE_ACL_QOS_CTL_QOS_LOOKUP_RESULT_CTL231_TO0                 = 18,
        EPE_ACL_QOS_CTL_QOS_LOOKUP_RESULT_CTL238_TO32                = 19,

        EPE_ACL_QOS_COUNT_DISCARD_RECV_CNT                           = 0,
        EPE_ACL_QOS_COUNT_DISCARD_TRANS_CNT                          = 1,
        EPE_ACL_QOS_COUNT_PKT_INFO_RECV_CNT                          = 2,
        EPE_ACL_QOS_COUNT_TB_INFO_ARB_ERROR_CNT                      = 3,
        EPE_ACL_QOS_COUNT_TB_INFO_ARB_REQ_CNT                        = 4,
        EPE_ACL_QOS_COUNT_TB_INFO_ARB_RESULT_CNT                     = 5,
        EPE_ACL_QOS_COUNT_TCAM_ERROR_CNT                             = 6,
        EPE_ACL_QOS_COUNT_TCAM_REQ_CNT                               = 7,
        EPE_ACL_QOS_COUNT_TCAM_RESULT_CNT                            = 8,

        EPE_ACL_QOS_DEBUG_ACL_DS_RETRIEVE_TRACK_FIFO_AFULL_THRESHOLD = 0,
        EPE_ACL_QOS_DEBUG_ACL_KEY_GEN_TRACK_FIFO_AFULL_THRESHOLD     = 1,

        EPE_ACL_QOS_LFSR_RANDOM_SEED                                 = 0,

        INTR_VALUE_SET_INTR_VALUE_SET                                = 0,

        INTR_VALUE_RESET_INTR_VALUE_RESET                            = 0,

        INTR_MASK_SET_INTR_MASK_SET                                  = 0,

        INTR_MASK_RESET_INTR_MASK_RESET                              = 0,

        EPE_CLASSIFICATION_INFO_CREDIT_VALUE_INFO_CREDIT_VALUE       = 0,

        EPE_CLASSIFICATION_COUNT0_PKT_INFO_RECV_CNT                  = 0,

        EPE_CLASSIFICATION_COUNT1_DISCARD_RECV_CNT                   = 0,
        EPE_CLASSIFICATION_COUNT1_DISCARD_TRANS_CNT                  = 1,

        EPE_CLASSIFICATION_COUNT2_POLICING_REQ_CNT                   = 0,
        EPE_CLASSIFICATION_COUNT2_POLICING_RESULT_CNT                = 1,

        EPE_CLASSIFICATION_INTERRUPT_FATAL_INTR_MASK_RESET           = 0,
        EPE_CLASSIFICATION_INTERRUPT_FATAL_INTR_MASK_SET             = 1,
        EPE_CLASSIFICATION_INTERRUPT_FATAL_INTR_VALUE_RESET          = 2,
        EPE_CLASSIFICATION_INTERRUPT_FATAL_INTR_VALUE_SET            = 3,

        EPE_IPG_CTL_IPG0                                             = 0,
        EPE_IPG_CTL_IPG1                                             = 1,
        EPE_IPG_CTL_IPG2                                             = 2,
        EPE_IPG_CTL_IPG3                                             = 3,

        EPE_CLASSIFICATION_DEBUG_CLASSFICATION_TRACK_FIFOA_FULL_THRESHOLD = 0,

        EPE_CLASSIFICATION_DRAIN_ENABLE_EPE_CLASSIFICATION_DRAIN_ENABLE = 0,

        EPE_CLASSIFICATION_CTL_FLOW_POLICER_FIRST                    = 0,
        EPE_CLASSIFICATION_CTL_LOCAL_PHY_PORT_MASK                   = 1,
        EPE_CLASSIFICATION_CTL_OAM_BYPASS_POLICING_DISCARD           = 2,
        EPE_CLASSIFICATION_CTL_PORT_POLICER_BASE                     = 3,
        EPE_CLASSIFICATION_CTL_PORT_POLICER_SHIFT                    = 4,
        EPE_CLASSIFICATION_CTL_SERVICE_POLICER_BASE                  = 5,
        EPE_CLASSIFICATION_CTL_VLAN_FLOW_POLICER_BASE                = 6,
        EPE_CLASSIFICATION_CTL_VLAN_FLOW_POLICER_SHIFT               = 7,

        EPE_HDR_ADJUST_CTL_CFG_SERVICE_ID_EN                         = 0,
        EPE_HDR_ADJUST_CTL_FLOW_ID_EN                                = 1,
        EPE_HDR_ADJUST_CTL_SGMAC_HEADER_EN                           = 2,
        EPE_HDR_ADJUST_CTL_VPLS_SRC_PORT_EN                          = 3,
        EPE_HDR_ADJUST_CTL_VRF_ID_EN                                 = 4,

        EPE_HDR_ADJUST_SGMAC_CTL_CHIP_ID                             = 0,
        EPE_HDR_ADJUST_SGMAC_CTL_SGMAC_LOCAL_PHY_PORT                = 1,
        EPE_HDR_ADJUST_SGMAC_CTL_TO_SGMAC_EN                         = 2,

        EPE_HDR_ADJUST_MISC_CTL_BUF_RETRV_INTF_FIFOA_FULL_THRESHOLD  = 0,
        EPE_HDR_ADJUST_MISC_CTL_MIN_PKT_LEN                          = 1,

        EPE_HDR_ADJUST_DRAIN_ENABLE_DRAIN_ENABLE                     = 0,

        EPE_HDR_ADJUST_INTERRUPT_MASK_RESET                          = 0,
        EPE_HDR_ADJUST_INTERRUPT_MASK_SET                            = 1,
        EPE_HDR_ADJUST_INTERRUPT_VALUE_RESET                         = 2,
        EPE_HDR_ADJUST_INTERRUPT_VALUE_SET                           = 3,

        EPE_HDR_ADJUST_STALL_INFO_STALL_INFO                         = 0,

        EPE_HDR_ADJUST_FSM_STATE_FSM_STATE                           = 0,

        EPE_HDR_ADJUST_DEBUG_STATS_DISCARD_RECV_CNT                  = 0,
        EPE_HDR_ADJUST_DEBUG_STATS_DISCARD_TRANS_CNT                 = 1,
        EPE_HDR_ADJUST_DEBUG_STATS_MIN_PKT_LEN_ERROR_CNT             = 2,
        EPE_HDR_ADJUST_DEBUG_STATS_PKT_CRC_ERROR_CNT                 = 3,
        EPE_HDR_ADJUST_DEBUG_STATS_PKT_RECV_CNT                      = 4,

        EPE_HDR_ADJUST_RANDOM_SEED_LOAD_RAND_SEED_LOAD               = 0,
        EPE_HDR_ADJUST_RANDOM_SEED_LOAD_RAND_SEED_VALUE              = 1,

        EPE_HDR_ADJUST_PARITY_FAIL_RECORD_DS_DEST_PHY_PORT_PARITY_FAIL = 0,
        EPE_HDR_ADJUST_PARITY_FAIL_RECORD_DS_DEST_PHY_PORT_PARITY_FAIL_ADDR = 1,

        EPE_HDR_ADJUST_DISABLE_CRC_CHK_DISABLE_CRC_CHK               = 0,

        EPE_HDR_EDIT_CTL_ERROR_LAYER4_OFFSET                         = 0,
        EPE_HDR_EDIT_CTL_FLOW_ID_EN                                  = 1,
        EPE_HDR_EDIT_CTL_INTERFACE_STATS_EN                          = 2,
        EPE_HDR_EDIT_CTL_LOG_ON_DISCARD                              = 3,
        EPE_HDR_EDIT_CTL_LOG_PORT_DISCARD                            = 4,
        EPE_HDR_EDIT_CTL_OAM_DISCARD_BITMAP                          = 5,
        EPE_HDR_EDIT_CTL_PHB_PER_PORT_STATS_EN                       = 6,
        EPE_HDR_EDIT_CTL_PHB_PORT_STATS_SHIFT                        = 7,
        EPE_HDR_EDIT_CTL_PHB_STATS_BASE                              = 8,
        EPE_HDR_EDIT_CTL_PHB_STATS_EN                                = 9,
        EPE_HDR_EDIT_CTL_PROTOCOL_BASED_STATS_EN                     = 10,
        EPE_HDR_EDIT_CTL_RX_ETHER_OAM_CRITICAL                       = 11,
        EPE_HDR_EDIT_CTL_SERVICE_ID_EN                               = 12,
        EPE_HDR_EDIT_CTL_SGMAC_HEADER_EN                             = 13,
        EPE_HDR_EDIT_CTL_VPLS_SRC_PORT_EN                            = 14,
        EPE_HDR_EDIT_CTL_VRF_ID_EN                                   = 15,

        EPE_HDR_EDIT_INTERRUPT_FATAL_INTR_MASK_RESET                 = 0,
        EPE_HDR_EDIT_INTERRUPT_FATAL_INTR_MASK_SET                   = 1,
        EPE_HDR_EDIT_INTERRUPT_FATAL_INTR_VALUE_RESET                = 2,
        EPE_HDR_EDIT_INTERRUPT_FATAL_INTR_VALUE_SET                  = 3,

        EPE_HDR_EDIT_DEBUG_COMPACT_OUT_FIFOA_FULL_THRD               = 0,
        EPE_HDR_EDIT_DEBUG_L2_EDIT_FIFOA_FULL_THRD                   = 1,
        EPE_HDR_EDIT_DEBUG_NEW_HDR_FIFOA_FULL_THRD                   = 2,
        EPE_HDR_EDIT_DEBUG_PKT_CTL_FIFOA_FULL_THRD                   = 3,
        EPE_HDR_EDIT_DEBUG_PKT_DATA_FIFOA_FULL_THRD                  = 4,
        EPE_HDR_EDIT_DEBUG_PKT_INFO_ACL_FIFOA_FULL_THRD              = 5,
        EPE_HDR_EDIT_DEBUG_RESERVED_CREDIT_CNT                       = 6,

        EPE_HDR_EDIT_DRAIN_ENABLE_EPE_HDR_EDIT_DRAIN_ENABLE          = 0,

        EPE_HDR_EDIT_STATS_COMPLETE_DISCARD_CNT                      = 0,
        EPE_HDR_EDIT_STATS_EPE_TRANS_PKT_CNT                         = 1,
        EPE_HDR_EDIT_STATS_EXCEPTION_CNT                             = 2,
        EPE_HDR_EDIT_STATS_FR_ACL_QOS_PKT_INFO_CNT                   = 3,
        EPE_HDR_EDIT_STATS_FR_CLA_PKT_INFO_CNT                       = 4,
        EPE_HDR_EDIT_STATS_FR_HDR_PROC_NEW_HDR_CNT                   = 5,
        EPE_HDR_EDIT_STATS_LOOPBACK_CNT                              = 6,
        EPE_HDR_EDIT_STATS_PKT_INFO_DISCARD_CNT                      = 7,

        EPE_HDR_EDIT_MISC_CTL_CRC_REPLACE_EN                         = 0,
        EPE_HDR_EDIT_MISC_CTL_DISCARD_TYPE_STATS_RA_INIT_DONE        = 1,

        EPE_HDR_EDIT_PARITY_FAIL_RECORD_DS_L2_EDIT_LPBK_MEM_PARITY_FAIL = 0,
        EPE_HDR_EDIT_PARITY_FAIL_RECORD_DS_L2_EDIT_LPBK_MEM_PARITY_FAIL_ADDR = 1,
        EPE_HDR_EDIT_PARITY_FAIL_RECORD_EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM_PARITY_FAIL = 2,
        EPE_HDR_EDIT_PARITY_FAIL_RECORD_EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM_PARITY_FAIL_ADDR = 3,

        EPE_HDR_EDIT_STATE_CUR_ST                                    = 0,

        EPE_L2_ETHER_TYPE_EPE_L2_ETHER_TYPE0                         = 0,
        EPE_L2_ETHER_TYPE_EPE_L2_ETHER_TYPE1                         = 1,
        EPE_L2_ETHER_TYPE_EPE_L2_ETHER_TYPE2                         = 2,
        EPE_L2_ETHER_TYPE_EPE_L2_ETHER_TYPE3                         = 3,
        EPE_L2_ETHER_TYPE_EPE_L2_ETHER_TYPE4                         = 4,
        EPE_L2_ETHER_TYPE_EPE_L2_ETHER_TYPE5                         = 5,
        EPE_L2_ETHER_TYPE_EPE_L2_ETHER_TYPE6                         = 6,
        EPE_L2_ETHER_TYPE_EPE_L2_ETHER_TYPE7                         = 7,

        EPE_L2_ROUTER_MAC_SA_EPE_L2_ROUTER_MAC_SA0_LOWER             = 0,
        EPE_L2_ROUTER_MAC_SA_EPE_L2_ROUTER_MAC_SA0_UPPER             = 1,
        EPE_L2_ROUTER_MAC_SA_EPE_L2_ROUTER_MAC_SA1_LOWER             = 2,
        EPE_L2_ROUTER_MAC_SA_EPE_L2_ROUTER_MAC_SA1_UPPER             = 3,
        EPE_L2_ROUTER_MAC_SA_EPE_L2_ROUTER_MAC_SA2_LOWER             = 4,
        EPE_L2_ROUTER_MAC_SA_EPE_L2_ROUTER_MAC_SA2_UPPER             = 5,

        EPE_L2_SNAP_CTL_EPE_L2_SNAP_CTL_OUI_VALUE                    = 0,

        EPE_L3_IP_IDENTIFICATION_EPE_L3_IP_IDENTIFICATION0           = 0,
        EPE_L3_IP_IDENTIFICATION_EPE_L3_IP_IDENTIFICATION1           = 1,

        EPE_HDR_PROC_DEBUG_HDR_PROCPR_FIFOA_FULL_THRD                = 0,
        EPE_HDR_PROC_DEBUG_HDR_PROC_DS_EDIT_INTF_FIFOA_FULL_THRD     = 1,
        EPE_HDR_PROC_DEBUG_HDR_PROC_PKT_INFO_FIFOA_FULL_THRD         = 2,
        EPE_HDR_PROC_DEBUG_HDR_PROC_STP_STATE_INTF_FIFOA_FULL_THRD   = 3,
        EPE_HDR_PROC_DEBUG_HDR_PROC_VLAN_STATUS_INTF_FIFOA_FULL_THRD = 4,

        EPE_HDR_PROC_CNT_DS_EDIT_SEQ_MISMATCH_CNT                    = 0,
        EPE_HDR_PROC_CNT_DS_L2_CNT                                   = 1,
        EPE_HDR_PROC_CNT_DS_L2_EDIT_ERR_CNT                          = 2,
        EPE_HDR_PROC_CNT_DS_L3_CNT                                   = 3,
        EPE_HDR_PROC_CNT_DS_L3_EDIT_ERR_CNT                          = 4,
        EPE_HDR_PROC_CNT_DS_STP_STATE_CNT                            = 5,
        EPE_HDR_PROC_CNT_DS_STP_STATE_ERR_CNT                        = 6,
        EPE_HDR_PROC_CNT_DS_VLAN_STATUS_CNT                          = 7,
        EPE_HDR_PROC_CNT_DS_VLAN_STATUS_ERR_CNT                      = 8,
        EPE_HDR_PROC_CNT_IN_PKT_INFO_DISCARD_CNT                     = 9,
        EPE_HDR_PROC_CNT_OUT_PKT_INFO_DISCARD_CNT                    = 10,
        EPE_HDR_PROC_CNT_PARSER_RESULT_CNT                           = 11,
        EPE_HDR_PROC_CNT_PKT_INFO_CNT                                = 12,
        EPE_HDR_PROC_CNT_PKT_INFO_SEQ_MISMATCH_CNT                   = 13,
        EPE_HDR_PROC_CNT_TB_INFO_ARB_ERR_CNT                         = 14,

        EPE_HDR_PROC_INTR_VALUE_SET_VALUE_SET                        = 0,

        EPE_HDR_PROC_INTR_VALUE_RESET_VALUE_RESET                    = 0,

        EPE_HDR_PROC_INTR_MASK_SET_MASK_SET                          = 0,

        EPE_HDR_PROC_INTR_MASK_RESET_MASK_RESET                      = 0,

        EPE_HDR_PROC_DRAIN_ENABLE_EPE_HDR_PROC_DRAIN_ENABLE          = 0,

        EPE_PKT_PROC_CTL_BFD_EN                                      = 0,
        EPE_PKT_PROC_CTL_BFD_UDP_PORT0                               = 1,
        EPE_PKT_PROC_CTL_BFD_UDP_PORT1                               = 2,
        EPE_PKT_PROC_CTL_CBP_TCI_RES2_CHECK_EN                       = 3,
        EPE_PKT_PROC_CTL_CPU_PORT                                    = 4,
        EPE_PKT_PROC_CTL_DISCARD_MPLS_TAG_TTL0                       = 5,
        EPE_PKT_PROC_CTL_DISCARD_MPLS_TTL0                           = 6,
        EPE_PKT_PROC_CTL_DISCARD_ROUTE_TTL0                          = 7,
        EPE_PKT_PROC_CTL_DISCARD_SAME_IP_ADDR                        = 8,
        EPE_PKT_PROC_CTL_DISCARD_SAME_MAC_ADDR                       = 9,
        EPE_PKT_PROC_CTL_DISCARD_TUNNEL_TTL0                         = 10,
        EPE_PKT_PROC_CTL_GLOBAL_CTAG_COS                             = 11,
        EPE_PKT_PROC_CTL_MIRROR_ESCAPE_CAM_EN                        = 12,
        EPE_PKT_PROC_CTL_OAM_BYPASS_EGRESS_FILTER                    = 13,
        EPE_PKT_PROC_CTL_OAM_BYPASS_EGRESS_STP                       = 14,
        EPE_PKT_PROC_CTL_PARSER_LENGTH_ERROR_MODE                    = 15,
        EPE_PKT_PROC_CTL_PBB_BSI_OAM_ON_EGS_CBP_EN                   = 16,
        EPE_PKT_PROC_CTL_PBB_BV_OAM_ON_EGS_PIP_EN                    = 17,
        EPE_PKT_PROC_CTL_PT_MULTICAST_ADDRESS_EN                     = 18,
        EPE_PKT_PROC_CTL_PT_UDP_CHECKSUM_EN                          = 19,
        EPE_PKT_PROC_CTL_ROUTE_OBEY_STP                              = 20,
        EPE_PKT_PROC_CTL_TERMINATE_PBB_BV_OAM_ON_EGS_PIP             = 21,
        EPE_PKT_PROC_CTL_USE_GLOBAL_CTAG_COS                         = 22,

        EPE_HDR_PROC_STALL_HDR_EDIT_L2_STALL                         = 0,
        EPE_HDR_PROC_STALL_HDR_EDIT_L3_STALL                         = 1,
        EPE_HDR_PROC_STALL_HDR_EDIT_PKT_INFO_STALL                   = 2,
        EPE_HDR_PROC_STALL_TCAM_ARB_STALL                            = 3,

        EPE_HDR_PROC_STATE_CUR_POP_ST                                = 0,
        EPE_HDR_PROC_STATE_CUR_TB_INFO_PREP_ST                       = 1,

        EPE_L2_TPID_CTL_BVLAN_TPID                                   = 0,
        EPE_L2_TPID_CTL_CVLAN_TPID                                   = 1,
        EPE_L2_TPID_CTL_I_TAG_TPID                                   = 2,
        EPE_L2_TPID_CTL_SVLAN_TPID0                                  = 3,
        EPE_L2_TPID_CTL_SVLAN_TPID1                                  = 4,
        EPE_L2_TPID_CTL_SVLAN_TPID2                                  = 5,
        EPE_L2_TPID_CTL_SVLAN_TPID3                                  = 6,

        EPE_L3_MPLS_SEQ_NUM_EPE_L3_MPLS_SEQ_NUM0                     = 0,
        EPE_L3_MPLS_SEQ_NUM_EPE_L3_MPLS_SEQ_NUM1                     = 1,

        EPE_PBB_CTL_PBB_OUI_VALUE                                    = 0,
        EPE_PBB_CTL_PIP_MAC_SA39_TO8                                 = 1,
        EPE_PBB_CTL_PIP_MAC_SA47_TO40                                = 2,

        DS_L3_EDIT_MPLS_SEQ_NUM_MEM_CTRL_DS_L3_EDIT_SEQ_NUM_MEM_INIT = 0,
        DS_L3_EDIT_MPLS_SEQ_NUM_MEM_CTRL_DS_L3_EDIT_SEQ_NUM_MEM_INIT_DONE = 1,

        DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_CTL_DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_FAIL = 0,
        DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_CTL_DS_L3_EDIT_TUNNEL_V6_IP_MEM_PARITY_FAIL_ADDR = 1,

        DS_L3_EDIT_TUNNEL_V4_IP_SA_PARITY_CTL_DS_L3_EDIT_TUNNEL_V4_IP_SA_MEM_PARITY_FAIL = 0,
        DS_L3_EDIT_TUNNEL_V4_IP_SA_PARITY_CTL_DS_L3_EDIT_TUNNEL_V4_IP_SA_MEM_PARITY_FAIL_ADDR = 1,

        EPE_MIRROR_ESCAPE_CAM_MAC_DA_MASK00                          = 0,
        EPE_MIRROR_ESCAPE_CAM_MAC_DA_MASK01                          = 1,
        EPE_MIRROR_ESCAPE_CAM_MAC_DA_MASK10                          = 2,
        EPE_MIRROR_ESCAPE_CAM_MAC_DA_MASK11                          = 3,
        EPE_MIRROR_ESCAPE_CAM_MAC_DA_VALUE00                         = 4,
        EPE_MIRROR_ESCAPE_CAM_MAC_DA_VALUE01                         = 5,
        EPE_MIRROR_ESCAPE_CAM_MAC_DA_VALUE10                         = 6,
        EPE_MIRROR_ESCAPE_CAM_MAC_DA_VALUE11                         = 7,

        EPE_NEXT_HOP_CONFIG_DS_AGGREGATE_CREDIT_VALUE                = 0,
        EPE_NEXT_HOP_CONFIG_INFO_CREDIT_VALUE                        = 1,

        EPE_NEXT_HOP_DEBUG_DS_NEXT_HOP_PKT_INFO_FIFOA_FULL_THRD      = 0,
        EPE_NEXT_HOP_DEBUG_DS_VLAN_PKT_INFO_FIFOA_FULL_THRD          = 1,
        EPE_NEXT_HOP_DEBUG_FR_HDR_ADJ_DISCARD_CNT                    = 2,
        EPE_NEXT_HOP_DEBUG_FR_SHARE_DS_AGGREGATE_RD_VALID_CNT        = 3,
        EPE_NEXT_HOP_DEBUG_FR_SHARE_DS_VLAN_RD_VALID_CNT             = 4,
        EPE_NEXT_HOP_DEBUG_FR_TB_INFO_ARB_NEXT_HOP_RD_VALID_CNT      = 5,
        EPE_NEXT_HOP_DEBUG_TO_HDR_PROC_DISCARD_CNT                   = 6,
        EPE_NEXT_HOP_DEBUG_TO_SHARE_DS_VLAN_REQ_CNT                  = 7,
        EPE_NEXT_HOP_DEBUG_TO_SHARE_DS_VLAN_STATUS_REQ_CNT           = 8,
        EPE_NEXT_HOP_DEBUG_TO_TB_INFO_ARB_ACCESS_EDIT_CNT            = 9,
        EPE_NEXT_HOP_DEBUG_TO_TB_INFO_ARB_NEXT_HOP_REQ_CNT           = 10,

        EPE_NEXT_HOP_CTL_DENY_DUPLICATE_MIRROR                       = 0,
        EPE_NEXT_HOP_CTL_DISCARD_BRIDGE_L2_MATCH                     = 1,
        EPE_NEXT_HOP_CTL_DISCARD_VPLS_TUNNEL_MATCH                   = 2,
        EPE_NEXT_HOP_CTL_DS_L2_EDIT_TABLE_BASE                       = 3,
        EPE_NEXT_HOP_CTL_DS_L3_EDIT_TABLE_BASE                       = 4,
        EPE_NEXT_HOP_CTL_DS_NEXT_HOP_INTERNAL_BASE                   = 5,
        EPE_NEXT_HOP_CTL_DS_NEXT_HOP_TABLE_BASE                      = 6,
        EPE_NEXT_HOP_CTL_DS_STP_STATE_SHIFT                          = 7,
        EPE_NEXT_HOP_CTL_DS_VLAN_STATUS_TABLE_BASE                   = 8,
        EPE_NEXT_HOP_CTL_DS_VLAN_TABLE_BASE                          = 9,
        EPE_NEXT_HOP_CTL_EDIT_PTR_BITS_NUM                           = 10,
        EPE_NEXT_HOP_CTL_FORCE_BRIDGE_L3_MATCH                       = 11,
        EPE_NEXT_HOP_CTL_MIRROR_OBEY_DISCARD                         = 12,
        EPE_NEXT_HOP_CTL_NEXT_HOP_SRC_VLAN_EN                        = 13,
        EPE_NEXT_HOP_CTL_OAM_BYPASS_PORT_TX                          = 14,
        EPE_NEXT_HOP_CTL_OAM_BYPASS_VLAN_TX                          = 15,
        EPE_NEXT_HOP_CTL_OAM_OBEY_L2_MATCH                           = 16,
        EPE_NEXT_HOP_CTL_ROUTE_OBEY_ISOLATE                          = 17,
        EPE_NEXT_HOP_CTL_VLAN_PTR_BITS_NUM                           = 18,

        NEXT_HOP_INTR_VALUE_SET_VALUE_SET                            = 0,

        NEXT_HOP_INTR_VALUE_RESET_VALUE_RESET                        = 0,

        NEXT_HOP_INTR_MASK_SET_MASK_SET                              = 0,

        NEXT_HOP_INTR_MASK_RESET_MASK_RESET                          = 0,

        DRAIN_ENABLE_EPE_NEXT_HOP_DRAIN_ENABLE                       = 0,

        RUNNING_CREDIT_DS_LINK_AGGREGATE_GROUP_CREDIT                = 0,
        RUNNING_CREDIT_RUNNING_CREDIT                                = 1,

        PARITY_CHECK_EN_PARITY_CHECK_EN                              = 0,

        PARITY_FAIL_RECORD_DS_DEST_INTERFACE_MEM_PARITY_FAIL         = 0,
        PARITY_FAIL_RECORD_DS_DEST_INTERFACE_MEM_PARITY_FAIL_ADDR    = 1,
        PARITY_FAIL_RECORD_DS_DEST_PORT_MEM_PARITY_FAIL              = 2,
        PARITY_FAIL_RECORD_DS_DEST_PORT_MEM_PARITY_FAIL_ADDR         = 3,
        PARITY_FAIL_RECORD_DS_VPLS_PORT_MEM_PARITY_FAIL              = 4,
        PARITY_FAIL_RECORD_DS_VPLS_PORT_MEM_PARITY_FAIL_ADDR         = 5,
        PARITY_FAIL_RECORD_EDIT_PRIORITY_MAP_MEM_PARITY_FAIL         = 6,
        PARITY_FAIL_RECORD_EDIT_PRIORITY_MAP_MEM_PARITY_FAIL_ADDR    = 7,

        EPE_STATS_CTL_EPE_PHB_INTF_CLEAR_ON_READ_EPE_PHB_INTF        = 0,
        EPE_STATS_CTL_EPE_PHB_INTF_SATURATE_EN_EPE_PHB_INTF          = 1,
        EPE_STATS_CTL_EPE_PHB_INTF_STATS_BASE_PTR_EPE_PHB_INTF       = 2,
        EPE_STATS_CTL_EPE_PHB_INTF_STATS_HOLD_EPE_PHB_INTF           = 3,

        EPE_STATS_INIT_EPE_PHB_INTF_INIT_EPE_PHB_INTF                = 0,

        EPE_STATS_INIT_DONE_EPE_PHB_INTF_INIT_DONE_EPE_PHB_INTF      = 0,

        EPE_STATS_CTL_EPE_OVERALL_FWD_CLEAR_ON_READ_EPE_OVERALL_FWD  = 0,
        EPE_STATS_CTL_EPE_OVERALL_FWD_SATURATE_EN_EPE_OVERALL_FWD    = 1,
        EPE_STATS_CTL_EPE_OVERALL_FWD_STATS_BASE_PTR_EPE_OVERALL_FWD = 2,
        EPE_STATS_CTL_EPE_OVERALL_FWD_STATS_HOLD_EPE_OVERALL_FWD     = 3,

        EPE_STATS_INIT_EPE_OVERALL_FWD_INIT_EPE_OVERALL_FWD          = 0,

        EPE_STATS_INIT_DONE_EPE_OVERALL_FWD_INIT_DONE_EPE_OVERALL_FWD = 0,

        EPE_STATS_INTR_VALUE_SET_INTR_VALUE_SET                      = 0,

        EPE_STATS_INTR_VALUE_RESET_INTR_VALUE_RESET                  = 0,

        EPE_STATS_INTR_MASK_SET_INTR_MASK_SET                        = 0,

        EPE_STATS_INTR_MASK_RESET_INTR_MASK_RESET                    = 0,

        EPE_STATS_DEBUG_STATS_FWD_DROP_CNT                           = 0,
        EPE_STATS_DEBUG_STATS_INTF_DROP_CNT                          = 1,
        EPE_STATS_DEBUG_STATS_PHB_DROP_CNT                           = 2,
        EPE_STATS_DEBUG_STATS_PORT_LOG_DROP_CNT                      = 3,

        EPE_STATS_CTL_EPE_PORT_LOG_CLEAR_ON_READ_EPE_PORT_LOG        = 0,
        EPE_STATS_CTL_EPE_PORT_LOG_SATURATE_EN_EPE_PORT_LOG          = 1,
        EPE_STATS_CTL_EPE_PORT_LOG_STATS_BASE_PTR_EPE_PORT_LOG       = 2,
        EPE_STATS_CTL_EPE_PORT_LOG_STATS_HOLD_EPE_PORT_LOG           = 3,

        EPE_STATS_INIT_EPE_PORT_LOG_INIT_EPE_PORT_LOG                = 0,

        EPE_STATS_INIT_DONE_EPE_PORT_LOG_INIT_DONE_EPE_PORT_LOG      = 0,

        FABRIC_CAS_INTR_RAM_INTR_RD_PTR                              = 0,
        FABRIC_CAS_INTR_RAM_INTR_WR_PTR                              = 1,

        FABRIC_CAS_CTL_HEADER_VERSION                                = 0,
        FABRIC_CAS_CTL_MAXIMUM_SLICE_NUM                             = 1,
        FABRIC_CAS_CTL_WR_PTR_DELTA                                  = 2,

        FABRIC_CAS_LINK_STALL_SELECT_LINK_STALL_SELECT               = 0,

        BUF_STORE_STALL_RUNNING_BUF_STORE_STALL                      = 0,

        FABRIC_CAS_CELL_PTR_DEBUG_CELL_RD_SEQ_AT_FIRST_WR            = 0,

        FABRIC_CAS_MISC_CTL_VOQ_DATA_FIFOA_FULL_THRD                 = 0,

        FABRIC_CAS_INTERRUPT_MASK_RESET0                             = 0,
        FABRIC_CAS_INTERRUPT_MASK_RESET1                             = 1,
        FABRIC_CAS_INTERRUPT_MASK_SET0                               = 2,
        FABRIC_CAS_INTERRUPT_MASK_SET1                               = 3,
        FABRIC_CAS_INTERRUPT_VALUE_RESET0                            = 4,
        FABRIC_CAS_INTERRUPT_VALUE_RESET1                            = 5,
        FABRIC_CAS_INTERRUPT_VALUE_SET0                              = 6,
        FABRIC_CAS_INTERRUPT_VALUE_SET1                              = 7,

        FABRIC_CAS_RXQ_STALL_RUNNING_RXQ_CAS_STALL_ALL               = 0,
        FABRIC_CAS_RXQ_STALL_RUNNING_RXQ_CAS_STALL_LP                = 1,

        FABRIC_CAS_CELL_STALL_CFG_PRE_CELL_STALL_CFG                 = 0,

        FABRIC_CAS_STALL_STATS_BUF_STORE_STALL_LOG                   = 0,
        FABRIC_CAS_STALL_STATS_RXQ_CAS_STALL_ALL_PULSE_CNT           = 1,
        FABRIC_CAS_STALL_STATS_RXQ_CAS_STALL_LP_PULSE_CNT            = 2,

        FABRIC_CRB_CTL_CELL_REORDER_DISABLE                          = 0,
        FABRIC_CRB_CTL_DRAIN_ENABLE                                  = 1,

        FABRIC_CRB_INPUT_STATS_INPUT_IDLE_CELL_CNT                   = 0,
        FABRIC_CRB_INPUT_STATS_INPUT_VALID_CELL_CNT                  = 1,

        FABRIC_CRB_OUTPUT_STATS_OUTPUT_IDLE_CELL_CNT                 = 0,
        FABRIC_CRB_OUTPUT_STATS_OUTPUT_VALID_CELL_CNT                = 1,

        FABRIC_CRB_INPUT_SOC_CNT_INPUT_SOC_CNT                       = 0,

        FABRIC_CRB_INPUT_EOC_CNT_INPUT_EOC_CNT                       = 0,

        FABRIC_CRB_OUTPUT_SOC_CNT_OUTPUT_SOC_CNT                     = 0,

        FABRIC_CRB_OUTPUT_EOC_CNT_OUTPUT_EOC_CNT                     = 0,

        FABRIC_CRB_INPUT_SLICE_CNT_INPUT_SLICE_CNT                   = 0,

        FABRIC_CRB_INTERRUPT_MASK_RESET                              = 0,
        FABRIC_CRB_INTERRUPT_MASK_SET                                = 1,
        FABRIC_CRB_INTERRUPT_VALUE_RESET                             = 2,
        FABRIC_CRB_INTERRUPT_VALUE_SET                               = 3,

        FABRIC_CRB_OUTPUT_SLICE_CNT_OUTPUT_SLICE_CNT                 = 0,

        FABRIC_CRB_STATE_CELL_GEN_STATE                              = 0,

        FABRIC_DSF_LINK_CTRL_CELL_TO_CELL_TIMER_EXPIRE_VALUE         = 0,
        FABRIC_DSF_LINK_CTRL_CELL_TO_CELL_TIMER_START_TO_CHECK_VALUE = 1,
        FABRIC_DSF_LINK_CTRL_LINK_ENABLE                             = 2,
        FABRIC_DSF_LINK_CTRL_LINK_SKEW_TIMER_EXPIRE_VALUE            = 3,
        FABRIC_DSF_LINK_CTRL_LOOK_FOR_FIRST_CELL_TIMER_EXPIRE_VALUE  = 4,

        FABRIC_DSF_MISC_CTRL_CELL_STALL_CHIP_ID_AT_LOOPBACK_MODE     = 0,
        FABRIC_DSF_MISC_CTRL_LOOPBACK_MODE                           = 1,
        FABRIC_DSF_MISC_CTRL_LOOPBACK_TEST_MODE                      = 2,
        FABRIC_DSF_MISC_CTRL_MAXIMUM_SLICE_NUM                       = 3,
        FABRIC_DSF_MISC_CTRL_PARITY_ENABLE                           = 4,
        FABRIC_DSF_MISC_CTRL_SRC_CHIP_ID_AT_LOOPBACK_MODE            = 5,

        FABRIC_DSF_INTERRUPT_MASK_RESET0                             = 0,
        FABRIC_DSF_INTERRUPT_MASK_RESET1                             = 1,
        FABRIC_DSF_INTERRUPT_MASK_RESET2                             = 2,
        FABRIC_DSF_INTERRUPT_MASK_SET0                               = 3,
        FABRIC_DSF_INTERRUPT_MASK_SET1                               = 4,
        FABRIC_DSF_INTERRUPT_MASK_SET2                               = 5,
        FABRIC_DSF_INTERRUPT_VALUE_RESET0                            = 6,
        FABRIC_DSF_INTERRUPT_VALUE_RESET1                            = 7,
        FABRIC_DSF_INTERRUPT_VALUE_RESET2                            = 8,
        FABRIC_DSF_INTERRUPT_VALUE_SET0                              = 9,
        FABRIC_DSF_INTERRUPT_VALUE_SET1                              = 10,
        FABRIC_DSF_INTERRUPT_VALUE_SET2                              = 11,

        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK0         = 0,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK1         = 1,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK2         = 2,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK3         = 3,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK4         = 4,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK5         = 5,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK6         = 6,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK7         = 7,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK8         = 8,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK9         = 9,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK10        = 10,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK11        = 11,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK12        = 12,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK13        = 13,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK14        = 14,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_COUNT_LINK15        = 15,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK0   = 16,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK1   = 17,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK2   = 18,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK3   = 19,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK4   = 20,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK5   = 21,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK6   = 22,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK7   = 23,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK8   = 24,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK9   = 25,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK10  = 26,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK11  = 27,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK12  = 28,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK13  = 29,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK14  = 30,
        FABRIC_DSF_CELL_STATS_FR_FABRIC_LRX_CELL_ERROR_COUNT_LINK15  = 31,
        FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK0         = 32,
        FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK1         = 33,
        FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK2         = 34,
        FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK3         = 35,
        FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK4         = 36,
        FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK5         = 37,
        FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK6         = 38,
        FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK7         = 39,
        FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK8         = 40,
        FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK9         = 41,
        FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK10        = 42,
        FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK11        = 43,
        FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK12        = 44,
        FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK13        = 45,
        FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK14        = 46,
        FABRIC_DSF_CELL_STATS_TO_FABRIC_CRB_CELL_COUNT_LINK15        = 47,

        FABRIC_DSF_STATE_RCV_FIFO_FSM_PS0                            = 0,
        FABRIC_DSF_STATE_RCV_FIFO_FSM_PS1                            = 1,
        FABRIC_DSF_STATE_RCV_FIFO_FSM_PS2                            = 2,
        FABRIC_DSF_STATE_RCV_FIFO_FSM_PS3                            = 3,
        FABRIC_DSF_STATE_RCV_FIFO_FSM_PS4                            = 4,
        FABRIC_DSF_STATE_RCV_FIFO_FSM_PS5                            = 5,
        FABRIC_DSF_STATE_RCV_FIFO_FSM_PS6                            = 6,
        FABRIC_DSF_STATE_RCV_FIFO_FSM_PS7                            = 7,
        FABRIC_DSF_STATE_RCV_FIFO_FSM_PS8                            = 8,
        FABRIC_DSF_STATE_RCV_FIFO_FSM_PS9                            = 9,
        FABRIC_DSF_STATE_RCV_FIFO_FSM_PS10                           = 10,
        FABRIC_DSF_STATE_RCV_FIFO_FSM_PS11                           = 11,
        FABRIC_DSF_STATE_RCV_FIFO_FSM_PS12                           = 12,
        FABRIC_DSF_STATE_RCV_FIFO_FSM_PS13                           = 13,
        FABRIC_DSF_STATE_RCV_FIFO_FSM_PS14                           = 14,
        FABRIC_DSF_STATE_RCV_FIFO_FSM_PS15                           = 15,
        FABRIC_DSF_STATE_RD_CTRL_FSM_PS                              = 16,

        FABRIC_DSF_SRC_LINK_NUM_CHG_ENABLE_SRC_LINK_NUM_CHG_ENABLE   = 0,

        FABRIC_GTS_INTR_RAM_INTR_CAS_PTR                             = 0,
        FABRIC_GTS_INTR_RAM_INTR_DSF_PTR                             = 1,
        FABRIC_GTS_INTR_RAM_INTR_EXPIRED_PTR                         = 2,

        FABRIC_GTS_CTL_LOOPBACK_MODE                                 = 0,
        FABRIC_GTS_CTL_MAXIMUM_SLICE_NUM                             = 1,
        FABRIC_GTS_CTL_TIME_OUT_SLICE_NUM                            = 2,

        FABRIC_GTS_INIT_INIT                                         = 0,

        FABRIC_GTS_INIT_DONE_INIT                                    = 0,

        FABRIC_GTS_INTR_VALUE_SET_INTR_VALUE_SET                     = 0,

        FABRIC_GTS_INTR_VALUE_RESET_INTR_VALUE_RESET                 = 0,

        FABRIC_GTS_INTR_MASK_SET_INTR_MASK_SET                       = 0,

        FABRIC_GTS_INTR_MASK_RESET_INTR_MASK_RESET                   = 0,

        FABRIC_GTS_INTR_STATUS_INTR_STATUS                           = 0,

        FABRIC_GTS_TIME_OUT_FLAG_PRIORITY_TIME_OUT_FLAG              = 0,

        FABRIC_GTS_STATS_TO_VOQ_GRANT_CNT                            = 0,

        FABRIC_RTS_CHAN_CTRL_CHANNEL_ENABLE0                         = 0,
        FABRIC_RTS_CHAN_CTRL_CHANNEL_ENABLE1                         = 1,
        FABRIC_RTS_CHAN_CTRL_CHANNEL_ENABLE2                         = 2,
        FABRIC_RTS_CHAN_CTRL_CHANNEL_ENABLE3                         = 3,

        FABRIC_RTS_WEIGHT_CTRL_RTS_WSP_CFG0                          = 0,
        FABRIC_RTS_WEIGHT_CTRL_RTS_WSP_CFG1                          = 1,
        FABRIC_RTS_WEIGHT_CTRL_RTS_WSP_CFG2                          = 2,
        FABRIC_RTS_WEIGHT_CTRL_RTS_WSP_CFG3                          = 3,

        FABRIC_RTS_BOTH_RTS_VALID_RTS_CAS_BOTH_RTS_VALID             = 0,

        FABRIC_RTS_LOOPBACK_MODE_LOOPBACK_CELL_STALL_CHIP_ID         = 0,
        FABRIC_RTS_LOOPBACK_MODE_LOOPBACK_MODE                       = 1,

        FABRIC_RTS_RANDOM_SEED_RANDOM_SEED                           = 0,

        FABRIC_RTS_CFG_WSP_TYPE_CFG_WSP_TYPE                         = 0,

        FABRIC_RTS_INTERRUPT_FATAL_MASK_RESET                        = 0,
        FABRIC_RTS_INTERRUPT_FATAL_MASK_SET                          = 1,
        FABRIC_RTS_INTERRUPT_FATAL_VALUE_RESET                       = 2,
        FABRIC_RTS_INTERRUPT_FATAL_VALUE_SET                         = 3,

        FABRIC_RTS_DRAIN_ENABLE_DRAIN_ENABLE                         = 0,

        FABRIC_RXQ_CHAN_CTRL_CHAN_ENABLE0                            = 0,
        FABRIC_RXQ_CHAN_CTRL_CHAN_ENABLE1                            = 1,
        FABRIC_RXQ_CHAN_CTRL_CHAN_ENABLE2                            = 2,
        FABRIC_RXQ_CHAN_CTRL_CHAN_ENABLE3                            = 3,

        FABRIC_RXQ_CELL_STATS_IN_CELL_COUNT_PRIORITY0                = 0,
        FABRIC_RXQ_CELL_STATS_IN_CELL_COUNT_PRIORITY1                = 1,
        FABRIC_RXQ_CELL_STATS_IN_CELL_COUNT_PRIORITY2                = 2,
        FABRIC_RXQ_CELL_STATS_IN_CELL_COUNT_PRIORITY3                = 3,
        FABRIC_RXQ_CELL_STATS_IN_CELL_COUNT_TOTAL_DROP               = 4,
        FABRIC_RXQ_CELL_STATS_IN_CELL_COUNT_TOTAL_GOOD               = 5,
        FABRIC_RXQ_CELL_STATS_IN_CELL_COUNT_TOTAL_IDLE               = 6,
        FABRIC_RXQ_CELL_STATS_OUT_CELL_COUNT_PRIORITY0               = 7,
        FABRIC_RXQ_CELL_STATS_OUT_CELL_COUNT_PRIORITY1               = 8,
        FABRIC_RXQ_CELL_STATS_OUT_CELL_COUNT_PRIORITY2               = 9,
        FABRIC_RXQ_CELL_STATS_OUT_CELL_COUNT_PRIORITY3               = 10,
        FABRIC_RXQ_CELL_STATS_OUT_CELL_COUNT_TOTAL                   = 11,

        FABRIC_RXQ_PKT_STATS_OUT_EOP_COUNT_PRIORITY0                 = 0,
        FABRIC_RXQ_PKT_STATS_OUT_EOP_COUNT_PRIORITY1                 = 1,
        FABRIC_RXQ_PKT_STATS_OUT_EOP_COUNT_PRIORITY2                 = 2,
        FABRIC_RXQ_PKT_STATS_OUT_EOP_COUNT_PRIORITY3                 = 3,
        FABRIC_RXQ_PKT_STATS_OUT_EOP_COUNT_TOTAL                     = 4,
        FABRIC_RXQ_PKT_STATS_OUT_SOP_COUNT_PRIORITY0                 = 5,
        FABRIC_RXQ_PKT_STATS_OUT_SOP_COUNT_PRIORITY1                 = 6,
        FABRIC_RXQ_PKT_STATS_OUT_SOP_COUNT_PRIORITY2                 = 7,
        FABRIC_RXQ_PKT_STATS_OUT_SOP_COUNT_PRIORITY3                 = 8,
        FABRIC_RXQ_PKT_STATS_OUT_SOP_COUNT_TOTAL                     = 9,

        FABRIC_RXQ_INTERRUPT_FATAL_MASK_RESET                        = 0,
        FABRIC_RXQ_INTERRUPT_FATAL_MASK_SET                          = 1,
        FABRIC_RXQ_INTERRUPT_FATAL_VALUE_RESET                       = 2,
        FABRIC_RXQ_INTERRUPT_FATAL_VALUE_SET                         = 3,

        FABRIC_RXQ_MISC_CTRL_BUF_STORE_CREDIT_VALUE                  = 0,
        FABRIC_RXQ_MISC_CTRL_DRAIN_ENABLE                            = 1,
        FABRIC_RXQ_MISC_CTRL_GARB_CLEAN_DISABLE                      = 2,
        FABRIC_RXQ_MISC_CTRL_PKT_DATA_FIFOA_FULL_THRD_ALL            = 3,
        FABRIC_RXQ_MISC_CTRL_PKT_DATA_FIFOA_FULL_THRD_LP             = 4,
        FABRIC_RXQ_MISC_CTRL_PKT_DATA_FIFO_FULL_THRESHOLD            = 5,
        FABRIC_RXQ_MISC_CTRL_SEQ_CHECK_DISABLE                       = 6,

        FABRIC_RXQ_WR_CTRL_RES_WORD_MEM_CTRL_WR_CTRL_RES_WORD_MEM_INIT = 0,
        FABRIC_RXQ_WR_CTRL_RES_WORD_MEM_CTRL_WR_CTRL_RES_WORD_MEM_INIT_DONE = 1,

        FABRIC_RXQ_PARITY_FAIL_RECORD_RD_CTRL_RES_WORD_MEM_PARITY_FAIL = 0,
        FABRIC_RXQ_PARITY_FAIL_RECORD_RD_CTRL_RES_WORD_MEM_PARITY_FAIL_ADDR = 1,
        FABRIC_RXQ_PARITY_FAIL_RECORD_WR_CTRL_RES_WORD_MEM_PARITY_FAIL = 2,
        FABRIC_RXQ_PARITY_FAIL_RECORD_WR_CTRL_RES_WORD_MEM_PARITY_FAIL_ADDR = 3,

        FABRIC_SER_LTX_LINK_ENABLE_FABRIC_LTX_ENABLE                 = 0,

        FABRIC_SER_LTX_PRBS_ENABLE_FABRIC_LTX_PRBS_ENABLE            = 0,

        FABRIC_SER_LTX_PRBS_RST_FABRIC_LTX_PRBS_RST                  = 0,

        FABRIC_SER_LTX_FRAME_SYNC_SYMBOL_FRAME_SYNC_SYMBOL           = 0,

        FABRIC_SER_LTX_IDLE_SYMBOL1_FABRIC_IDLE_SYMBOL1              = 0,

        FABRIC_SER_LTX_FIFO_THRESHOLD_TX_FIFOA_FULL_THRESHOLD        = 0,

        FABRIC_SER_LRX_LINK_ENABLE_FABRIC_LRX_ENABLE                 = 0,

        FABRIC_SER_LRX_LOOPBACK_FABRIC_LRX_LOOPBACK                  = 0,

        FABRIC_SER_LRX_CRC_CHECK_DISABLE_FABRIC_LRX_CRC_CHECK_DISABLE = 0,

        FABRIC_SER_LRX_RESET_PRBS_FABRIC_LRX_RESET_PRBS              = 0,

        FABRIC_SER_LRX_BIT_ORDER_INVERT_FABRIC_LRX_BIT_ORDER_INVERT  = 0,

        FABRIC_SER_LRX_FORCE_SYNC_FABRIC_LRX_FORCE_SYNC              = 0,

        FABRIC_SER_LRX_BIT_POLARITY_INVERT_FABRIC_LRX_BIT_POLARITY_INVERT = 0,

        FABRIC_SER_LRX_FRAME_BOUNDARY_IDLE_CNT_FRAME_BOUNDARY_IDLE_CNT = 0,

        FABRIC_SER_LRX_PRBS_ENABLE_FABRIC_LRX_PRBS_ENABLE            = 0,

        FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT0                = 0,
        FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT1                = 1,
        FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT2                = 2,
        FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT3                = 3,
        FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT4                = 4,
        FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT5                = 5,
        FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT6                = 6,
        FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT7                = 7,
        FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT8                = 8,
        FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT9                = 9,
        FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT10               = 10,
        FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT11               = 11,
        FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT12               = 12,
        FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT13               = 13,
        FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT14               = 14,
        FABRIC_SER_LRX_PRBS_ERR_COUNT_PRBS_ERR_COUNT15               = 15,

        FABRIC_SER_SYN_SYNC_PULSE_GEN_TIMER_CFG_SYNC_PULSE_GEN_TIMER = 0,

        FABRIC_SER_SYN_SYNC_MASK_TIMER_CFG_SYNC_MASK_TIMER           = 0,

        FABRIC_SER_SYN_MAXIMUM_SLICE_NUM_MAXIMUM_SLICE_NUM           = 0,

        FABRIC_SER_SYN_CELL_SLOT_CYCLE_COUNT_CFG_CELL_SLOT_CYCLE_COUNT = 0,

        FABRIC_SER_SYN_CPU_AUTO_SYNC_PULSE_TIMER_CFG_CPU_AUTO_SYNC_PULSE_TIMER = 0,

        FABRIC_SER_SYN_CPU_SYNC_PULSE_ENABLE_CFG_CPU_SYNC_PULSE_ENABLE = 0,

        FABRIC_SER_SYN_CPU_SYNC_PULSE_STEP_CFG_CPU_SYNC_PULSE_STEP   = 0,

        FABRIC_SER_SYN_MASTER_MODE_CFG_SYNC_MASTER_MODE              = 0,

        FABRIC_SER_SYN_FORCE_FIRST_SYNC_CFG_FORCE_FIRST_SYNC_ENABLE  = 0,
        FABRIC_SER_SYN_FORCE_FIRST_SYNC_CFG_FORCE_FIRST_SYNC_TIMER   = 1,

        FABRIC_SER_FORCE_SIGNAL_DETECT_FORCE_SIGNAL_DETECT           = 0,

        FABRIC_SER_SOFT_RESET_LTX_SOFT_RESET_LTX                     = 0,

        FABRIC_SER_SOFT_RESET_LRX_SOFT_RESET_LRX                     = 0,

        FABRIC_SER_SOFT_RESET_SYN_SOFT_RESET_SYN                     = 0,

        FABRIC_SER_LTX_POP_THRESHOLD_FABRIC_LTX_POP_THRESHOLD        = 0,

        FABRIC_SER_LTX_IDLE_SYMBOL2_FABRIC_IDLE_SYMBOL2              = 0,

        FABRIC_SER_LTX_USE_PRBS7_FABRIC_LTX_USE_PRBS7                = 0,

        FABRIC_SER_LTX_TEST_PATTERN_FABRIC_LTX_TEST_PATTERN          = 0,

        FABRIC_SER_LRX_CELL_BOUNDARY_IDLE_CNT_CELL_BOUNDARY_IDLE_CNT = 0,

        FABRIC_SER_LRX_SIG_DET_ACTIVE_VALUE_FABRIC_LRX_SIG_DET_ACTIVE_VALUE = 0,

        FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE0                      = 0,
        FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE1                      = 1,
        FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE2                      = 2,
        FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE3                      = 3,
        FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE4                      = 4,
        FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE5                      = 5,
        FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE6                      = 6,
        FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE7                      = 7,
        FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE8                      = 8,
        FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE9                      = 9,
        FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE10                     = 10,
        FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE11                     = 11,
        FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE12                     = 12,
        FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE13                     = 13,
        FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE14                     = 14,
        FABRIC_SER_LTX_FSM_STATE_LTX_FSM_STATE15                     = 15,

        FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE0                      = 0,
        FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE1                      = 1,
        FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE2                      = 2,
        FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE3                      = 3,
        FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE4                      = 4,
        FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE5                      = 5,
        FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE6                      = 6,
        FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE7                      = 7,
        FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE8                      = 8,
        FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE9                      = 9,
        FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE10                     = 10,
        FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE11                     = 11,
        FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE12                     = 12,
        FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE13                     = 13,
        FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE14                     = 14,
        FABRIC_SER_LRX_FSM_STATE_LRX_FSM_STATE15                     = 15,

        FABRIC_SER_INTERRUPT_MASK_RESET0                             = 0,
        FABRIC_SER_INTERRUPT_MASK_RESET1                             = 1,
        FABRIC_SER_INTERRUPT_MASK_SET0                               = 2,
        FABRIC_SER_INTERRUPT_MASK_SET1                               = 3,
        FABRIC_SER_INTERRUPT_VALUE_RESET0                            = 4,
        FABRIC_SER_INTERRUPT_VALUE_RESET1                            = 5,
        FABRIC_SER_INTERRUPT_VALUE_SET0                              = 6,
        FABRIC_SER_INTERRUPT_VALUE_SET1                              = 7,

        FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT0            = 0,
        FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT1            = 1,
        FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT2            = 2,
        FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT3            = 3,
        FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT4            = 4,
        FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT5            = 5,
        FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT6            = 6,
        FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT7            = 7,
        FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT8            = 8,
        FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT9            = 9,
        FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT10           = 10,
        FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT11           = 11,
        FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT12           = 12,
        FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT13           = 13,
        FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT14           = 14,
        FABRIC_SER_SYN_RECEIVED_COUNT_SYN_RECEIVED_COUNT15           = 15,

        TO_DSF_LINK_STATUS_TO_DSF_LINK_STATUS                        = 0,

        FABRIC_VOQ_CHAN_CTRL_CHAN_ENABLE0                            = 0,
        FABRIC_VOQ_CHAN_CTRL_CHAN_ENABLE1                            = 1,
        FABRIC_VOQ_CHAN_CTRL_CHAN_ENABLE2                            = 2,
        FABRIC_VOQ_CHAN_CTRL_CHAN_ENABLE3                            = 3,
        FABRIC_VOQ_CHAN_CTRL_CHAN_INFO_INIT                          = 4,
        FABRIC_VOQ_CHAN_CTRL_CHAN_INFO_INIT_DONE                     = 5,

        FABRIC_VOQ_FREE_CELL_CTRL_FREE_CELL_COUNT                    = 0,
        FABRIC_VOQ_FREE_CELL_CTRL_FREE_CELL_HEAD_PTR                 = 1,
        FABRIC_VOQ_FREE_CELL_CTRL_FREE_CELL_TAIL_PTR                 = 2,
        FABRIC_VOQ_FREE_CELL_CTRL_PRE_FREE_FIFO_DEPTH                = 3,

        FABRIC_VOQ_CELL_TABLE_CTRL_CELL_TABLE_INIT                   = 0,
        FABRIC_VOQ_CELL_TABLE_CTRL_CELL_TABLE_INIT_DONE              = 1,
        FABRIC_VOQ_CELL_TABLE_CTRL_CELL_TABLE_INIT_END_ADDR          = 2,

        FABRIC_VOQ_CELL_BUFFER_CTRL_CELL_BUFFER_INIT                 = 0,
        FABRIC_VOQ_CELL_BUFFER_CTRL_CELL_BUFFER_INIT_DONE            = 1,
        FABRIC_VOQ_CELL_BUFFER_CTRL_CELL_BUFFER_INIT_WR_ADDR_END     = 2,
        FABRIC_VOQ_CELL_BUFFER_CTRL_CELL_BUFFER_THRESHOLD            = 3,

        FABRIC_VOQ_CELL_STATS_IN_CELL_COUNT_PRIORITY0                = 0,
        FABRIC_VOQ_CELL_STATS_IN_CELL_COUNT_PRIORITY1                = 1,
        FABRIC_VOQ_CELL_STATS_IN_CELL_COUNT_PRIORITY2                = 2,
        FABRIC_VOQ_CELL_STATS_IN_CELL_COUNT_PRIORITY3                = 3,
        FABRIC_VOQ_CELL_STATS_IN_CELL_COUNT_TOTAL                    = 4,
        FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_GOOD_PRIORITY0          = 5,
        FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_GOOD_PRIORITY1          = 6,
        FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_GOOD_PRIORITY2          = 7,
        FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_GOOD_PRIORITY3          = 8,
        FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_IDLE_CASE001            = 9,
        FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_IDLE_CASE010            = 10,
        FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_IDLE_CASE011            = 11,
        FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_IDLE_CASE100            = 12,
        FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_IDLE_CASE101            = 13,
        FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_IDLE_CASE110            = 14,
        FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_IDLE_CASE111            = 15,
        FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_TOTAL_GOOD              = 16,
        FABRIC_VOQ_CELL_STATS_OUT_CELL_COUNT_TOTAL_IDLE              = 17,

        FABRIC_VOQ_PKT_STATS_IN_EOP_COUNT_PRIORITY0                  = 0,
        FABRIC_VOQ_PKT_STATS_IN_EOP_COUNT_PRIORITY1                  = 1,
        FABRIC_VOQ_PKT_STATS_IN_EOP_COUNT_PRIORITY2                  = 2,
        FABRIC_VOQ_PKT_STATS_IN_EOP_COUNT_PRIORITY3                  = 3,
        FABRIC_VOQ_PKT_STATS_IN_EOP_COUNT_TOTAL                      = 4,
        FABRIC_VOQ_PKT_STATS_IN_SOP_COUNT_PRIORITY0                  = 5,
        FABRIC_VOQ_PKT_STATS_IN_SOP_COUNT_PRIORITY1                  = 6,
        FABRIC_VOQ_PKT_STATS_IN_SOP_COUNT_PRIORITY2                  = 7,
        FABRIC_VOQ_PKT_STATS_IN_SOP_COUNT_PRIORITY3                  = 8,
        FABRIC_VOQ_PKT_STATS_IN_SOP_COUNT_TOTAL                      = 9,

        FABRIC_VOQ_INTERRUPT_MASK_RESET                              = 0,
        FABRIC_VOQ_INTERRUPT_MASK_SET                                = 1,
        FABRIC_VOQ_INTERRUPT_VALUE_RESET                             = 2,
        FABRIC_VOQ_INTERRUPT_VALUE_SET                               = 3,

        GMAC0_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                   = 0,

        GMAC0_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE             = 0,
        GMAC0_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD                = 1,
        GMAC0_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                    = 2,
        GMAC0_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                     = 3,
        GMAC0_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                   = 4,
        GMAC0_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE           = 5,
        GMAC0_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE           = 6,
        GMAC0_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                  = 7,

        GMAC0_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE                = 0,
        GMAC0_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK                = 1,
        GMAC0_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE          = 2,
        GMAC0_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE               = 3,
        GMAC0_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                     = 4,
        GMAC0_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE           = 5,
        GMAC0_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS               = 6,

        GMAC0_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                 = 0,

        GMAC0_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN                = 0,

        GMAC0_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                  = 0,
        GMAC0_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                    = 1,
        GMAC0_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                 = 2,
        GMAC0_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                   = 3,

        GMAC0_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA               = 0,

        GMAC0_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                   = 0,

        GMAC0_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                      = 0,
        GMAC0_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                    = 1,

        GMAC0_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                      = 0,
        GMAC0_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                   = 1,
        GMAC0_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                   = 2,
        GMAC0_GMAC_PCS_CONFIG2_FORCE_SYNC                            = 3,
        GMAC0_GMAC_PCS_CONFIG2_LPBK_ENABLE                           = 4,
        GMAC0_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                 = 5,
        GMAC0_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG               = 6,
        GMAC0_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                  = 7,

        GMAC0_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                      = 0,
        GMAC0_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                         = 1,

        GMAC0_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                    = 0,

        GMAC0_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                       = 0,

        GMAC0_GMAC_PCS_STATUS_SIGNAL_DETECT                          = 0,
        GMAC0_GMAC_PCS_STATUS_SYNC_STATUS                            = 1,

        GMAC0_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                     = 0,
        GMAC0_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                     = 1,
        GMAC0_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                      = 2,
        GMAC0_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                      = 3,

        GMAC0_GMAC_CLK_DIVIDER_CLK_DIVIDER                           = 0,
        GMAC0_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                       = 1,

        GMAC0_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD               = 0,
        GMAC0_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                   = 1,

        GMAC0_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN             = 0,

        GMAC0_GMAC_PTP_EN_PTP_EN                                     = 0,
        GMAC0_GMAC_PTP_EN_TX_PTP_ERROR_EN                            = 1,

        GMAC0_GMAC_PTP_STATUS_RX_TS_COLLISION                        = 0,
        GMAC0_GMAC_PTP_STATUS_RX_TS_NOT_RDY                          = 1,
        GMAC0_GMAC_PTP_STATUS_TX_TS_COLLISION                        = 2,
        GMAC0_GMAC_PTP_STATUS_TX_TS_NOT_RDY                          = 3,

        GMAC1_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                   = 0,

        GMAC1_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE             = 0,
        GMAC1_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD                = 1,
        GMAC1_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                    = 2,
        GMAC1_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                     = 3,
        GMAC1_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                   = 4,
        GMAC1_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE           = 5,
        GMAC1_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE           = 6,
        GMAC1_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                  = 7,

        GMAC1_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE                = 0,
        GMAC1_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK                = 1,
        GMAC1_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE          = 2,
        GMAC1_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE               = 3,
        GMAC1_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                     = 4,
        GMAC1_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE           = 5,
        GMAC1_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS               = 6,

        GMAC1_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                 = 0,

        GMAC1_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN                = 0,

        GMAC1_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                  = 0,
        GMAC1_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                    = 1,
        GMAC1_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                 = 2,
        GMAC1_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                   = 3,

        GMAC1_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA               = 0,

        GMAC1_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                   = 0,

        GMAC1_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                      = 0,
        GMAC1_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                    = 1,

        GMAC1_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                      = 0,
        GMAC1_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                   = 1,
        GMAC1_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                   = 2,
        GMAC1_GMAC_PCS_CONFIG2_FORCE_SYNC                            = 3,
        GMAC1_GMAC_PCS_CONFIG2_LPBK_ENABLE                           = 4,
        GMAC1_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                 = 5,
        GMAC1_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG               = 6,
        GMAC1_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                  = 7,

        GMAC1_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                      = 0,
        GMAC1_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                         = 1,

        GMAC1_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                    = 0,

        GMAC1_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                       = 0,

        GMAC1_GMAC_PCS_STATUS_SIGNAL_DETECT                          = 0,
        GMAC1_GMAC_PCS_STATUS_SYNC_STATUS                            = 1,

        GMAC1_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                     = 0,
        GMAC1_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                     = 1,
        GMAC1_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                      = 2,
        GMAC1_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                      = 3,

        GMAC1_GMAC_CLK_DIVIDER_CLK_DIVIDER                           = 0,
        GMAC1_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                       = 1,

        GMAC1_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD               = 0,
        GMAC1_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                   = 1,

        GMAC1_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN             = 0,

        GMAC1_GMAC_PTP_EN_PTP_EN                                     = 0,
        GMAC1_GMAC_PTP_EN_TX_PTP_ERROR_EN                            = 1,

        GMAC1_GMAC_PTP_STATUS_RX_TS_COLLISION                        = 0,
        GMAC1_GMAC_PTP_STATUS_RX_TS_NOT_RDY                          = 1,
        GMAC1_GMAC_PTP_STATUS_TX_TS_COLLISION                        = 2,
        GMAC1_GMAC_PTP_STATUS_TX_TS_NOT_RDY                          = 3,

        GMAC2_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                   = 0,

        GMAC2_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE             = 0,
        GMAC2_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD                = 1,
        GMAC2_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                    = 2,
        GMAC2_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                     = 3,
        GMAC2_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                   = 4,
        GMAC2_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE           = 5,
        GMAC2_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE           = 6,
        GMAC2_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                  = 7,

        GMAC2_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE                = 0,
        GMAC2_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK                = 1,
        GMAC2_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE          = 2,
        GMAC2_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE               = 3,
        GMAC2_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                     = 4,
        GMAC2_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE           = 5,
        GMAC2_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS               = 6,

        GMAC2_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                 = 0,

        GMAC2_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN                = 0,

        GMAC2_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                  = 0,
        GMAC2_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                    = 1,
        GMAC2_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                 = 2,
        GMAC2_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                   = 3,

        GMAC2_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA               = 0,

        GMAC2_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                   = 0,

        GMAC2_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                      = 0,
        GMAC2_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                    = 1,

        GMAC2_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                      = 0,
        GMAC2_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                   = 1,
        GMAC2_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                   = 2,
        GMAC2_GMAC_PCS_CONFIG2_FORCE_SYNC                            = 3,
        GMAC2_GMAC_PCS_CONFIG2_LPBK_ENABLE                           = 4,
        GMAC2_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                 = 5,
        GMAC2_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG               = 6,
        GMAC2_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                  = 7,

        GMAC2_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                      = 0,
        GMAC2_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                         = 1,

        GMAC2_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                    = 0,

        GMAC2_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                       = 0,

        GMAC2_GMAC_PCS_STATUS_SIGNAL_DETECT                          = 0,
        GMAC2_GMAC_PCS_STATUS_SYNC_STATUS                            = 1,

        GMAC2_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                     = 0,
        GMAC2_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                     = 1,
        GMAC2_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                      = 2,
        GMAC2_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                      = 3,

        GMAC2_GMAC_CLK_DIVIDER_CLK_DIVIDER                           = 0,
        GMAC2_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                       = 1,

        GMAC2_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD               = 0,
        GMAC2_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                   = 1,

        GMAC2_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN             = 0,

        GMAC2_GMAC_PTP_EN_PTP_EN                                     = 0,
        GMAC2_GMAC_PTP_EN_TX_PTP_ERROR_EN                            = 1,

        GMAC2_GMAC_PTP_STATUS_RX_TS_COLLISION                        = 0,
        GMAC2_GMAC_PTP_STATUS_RX_TS_NOT_RDY                          = 1,
        GMAC2_GMAC_PTP_STATUS_TX_TS_COLLISION                        = 2,
        GMAC2_GMAC_PTP_STATUS_TX_TS_NOT_RDY                          = 3,

        GMAC3_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                   = 0,

        GMAC3_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE             = 0,
        GMAC3_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD                = 1,
        GMAC3_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                    = 2,
        GMAC3_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                     = 3,
        GMAC3_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                   = 4,
        GMAC3_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE           = 5,
        GMAC3_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE           = 6,
        GMAC3_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                  = 7,

        GMAC3_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE                = 0,
        GMAC3_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK                = 1,
        GMAC3_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE          = 2,
        GMAC3_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE               = 3,
        GMAC3_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                     = 4,
        GMAC3_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE           = 5,
        GMAC3_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS               = 6,

        GMAC3_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                 = 0,

        GMAC3_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN                = 0,

        GMAC3_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                  = 0,
        GMAC3_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                    = 1,
        GMAC3_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                 = 2,
        GMAC3_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                   = 3,

        GMAC3_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA               = 0,

        GMAC3_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                   = 0,

        GMAC3_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                      = 0,
        GMAC3_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                    = 1,

        GMAC3_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                      = 0,
        GMAC3_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                   = 1,
        GMAC3_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                   = 2,
        GMAC3_GMAC_PCS_CONFIG2_FORCE_SYNC                            = 3,
        GMAC3_GMAC_PCS_CONFIG2_LPBK_ENABLE                           = 4,
        GMAC3_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                 = 5,
        GMAC3_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG               = 6,
        GMAC3_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                  = 7,

        GMAC3_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                      = 0,
        GMAC3_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                         = 1,

        GMAC3_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                    = 0,

        GMAC3_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                       = 0,

        GMAC3_GMAC_PCS_STATUS_SIGNAL_DETECT                          = 0,
        GMAC3_GMAC_PCS_STATUS_SYNC_STATUS                            = 1,

        GMAC3_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                     = 0,
        GMAC3_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                     = 1,
        GMAC3_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                      = 2,
        GMAC3_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                      = 3,

        GMAC3_GMAC_CLK_DIVIDER_CLK_DIVIDER                           = 0,
        GMAC3_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                       = 1,

        GMAC3_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD               = 0,
        GMAC3_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                   = 1,

        GMAC3_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN             = 0,

        GMAC3_GMAC_PTP_EN_PTP_EN                                     = 0,
        GMAC3_GMAC_PTP_EN_TX_PTP_ERROR_EN                            = 1,

        GMAC3_GMAC_PTP_STATUS_RX_TS_COLLISION                        = 0,
        GMAC3_GMAC_PTP_STATUS_RX_TS_NOT_RDY                          = 1,
        GMAC3_GMAC_PTP_STATUS_TX_TS_COLLISION                        = 2,
        GMAC3_GMAC_PTP_STATUS_TX_TS_NOT_RDY                          = 3,

        GMAC4_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                   = 0,

        GMAC4_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE             = 0,
        GMAC4_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD                = 1,
        GMAC4_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                    = 2,
        GMAC4_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                     = 3,
        GMAC4_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                   = 4,
        GMAC4_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE           = 5,
        GMAC4_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE           = 6,
        GMAC4_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                  = 7,

        GMAC4_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE                = 0,
        GMAC4_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK                = 1,
        GMAC4_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE          = 2,
        GMAC4_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE               = 3,
        GMAC4_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                     = 4,
        GMAC4_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE           = 5,
        GMAC4_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS               = 6,

        GMAC4_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                 = 0,

        GMAC4_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN                = 0,

        GMAC4_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                  = 0,
        GMAC4_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                    = 1,
        GMAC4_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                 = 2,
        GMAC4_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                   = 3,

        GMAC4_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA               = 0,

        GMAC4_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                   = 0,

        GMAC4_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                      = 0,
        GMAC4_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                    = 1,

        GMAC4_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                      = 0,
        GMAC4_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                   = 1,
        GMAC4_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                   = 2,
        GMAC4_GMAC_PCS_CONFIG2_FORCE_SYNC                            = 3,
        GMAC4_GMAC_PCS_CONFIG2_LPBK_ENABLE                           = 4,
        GMAC4_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                 = 5,
        GMAC4_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG               = 6,
        GMAC4_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                  = 7,

        GMAC4_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                      = 0,
        GMAC4_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                         = 1,

        GMAC4_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                    = 0,

        GMAC4_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                       = 0,

        GMAC4_GMAC_PCS_STATUS_SIGNAL_DETECT                          = 0,
        GMAC4_GMAC_PCS_STATUS_SYNC_STATUS                            = 1,

        GMAC4_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                     = 0,
        GMAC4_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                     = 1,
        GMAC4_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                      = 2,
        GMAC4_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                      = 3,

        GMAC4_GMAC_CLK_DIVIDER_CLK_DIVIDER                           = 0,
        GMAC4_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                       = 1,

        GMAC4_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD               = 0,
        GMAC4_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                   = 1,

        GMAC4_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN             = 0,

        GMAC4_GMAC_PTP_EN_PTP_EN                                     = 0,
        GMAC4_GMAC_PTP_EN_TX_PTP_ERROR_EN                            = 1,

        GMAC4_GMAC_PTP_STATUS_RX_TS_COLLISION                        = 0,
        GMAC4_GMAC_PTP_STATUS_RX_TS_NOT_RDY                          = 1,
        GMAC4_GMAC_PTP_STATUS_TX_TS_COLLISION                        = 2,
        GMAC4_GMAC_PTP_STATUS_TX_TS_NOT_RDY                          = 3,

        GMAC5_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                   = 0,

        GMAC5_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE             = 0,
        GMAC5_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD                = 1,
        GMAC5_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                    = 2,
        GMAC5_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                     = 3,
        GMAC5_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                   = 4,
        GMAC5_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE           = 5,
        GMAC5_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE           = 6,
        GMAC5_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                  = 7,

        GMAC5_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE                = 0,
        GMAC5_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK                = 1,
        GMAC5_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE          = 2,
        GMAC5_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE               = 3,
        GMAC5_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                     = 4,
        GMAC5_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE           = 5,
        GMAC5_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS               = 6,

        GMAC5_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                 = 0,

        GMAC5_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN                = 0,

        GMAC5_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                  = 0,
        GMAC5_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                    = 1,
        GMAC5_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                 = 2,
        GMAC5_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                   = 3,

        GMAC5_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA               = 0,

        GMAC5_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                   = 0,

        GMAC5_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                      = 0,
        GMAC5_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                    = 1,

        GMAC5_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                      = 0,
        GMAC5_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                   = 1,
        GMAC5_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                   = 2,
        GMAC5_GMAC_PCS_CONFIG2_FORCE_SYNC                            = 3,
        GMAC5_GMAC_PCS_CONFIG2_LPBK_ENABLE                           = 4,
        GMAC5_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                 = 5,
        GMAC5_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG               = 6,
        GMAC5_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                  = 7,

        GMAC5_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                      = 0,
        GMAC5_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                         = 1,

        GMAC5_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                    = 0,

        GMAC5_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                       = 0,

        GMAC5_GMAC_PCS_STATUS_SIGNAL_DETECT                          = 0,
        GMAC5_GMAC_PCS_STATUS_SYNC_STATUS                            = 1,

        GMAC5_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                     = 0,
        GMAC5_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                     = 1,
        GMAC5_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                      = 2,
        GMAC5_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                      = 3,

        GMAC5_GMAC_CLK_DIVIDER_CLK_DIVIDER                           = 0,
        GMAC5_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                       = 1,

        GMAC5_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD               = 0,
        GMAC5_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                   = 1,

        GMAC5_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN             = 0,

        GMAC5_GMAC_PTP_EN_PTP_EN                                     = 0,
        GMAC5_GMAC_PTP_EN_TX_PTP_ERROR_EN                            = 1,

        GMAC5_GMAC_PTP_STATUS_RX_TS_COLLISION                        = 0,
        GMAC5_GMAC_PTP_STATUS_RX_TS_NOT_RDY                          = 1,
        GMAC5_GMAC_PTP_STATUS_TX_TS_COLLISION                        = 2,
        GMAC5_GMAC_PTP_STATUS_TX_TS_NOT_RDY                          = 3,

        GMAC6_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                   = 0,

        GMAC6_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE             = 0,
        GMAC6_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD                = 1,
        GMAC6_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                    = 2,
        GMAC6_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                     = 3,
        GMAC6_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                   = 4,
        GMAC6_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE           = 5,
        GMAC6_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE           = 6,
        GMAC6_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                  = 7,

        GMAC6_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE                = 0,
        GMAC6_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK                = 1,
        GMAC6_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE          = 2,
        GMAC6_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE               = 3,
        GMAC6_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                     = 4,
        GMAC6_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE           = 5,
        GMAC6_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS               = 6,

        GMAC6_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                 = 0,

        GMAC6_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN                = 0,

        GMAC6_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                  = 0,
        GMAC6_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                    = 1,
        GMAC6_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                 = 2,
        GMAC6_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                   = 3,

        GMAC6_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA               = 0,

        GMAC6_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                   = 0,

        GMAC6_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                      = 0,
        GMAC6_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                    = 1,

        GMAC6_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                      = 0,
        GMAC6_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                   = 1,
        GMAC6_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                   = 2,
        GMAC6_GMAC_PCS_CONFIG2_FORCE_SYNC                            = 3,
        GMAC6_GMAC_PCS_CONFIG2_LPBK_ENABLE                           = 4,
        GMAC6_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                 = 5,
        GMAC6_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG               = 6,
        GMAC6_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                  = 7,

        GMAC6_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                      = 0,
        GMAC6_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                         = 1,

        GMAC6_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                    = 0,

        GMAC6_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                       = 0,

        GMAC6_GMAC_PCS_STATUS_SIGNAL_DETECT                          = 0,
        GMAC6_GMAC_PCS_STATUS_SYNC_STATUS                            = 1,

        GMAC6_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                     = 0,
        GMAC6_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                     = 1,
        GMAC6_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                      = 2,
        GMAC6_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                      = 3,

        GMAC6_GMAC_CLK_DIVIDER_CLK_DIVIDER                           = 0,
        GMAC6_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                       = 1,

        GMAC6_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD               = 0,
        GMAC6_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                   = 1,

        GMAC6_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN             = 0,

        GMAC6_GMAC_PTP_EN_PTP_EN                                     = 0,
        GMAC6_GMAC_PTP_EN_TX_PTP_ERROR_EN                            = 1,

        GMAC6_GMAC_PTP_STATUS_RX_TS_COLLISION                        = 0,
        GMAC6_GMAC_PTP_STATUS_RX_TS_NOT_RDY                          = 1,
        GMAC6_GMAC_PTP_STATUS_TX_TS_COLLISION                        = 2,
        GMAC6_GMAC_PTP_STATUS_TX_TS_NOT_RDY                          = 3,

        GMAC7_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                   = 0,

        GMAC7_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE             = 0,
        GMAC7_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD                = 1,
        GMAC7_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                    = 2,
        GMAC7_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                     = 3,
        GMAC7_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                   = 4,
        GMAC7_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE           = 5,
        GMAC7_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE           = 6,
        GMAC7_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                  = 7,

        GMAC7_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE                = 0,
        GMAC7_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK                = 1,
        GMAC7_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE          = 2,
        GMAC7_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE               = 3,
        GMAC7_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                     = 4,
        GMAC7_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE           = 5,
        GMAC7_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS               = 6,

        GMAC7_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                 = 0,

        GMAC7_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN                = 0,

        GMAC7_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                  = 0,
        GMAC7_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                    = 1,
        GMAC7_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                 = 2,
        GMAC7_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                   = 3,

        GMAC7_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA               = 0,

        GMAC7_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                   = 0,

        GMAC7_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                      = 0,
        GMAC7_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                    = 1,

        GMAC7_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                      = 0,
        GMAC7_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                   = 1,
        GMAC7_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                   = 2,
        GMAC7_GMAC_PCS_CONFIG2_FORCE_SYNC                            = 3,
        GMAC7_GMAC_PCS_CONFIG2_LPBK_ENABLE                           = 4,
        GMAC7_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                 = 5,
        GMAC7_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG               = 6,
        GMAC7_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                  = 7,

        GMAC7_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                      = 0,
        GMAC7_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                         = 1,

        GMAC7_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                    = 0,

        GMAC7_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                       = 0,

        GMAC7_GMAC_PCS_STATUS_SIGNAL_DETECT                          = 0,
        GMAC7_GMAC_PCS_STATUS_SYNC_STATUS                            = 1,

        GMAC7_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                     = 0,
        GMAC7_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                     = 1,
        GMAC7_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                      = 2,
        GMAC7_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                      = 3,

        GMAC7_GMAC_CLK_DIVIDER_CLK_DIVIDER                           = 0,
        GMAC7_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                       = 1,

        GMAC7_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD               = 0,
        GMAC7_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                   = 1,

        GMAC7_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN             = 0,

        GMAC7_GMAC_PTP_EN_PTP_EN                                     = 0,
        GMAC7_GMAC_PTP_EN_TX_PTP_ERROR_EN                            = 1,

        GMAC7_GMAC_PTP_STATUS_RX_TS_COLLISION                        = 0,
        GMAC7_GMAC_PTP_STATUS_RX_TS_NOT_RDY                          = 1,
        GMAC7_GMAC_PTP_STATUS_TX_TS_COLLISION                        = 2,
        GMAC7_GMAC_PTP_STATUS_TX_TS_NOT_RDY                          = 3,

        GMAC8_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                   = 0,

        GMAC8_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE             = 0,
        GMAC8_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD                = 1,
        GMAC8_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                    = 2,
        GMAC8_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                     = 3,
        GMAC8_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                   = 4,
        GMAC8_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE           = 5,
        GMAC8_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE           = 6,
        GMAC8_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                  = 7,

        GMAC8_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE                = 0,
        GMAC8_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK                = 1,
        GMAC8_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE          = 2,
        GMAC8_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE               = 3,
        GMAC8_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                     = 4,
        GMAC8_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE           = 5,
        GMAC8_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS               = 6,

        GMAC8_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                 = 0,

        GMAC8_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN                = 0,

        GMAC8_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                  = 0,
        GMAC8_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                    = 1,
        GMAC8_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                 = 2,
        GMAC8_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                   = 3,

        GMAC8_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA               = 0,

        GMAC8_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                   = 0,

        GMAC8_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                      = 0,
        GMAC8_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                    = 1,

        GMAC8_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                      = 0,
        GMAC8_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                   = 1,
        GMAC8_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                   = 2,
        GMAC8_GMAC_PCS_CONFIG2_FORCE_SYNC                            = 3,
        GMAC8_GMAC_PCS_CONFIG2_LPBK_ENABLE                           = 4,
        GMAC8_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                 = 5,
        GMAC8_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG               = 6,
        GMAC8_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                  = 7,

        GMAC8_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                      = 0,
        GMAC8_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                         = 1,

        GMAC8_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                    = 0,

        GMAC8_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                       = 0,

        GMAC8_GMAC_PCS_STATUS_SIGNAL_DETECT                          = 0,
        GMAC8_GMAC_PCS_STATUS_SYNC_STATUS                            = 1,

        GMAC8_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                     = 0,
        GMAC8_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                     = 1,
        GMAC8_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                      = 2,
        GMAC8_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                      = 3,

        GMAC8_GMAC_CLK_DIVIDER_CLK_DIVIDER                           = 0,
        GMAC8_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                       = 1,

        GMAC8_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD               = 0,
        GMAC8_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                   = 1,

        GMAC8_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN             = 0,

        GMAC8_GMAC_PTP_EN_PTP_EN                                     = 0,
        GMAC8_GMAC_PTP_EN_TX_PTP_ERROR_EN                            = 1,

        GMAC8_GMAC_PTP_STATUS_RX_TS_COLLISION                        = 0,
        GMAC8_GMAC_PTP_STATUS_RX_TS_NOT_RDY                          = 1,
        GMAC8_GMAC_PTP_STATUS_TX_TS_COLLISION                        = 2,
        GMAC8_GMAC_PTP_STATUS_TX_TS_NOT_RDY                          = 3,

        GMAC9_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                   = 0,

        GMAC9_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE             = 0,
        GMAC9_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD                = 1,
        GMAC9_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                    = 2,
        GMAC9_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                     = 3,
        GMAC9_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                   = 4,
        GMAC9_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE           = 5,
        GMAC9_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE           = 6,
        GMAC9_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                  = 7,

        GMAC9_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE                = 0,
        GMAC9_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK                = 1,
        GMAC9_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE          = 2,
        GMAC9_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE               = 3,
        GMAC9_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                     = 4,
        GMAC9_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE           = 5,
        GMAC9_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS               = 6,

        GMAC9_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                 = 0,

        GMAC9_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN                = 0,

        GMAC9_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                  = 0,
        GMAC9_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                    = 1,
        GMAC9_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                 = 2,
        GMAC9_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                   = 3,

        GMAC9_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA               = 0,

        GMAC9_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                   = 0,

        GMAC9_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                      = 0,
        GMAC9_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                    = 1,

        GMAC9_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                      = 0,
        GMAC9_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                   = 1,
        GMAC9_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                   = 2,
        GMAC9_GMAC_PCS_CONFIG2_FORCE_SYNC                            = 3,
        GMAC9_GMAC_PCS_CONFIG2_LPBK_ENABLE                           = 4,
        GMAC9_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                 = 5,
        GMAC9_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG               = 6,
        GMAC9_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                  = 7,

        GMAC9_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                      = 0,
        GMAC9_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                         = 1,

        GMAC9_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                    = 0,

        GMAC9_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                       = 0,

        GMAC9_GMAC_PCS_STATUS_SIGNAL_DETECT                          = 0,
        GMAC9_GMAC_PCS_STATUS_SYNC_STATUS                            = 1,

        GMAC9_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                     = 0,
        GMAC9_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                     = 1,
        GMAC9_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                      = 2,
        GMAC9_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                      = 3,

        GMAC9_GMAC_CLK_DIVIDER_CLK_DIVIDER                           = 0,
        GMAC9_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                       = 1,

        GMAC9_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD               = 0,
        GMAC9_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                   = 1,

        GMAC9_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN             = 0,

        GMAC9_GMAC_PTP_EN_PTP_EN                                     = 0,
        GMAC9_GMAC_PTP_EN_TX_PTP_ERROR_EN                            = 1,

        GMAC9_GMAC_PTP_STATUS_RX_TS_COLLISION                        = 0,
        GMAC9_GMAC_PTP_STATUS_RX_TS_NOT_RDY                          = 1,
        GMAC9_GMAC_PTP_STATUS_TX_TS_COLLISION                        = 2,
        GMAC9_GMAC_PTP_STATUS_TX_TS_NOT_RDY                          = 3,

        GMAC10_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC10_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC10_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC10_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC10_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC10_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC10_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC10_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC10_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC10_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC10_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC10_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC10_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC10_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC10_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC10_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC10_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC10_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC10_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC10_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC10_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC10_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC10_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC10_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC10_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC10_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC10_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC10_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC10_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC10_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC10_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC10_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC10_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC10_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC10_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC10_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC10_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC10_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC10_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC10_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC10_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC10_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC10_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC10_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC10_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC10_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC10_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC10_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC10_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC10_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC10_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC10_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC10_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC10_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC10_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC11_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC11_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC11_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC11_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC11_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC11_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC11_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC11_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC11_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC11_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC11_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC11_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC11_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC11_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC11_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC11_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC11_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC11_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC11_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC11_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC11_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC11_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC11_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC11_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC11_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC11_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC11_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC11_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC11_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC11_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC11_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC11_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC11_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC11_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC11_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC11_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC11_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC11_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC11_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC11_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC11_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC11_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC11_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC11_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC11_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC11_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC11_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC11_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC11_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC11_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC11_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC11_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC11_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC11_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC11_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC12_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC12_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC12_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC12_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC12_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC12_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC12_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC12_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC12_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC12_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC12_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC12_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC12_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC12_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC12_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC12_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC12_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC12_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC12_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC12_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC12_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC12_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC12_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC12_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC12_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC12_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC12_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC12_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC12_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC12_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC12_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC12_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC12_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC12_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC12_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC12_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC12_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC12_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC12_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC12_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC12_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC12_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC12_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC12_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC12_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC12_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC12_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC12_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC12_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC12_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC12_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC12_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC12_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC12_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC12_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC13_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC13_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC13_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC13_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC13_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC13_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC13_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC13_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC13_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC13_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC13_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC13_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC13_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC13_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC13_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC13_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC13_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC13_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC13_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC13_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC13_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC13_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC13_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC13_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC13_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC13_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC13_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC13_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC13_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC13_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC13_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC13_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC13_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC13_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC13_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC13_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC13_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC13_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC13_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC13_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC13_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC13_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC13_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC13_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC13_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC13_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC13_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC13_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC13_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC13_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC13_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC13_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC13_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC13_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC13_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC14_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC14_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC14_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC14_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC14_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC14_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC14_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC14_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC14_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC14_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC14_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC14_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC14_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC14_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC14_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC14_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC14_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC14_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC14_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC14_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC14_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC14_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC14_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC14_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC14_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC14_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC14_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC14_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC14_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC14_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC14_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC14_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC14_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC14_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC14_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC14_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC14_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC14_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC14_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC14_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC14_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC14_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC14_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC14_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC14_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC14_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC14_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC14_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC14_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC14_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC14_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC14_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC14_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC14_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC14_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC15_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC15_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC15_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC15_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC15_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC15_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC15_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC15_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC15_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC15_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC15_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC15_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC15_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC15_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC15_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC15_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC15_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC15_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC15_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC15_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC15_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC15_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC15_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC15_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC15_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC15_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC15_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC15_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC15_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC15_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC15_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC15_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC15_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC15_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC15_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC15_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC15_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC15_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC15_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC15_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC15_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC15_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC15_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC15_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC15_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC15_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC15_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC15_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC15_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC15_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC15_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC15_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC15_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC15_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC15_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC16_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC16_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC16_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC16_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC16_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC16_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC16_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC16_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC16_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC16_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC16_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC16_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC16_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC16_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC16_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC16_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC16_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC16_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC16_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC16_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC16_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC16_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC16_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC16_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC16_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC16_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC16_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC16_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC16_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC16_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC16_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC16_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC16_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC16_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC16_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC16_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC16_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC16_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC16_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC16_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC16_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC16_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC16_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC16_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC16_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC16_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC16_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC16_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC16_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC16_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC16_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC16_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC16_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC16_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC16_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC17_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC17_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC17_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC17_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC17_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC17_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC17_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC17_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC17_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC17_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC17_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC17_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC17_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC17_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC17_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC17_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC17_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC17_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC17_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC17_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC17_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC17_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC17_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC17_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC17_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC17_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC17_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC17_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC17_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC17_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC17_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC17_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC17_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC17_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC17_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC17_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC17_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC17_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC17_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC17_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC17_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC17_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC17_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC17_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC17_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC17_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC17_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC17_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC17_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC17_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC17_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC17_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC17_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC17_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC17_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC18_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC18_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC18_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC18_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC18_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC18_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC18_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC18_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC18_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC18_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC18_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC18_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC18_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC18_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC18_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC18_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC18_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC18_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC18_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC18_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC18_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC18_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC18_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC18_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC18_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC18_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC18_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC18_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC18_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC18_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC18_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC18_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC18_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC18_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC18_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC18_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC18_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC18_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC18_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC18_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC18_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC18_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC18_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC18_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC18_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC18_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC18_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC18_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC18_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC18_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC18_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC18_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC18_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC18_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC18_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC19_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC19_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC19_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC19_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC19_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC19_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC19_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC19_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC19_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC19_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC19_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC19_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC19_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC19_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC19_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC19_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC19_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC19_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC19_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC19_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC19_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC19_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC19_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC19_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC19_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC19_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC19_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC19_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC19_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC19_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC19_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC19_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC19_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC19_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC19_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC19_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC19_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC19_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC19_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC19_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC19_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC19_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC19_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC19_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC19_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC19_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC19_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC19_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC19_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC19_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC19_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC19_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC19_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC19_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC19_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC20_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC20_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC20_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC20_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC20_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC20_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC20_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC20_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC20_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC20_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC20_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC20_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC20_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC20_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC20_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC20_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC20_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC20_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC20_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC20_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC20_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC20_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC20_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC20_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC20_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC20_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC20_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC20_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC20_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC20_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC20_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC20_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC20_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC20_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC20_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC20_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC20_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC20_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC20_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC20_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC20_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC20_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC20_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC20_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC20_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC20_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC20_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC20_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC20_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC20_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC20_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC20_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC20_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC20_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC20_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC21_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC21_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC21_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC21_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC21_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC21_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC21_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC21_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC21_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC21_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC21_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC21_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC21_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC21_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC21_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC21_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC21_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC21_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC21_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC21_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC21_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC21_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC21_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC21_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC21_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC21_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC21_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC21_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC21_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC21_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC21_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC21_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC21_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC21_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC21_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC21_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC21_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC21_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC21_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC21_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC21_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC21_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC21_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC21_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC21_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC21_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC21_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC21_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC21_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC21_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC21_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC21_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC21_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC21_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC21_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC22_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC22_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC22_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC22_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC22_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC22_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC22_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC22_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC22_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC22_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC22_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC22_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC22_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC22_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC22_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC22_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC22_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC22_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC22_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC22_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC22_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC22_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC22_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC22_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC22_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC22_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC22_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC22_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC22_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC22_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC22_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC22_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC22_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC22_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC22_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC22_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC22_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC22_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC22_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC22_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC22_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC22_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC22_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC22_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC22_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC22_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC22_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC22_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC22_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC22_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC22_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC22_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC22_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC22_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC22_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC23_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC23_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC23_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC23_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC23_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC23_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC23_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC23_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC23_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC23_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC23_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC23_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC23_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC23_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC23_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC23_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC23_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC23_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC23_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC23_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC23_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC23_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC23_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC23_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC23_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC23_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC23_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC23_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC23_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC23_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC23_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC23_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC23_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC23_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC23_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC23_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC23_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC23_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC23_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC23_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC23_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC23_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC23_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC23_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC23_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC23_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC23_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC23_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC23_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC23_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC23_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC23_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC23_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC23_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC23_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC24_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC24_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC24_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC24_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC24_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC24_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC24_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC24_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC24_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC24_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC24_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC24_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC24_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC24_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC24_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC24_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC24_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC24_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC24_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC24_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC24_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC24_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC24_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC24_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC24_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC24_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC24_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC24_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC24_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC24_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC24_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC24_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC24_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC24_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC24_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC24_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC24_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC24_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC24_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC24_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC24_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC24_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC24_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC24_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC24_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC24_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC24_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC24_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC24_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC24_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC24_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC24_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC24_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC24_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC24_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC25_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC25_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC25_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC25_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC25_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC25_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC25_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC25_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC25_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC25_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC25_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC25_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC25_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC25_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC25_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC25_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC25_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC25_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC25_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC25_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC25_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC25_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC25_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC25_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC25_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC25_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC25_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC25_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC25_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC25_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC25_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC25_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC25_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC25_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC25_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC25_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC25_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC25_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC25_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC25_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC25_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC25_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC25_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC25_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC25_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC25_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC25_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC25_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC25_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC25_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC25_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC25_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC25_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC25_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC25_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC26_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC26_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC26_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC26_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC26_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC26_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC26_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC26_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC26_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC26_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC26_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC26_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC26_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC26_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC26_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC26_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC26_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC26_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC26_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC26_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC26_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC26_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC26_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC26_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC26_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC26_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC26_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC26_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC26_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC26_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC26_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC26_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC26_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC26_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC26_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC26_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC26_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC26_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC26_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC26_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC26_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC26_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC26_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC26_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC26_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC26_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC26_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC26_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC26_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC26_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC26_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC26_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC26_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC26_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC26_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC27_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC27_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC27_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC27_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC27_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC27_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC27_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC27_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC27_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC27_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC27_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC27_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC27_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC27_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC27_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC27_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC27_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC27_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC27_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC27_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC27_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC27_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC27_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC27_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC27_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC27_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC27_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC27_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC27_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC27_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC27_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC27_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC27_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC27_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC27_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC27_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC27_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC27_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC27_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC27_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC27_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC27_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC27_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC27_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC27_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC27_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC27_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC27_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC27_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC27_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC27_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC27_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC27_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC27_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC27_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC28_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC28_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC28_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC28_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC28_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC28_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC28_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC28_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC28_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC28_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC28_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC28_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC28_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC28_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC28_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC28_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC28_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC28_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC28_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC28_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC28_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC28_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC28_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC28_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC28_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC28_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC28_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC28_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC28_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC28_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC28_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC28_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC28_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC28_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC28_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC28_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC28_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC28_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC28_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC28_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC28_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC28_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC28_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC28_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC28_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC28_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC28_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC28_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC28_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC28_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC28_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC28_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC28_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC28_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC28_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC29_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC29_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC29_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC29_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC29_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC29_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC29_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC29_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC29_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC29_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC29_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC29_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC29_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC29_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC29_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC29_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC29_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC29_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC29_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC29_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC29_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC29_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC29_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC29_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC29_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC29_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC29_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC29_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC29_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC29_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC29_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC29_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC29_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC29_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC29_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC29_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC29_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC29_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC29_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC29_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC29_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC29_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC29_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC29_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC29_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC29_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC29_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC29_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC29_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC29_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC29_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC29_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC29_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC29_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC29_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC30_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC30_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC30_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC30_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC30_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC30_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC30_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC30_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC30_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC30_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC30_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC30_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC30_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC30_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC30_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC30_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC30_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC30_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC30_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC30_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC30_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC30_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC30_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC30_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC30_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC30_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC30_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC30_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC30_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC30_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC30_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC30_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC30_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC30_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC30_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC30_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC30_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC30_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC30_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC30_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC30_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC30_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC30_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC30_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC30_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC30_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC30_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC30_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC30_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC30_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC30_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC30_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC30_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC30_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC30_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC31_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC31_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC31_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC31_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC31_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC31_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC31_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC31_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC31_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC31_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC31_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC31_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC31_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC31_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC31_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC31_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC31_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC31_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC31_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC31_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC31_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC31_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC31_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC31_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC31_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC31_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC31_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC31_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC31_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC31_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC31_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC31_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC31_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC31_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC31_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC31_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC31_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC31_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC31_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC31_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC31_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC31_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC31_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC31_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC31_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC31_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC31_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC31_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC31_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC31_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC31_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC31_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC31_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC31_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC31_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC32_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC32_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC32_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC32_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC32_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC32_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC32_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC32_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC32_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC32_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC32_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC32_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC32_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC32_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC32_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC32_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC32_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC32_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC32_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC32_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC32_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC32_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC32_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC32_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC32_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC32_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC32_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC32_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC32_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC32_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC32_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC32_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC32_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC32_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC32_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC32_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC32_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC32_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC32_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC32_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC32_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC32_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC32_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC32_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC32_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC32_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC32_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC32_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC32_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC32_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC32_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC32_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC32_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC32_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC32_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC33_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC33_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC33_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC33_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC33_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC33_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC33_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC33_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC33_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC33_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC33_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC33_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC33_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC33_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC33_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC33_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC33_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC33_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC33_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC33_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC33_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC33_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC33_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC33_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC33_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC33_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC33_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC33_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC33_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC33_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC33_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC33_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC33_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC33_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC33_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC33_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC33_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC33_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC33_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC33_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC33_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC33_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC33_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC33_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC33_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC33_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC33_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC33_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC33_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC33_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC33_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC33_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC33_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC33_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC33_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC34_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC34_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC34_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC34_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC34_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC34_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC34_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC34_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC34_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC34_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC34_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC34_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC34_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC34_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC34_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC34_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC34_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC34_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC34_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC34_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC34_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC34_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC34_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC34_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC34_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC34_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC34_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC34_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC34_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC34_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC34_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC34_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC34_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC34_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC34_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC34_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC34_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC34_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC34_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC34_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC34_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC34_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC34_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC34_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC34_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC34_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC34_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC34_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC34_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC34_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC34_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC34_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC34_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC34_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC34_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC35_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC35_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC35_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC35_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC35_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC35_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC35_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC35_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC35_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC35_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC35_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC35_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC35_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC35_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC35_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC35_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC35_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC35_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC35_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC35_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC35_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC35_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC35_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC35_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC35_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC35_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC35_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC35_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC35_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC35_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC35_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC35_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC35_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC35_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC35_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC35_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC35_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC35_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC35_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC35_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC35_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC35_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC35_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC35_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC35_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC35_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC35_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC35_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC35_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC35_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC35_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC35_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC35_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC35_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC35_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC36_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC36_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC36_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC36_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC36_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC36_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC36_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC36_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC36_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC36_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC36_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC36_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC36_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC36_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC36_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC36_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC36_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC36_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC36_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC36_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC36_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC36_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC36_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC36_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC36_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC36_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC36_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC36_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC36_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC36_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC36_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC36_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC36_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC36_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC36_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC36_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC36_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC36_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC36_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC36_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC36_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC36_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC36_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC36_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC36_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC36_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC36_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC36_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC36_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC36_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC36_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC36_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC36_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC36_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC36_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC37_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC37_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC37_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC37_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC37_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC37_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC37_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC37_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC37_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC37_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC37_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC37_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC37_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC37_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC37_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC37_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC37_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC37_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC37_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC37_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC37_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC37_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC37_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC37_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC37_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC37_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC37_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC37_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC37_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC37_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC37_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC37_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC37_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC37_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC37_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC37_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC37_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC37_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC37_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC37_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC37_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC37_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC37_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC37_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC37_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC37_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC37_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC37_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC37_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC37_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC37_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC37_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC37_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC37_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC37_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC38_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC38_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC38_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC38_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC38_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC38_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC38_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC38_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC38_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC38_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC38_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC38_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC38_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC38_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC38_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC38_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC38_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC38_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC38_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC38_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC38_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC38_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC38_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC38_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC38_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC38_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC38_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC38_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC38_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC38_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC38_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC38_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC38_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC38_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC38_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC38_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC38_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC38_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC38_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC38_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC38_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC38_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC38_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC38_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC38_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC38_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC38_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC38_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC38_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC38_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC38_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC38_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC38_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC38_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC38_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC39_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC39_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC39_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC39_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC39_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC39_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC39_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC39_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC39_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC39_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC39_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC39_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC39_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC39_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC39_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC39_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC39_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC39_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC39_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC39_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC39_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC39_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC39_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC39_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC39_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC39_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC39_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC39_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC39_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC39_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC39_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC39_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC39_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC39_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC39_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC39_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC39_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC39_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC39_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC39_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC39_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC39_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC39_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC39_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC39_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC39_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC39_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC39_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC39_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC39_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC39_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC39_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC39_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC39_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC39_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC40_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC40_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC40_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC40_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC40_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC40_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC40_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC40_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC40_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC40_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC40_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC40_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC40_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC40_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC40_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC40_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC40_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC40_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC40_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC40_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC40_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC40_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC40_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC40_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC40_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC40_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC40_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC40_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC40_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC40_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC40_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC40_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC40_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC40_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC40_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC40_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC40_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC40_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC40_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC40_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC40_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC40_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC40_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC40_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC40_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC40_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC40_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC40_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC40_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC40_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC40_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC40_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC40_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC40_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC40_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC41_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC41_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC41_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC41_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC41_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC41_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC41_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC41_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC41_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC41_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC41_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC41_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC41_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC41_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC41_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC41_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC41_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC41_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC41_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC41_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC41_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC41_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC41_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC41_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC41_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC41_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC41_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC41_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC41_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC41_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC41_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC41_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC41_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC41_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC41_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC41_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC41_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC41_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC41_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC41_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC41_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC41_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC41_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC41_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC41_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC41_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC41_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC41_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC41_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC41_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC41_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC41_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC41_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC41_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC41_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC42_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC42_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC42_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC42_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC42_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC42_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC42_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC42_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC42_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC42_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC42_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC42_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC42_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC42_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC42_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC42_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC42_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC42_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC42_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC42_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC42_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC42_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC42_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC42_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC42_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC42_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC42_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC42_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC42_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC42_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC42_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC42_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC42_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC42_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC42_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC42_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC42_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC42_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC42_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC42_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC42_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC42_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC42_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC42_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC42_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC42_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC42_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC42_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC42_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC42_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC42_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC42_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC42_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC42_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC42_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC43_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC43_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC43_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC43_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC43_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC43_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC43_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC43_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC43_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC43_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC43_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC43_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC43_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC43_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC43_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC43_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC43_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC43_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC43_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC43_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC43_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC43_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC43_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC43_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC43_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC43_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC43_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC43_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC43_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC43_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC43_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC43_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC43_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC43_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC43_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC43_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC43_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC43_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC43_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC43_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC43_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC43_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC43_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC43_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC43_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC43_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC43_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC43_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC43_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC43_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC43_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC43_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC43_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC43_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC43_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC44_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC44_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC44_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC44_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC44_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC44_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC44_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC44_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC44_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC44_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC44_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC44_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC44_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC44_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC44_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC44_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC44_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC44_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC44_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC44_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC44_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC44_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC44_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC44_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC44_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC44_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC44_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC44_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC44_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC44_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC44_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC44_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC44_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC44_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC44_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC44_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC44_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC44_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC44_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC44_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC44_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC44_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC44_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC44_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC44_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC44_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC44_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC44_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC44_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC44_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC44_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC44_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC44_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC44_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC44_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC45_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC45_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC45_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC45_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC45_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC45_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC45_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC45_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC45_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC45_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC45_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC45_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC45_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC45_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC45_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC45_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC45_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC45_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC45_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC45_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC45_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC45_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC45_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC45_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC45_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC45_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC45_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC45_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC45_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC45_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC45_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC45_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC45_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC45_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC45_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC45_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC45_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC45_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC45_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC45_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC45_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC45_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC45_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC45_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC45_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC45_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC45_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC45_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC45_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC45_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC45_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC45_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC45_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC45_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC45_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC46_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC46_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC46_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC46_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC46_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC46_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC46_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC46_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC46_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC46_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC46_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC46_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC46_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC46_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC46_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC46_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC46_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC46_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC46_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC46_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC46_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC46_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC46_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC46_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC46_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC46_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC46_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC46_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC46_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC46_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC46_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC46_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC46_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC46_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC46_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC46_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC46_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC46_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC46_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC46_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC46_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC46_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC46_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC46_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC46_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC46_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC46_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC46_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC46_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC46_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC46_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC46_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC46_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC46_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC46_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        GMAC47_GMACWRAPPER_GMAC_MAC_MODE_SPEED_MODE                  = 0,

        GMAC47_GMACWRAPPER_GMAC_TX_CTRL_APPEND_CRC_ENABLE            = 0,
        GMAC47_GMACWRAPPER_GMAC_TX_CTRL_FULL_THRESHOLD               = 1,
        GMAC47_GMACWRAPPER_GMAC_TX_CTRL_PAD_ENABLE                   = 2,
        GMAC47_GMACWRAPPER_GMAC_TX_CTRL_TX_ENABLE                    = 3,
        GMAC47_GMACWRAPPER_GMAC_TX_CTRL_TX_ERR_MASK                  = 4,
        GMAC47_GMACWRAPPER_GMAC_TX_CTRL_TX_FLOW_CTRL_ENABLE          = 5,
        GMAC47_GMACWRAPPER_GMAC_TX_CTRL_TX_FORCE_SEND_PAUSE          = 6,
        GMAC47_GMACWRAPPER_GMAC_TX_CTRL_TX_THRESHOLD                 = 7,

        GMAC47_GMACWRAPPER_GMAC_RX_CTRL_CRC_CHK_ENABLE               = 0,
        GMAC47_GMACWRAPPER_GMAC_RX_CTRL_CRC_ERROR_MASK               = 1,
        GMAC47_GMACWRAPPER_GMAC_RX_CTRL_LEN_FIELD_CHK_ENABLE         = 2,
        GMAC47_GMACWRAPPER_GMAC_RX_CTRL_RUNT_RCV_ENABLE              = 3,
        GMAC47_GMACWRAPPER_GMAC_RX_CTRL_RX_ENABLE                    = 4,
        GMAC47_GMACWRAPPER_GMAC_RX_CTRL_RX_FLOW_CTRL_ENABLE          = 5,
        GMAC47_GMACWRAPPER_GMAC_RX_CTRL_RX_PAUSE_BYPASS              = 6,

        GMAC47_GMACWRAPPER_GMAC_PRE_LENGTH_PRE_LENGTH                = 0,

        GMAC47_GMACWRAPPER_GMAC_PKT_LENGTH_MIN_PKT_LEN               = 0,

        GMAC47_GMACWRAPPER_GMAC_INTERRUPT_MASK_RESET                 = 0,
        GMAC47_GMACWRAPPER_GMAC_INTERRUPT_MASK_SET                   = 1,
        GMAC47_GMACWRAPPER_GMAC_INTERRUPT_VALUE_RESET                = 2,
        GMAC47_GMACWRAPPER_GMAC_INTERRUPT_VALUE_SET                  = 3,

        GMAC47_GMACWRAPPER_GMAC_PAUSE_CTRL_PAUSE_QUANTA              = 0,

        GMAC47_GMACWRAPPER_GMAC_VLAN_TYPE_VLAN_TYPE                  = 0,

        GMAC47_GMAC_PCS_CONFIG1_SGMII1G_MODE_CFG                     = 0,
        GMAC47_GMAC_PCS_CONFIG1_SGMII100M_MODE_CFG                   = 1,

        GMAC47_GMAC_PCS_CONFIG2_BIT_ORDER_INVERT                     = 0,
        GMAC47_GMAC_PCS_CONFIG2_BIT_POLARITY_INVERT                  = 1,
        GMAC47_GMAC_PCS_CONFIG2_FORCE_SIGNAL_DETECT                  = 2,
        GMAC47_GMAC_PCS_CONFIG2_FORCE_SYNC                           = 3,
        GMAC47_GMAC_PCS_CONFIG2_LPBK_ENABLE                          = 4,
        GMAC47_GMAC_PCS_CONFIG2_SGMII_ENDIAN_MODE_CFG                = 5,
        GMAC47_GMAC_PCS_CONFIG2_SGMII_NIBBLE_REPEAT_CFG              = 6,
        GMAC47_GMAC_PCS_CONFIG2_SIG_DET_ACTIVE_VALUE                 = 7,

        GMAC47_GMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                     = 0,
        GMAC47_GMAC_PRBS_CFG_PCS_CFG_PRBS_RST                        = 1,

        GMAC47_GMAC_PRBS_ERR_CNT_PRBS_ERR_CNT_HIGH                   = 0,

        GMAC47_GMAC_8_B10B_ERR_CNT_CODE_ERR_CNT                      = 0,

        GMAC47_GMAC_PCS_STATUS_SIGNAL_DETECT                         = 0,
        GMAC47_GMAC_PCS_STATUS_SYNC_STATUS                           = 1,

        GMAC47_GMAC_PCS_SOFT_RST_GMII_RX_SOFT_RST                    = 0,
        GMAC47_GMAC_PCS_SOFT_RST_GMII_TX_SOFT_RST                    = 1,
        GMAC47_GMAC_PCS_SOFT_RST_PCS_RX_SOFT_RST                     = 2,
        GMAC47_GMAC_PCS_SOFT_RST_PCS_TX_SOFT_RST                     = 3,

        GMAC47_GMAC_CLK_DIVIDER_CLK_DIVIDER                          = 0,
        GMAC47_GMAC_CLK_DIVIDER_RST_CLK_DIVIDER                      = 1,

        GMAC47_GMAC_OAM_TEST_MASTER_CFG_NON_OAM_DISCARD              = 0,
        GMAC47_GMAC_OAM_TEST_MASTER_CFG_OAM_TEST_EN                  = 1,

        GMAC47_GMAC_OAM_TEST_SLAVE_CFG_REMOTE_LOOPBACK_EN            = 0,

        GMAC47_GMAC_PTP_EN_PTP_EN                                    = 0,
        GMAC47_GMAC_PTP_EN_TX_PTP_ERROR_EN                           = 1,

        GMAC47_GMAC_PTP_STATUS_RX_TS_COLLISION                       = 0,
        GMAC47_GMAC_PTP_STATUS_RX_TS_NOT_RDY                         = 1,
        GMAC47_GMAC_PTP_STATUS_TX_TS_COLLISION                       = 2,
        GMAC47_GMAC_PTP_STATUS_TX_TS_NOT_RDY                         = 3,

        HASH_DS_CTL_LOOKUP_CTL_IPV4_MCAST_BITS_NUM                   = 0,
        HASH_DS_CTL_LOOKUP_CTL_IPV4_MCAST_TABLE_BASE                 = 1,
        HASH_DS_CTL_LOOKUP_CTL_IPV4_UCAST_BITS_NUM                   = 2,
        HASH_DS_CTL_LOOKUP_CTL_IPV4_UCAST_RPF_BIT_NUM                = 3,
        HASH_DS_CTL_LOOKUP_CTL_IPV4_UCAST_RPF_TABLE_BASE             = 4,
        HASH_DS_CTL_LOOKUP_CTL_IPV4_UCAST_TABLE_BASE                 = 5,
        HASH_DS_CTL_LOOKUP_CTL_IPV6_MCAST_BITS_NUM                   = 6,
        HASH_DS_CTL_LOOKUP_CTL_IPV6_MCAST_TABLE_BASE                 = 7,
        HASH_DS_CTL_LOOKUP_CTL_IPV6_UCAST_BITS_NUM                   = 8,
        HASH_DS_CTL_LOOKUP_CTL_IPV6_UCAST_RPF_BIT_NUM                = 9,
        HASH_DS_CTL_LOOKUP_CTL_IPV6_UCAST_RPF_TABLE_BASE             = 10,
        HASH_DS_CTL_LOOKUP_CTL_IPV6_UCAST_TABLE_BASE                 = 11,
        HASH_DS_CTL_LOOKUP_CTL_MAC_DA_BITS_NUM                       = 12,
        HASH_DS_CTL_LOOKUP_CTL_MAC_DA_TABLE_BASE                     = 13,
        HASH_DS_CTL_LOOKUP_CTL_MAC_SA_BITS_NUM                       = 14,
        HASH_DS_CTL_LOOKUP_CTL_MAC_SA_TABLE_BASE                     = 15,

        HASH_DS_CTL_INTERRUPT_FATAL_MASK_RESET                       = 0,
        HASH_DS_CTL_INTERRUPT_FATAL_MASK_SET                         = 1,
        HASH_DS_CTL_INTERRUPT_FATAL_VALUE_RESET                      = 2,
        HASH_DS_CTL_INTERRUPT_FATAL_VALUE_SET                        = 3,

        HASH_DS_CTL_PARITY_RECORD_HASH_TABLE50K_PARITY_FAIL          = 0,
        HASH_DS_CTL_PARITY_RECORD_HASH_TABLE50K_PARITY_FAIL_ADDR     = 1,
        HASH_DS_CTL_PARITY_RECORD_HASH_TABLE98K_PARITY_FAIL          = 2,
        HASH_DS_CTL_PARITY_RECORD_HASH_TABLE98K_PARITY_FAIL_ADDR     = 3,

        HASH_DS_CTL_STATS_FR_TB_INFO_RD_CNT                          = 0,
        HASH_DS_CTL_STATS_FR_TCAM_ARB_EXT_KEY_CNT                    = 1,
        HASH_DS_CTL_STATS_FR_TCAM_ARB_INT_KEY_CNT                    = 2,
        HASH_DS_CTL_STATS_TO_TB_INFO_RD_VALID_CNT                    = 3,
        HASH_DS_CTL_STATS_TO_TCAM_ARB_EXT_INDEX_CNT                  = 4,
        HASH_DS_CTL_STATS_TO_TCAM_ARB_INT_INDEX_CNT                  = 5,

        HASH_DS_CTL_INIT_CTL_HASH_TAB_INIT_DONE                      = 0,
        HASH_DS_CTL_INIT_CTL_HASH_TAB_INIT_END_ADDR                  = 1,
        HASH_DS_CTL_INIT_CTL_HASH_TAB_INIT_EN                        = 2,
        HASH_DS_CTL_INIT_CTL_HASH_TAB_INIT_START_ADDR                = 3,

        HASH_DS_CTL_MISC_CTL_HASH_TAB_INIT_VALUE_SEL                 = 0,
        HASH_DS_CTL_MISC_CTL_PARITY_ENABLE                           = 1,

        HASH_DS_CTL_CPU_KEY_REQ_CPU_IP31_TO0                         = 0,
        HASH_DS_CTL_CPU_KEY_REQ_CPU_IP63_TO32                        = 1,
        HASH_DS_CTL_CPU_KEY_REQ_CPU_IP95_TO64                        = 2,
        HASH_DS_CTL_CPU_KEY_REQ_CPU_IP127_TO96                       = 3,
        HASH_DS_CTL_CPU_KEY_REQ_CPU_KEY_REQ_DEL                      = 4,
        HASH_DS_CTL_CPU_KEY_REQ_CPU_KEY_REQ_LU                       = 5,
        HASH_DS_CTL_CPU_KEY_REQ_CPU_KEY_REQ_VALID                    = 6,
        HASH_DS_CTL_CPU_KEY_REQ_CPU_KEY_REQ_WR                       = 7,
        HASH_DS_CTL_CPU_KEY_REQ_CPU_KEY_TYPE                         = 8,
        HASH_DS_CTL_CPU_KEY_REQ_CPU_VRF_ID                           = 9,

        HASH_DS_CTL_CPU_KEY_STATUS_CPU_KEY_HIT                       = 0,
        HASH_DS_CTL_CPU_KEY_STATUS_CPU_LU_INDEX                      = 1,

        SUP_IF_CONTROL_CFG_PARITY_CHECK_EN                           = 0,

        SUP_IF_PARITY_ERROR_CFG_PARITY_ERROR_COUNT                   = 0,

        DEVICE_ID_DEVICE_ID_CORE                                     = 0,
        DEVICE_ID_DEVICE_REV_CORE                                    = 1,

        PLL_LOCK_OUT_CORE_PLL_LOCK                                   = 0,
        PLL_LOCK_OUT_IF4G_PLL_LOCK                                   = 1,
        PLL_LOCK_OUT_IF6G_PLL_LOCK                                   = 2,
        PLL_LOCK_OUT_QDR_PLL_LOCK                                    = 3,
        PLL_LOCK_OUT_TCAM_PLL_LOCK                                   = 4,

        PLL_LOCK_DBG_MON_CORE_PLL_LOCK_ERR_CNT                       = 0,
        PLL_LOCK_DBG_MON_IF4G_PLL_LOCK_ERR_CNT                       = 1,
        PLL_LOCK_DBG_MON_IF6G_PLL_LOCK_ERR_CNT                       = 2,
        PLL_LOCK_DBG_MON_QDR_PLL_LOCK_ERR_CNT                        = 3,
        PLL_LOCK_DBG_MON_TCAM_PLL_LOCK_ERR_CNT                       = 4,

        RESET_INT_RELATED_RESET_SUPE_LOOP                            = 0,
        RESET_INT_RELATED_RESET_SUPQ_MGR                             = 1,
        RESET_INT_RELATED_RESET_SUP_BUF_RETRV                        = 2,
        RESET_INT_RELATED_RESET_SUP_BUF_STORE                        = 3,
        RESET_INT_RELATED_RESET_SUP_CPU_MAC                          = 4,
        RESET_INT_RELATED_RESET_SUP_EPE                              = 5,
        RESET_INT_RELATED_RESET_SUP_EXT_DDR_CTL                      = 6,
        RESET_INT_RELATED_RESET_SUP_FABRIC_INTERFACE                 = 7,
        RESET_INT_RELATED_RESET_SUP_GMAC0                            = 8,
        RESET_INT_RELATED_RESET_SUP_GMAC1                            = 9,
        RESET_INT_RELATED_RESET_SUP_GMAC2                            = 10,
        RESET_INT_RELATED_RESET_SUP_GMAC3                            = 11,
        RESET_INT_RELATED_RESET_SUP_GMAC4                            = 12,
        RESET_INT_RELATED_RESET_SUP_GMAC5                            = 13,
        RESET_INT_RELATED_RESET_SUP_GMAC6                            = 14,
        RESET_INT_RELATED_RESET_SUP_GMAC7                            = 15,
        RESET_INT_RELATED_RESET_SUP_GMAC8                            = 16,
        RESET_INT_RELATED_RESET_SUP_GMAC9                            = 17,
        RESET_INT_RELATED_RESET_SUP_GMAC10                           = 18,
        RESET_INT_RELATED_RESET_SUP_GMAC11                           = 19,
        RESET_INT_RELATED_RESET_SUP_GMAC12                           = 20,
        RESET_INT_RELATED_RESET_SUP_GMAC13                           = 21,
        RESET_INT_RELATED_RESET_SUP_GMAC14                           = 22,
        RESET_INT_RELATED_RESET_SUP_GMAC15                           = 23,
        RESET_INT_RELATED_RESET_SUP_GMAC16                           = 24,
        RESET_INT_RELATED_RESET_SUP_GMAC17                           = 25,
        RESET_INT_RELATED_RESET_SUP_GMAC18                           = 26,
        RESET_INT_RELATED_RESET_SUP_GMAC19                           = 27,
        RESET_INT_RELATED_RESET_SUP_GMAC20                           = 28,
        RESET_INT_RELATED_RESET_SUP_GMAC21                           = 29,
        RESET_INT_RELATED_RESET_SUP_GMAC22                           = 30,
        RESET_INT_RELATED_RESET_SUP_GMAC23                           = 31,
        RESET_INT_RELATED_RESET_SUP_GMAC24                           = 32,
        RESET_INT_RELATED_RESET_SUP_GMAC25                           = 33,
        RESET_INT_RELATED_RESET_SUP_GMAC26                           = 34,
        RESET_INT_RELATED_RESET_SUP_GMAC27                           = 35,
        RESET_INT_RELATED_RESET_SUP_GMAC28                           = 36,
        RESET_INT_RELATED_RESET_SUP_GMAC29                           = 37,
        RESET_INT_RELATED_RESET_SUP_GMAC30                           = 38,
        RESET_INT_RELATED_RESET_SUP_GMAC31                           = 39,
        RESET_INT_RELATED_RESET_SUP_GMAC32                           = 40,
        RESET_INT_RELATED_RESET_SUP_GMAC33                           = 41,
        RESET_INT_RELATED_RESET_SUP_GMAC34                           = 42,
        RESET_INT_RELATED_RESET_SUP_GMAC35                           = 43,
        RESET_INT_RELATED_RESET_SUP_GMAC36                           = 44,
        RESET_INT_RELATED_RESET_SUP_GMAC37                           = 45,
        RESET_INT_RELATED_RESET_SUP_GMAC38                           = 46,
        RESET_INT_RELATED_RESET_SUP_GMAC39                           = 47,
        RESET_INT_RELATED_RESET_SUP_GMAC40                           = 48,
        RESET_INT_RELATED_RESET_SUP_GMAC41                           = 49,
        RESET_INT_RELATED_RESET_SUP_GMAC42                           = 50,
        RESET_INT_RELATED_RESET_SUP_GMAC43                           = 51,
        RESET_INT_RELATED_RESET_SUP_GMAC44                           = 52,
        RESET_INT_RELATED_RESET_SUP_GMAC45                           = 53,
        RESET_INT_RELATED_RESET_SUP_GMAC46                           = 54,
        RESET_INT_RELATED_RESET_SUP_GMAC47                           = 55,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG0                        = 56,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG1                        = 57,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG2                        = 58,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG3                        = 59,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG4                        = 60,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG5                        = 61,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG6                        = 62,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG7                        = 63,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG8                        = 64,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG9                        = 65,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG10                       = 66,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG11                       = 67,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG12                       = 68,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG13                       = 69,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG14                       = 70,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG15                       = 71,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG16                       = 72,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG17                       = 73,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG18                       = 74,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG19                       = 75,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG20                       = 76,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG21                       = 77,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG22                       = 78,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG23                       = 79,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG24                       = 80,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG25                       = 81,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG26                       = 82,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG27                       = 83,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG28                       = 84,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG29                       = 85,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG30                       = 86,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG31                       = 87,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG32                       = 88,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG33                       = 89,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG34                       = 90,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG35                       = 91,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG36                       = 92,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG37                       = 93,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG38                       = 94,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG39                       = 95,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG40                       = 96,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG41                       = 97,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG42                       = 98,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG43                       = 99,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG44                       = 100,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG45                       = 101,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG46                       = 102,
        RESET_INT_RELATED_RESET_SUP_GMAC_REG47                       = 103,
        RESET_INT_RELATED_RESET_SUP_HASH_CTL                         = 104,
        RESET_INT_RELATED_RESET_SUP_IPE                              = 105,
        RESET_INT_RELATED_RESET_SUP_MAC_MUX                          = 106,
        RESET_INT_RELATED_RESET_SUP_MET_FIFO                         = 107,
        RESET_INT_RELATED_RESET_SUP_MUX_AGG0                         = 108,
        RESET_INT_RELATED_RESET_SUP_MUX_AGG1                         = 109,
        RESET_INT_RELATED_RESET_SUP_MUX_AGG2                         = 110,
        RESET_INT_RELATED_RESET_SUP_MUX_AGG3                         = 111,
        RESET_INT_RELATED_RESET_SUP_NET_RX                           = 112,
        RESET_INT_RELATED_RESET_SUP_NET_TX                           = 113,
        RESET_INT_RELATED_RESET_SUP_OAM                              = 114,
        RESET_INT_RELATED_RESET_SUP_PARSER                           = 115,
        RESET_INT_RELATED_RESET_SUP_PB_CTL                           = 116,
        RESET_INT_RELATED_RESET_SUP_POLICING                         = 117,
        RESET_INT_RELATED_RESET_SUP_PTP_ENGINE                       = 118,
        RESET_INT_RELATED_RESET_SUP_QDR_ARB                          = 119,
        RESET_INT_RELATED_RESET_SUP_QDR_CTL                          = 120,
        RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP0                    = 121,
        RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP1                    = 122,
        RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP2                    = 123,
        RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP3                    = 124,
        RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP4                    = 125,
        RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP5                    = 126,
        RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP6                    = 127,
        RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP7                    = 128,
        RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP8                    = 129,
        RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP9                    = 130,
        RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP10                   = 131,
        RESET_INT_RELATED_RESET_SUP_QUAD_MAC_APP11                   = 132,
        RESET_INT_RELATED_RESET_SUP_REG_DECODE_BSR_GRP               = 133,
        RESET_INT_RELATED_RESET_SUP_REG_DECODE_CORE                  = 134,
        RESET_INT_RELATED_RESET_SUP_REG_DECODE_FABRIC_GRP            = 135,
        RESET_INT_RELATED_RESET_SUP_REG_DECODE_GMAC_GRP              = 136,
        RESET_INT_RELATED_RESET_SUP_REG_DECODE_IPE_EPE_GRP           = 137,
        RESET_INT_RELATED_RESET_SUP_REG_DECODE_NET_GRP               = 138,
        RESET_INT_RELATED_RESET_SUP_REG_DECODE_SHARE_GRP             = 139,
        RESET_INT_RELATED_RESET_SUP_REG_DECODE_XGMAC_GRP             = 140,
        RESET_INT_RELATED_RESET_SUP_SG_MAC0                          = 141,
        RESET_INT_RELATED_RESET_SUP_SG_MAC1                          = 142,
        RESET_INT_RELATED_RESET_SUP_SG_MAC2                          = 143,
        RESET_INT_RELATED_RESET_SUP_SG_MAC3                          = 144,
        RESET_INT_RELATED_RESET_SUP_SHARED_DS                        = 145,
        RESET_INT_RELATED_RESET_SUP_STATISTICS                       = 146,
        RESET_INT_RELATED_RESET_SUP_STP_STATE                        = 147,
        RESET_INT_RELATED_RESET_SUP_TB_INFO_ARB                      = 148,
        RESET_INT_RELATED_RESET_SUP_TCAM_ARB                         = 149,
        RESET_INT_RELATED_RESET_SUP_TCAM_CTL_EXT                     = 150,
        RESET_INT_RELATED_RESET_SUP_TCAM_CTL_INT                     = 151,
        RESET_INT_RELATED_RESET_SUP_XGMAC0                           = 152,
        RESET_INT_RELATED_RESET_SUP_XGMAC1                           = 153,
        RESET_INT_RELATED_RESET_SUP_XGMAC2                           = 154,
        RESET_INT_RELATED_RESET_SUP_XGMAC3                           = 155,

        FATAL_INTR0_VALUE_SET_FATAL_INTR0_VALUE_SET                  = 0,

        FATAL_INTR0_VALUE_RESET_FATAL_INTR0_VALUE_RESET              = 0,

        FATAL_INTR0_MASK_SET_FATAL_INTR0_MASK_SET                    = 0,

        FATAL_INTR0_MASK_RESET_FATAL_INTR0_MASK_RESET                = 0,

        FATAL_INTR1_VALUE_SET_FATAL_INTR1_VALUE_SET                  = 0,

        FATAL_INTR1_VALUE_RESET_FATAL_INTR1_VALUE_RESET              = 0,

        FATAL_INTR1_MASK_SET_FATAL_INTR1_MASK_SET                    = 0,

        FATAL_INTR1_MASK_RESET_FATAL_INTR1_MASK_RESET                = 0,

        FATAL_INTR2_VALUE_SET_FATAL_INTR2_VALUE_SET                  = 0,

        FATAL_INTR2_VALUE_RESET_FATAL_INTR2_VALUE_RESET              = 0,

        FATAL_INTR2_MASK_SET_FATAL_INTR2_MASK_SET                    = 0,

        FATAL_INTR2_MASK_RESET_FATAL_INTR2_MASK_RESET                = 0,

        FATAL_INTR3_VALUE_SET_FATAL_INTR3_VALUE_SET                  = 0,

        FATAL_INTR3_VALUE_RESET_FATAL_INTR3_VALUE_RESET              = 0,

        FATAL_INTR3_MASK_SET_FATAL_INTR3_MASK_SET                    = 0,

        FATAL_INTR3_MASK_RESET_FATAL_INTR3_MASK_RESET                = 0,

        HUMBERSUP_NORMAL_INTR_VALUE_SET_NORMAL_INTR_VALUE_SET        = 0,

        HUMBERSUP_NORMAL_INTR_VALUE_RESET_NORMAL_INTR_VALUE_RESET    = 0,

        HUMBERSUP_NORMAL_INTR_MASK_SET_NORMAL_INTR_MASK_SET          = 0,

        HUMBERSUP_NORMAL_INTR_MASK_RESET_NORMAL_INTR_MASK_RESET      = 0,

        CORE_PLL_CONTROL_CFG_CORE_PLL_BYPASS                         = 0,
        CORE_PLL_CONTROL_CFG_CORE_PLL_INTFBK                         = 1,
        CORE_PLL_CONTROL_CFG_CORE_PLL_MULT                           = 2,
        CORE_PLL_CONTROL_CFG_CORE_PLL_PRE_DIV                        = 3,
        CORE_PLL_CONTROL_CFG_CORE_PLL_RANGEA                         = 4,
        CORE_PLL_CONTROL_CFG_CORE_PLL_RANGEB                         = 5,
        CORE_PLL_CONTROL_CFG_CORE_PLL_RESET                          = 6,
        CORE_PLL_CONTROL_CFG_CORE_PLL_SLEEP                          = 7,
        CORE_PLL_CONTROL_CFG_CORE_PLL_STOP_CLKA                      = 8,
        CORE_PLL_CONTROL_CFG_CORE_PLL_STOP_CLKB                      = 9,
        CORE_PLL_CONTROL_CFG_CORE_PLL_TUNE                           = 10,

        HSS4G_PLL_CONTROL_CFG_HSS4G_PLLC                             = 0,
        HSS4G_PLL_CONTROL_CFG_HSS4G_PLLM                             = 1,
        HSS4G_PLL_CONTROL_CFG_HSS4G_PLLP                             = 2,
        HSS4G_PLL_CONTROL_CFG_HSS4G_PLLV                             = 3,
        HSS4G_PLL_CONTROL_CFG_HSS4G_PLL_BYPASS                       = 4,
        HSS4G_PLL_CONTROL_CFG_HSS4G_PLL_MCENT                        = 5,
        HSS4G_PLL_CONTROL_CFG_HSS4G_PLL_N1                           = 6,
        HSS4G_PLL_CONTROL_CFG_HSS4G_PLL_N2                           = 7,
        HSS4G_PLL_CONTROL_CFG_HSS4G_PLL_OUT_EN_DIF                   = 8,
        HSS4G_PLL_CONTROL_CFG_HSS4G_PLL_OUT_EN_SE                    = 9,
        HSS4G_PLL_CONTROL_CFG_HSS4G_PLL_RESET                        = 10,

        HSS6G_PLL_CONTROL_CFG_HSS6G_PLLC                             = 0,
        HSS6G_PLL_CONTROL_CFG_HSS6G_PLLM                             = 1,
        HSS6G_PLL_CONTROL_CFG_HSS6G_PLLP                             = 2,
        HSS6G_PLL_CONTROL_CFG_HSS6G_PLLV                             = 3,
        HSS6G_PLL_CONTROL_CFG_HSS6G_PLL_BYPASS                       = 4,
        HSS6G_PLL_CONTROL_CFG_HSS6G_PLL_MCENT                        = 5,
        HSS6G_PLL_CONTROL_CFG_HSS6G_PLL_N1                           = 6,
        HSS6G_PLL_CONTROL_CFG_HSS6G_PLL_N2                           = 7,
        HSS6G_PLL_CONTROL_CFG_HSS6G_PLL_OUT_EN_DIF                   = 8,
        HSS6G_PLL_CONTROL_CFG_HSS6G_PLL_OUT_EN_SE                    = 9,
        HSS6G_PLL_CONTROL_CFG_HSS6G_PLL_RESET                        = 10,

        DDR_PLL_CONTROL_CFG_TABLE_PLL_BYPASS                         = 0,
        DDR_PLL_CONTROL_CFG_TABLE_PLL_INTFBK                         = 1,
        DDR_PLL_CONTROL_CFG_TABLE_PLL_MULT                           = 2,
        DDR_PLL_CONTROL_CFG_TABLE_PLL_PRE_DIV                        = 3,
        DDR_PLL_CONTROL_CFG_TABLE_PLL_RANGEA                         = 4,
        DDR_PLL_CONTROL_CFG_TABLE_PLL_RANGEB                         = 5,
        DDR_PLL_CONTROL_CFG_TABLE_PLL_RESET                          = 6,
        DDR_PLL_CONTROL_CFG_TABLE_PLL_SLEEP                          = 7,
        DDR_PLL_CONTROL_CFG_TABLE_PLL_STOP_CLKA                      = 8,
        DDR_PLL_CONTROL_CFG_TABLE_PLL_STOP_CLKB                      = 9,
        DDR_PLL_CONTROL_CFG_TABLE_PLL_TUNE                           = 10,

        TCAM_PLL_CONTROL_CFG_TCAM_PLL_BYPASS                         = 0,
        TCAM_PLL_CONTROL_CFG_TCAM_PLL_INTFBK                         = 1,
        TCAM_PLL_CONTROL_CFG_TCAM_PLL_MULT                           = 2,
        TCAM_PLL_CONTROL_CFG_TCAM_PLL_PRE_DIV                        = 3,
        TCAM_PLL_CONTROL_CFG_TCAM_PLL_RANGEA                         = 4,
        TCAM_PLL_CONTROL_CFG_TCAM_PLL_RANGEB                         = 5,
        TCAM_PLL_CONTROL_CFG_TCAM_PLL_RESET                          = 6,
        TCAM_PLL_CONTROL_CFG_TCAM_PLL_SLEEP                          = 7,
        TCAM_PLL_CONTROL_CFG_TCAM_PLL_STOP_CLKA                      = 8,
        TCAM_PLL_CONTROL_CFG_TCAM_PLL_STOP_CLKB                      = 9,
        TCAM_PLL_CONTROL_CFG_TCAM_PLL_TUNE                           = 10,

        FABRIC_SYN_CLK_CONTROL_CFG_SELECT_CLOCK_FABRIC_SYNC          = 0,

        HUMBER_INTR_ENABLE_HUMBER_INTR_ENABLE                        = 0,

        CLK_DBG_RST_CFG_CORE_PLL_CLK_DBG_RST                         = 0,
        CLK_DBG_RST_CFG_HSS_CLK_DBG_RST                              = 1,
        CLK_DBG_RST_CFG_IF_PLL_CLK_DBG_RST                           = 2,
        CLK_DBG_RST_CFG_QDR_PLL_CLK_DBG_RST                          = 3,
        CLK_DBG_RST_CFG_TCAM_PLL_CLK_DBG_RST                         = 4,

        HSS_ACCESS_PARAMETER_CFG_HSS_RD_OUT_VALID_CYCLES             = 0,
        HSS_ACCESS_PARAMETER_CFG_HSS_WR_HOLD_IPW_CYCLES              = 1,
        HSS_ACCESS_PARAMETER_CFG_HSS_WR_PULSE_WIDTH_CYCLES           = 2,
        HSS_ACCESS_PARAMETER_CFG_HSS_WR_SETUP_CYCLES                 = 3,

        HSS_ACCESS_HSS_ADDR                                          = 0,
        HSS_ACCESS_HSS_READ_DATA_VALID                               = 1,
        HSS_ACCESS_HSS_REQ                                           = 2,
        HSS_ACCESS_HSS_REQ_TYPE                                      = 3,
        HSS_ACCESS_HSS_SEL_RX                                        = 4,

        HSS_WRITE_DATA_HSS_WRITE_DATA                                = 0,

        HSS_READ_DATA_HSS_READ_DATA                                  = 0,

        HSS_F0_TX_MON_MON_F0_TXA_PRBS_ERR                            = 0,
        HSS_F0_TX_MON_MON_F0_TXA_PRBS_SYNC                           = 1,
        HSS_F0_TX_MON_MON_F0_TXB_PRBS_ERR                            = 2,
        HSS_F0_TX_MON_MON_F0_TXB_PRBS_SYNC                           = 3,
        HSS_F0_TX_MON_MON_F0_TXC_PRBS_ERR                            = 4,
        HSS_F0_TX_MON_MON_F0_TXC_PRBS_SYNC                           = 5,
        HSS_F0_TX_MON_MON_F0_TXD_PRBS_ERR                            = 6,
        HSS_F0_TX_MON_MON_F0_TXD_PRBS_SYNC                           = 7,
        HSS_F0_TX_MON_MON_F0_TXE_PRBS_ERR                            = 8,
        HSS_F0_TX_MON_MON_F0_TXE_PRBS_SYNC                           = 9,
        HSS_F0_TX_MON_MON_F0_TXF_PRBS_ERR                            = 10,
        HSS_F0_TX_MON_MON_F0_TXF_PRBS_SYNC                           = 11,
        HSS_F0_TX_MON_MON_F0_TXG_PRBS_ERR                            = 12,
        HSS_F0_TX_MON_MON_F0_TXG_PRBS_SYNC                           = 13,
        HSS_F0_TX_MON_MON_F0_TXH_PRBS_ERR                            = 14,
        HSS_F0_TX_MON_MON_F0_TXH_PRBS_SYNC                           = 15,
        HSS_F0_TX_MON_MON_F0_TXI_PRBS_ERR                            = 16,
        HSS_F0_TX_MON_MON_F0_TXI_PRBS_SYNC                           = 17,
        HSS_F0_TX_MON_MON_F0_TXJ_PRBS_ERR                            = 18,
        HSS_F0_TX_MON_MON_F0_TXJ_PRBS_SYNC                           = 19,
        HSS_F0_TX_MON_MON_F0_TXK_PRBS_ERR                            = 20,
        HSS_F0_TX_MON_MON_F0_TXK_PRBS_SYNC                           = 21,
        HSS_F0_TX_MON_MON_F0_TXL_PRBS_ERR                            = 22,
        HSS_F0_TX_MON_MON_F0_TXL_PRBS_SYNC                           = 23,
        HSS_F0_TX_MON_MON_F0_TXM_PRBS_ERR                            = 24,
        HSS_F0_TX_MON_MON_F0_TXM_PRBS_SYNC                           = 25,
        HSS_F0_TX_MON_MON_F0_TXN_PRBS_ERR                            = 26,
        HSS_F0_TX_MON_MON_F0_TXN_PRBS_SYNC                           = 27,
        HSS_F0_TX_MON_MON_F0_TXO_PRBS_ERR                            = 28,
        HSS_F0_TX_MON_MON_F0_TXO_PRBS_SYNC                           = 29,
        HSS_F0_TX_MON_MON_F0_TXP_PRBS_ERR                            = 30,
        HSS_F0_TX_MON_MON_F0_TXP_PRBS_SYNC                           = 31,
        HSS_F0_TX_MON_MON_F0_TX_HSS_PLL_LOCK                         = 32,
        HSS_F0_TX_MON_MON_F0_TX_HSS_RESET_OUT                        = 33,
        HSS_F0_TX_MON_SW_IF_F0_TX_HSS_PRT_READY                      = 34,

        HSS_F0_RX_MON_MON_F0_RXA_PRBS_ERR                            = 0,
        HSS_F0_RX_MON_MON_F0_RXA_PRBS_SYNC                           = 1,
        HSS_F0_RX_MON_MON_F0_RXB_PRBS_ERR                            = 2,
        HSS_F0_RX_MON_MON_F0_RXB_PRBS_SYNC                           = 3,
        HSS_F0_RX_MON_MON_F0_RXC_PRBS_ERR                            = 4,
        HSS_F0_RX_MON_MON_F0_RXC_PRBS_SYNC                           = 5,
        HSS_F0_RX_MON_MON_F0_RXD_PRBS_ERR                            = 6,
        HSS_F0_RX_MON_MON_F0_RXD_PRBS_SYNC                           = 7,
        HSS_F0_RX_MON_MON_F0_RXE_PRBS_ERR                            = 8,
        HSS_F0_RX_MON_MON_F0_RXE_PRBS_SYNC                           = 9,
        HSS_F0_RX_MON_MON_F0_RXF_PRBS_ERR                            = 10,
        HSS_F0_RX_MON_MON_F0_RXF_PRBS_SYNC                           = 11,
        HSS_F0_RX_MON_MON_F0_RXG_PRBS_ERR                            = 12,
        HSS_F0_RX_MON_MON_F0_RXG_PRBS_SYNC                           = 13,
        HSS_F0_RX_MON_MON_F0_RXH_PRBS_ERR                            = 14,
        HSS_F0_RX_MON_MON_F0_RXH_PRBS_SYNC                           = 15,
        HSS_F0_RX_MON_MON_F0_RXI_PRBS_ERR                            = 16,
        HSS_F0_RX_MON_MON_F0_RXI_PRBS_SYNC                           = 17,
        HSS_F0_RX_MON_MON_F0_RXJ_PRBS_ERR                            = 18,
        HSS_F0_RX_MON_MON_F0_RXJ_PRBS_SYNC                           = 19,
        HSS_F0_RX_MON_MON_F0_RXK_PRBS_ERR                            = 20,
        HSS_F0_RX_MON_MON_F0_RXK_PRBS_SYNC                           = 21,
        HSS_F0_RX_MON_MON_F0_RXL_PRBS_ERR                            = 22,
        HSS_F0_RX_MON_MON_F0_RXL_PRBS_SYNC                           = 23,
        HSS_F0_RX_MON_MON_F0_RXM_PRBS_ERR                            = 24,
        HSS_F0_RX_MON_MON_F0_RXM_PRBS_SYNC                           = 25,
        HSS_F0_RX_MON_MON_F0_RXN_PRBS_ERR                            = 26,
        HSS_F0_RX_MON_MON_F0_RXN_PRBS_SYNC                           = 27,
        HSS_F0_RX_MON_MON_F0_RXO_PRBS_ERR                            = 28,
        HSS_F0_RX_MON_MON_F0_RXO_PRBS_SYNC                           = 29,
        HSS_F0_RX_MON_MON_F0_RXP_PRBS_ERR                            = 30,
        HSS_F0_RX_MON_MON_F0_RXP_PRBS_SYNC                           = 31,
        HSS_F0_RX_MON_MON_F0_RX_HSS_PLL_LOCK                         = 32,
        HSS_F0_RX_MON_MON_F0_RX_HSS_RESET_OUT                        = 33,
        HSS_F0_RX_MON_SW_IF_F0_RX_HSS_PRT_READY                      = 34,

        HSS_F0_TX_CTL_CFG_F0_TXA_PRBS_EN                             = 0,
        HSS_F0_TX_CTL_CFG_F0_TXA_PRBS_RST                            = 1,
        HSS_F0_TX_CTL_CFG_F0_TXA_TS                                  = 2,
        HSS_F0_TX_CTL_CFG_F0_TXB_PRBS_EN                             = 3,
        HSS_F0_TX_CTL_CFG_F0_TXB_PRBS_RST                            = 4,
        HSS_F0_TX_CTL_CFG_F0_TXB_TS                                  = 5,
        HSS_F0_TX_CTL_CFG_F0_TXC_PRBS_EN                             = 6,
        HSS_F0_TX_CTL_CFG_F0_TXC_PRBS_RST                            = 7,
        HSS_F0_TX_CTL_CFG_F0_TXC_TS                                  = 8,
        HSS_F0_TX_CTL_CFG_F0_TXD_PRBS_EN                             = 9,
        HSS_F0_TX_CTL_CFG_F0_TXD_PRBS_RST                            = 10,
        HSS_F0_TX_CTL_CFG_F0_TXD_TS                                  = 11,
        HSS_F0_TX_CTL_CFG_F0_TXE_PRBS_EN                             = 12,
        HSS_F0_TX_CTL_CFG_F0_TXE_PRBS_RST                            = 13,
        HSS_F0_TX_CTL_CFG_F0_TXE_TS                                  = 14,
        HSS_F0_TX_CTL_CFG_F0_TXF_PRBS_EN                             = 15,
        HSS_F0_TX_CTL_CFG_F0_TXF_PRBS_RST                            = 16,
        HSS_F0_TX_CTL_CFG_F0_TXF_TS                                  = 17,
        HSS_F0_TX_CTL_CFG_F0_TXG_PRBS_EN                             = 18,
        HSS_F0_TX_CTL_CFG_F0_TXG_PRBS_RST                            = 19,
        HSS_F0_TX_CTL_CFG_F0_TXG_TS                                  = 20,
        HSS_F0_TX_CTL_CFG_F0_TXH_PRBS_EN                             = 21,
        HSS_F0_TX_CTL_CFG_F0_TXH_PRBS_RST                            = 22,
        HSS_F0_TX_CTL_CFG_F0_TXH_TS                                  = 23,
        HSS_F0_TX_CTL_CFG_F0_TXI_PRBS_EN                             = 24,
        HSS_F0_TX_CTL_CFG_F0_TXI_PRBS_RST                            = 25,
        HSS_F0_TX_CTL_CFG_F0_TXI_TS                                  = 26,
        HSS_F0_TX_CTL_CFG_F0_TXJ_PRBS_EN                             = 27,
        HSS_F0_TX_CTL_CFG_F0_TXJ_PRBS_RST                            = 28,
        HSS_F0_TX_CTL_CFG_F0_TXJ_TS                                  = 29,
        HSS_F0_TX_CTL_CFG_F0_TXK_PRBS_EN                             = 30,
        HSS_F0_TX_CTL_CFG_F0_TXK_PRBS_RST                            = 31,
        HSS_F0_TX_CTL_CFG_F0_TXK_TS                                  = 32,
        HSS_F0_TX_CTL_CFG_F0_TXL_PRBS_EN                             = 33,
        HSS_F0_TX_CTL_CFG_F0_TXL_PRBS_RST                            = 34,
        HSS_F0_TX_CTL_CFG_F0_TXL_TS                                  = 35,
        HSS_F0_TX_CTL_CFG_F0_TXM_PRBS_EN                             = 36,
        HSS_F0_TX_CTL_CFG_F0_TXM_PRBS_RST                            = 37,
        HSS_F0_TX_CTL_CFG_F0_TXM_TS                                  = 38,
        HSS_F0_TX_CTL_CFG_F0_TXN_PRBS_EN                             = 39,
        HSS_F0_TX_CTL_CFG_F0_TXN_PRBS_RST                            = 40,
        HSS_F0_TX_CTL_CFG_F0_TXN_TS                                  = 41,
        HSS_F0_TX_CTL_CFG_F0_TXO_PRBS_EN                             = 42,
        HSS_F0_TX_CTL_CFG_F0_TXO_PRBS_RST                            = 43,
        HSS_F0_TX_CTL_CFG_F0_TXO_TS                                  = 44,
        HSS_F0_TX_CTL_CFG_F0_TXP_PRBS_EN                             = 45,
        HSS_F0_TX_CTL_CFG_F0_TXP_PRBS_RST                            = 46,
        HSS_F0_TX_CTL_CFG_F0_TXP_TS                                  = 47,
        HSS_F0_TX_CTL_CFG_F0_TX_HSS_DIV_SEL                          = 48,
        HSS_F0_TX_CTL_CFG_F0_TX_HSS_LOF_REQ                          = 49,
        HSS_F0_TX_CTL_CFG_F0_TX_HSS_PDWN_PLL                         = 50,
        HSS_F0_TX_CTL_CFG_F0_TX_HSS_PLL_BYP                          = 51,
        HSS_F0_TX_CTL_CFG_F0_TX_HSS_PRBS_EN                          = 52,
        HSS_F0_TX_CTL_CFG_F0_TX_HSS_REC_CAL                          = 53,
        HSS_F0_TX_CTL_CFG_F0_TX_HSS_RESET                            = 54,
        HSS_F0_TX_CTL_CFG_F0_TX_HSS_RESYNC_CLK_IN                    = 55,
        HSS_F0_TX_CTL_CFG_F0_TX_HSS_RST_CONFIG2                      = 56,

        HSS_F0_RX_CTL_CFG_F0_RXA_DATA_SYNC                           = 0,
        HSS_F0_RX_CTL_CFG_F0_RXA_PRBS_EN                             = 1,
        HSS_F0_RX_CTL_CFG_F0_RXA_PRBS_FRC_ERR                        = 2,
        HSS_F0_RX_CTL_CFG_F0_RXA_PRBS_RST                            = 3,
        HSS_F0_RX_CTL_CFG_F0_RXB_DATA_SYNC                           = 4,
        HSS_F0_RX_CTL_CFG_F0_RXB_PRBS_EN                             = 5,
        HSS_F0_RX_CTL_CFG_F0_RXB_PRBS_FRC_ERR                        = 6,
        HSS_F0_RX_CTL_CFG_F0_RXB_PRBS_RST                            = 7,
        HSS_F0_RX_CTL_CFG_F0_RXC_DATA_SYNC                           = 8,
        HSS_F0_RX_CTL_CFG_F0_RXC_PRBS_EN                             = 9,
        HSS_F0_RX_CTL_CFG_F0_RXC_PRBS_FRC_ERR                        = 10,
        HSS_F0_RX_CTL_CFG_F0_RXC_PRBS_RST                            = 11,
        HSS_F0_RX_CTL_CFG_F0_RXD_DATA_SYNC                           = 12,
        HSS_F0_RX_CTL_CFG_F0_RXD_PRBS_EN                             = 13,
        HSS_F0_RX_CTL_CFG_F0_RXD_PRBS_FRC_ERR                        = 14,
        HSS_F0_RX_CTL_CFG_F0_RXD_PRBS_RST                            = 15,
        HSS_F0_RX_CTL_CFG_F0_RXE_DATA_SYNC                           = 16,
        HSS_F0_RX_CTL_CFG_F0_RXE_PRBS_EN                             = 17,
        HSS_F0_RX_CTL_CFG_F0_RXE_PRBS_FRC_ERR                        = 18,
        HSS_F0_RX_CTL_CFG_F0_RXE_PRBS_RST                            = 19,
        HSS_F0_RX_CTL_CFG_F0_RXF_DATA_SYNC                           = 20,
        HSS_F0_RX_CTL_CFG_F0_RXF_PRBS_EN                             = 21,
        HSS_F0_RX_CTL_CFG_F0_RXF_PRBS_FRC_ERR                        = 22,
        HSS_F0_RX_CTL_CFG_F0_RXF_PRBS_RST                            = 23,
        HSS_F0_RX_CTL_CFG_F0_RXG_DATA_SYNC                           = 24,
        HSS_F0_RX_CTL_CFG_F0_RXG_PRBS_EN                             = 25,
        HSS_F0_RX_CTL_CFG_F0_RXG_PRBS_FRC_ERR                        = 26,
        HSS_F0_RX_CTL_CFG_F0_RXG_PRBS_RST                            = 27,
        HSS_F0_RX_CTL_CFG_F0_RXH_DATA_SYNC                           = 28,
        HSS_F0_RX_CTL_CFG_F0_RXH_PRBS_EN                             = 29,
        HSS_F0_RX_CTL_CFG_F0_RXH_PRBS_FRC_ERR                        = 30,
        HSS_F0_RX_CTL_CFG_F0_RXH_PRBS_RST                            = 31,
        HSS_F0_RX_CTL_CFG_F0_RXI_DATA_SYNC                           = 32,
        HSS_F0_RX_CTL_CFG_F0_RXI_PRBS_EN                             = 33,
        HSS_F0_RX_CTL_CFG_F0_RXI_PRBS_FRC_ERR                        = 34,
        HSS_F0_RX_CTL_CFG_F0_RXI_PRBS_RST                            = 35,
        HSS_F0_RX_CTL_CFG_F0_RXJ_DATA_SYNC                           = 36,
        HSS_F0_RX_CTL_CFG_F0_RXJ_PRBS_EN                             = 37,
        HSS_F0_RX_CTL_CFG_F0_RXJ_PRBS_FRC_ERR                        = 38,
        HSS_F0_RX_CTL_CFG_F0_RXJ_PRBS_RST                            = 39,
        HSS_F0_RX_CTL_CFG_F0_RXK_DATA_SYNC                           = 40,
        HSS_F0_RX_CTL_CFG_F0_RXK_PRBS_EN                             = 41,
        HSS_F0_RX_CTL_CFG_F0_RXK_PRBS_FRC_ERR                        = 42,
        HSS_F0_RX_CTL_CFG_F0_RXK_PRBS_RST                            = 43,
        HSS_F0_RX_CTL_CFG_F0_RXL_DATA_SYNC                           = 44,
        HSS_F0_RX_CTL_CFG_F0_RXL_PRBS_EN                             = 45,
        HSS_F0_RX_CTL_CFG_F0_RXL_PRBS_FRC_ERR                        = 46,
        HSS_F0_RX_CTL_CFG_F0_RXL_PRBS_RST                            = 47,
        HSS_F0_RX_CTL_CFG_F0_RXM_DATA_SYNC                           = 48,
        HSS_F0_RX_CTL_CFG_F0_RXM_PRBS_EN                             = 49,
        HSS_F0_RX_CTL_CFG_F0_RXM_PRBS_FRC_ERR                        = 50,
        HSS_F0_RX_CTL_CFG_F0_RXM_PRBS_RST                            = 51,
        HSS_F0_RX_CTL_CFG_F0_RXN_DATA_SYNC                           = 52,
        HSS_F0_RX_CTL_CFG_F0_RXN_PRBS_EN                             = 53,
        HSS_F0_RX_CTL_CFG_F0_RXN_PRBS_FRC_ERR                        = 54,
        HSS_F0_RX_CTL_CFG_F0_RXN_PRBS_RST                            = 55,
        HSS_F0_RX_CTL_CFG_F0_RXO_DATA_SYNC                           = 56,
        HSS_F0_RX_CTL_CFG_F0_RXO_PRBS_EN                             = 57,
        HSS_F0_RX_CTL_CFG_F0_RXO_PRBS_FRC_ERR                        = 58,
        HSS_F0_RX_CTL_CFG_F0_RXO_PRBS_RST                            = 59,
        HSS_F0_RX_CTL_CFG_F0_RXP_DATA_SYNC                           = 60,
        HSS_F0_RX_CTL_CFG_F0_RXP_PRBS_EN                             = 61,
        HSS_F0_RX_CTL_CFG_F0_RXP_PRBS_FRC_ERR                        = 62,
        HSS_F0_RX_CTL_CFG_F0_RXP_PRBS_RST                            = 63,
        HSS_F0_RX_CTL_CFG_F0_RX_HSS_AC_MODE                          = 64,
        HSS_F0_RX_CTL_CFG_F0_RX_HSS_DIV_SEL                          = 65,
        HSS_F0_RX_CTL_CFG_F0_RX_HSS_LOF_REQ                          = 66,
        HSS_F0_RX_CTL_CFG_F0_RX_HSS_PDWN_PLL                         = 67,
        HSS_F0_RX_CTL_CFG_F0_RX_HSS_PLL_BYP                          = 68,
        HSS_F0_RX_CTL_CFG_F0_RX_HSS_PRBS_EN                          = 69,
        HSS_F0_RX_CTL_CFG_F0_RX_HSS_REC_CAL                          = 70,
        HSS_F0_RX_CTL_CFG_F0_RX_HSS_RESET                            = 71,
        HSS_F0_RX_CTL_CFG_F0_RX_HSS_RESYNC_CLK_IN                    = 72,
        HSS_F0_RX_CTL_CFG_F0_RX_HSS_RST_CONFIG                       = 73,

        HSS_N0_MON_MON_N0_HSS_EYE_DONE                               = 0,
        HSS_N0_MON_MON_N0_HSS_EYE_RESULT                             = 1,
        HSS_N0_MON_MON_N0_HSS_PLL_LOCK                               = 2,
        HSS_N0_MON_MON_N0_HSS_READY                                  = 3,
        HSS_N0_MON_MON_N0_HSS_RESET_OUT                              = 4,
        HSS_N0_MON_MON_N0_RXA_PRBS_ERR                               = 5,
        HSS_N0_MON_MON_N0_RXA_PRBS_SYNC                              = 6,
        HSS_N0_MON_MON_N0_RXB_PRBS_ERR                               = 7,
        HSS_N0_MON_MON_N0_RXB_PRBS_SYNC                              = 8,
        HSS_N0_MON_MON_N0_RXC_PRBS_ERR                               = 9,
        HSS_N0_MON_MON_N0_RXC_PRBS_SYNC                              = 10,
        HSS_N0_MON_MON_N0_RXD_PRBS_ERR                               = 11,
        HSS_N0_MON_MON_N0_RXD_PRBS_SYNC                              = 12,
        HSS_N0_MON_MON_N0_RXE_PRBS_ERR                               = 13,
        HSS_N0_MON_MON_N0_RXE_PRBS_SYNC                              = 14,
        HSS_N0_MON_MON_N0_RXF_PRBS_ERR                               = 15,
        HSS_N0_MON_MON_N0_RXF_PRBS_SYNC                              = 16,
        HSS_N0_MON_MON_N0_RXG_PRBS_ERR                               = 17,
        HSS_N0_MON_MON_N0_RXG_PRBS_SYNC                              = 18,
        HSS_N0_MON_MON_N0_RXH_PRBS_ERR                               = 19,
        HSS_N0_MON_MON_N0_RXH_PRBS_SYNC                              = 20,
        HSS_N0_MON_MON_N0_TXA_PRBS_ERR                               = 21,
        HSS_N0_MON_MON_N0_TXA_PRBS_SYNC                              = 22,
        HSS_N0_MON_MON_N0_TXB_PRBS_ERR                               = 23,
        HSS_N0_MON_MON_N0_TXB_PRBS_SYNC                              = 24,
        HSS_N0_MON_MON_N0_TXC_PRBS_ERR                               = 25,
        HSS_N0_MON_MON_N0_TXC_PRBS_SYNC                              = 26,
        HSS_N0_MON_MON_N0_TXD_PRBS_ERR                               = 27,
        HSS_N0_MON_MON_N0_TXD_PRBS_SYNC                              = 28,
        HSS_N0_MON_MON_N0_TXE_PRBS_ERR                               = 29,
        HSS_N0_MON_MON_N0_TXE_PRBS_SYNC                              = 30,
        HSS_N0_MON_MON_N0_TXF_PRBS_ERR                               = 31,
        HSS_N0_MON_MON_N0_TXF_PRBS_SYNC                              = 32,
        HSS_N0_MON_MON_N0_TXG_PRBS_ERR                               = 33,
        HSS_N0_MON_MON_N0_TXG_PRBS_SYNC                              = 34,
        HSS_N0_MON_MON_N0_TXH_PRBS_ERR                               = 35,
        HSS_N0_MON_MON_N0_TXH_PRBS_SYNC                              = 36,

        HSS_N1_MON_MON_N1_HSS_EYE_DONE                               = 0,
        HSS_N1_MON_MON_N1_HSS_EYE_RESULT                             = 1,
        HSS_N1_MON_MON_N1_HSS_PLL_LOCK                               = 2,
        HSS_N1_MON_MON_N1_HSS_READY                                  = 3,
        HSS_N1_MON_MON_N1_HSS_RESET_OUT                              = 4,
        HSS_N1_MON_MON_N1_RXA_PRBS_ERR                               = 5,
        HSS_N1_MON_MON_N1_RXA_PRBS_SYNC                              = 6,
        HSS_N1_MON_MON_N1_RXB_PRBS_ERR                               = 7,
        HSS_N1_MON_MON_N1_RXB_PRBS_SYNC                              = 8,
        HSS_N1_MON_MON_N1_RXC_PRBS_ERR                               = 9,
        HSS_N1_MON_MON_N1_RXC_PRBS_SYNC                              = 10,
        HSS_N1_MON_MON_N1_RXD_PRBS_ERR                               = 11,
        HSS_N1_MON_MON_N1_RXD_PRBS_SYNC                              = 12,
        HSS_N1_MON_MON_N1_RXE_PRBS_ERR                               = 13,
        HSS_N1_MON_MON_N1_RXE_PRBS_SYNC                              = 14,
        HSS_N1_MON_MON_N1_RXF_PRBS_ERR                               = 15,
        HSS_N1_MON_MON_N1_RXF_PRBS_SYNC                              = 16,
        HSS_N1_MON_MON_N1_RXG_PRBS_ERR                               = 17,
        HSS_N1_MON_MON_N1_RXG_PRBS_SYNC                              = 18,
        HSS_N1_MON_MON_N1_RXH_PRBS_ERR                               = 19,
        HSS_N1_MON_MON_N1_RXH_PRBS_SYNC                              = 20,
        HSS_N1_MON_MON_N1_TXA_PRBS_ERR                               = 21,
        HSS_N1_MON_MON_N1_TXA_PRBS_SYNC                              = 22,
        HSS_N1_MON_MON_N1_TXB_PRBS_ERR                               = 23,
        HSS_N1_MON_MON_N1_TXB_PRBS_SYNC                              = 24,
        HSS_N1_MON_MON_N1_TXC_PRBS_ERR                               = 25,
        HSS_N1_MON_MON_N1_TXC_PRBS_SYNC                              = 26,
        HSS_N1_MON_MON_N1_TXD_PRBS_ERR                               = 27,
        HSS_N1_MON_MON_N1_TXD_PRBS_SYNC                              = 28,
        HSS_N1_MON_MON_N1_TXE_PRBS_ERR                               = 29,
        HSS_N1_MON_MON_N1_TXE_PRBS_SYNC                              = 30,
        HSS_N1_MON_MON_N1_TXF_PRBS_ERR                               = 31,
        HSS_N1_MON_MON_N1_TXF_PRBS_SYNC                              = 32,
        HSS_N1_MON_MON_N1_TXG_PRBS_ERR                               = 33,
        HSS_N1_MON_MON_N1_TXG_PRBS_SYNC                              = 34,
        HSS_N1_MON_MON_N1_TXH_PRBS_ERR                               = 35,
        HSS_N1_MON_MON_N1_TXH_PRBS_SYNC                              = 36,

        HSS_N2_MON_MON_N2_HSS_EYE_DONE                               = 0,
        HSS_N2_MON_MON_N2_HSS_EYE_RESULT                             = 1,
        HSS_N2_MON_MON_N2_HSS_PLL_LOCK                               = 2,
        HSS_N2_MON_MON_N2_HSS_READY                                  = 3,
        HSS_N2_MON_MON_N2_HSS_RESET_OUT                              = 4,
        HSS_N2_MON_MON_N2_RXA_PRBS_ERR                               = 5,
        HSS_N2_MON_MON_N2_RXA_PRBS_SYNC                              = 6,
        HSS_N2_MON_MON_N2_RXB_PRBS_ERR                               = 7,
        HSS_N2_MON_MON_N2_RXB_PRBS_SYNC                              = 8,
        HSS_N2_MON_MON_N2_RXC_PRBS_ERR                               = 9,
        HSS_N2_MON_MON_N2_RXC_PRBS_SYNC                              = 10,
        HSS_N2_MON_MON_N2_RXD_PRBS_ERR                               = 11,
        HSS_N2_MON_MON_N2_RXD_PRBS_SYNC                              = 12,
        HSS_N2_MON_MON_N2_RXE_PRBS_ERR                               = 13,
        HSS_N2_MON_MON_N2_RXE_PRBS_SYNC                              = 14,
        HSS_N2_MON_MON_N2_RXF_PRBS_ERR                               = 15,
        HSS_N2_MON_MON_N2_RXF_PRBS_SYNC                              = 16,
        HSS_N2_MON_MON_N2_RXG_PRBS_ERR                               = 17,
        HSS_N2_MON_MON_N2_RXG_PRBS_SYNC                              = 18,
        HSS_N2_MON_MON_N2_RXH_PRBS_ERR                               = 19,
        HSS_N2_MON_MON_N2_RXH_PRBS_SYNC                              = 20,
        HSS_N2_MON_MON_N2_TXA_PRBS_ERR                               = 21,
        HSS_N2_MON_MON_N2_TXA_PRBS_SYNC                              = 22,
        HSS_N2_MON_MON_N2_TXB_PRBS_ERR                               = 23,
        HSS_N2_MON_MON_N2_TXB_PRBS_SYNC                              = 24,
        HSS_N2_MON_MON_N2_TXC_PRBS_ERR                               = 25,
        HSS_N2_MON_MON_N2_TXC_PRBS_SYNC                              = 26,
        HSS_N2_MON_MON_N2_TXD_PRBS_ERR                               = 27,
        HSS_N2_MON_MON_N2_TXD_PRBS_SYNC                              = 28,
        HSS_N2_MON_MON_N2_TXE_PRBS_ERR                               = 29,
        HSS_N2_MON_MON_N2_TXE_PRBS_SYNC                              = 30,
        HSS_N2_MON_MON_N2_TXF_PRBS_ERR                               = 31,
        HSS_N2_MON_MON_N2_TXF_PRBS_SYNC                              = 32,
        HSS_N2_MON_MON_N2_TXG_PRBS_ERR                               = 33,
        HSS_N2_MON_MON_N2_TXG_PRBS_SYNC                              = 34,
        HSS_N2_MON_MON_N2_TXH_PRBS_ERR                               = 35,
        HSS_N2_MON_MON_N2_TXH_PRBS_SYNC                              = 36,

        HSS_N3_MON_MON_N3_HSS_EYE_DONE                               = 0,
        HSS_N3_MON_MON_N3_HSS_EYE_RESULT                             = 1,
        HSS_N3_MON_MON_N3_HSS_PLL_LOCK                               = 2,
        HSS_N3_MON_MON_N3_HSS_READY                                  = 3,
        HSS_N3_MON_MON_N3_HSS_RESET_OUT                              = 4,
        HSS_N3_MON_MON_N3_RXA_PRBS_ERR                               = 5,
        HSS_N3_MON_MON_N3_RXA_PRBS_SYNC                              = 6,
        HSS_N3_MON_MON_N3_RXB_PRBS_ERR                               = 7,
        HSS_N3_MON_MON_N3_RXB_PRBS_SYNC                              = 8,
        HSS_N3_MON_MON_N3_RXC_PRBS_ERR                               = 9,
        HSS_N3_MON_MON_N3_RXC_PRBS_SYNC                              = 10,
        HSS_N3_MON_MON_N3_RXD_PRBS_ERR                               = 11,
        HSS_N3_MON_MON_N3_RXD_PRBS_SYNC                              = 12,
        HSS_N3_MON_MON_N3_RXE_PRBS_ERR                               = 13,
        HSS_N3_MON_MON_N3_RXE_PRBS_SYNC                              = 14,
        HSS_N3_MON_MON_N3_RXF_PRBS_ERR                               = 15,
        HSS_N3_MON_MON_N3_RXF_PRBS_SYNC                              = 16,
        HSS_N3_MON_MON_N3_RXG_PRBS_ERR                               = 17,
        HSS_N3_MON_MON_N3_RXG_PRBS_SYNC                              = 18,
        HSS_N3_MON_MON_N3_RXH_PRBS_ERR                               = 19,
        HSS_N3_MON_MON_N3_RXH_PRBS_SYNC                              = 20,
        HSS_N3_MON_MON_N3_TXA_PRBS_ERR                               = 21,
        HSS_N3_MON_MON_N3_TXA_PRBS_SYNC                              = 22,
        HSS_N3_MON_MON_N3_TXB_PRBS_ERR                               = 23,
        HSS_N3_MON_MON_N3_TXB_PRBS_SYNC                              = 24,
        HSS_N3_MON_MON_N3_TXC_PRBS_ERR                               = 25,
        HSS_N3_MON_MON_N3_TXC_PRBS_SYNC                              = 26,
        HSS_N3_MON_MON_N3_TXD_PRBS_ERR                               = 27,
        HSS_N3_MON_MON_N3_TXD_PRBS_SYNC                              = 28,
        HSS_N3_MON_MON_N3_TXE_PRBS_ERR                               = 29,
        HSS_N3_MON_MON_N3_TXE_PRBS_SYNC                              = 30,
        HSS_N3_MON_MON_N3_TXF_PRBS_ERR                               = 31,
        HSS_N3_MON_MON_N3_TXF_PRBS_SYNC                              = 32,
        HSS_N3_MON_MON_N3_TXG_PRBS_ERR                               = 33,
        HSS_N3_MON_MON_N3_TXG_PRBS_SYNC                              = 34,
        HSS_N3_MON_MON_N3_TXH_PRBS_ERR                               = 35,
        HSS_N3_MON_MON_N3_TXH_PRBS_SYNC                              = 36,

        HSS_N4_MON_MON_N4_HSS_EYE_DONE                               = 0,
        HSS_N4_MON_MON_N4_HSS_EYE_RESULT                             = 1,
        HSS_N4_MON_MON_N4_HSS_PLL_LOCK                               = 2,
        HSS_N4_MON_MON_N4_HSS_READY                                  = 3,
        HSS_N4_MON_MON_N4_HSS_RESET_OUT                              = 4,
        HSS_N4_MON_MON_N4_RXA_PRBS_ERR                               = 5,
        HSS_N4_MON_MON_N4_RXA_PRBS_SYNC                              = 6,
        HSS_N4_MON_MON_N4_RXB_PRBS_ERR                               = 7,
        HSS_N4_MON_MON_N4_RXB_PRBS_SYNC                              = 8,
        HSS_N4_MON_MON_N4_RXC_PRBS_ERR                               = 9,
        HSS_N4_MON_MON_N4_RXC_PRBS_SYNC                              = 10,
        HSS_N4_MON_MON_N4_RXD_PRBS_ERR                               = 11,
        HSS_N4_MON_MON_N4_RXD_PRBS_SYNC                              = 12,
        HSS_N4_MON_MON_N4_RXE_PRBS_ERR                               = 13,
        HSS_N4_MON_MON_N4_RXE_PRBS_SYNC                              = 14,
        HSS_N4_MON_MON_N4_RXF_PRBS_ERR                               = 15,
        HSS_N4_MON_MON_N4_RXF_PRBS_SYNC                              = 16,
        HSS_N4_MON_MON_N4_RXG_PRBS_ERR                               = 17,
        HSS_N4_MON_MON_N4_RXG_PRBS_SYNC                              = 18,
        HSS_N4_MON_MON_N4_RXH_PRBS_ERR                               = 19,
        HSS_N4_MON_MON_N4_RXH_PRBS_SYNC                              = 20,
        HSS_N4_MON_MON_N4_TXA_PRBS_ERR                               = 21,
        HSS_N4_MON_MON_N4_TXA_PRBS_SYNC                              = 22,
        HSS_N4_MON_MON_N4_TXB_PRBS_ERR                               = 23,
        HSS_N4_MON_MON_N4_TXB_PRBS_SYNC                              = 24,
        HSS_N4_MON_MON_N4_TXC_PRBS_ERR                               = 25,
        HSS_N4_MON_MON_N4_TXC_PRBS_SYNC                              = 26,
        HSS_N4_MON_MON_N4_TXD_PRBS_ERR                               = 27,
        HSS_N4_MON_MON_N4_TXD_PRBS_SYNC                              = 28,
        HSS_N4_MON_MON_N4_TXE_PRBS_ERR                               = 29,
        HSS_N4_MON_MON_N4_TXE_PRBS_SYNC                              = 30,
        HSS_N4_MON_MON_N4_TXF_PRBS_ERR                               = 31,
        HSS_N4_MON_MON_N4_TXF_PRBS_SYNC                              = 32,
        HSS_N4_MON_MON_N4_TXG_PRBS_ERR                               = 33,
        HSS_N4_MON_MON_N4_TXG_PRBS_SYNC                              = 34,
        HSS_N4_MON_MON_N4_TXH_PRBS_ERR                               = 35,
        HSS_N4_MON_MON_N4_TXH_PRBS_SYNC                              = 36,

        HSS_N5_MON_MON_N5_HSS_EYE_DONE                               = 0,
        HSS_N5_MON_MON_N5_HSS_EYE_RESULT                             = 1,
        HSS_N5_MON_MON_N5_HSS_PLL_LOCK                               = 2,
        HSS_N5_MON_MON_N5_HSS_READY                                  = 3,
        HSS_N5_MON_MON_N5_HSS_RESET_OUT                              = 4,
        HSS_N5_MON_MON_N5_RXA_PRBS_ERR                               = 5,
        HSS_N5_MON_MON_N5_RXA_PRBS_SYNC                              = 6,
        HSS_N5_MON_MON_N5_RXB_PRBS_ERR                               = 7,
        HSS_N5_MON_MON_N5_RXB_PRBS_SYNC                              = 8,
        HSS_N5_MON_MON_N5_RXC_PRBS_ERR                               = 9,
        HSS_N5_MON_MON_N5_RXC_PRBS_SYNC                              = 10,
        HSS_N5_MON_MON_N5_RXD_PRBS_ERR                               = 11,
        HSS_N5_MON_MON_N5_RXD_PRBS_SYNC                              = 12,
        HSS_N5_MON_MON_N5_RXE_PRBS_ERR                               = 13,
        HSS_N5_MON_MON_N5_RXE_PRBS_SYNC                              = 14,
        HSS_N5_MON_MON_N5_RXF_PRBS_ERR                               = 15,
        HSS_N5_MON_MON_N5_RXF_PRBS_SYNC                              = 16,
        HSS_N5_MON_MON_N5_RXG_PRBS_ERR                               = 17,
        HSS_N5_MON_MON_N5_RXG_PRBS_SYNC                              = 18,
        HSS_N5_MON_MON_N5_RXH_PRBS_ERR                               = 19,
        HSS_N5_MON_MON_N5_RXH_PRBS_SYNC                              = 20,
        HSS_N5_MON_MON_N5_TXA_PRBS_ERR                               = 21,
        HSS_N5_MON_MON_N5_TXA_PRBS_SYNC                              = 22,
        HSS_N5_MON_MON_N5_TXB_PRBS_ERR                               = 23,
        HSS_N5_MON_MON_N5_TXB_PRBS_SYNC                              = 24,
        HSS_N5_MON_MON_N5_TXC_PRBS_ERR                               = 25,
        HSS_N5_MON_MON_N5_TXC_PRBS_SYNC                              = 26,
        HSS_N5_MON_MON_N5_TXD_PRBS_ERR                               = 27,
        HSS_N5_MON_MON_N5_TXD_PRBS_SYNC                              = 28,
        HSS_N5_MON_MON_N5_TXE_PRBS_ERR                               = 29,
        HSS_N5_MON_MON_N5_TXE_PRBS_SYNC                              = 30,
        HSS_N5_MON_MON_N5_TXF_PRBS_ERR                               = 31,
        HSS_N5_MON_MON_N5_TXF_PRBS_SYNC                              = 32,
        HSS_N5_MON_MON_N5_TXG_PRBS_ERR                               = 33,
        HSS_N5_MON_MON_N5_TXG_PRBS_SYNC                              = 34,
        HSS_N5_MON_MON_N5_TXH_PRBS_ERR                               = 35,
        HSS_N5_MON_MON_N5_TXH_PRBS_SYNC                              = 36,

        HSS_N0_CTL_CFG_N0_HSS_DIV_SEL                                = 0,
        HSS_N0_CTL_CFG_N0_HSS_EYE_ENABLE                             = 1,
        HSS_N0_CTL_CFG_N0_HSS_EYE_LINK_SEL                           = 2,
        HSS_N0_CTL_CFG_N0_HSS_EYE_MODE_SEL                           = 3,
        HSS_N0_CTL_CFG_N0_HSS_EYE_PAT_SEL                            = 4,
        HSS_N0_CTL_CFG_N0_HSS_EYE_PR_BUMP32                          = 5,
        HSS_N0_CTL_CFG_N0_HSS_EYE_PR_CENTER                          = 6,
        HSS_N0_CTL_CFG_N0_HSS_EYE_PR_DN                              = 7,
        HSS_N0_CTL_CFG_N0_HSS_EYE_PR_UP                              = 8,
        HSS_N0_CTL_CFG_N0_HSS_EYE_RESET                              = 9,
        HSS_N0_CTL_CFG_N0_HSS_PDWN_PLL                               = 10,
        HSS_N0_CTL_CFG_N0_HSS_PLL_BYP                                = 11,
        HSS_N0_CTL_CFG_N0_HSS_PRBS_EN                                = 12,
        HSS_N0_CTL_CFG_N0_HSS_REC_CAL                                = 13,
        HSS_N0_CTL_CFG_N0_HSS_REF_CLK_GT400                          = 14,
        HSS_N0_CTL_CFG_N0_HSS_RESET                                  = 15,
        HSS_N0_CTL_CFG_N0_HSS_RESYNC_CLK_IN                          = 16,
        HSS_N0_CTL_CFG_N0_RG                                         = 17,
        HSS_N0_CTL_CFG_N0_RXA_BYPASS                                 = 18,
        HSS_N0_CTL_CFG_N0_RXA_CDR_MODE                               = 19,
        HSS_N0_CTL_CFG_N0_RXA_DATA_LOOP                              = 20,
        HSS_N0_CTL_CFG_N0_RXA_DATA_SYNC                              = 21,
        HSS_N0_CTL_CFG_N0_RXA_EQ                                     = 22,
        HSS_N0_CTL_CFG_N0_RXA_PRBS                                   = 23,
        HSS_N0_CTL_CFG_N0_RXA_PRBS_EN                                = 24,
        HSS_N0_CTL_CFG_N0_RXA_PRBS_FRC_ERR                           = 25,
        HSS_N0_CTL_CFG_N0_RXA_PRBS_RST                               = 26,
        HSS_N0_CTL_CFG_N0_RXA_PRBS_WRAP                              = 27,
        HSS_N0_CTL_CFG_N0_RXA_PWR_DWN                                = 28,
        HSS_N0_CTL_CFG_N0_RXA_QRT_CLK_EN                             = 29,
        HSS_N0_CTL_CFG_N0_RXA_RATE                                   = 30,
        HSS_N0_CTL_CFG_N0_RXA_SIG_DET_EN                             = 31,
        HSS_N0_CTL_CFG_N0_RXA_SIG_LEV                                = 32,
        HSS_N0_CTL_CFG_N0_RXA_WIDTH                                  = 33,
        HSS_N0_CTL_CFG_N0_RXB_BYPASS                                 = 34,
        HSS_N0_CTL_CFG_N0_RXB_CDR_MODE                               = 35,
        HSS_N0_CTL_CFG_N0_RXB_DATA_LOOP                              = 36,
        HSS_N0_CTL_CFG_N0_RXB_DATA_SYNC                              = 37,
        HSS_N0_CTL_CFG_N0_RXB_EQ                                     = 38,
        HSS_N0_CTL_CFG_N0_RXB_PRBS                                   = 39,
        HSS_N0_CTL_CFG_N0_RXB_PRBS_EN                                = 40,
        HSS_N0_CTL_CFG_N0_RXB_PRBS_FRC_ERR                           = 41,
        HSS_N0_CTL_CFG_N0_RXB_PRBS_RST                               = 42,
        HSS_N0_CTL_CFG_N0_RXB_PRBS_WRAP                              = 43,
        HSS_N0_CTL_CFG_N0_RXB_PWR_DWN                                = 44,
        HSS_N0_CTL_CFG_N0_RXB_QRT_CLK_EN                             = 45,
        HSS_N0_CTL_CFG_N0_RXB_RATE                                   = 46,
        HSS_N0_CTL_CFG_N0_RXB_SIG_DET_EN                             = 47,
        HSS_N0_CTL_CFG_N0_RXB_SIG_LEV                                = 48,
        HSS_N0_CTL_CFG_N0_RXB_WIDTH                                  = 49,
        HSS_N0_CTL_CFG_N0_RXC_BYPASS                                 = 50,
        HSS_N0_CTL_CFG_N0_RXC_CDR_MODE                               = 51,
        HSS_N0_CTL_CFG_N0_RXC_DATA_LOOP                              = 52,
        HSS_N0_CTL_CFG_N0_RXC_DATA_SYNC                              = 53,
        HSS_N0_CTL_CFG_N0_RXC_EQ                                     = 54,
        HSS_N0_CTL_CFG_N0_RXC_PRBS                                   = 55,
        HSS_N0_CTL_CFG_N0_RXC_PRBS_EN                                = 56,
        HSS_N0_CTL_CFG_N0_RXC_PRBS_FRC_ERR                           = 57,
        HSS_N0_CTL_CFG_N0_RXC_PRBS_RST                               = 58,
        HSS_N0_CTL_CFG_N0_RXC_PRBS_WRAP                              = 59,
        HSS_N0_CTL_CFG_N0_RXC_PWR_DWN                                = 60,
        HSS_N0_CTL_CFG_N0_RXC_QRT_CLK_EN                             = 61,
        HSS_N0_CTL_CFG_N0_RXC_RATE                                   = 62,
        HSS_N0_CTL_CFG_N0_RXC_SIG_DET_EN                             = 63,
        HSS_N0_CTL_CFG_N0_RXC_SIG_LEV                                = 64,
        HSS_N0_CTL_CFG_N0_RXC_WIDTH                                  = 65,
        HSS_N0_CTL_CFG_N0_RXD_BYPASS                                 = 66,
        HSS_N0_CTL_CFG_N0_RXD_CDR_MODE                               = 67,
        HSS_N0_CTL_CFG_N0_RXD_DATA_LOOP                              = 68,
        HSS_N0_CTL_CFG_N0_RXD_DATA_SYNC                              = 69,
        HSS_N0_CTL_CFG_N0_RXD_EQ                                     = 70,
        HSS_N0_CTL_CFG_N0_RXD_PRBS                                   = 71,
        HSS_N0_CTL_CFG_N0_RXD_PRBS_EN                                = 72,
        HSS_N0_CTL_CFG_N0_RXD_PRBS_FRC_ERR                           = 73,
        HSS_N0_CTL_CFG_N0_RXD_PRBS_RST                               = 74,
        HSS_N0_CTL_CFG_N0_RXD_PRBS_WRAP                              = 75,
        HSS_N0_CTL_CFG_N0_RXD_PWR_DWN                                = 76,
        HSS_N0_CTL_CFG_N0_RXD_QRT_CLK_EN                             = 77,
        HSS_N0_CTL_CFG_N0_RXD_RATE                                   = 78,
        HSS_N0_CTL_CFG_N0_RXD_SIG_DET_EN                             = 79,
        HSS_N0_CTL_CFG_N0_RXD_SIG_LEV                                = 80,
        HSS_N0_CTL_CFG_N0_RXD_WIDTH                                  = 81,
        HSS_N0_CTL_CFG_N0_RXE_BYPASS                                 = 82,
        HSS_N0_CTL_CFG_N0_RXE_CDR_MODE                               = 83,
        HSS_N0_CTL_CFG_N0_RXE_DATA_LOOP                              = 84,
        HSS_N0_CTL_CFG_N0_RXE_DATA_SYNC                              = 85,
        HSS_N0_CTL_CFG_N0_RXE_EQ                                     = 86,
        HSS_N0_CTL_CFG_N0_RXE_PRBS                                   = 87,
        HSS_N0_CTL_CFG_N0_RXE_PRBS_EN                                = 88,
        HSS_N0_CTL_CFG_N0_RXE_PRBS_FRC_ERR                           = 89,
        HSS_N0_CTL_CFG_N0_RXE_PRBS_RST                               = 90,
        HSS_N0_CTL_CFG_N0_RXE_PRBS_WRAP                              = 91,
        HSS_N0_CTL_CFG_N0_RXE_PWR_DWN                                = 92,
        HSS_N0_CTL_CFG_N0_RXE_RATE                                   = 93,
        HSS_N0_CTL_CFG_N0_RXE_SIG_DET_EN                             = 94,
        HSS_N0_CTL_CFG_N0_RXE_SIG_LEV                                = 95,
        HSS_N0_CTL_CFG_N0_RXE_WIDTH                                  = 96,
        HSS_N0_CTL_CFG_N0_RXF_BYPASS                                 = 97,
        HSS_N0_CTL_CFG_N0_RXF_CDR_MODE                               = 98,
        HSS_N0_CTL_CFG_N0_RXF_DATA_LOOP                              = 99,
        HSS_N0_CTL_CFG_N0_RXF_DATA_SYNC                              = 100,
        HSS_N0_CTL_CFG_N0_RXF_EQ                                     = 101,
        HSS_N0_CTL_CFG_N0_RXF_PRBS                                   = 102,
        HSS_N0_CTL_CFG_N0_RXF_PRBS_EN                                = 103,
        HSS_N0_CTL_CFG_N0_RXF_PRBS_FRC_ERR                           = 104,
        HSS_N0_CTL_CFG_N0_RXF_PRBS_RST                               = 105,
        HSS_N0_CTL_CFG_N0_RXF_PRBS_WRAP                              = 106,
        HSS_N0_CTL_CFG_N0_RXF_PWR_DWN                                = 107,
        HSS_N0_CTL_CFG_N0_RXF_RATE                                   = 108,
        HSS_N0_CTL_CFG_N0_RXF_SIG_DET_EN                             = 109,
        HSS_N0_CTL_CFG_N0_RXF_SIG_LEV                                = 110,
        HSS_N0_CTL_CFG_N0_RXF_WIDTH                                  = 111,
        HSS_N0_CTL_CFG_N0_RXG_BYPASS                                 = 112,
        HSS_N0_CTL_CFG_N0_RXG_CDR_MODE                               = 113,
        HSS_N0_CTL_CFG_N0_RXG_DATA_LOOP                              = 114,
        HSS_N0_CTL_CFG_N0_RXG_DATA_SYNC                              = 115,
        HSS_N0_CTL_CFG_N0_RXG_EQ                                     = 116,
        HSS_N0_CTL_CFG_N0_RXG_PRBS                                   = 117,
        HSS_N0_CTL_CFG_N0_RXG_PRBS_EN                                = 118,
        HSS_N0_CTL_CFG_N0_RXG_PRBS_FRC_ERR                           = 119,
        HSS_N0_CTL_CFG_N0_RXG_PRBS_RST                               = 120,
        HSS_N0_CTL_CFG_N0_RXG_PRBS_WRAP                              = 121,
        HSS_N0_CTL_CFG_N0_RXG_PWR_DWN                                = 122,
        HSS_N0_CTL_CFG_N0_RXG_RATE                                   = 123,
        HSS_N0_CTL_CFG_N0_RXG_SIG_DET_EN                             = 124,
        HSS_N0_CTL_CFG_N0_RXG_SIG_LEV                                = 125,
        HSS_N0_CTL_CFG_N0_RXG_WIDTH                                  = 126,
        HSS_N0_CTL_CFG_N0_RXH_BYPASS                                 = 127,
        HSS_N0_CTL_CFG_N0_RXH_CDR_MODE                               = 128,
        HSS_N0_CTL_CFG_N0_RXH_DATA_LOOP                              = 129,
        HSS_N0_CTL_CFG_N0_RXH_DATA_SYNC                              = 130,
        HSS_N0_CTL_CFG_N0_RXH_EQ                                     = 131,
        HSS_N0_CTL_CFG_N0_RXH_PRBS                                   = 132,
        HSS_N0_CTL_CFG_N0_RXH_PRBS_EN                                = 133,
        HSS_N0_CTL_CFG_N0_RXH_PRBS_FRC_ERR                           = 134,
        HSS_N0_CTL_CFG_N0_RXH_PRBS_RST                               = 135,
        HSS_N0_CTL_CFG_N0_RXH_PRBS_WRAP                              = 136,
        HSS_N0_CTL_CFG_N0_RXH_PWR_DWN                                = 137,
        HSS_N0_CTL_CFG_N0_RXH_RATE                                   = 138,
        HSS_N0_CTL_CFG_N0_RXH_SIG_DET_EN                             = 139,
        HSS_N0_CTL_CFG_N0_RXH_SIG_LEV                                = 140,
        HSS_N0_CTL_CFG_N0_RXH_WIDTH                                  = 141,
        HSS_N0_CTL_CFG_N0_TXA_BYPASS                                 = 142,
        HSS_N0_CTL_CFG_N0_TXA_BYP_DATA                               = 143,
        HSS_N0_CTL_CFG_N0_TXA_COEF                                   = 144,
        HSS_N0_CTL_CFG_N0_TXA_DRV_AMPL                               = 145,
        HSS_N0_CTL_CFG_N0_TXA_DRV_SLEW                               = 146,
        HSS_N0_CTL_CFG_N0_TXA_PRBS                                   = 147,
        HSS_N0_CTL_CFG_N0_TXA_PRBS_EN                                = 148,
        HSS_N0_CTL_CFG_N0_TXA_PRBS_FRC_ERR                           = 149,
        HSS_N0_CTL_CFG_N0_TXA_PRBS_RST                               = 150,
        HSS_N0_CTL_CFG_N0_TXA_PWR_DWN                                = 151,
        HSS_N0_CTL_CFG_N0_TXA_RATE                                   = 152,
        HSS_N0_CTL_CFG_N0_TXA_TS                                     = 153,
        HSS_N0_CTL_CFG_N0_TXA_WIDTH                                  = 154,
        HSS_N0_CTL_CFG_N0_TXB_BYPASS                                 = 155,
        HSS_N0_CTL_CFG_N0_TXB_BYP_DATA                               = 156,
        HSS_N0_CTL_CFG_N0_TXB_COEF                                   = 157,
        HSS_N0_CTL_CFG_N0_TXB_DRV_AMPL                               = 158,
        HSS_N0_CTL_CFG_N0_TXB_DRV_SLEW                               = 159,
        HSS_N0_CTL_CFG_N0_TXB_PRBS                                   = 160,
        HSS_N0_CTL_CFG_N0_TXB_PRBS_EN                                = 161,
        HSS_N0_CTL_CFG_N0_TXB_PRBS_FRC_ERR                           = 162,
        HSS_N0_CTL_CFG_N0_TXB_PRBS_RST                               = 163,
        HSS_N0_CTL_CFG_N0_TXB_PWR_DWN                                = 164,
        HSS_N0_CTL_CFG_N0_TXB_RATE                                   = 165,
        HSS_N0_CTL_CFG_N0_TXB_TS                                     = 166,
        HSS_N0_CTL_CFG_N0_TXB_WIDTH                                  = 167,
        HSS_N0_CTL_CFG_N0_TXC_BYPASS                                 = 168,
        HSS_N0_CTL_CFG_N0_TXC_BYP_DATA                               = 169,
        HSS_N0_CTL_CFG_N0_TXC_COEF                                   = 170,
        HSS_N0_CTL_CFG_N0_TXC_DRV_AMPL                               = 171,
        HSS_N0_CTL_CFG_N0_TXC_DRV_SLEW                               = 172,
        HSS_N0_CTL_CFG_N0_TXC_PRBS                                   = 173,
        HSS_N0_CTL_CFG_N0_TXC_PRBS_EN                                = 174,
        HSS_N0_CTL_CFG_N0_TXC_PRBS_FRC_ERR                           = 175,
        HSS_N0_CTL_CFG_N0_TXC_PRBS_RST                               = 176,
        HSS_N0_CTL_CFG_N0_TXC_PWR_DWN                                = 177,
        HSS_N0_CTL_CFG_N0_TXC_RATE                                   = 178,
        HSS_N0_CTL_CFG_N0_TXC_TS                                     = 179,
        HSS_N0_CTL_CFG_N0_TXC_WIDTH                                  = 180,
        HSS_N0_CTL_CFG_N0_TXD_BYPASS                                 = 181,
        HSS_N0_CTL_CFG_N0_TXD_BYP_DATA                               = 182,
        HSS_N0_CTL_CFG_N0_TXD_COEF                                   = 183,
        HSS_N0_CTL_CFG_N0_TXD_DRV_AMPL                               = 184,
        HSS_N0_CTL_CFG_N0_TXD_DRV_SLEW                               = 185,
        HSS_N0_CTL_CFG_N0_TXD_PRBS                                   = 186,
        HSS_N0_CTL_CFG_N0_TXD_PRBS_EN                                = 187,
        HSS_N0_CTL_CFG_N0_TXD_PRBS_FRC_ERR                           = 188,
        HSS_N0_CTL_CFG_N0_TXD_PRBS_RST                               = 189,
        HSS_N0_CTL_CFG_N0_TXD_PWR_DWN                                = 190,
        HSS_N0_CTL_CFG_N0_TXD_RATE                                   = 191,
        HSS_N0_CTL_CFG_N0_TXD_TS                                     = 192,
        HSS_N0_CTL_CFG_N0_TXD_WIDTH                                  = 193,
        HSS_N0_CTL_CFG_N0_TXE_BYPASS                                 = 194,
        HSS_N0_CTL_CFG_N0_TXE_BYP_DATA                               = 195,
        HSS_N0_CTL_CFG_N0_TXE_COEF                                   = 196,
        HSS_N0_CTL_CFG_N0_TXE_DRV_AMPL                               = 197,
        HSS_N0_CTL_CFG_N0_TXE_DRV_SLEW                               = 198,
        HSS_N0_CTL_CFG_N0_TXE_PRBS                                   = 199,
        HSS_N0_CTL_CFG_N0_TXE_PRBS_EN                                = 200,
        HSS_N0_CTL_CFG_N0_TXE_PRBS_FRC_ERR                           = 201,
        HSS_N0_CTL_CFG_N0_TXE_PRBS_RST                               = 202,
        HSS_N0_CTL_CFG_N0_TXE_PWR_DWN                                = 203,
        HSS_N0_CTL_CFG_N0_TXE_RATE                                   = 204,
        HSS_N0_CTL_CFG_N0_TXE_TS                                     = 205,
        HSS_N0_CTL_CFG_N0_TXE_WIDTH                                  = 206,
        HSS_N0_CTL_CFG_N0_TXF_BYPASS                                 = 207,
        HSS_N0_CTL_CFG_N0_TXF_BYP_DATA                               = 208,
        HSS_N0_CTL_CFG_N0_TXF_COEF                                   = 209,
        HSS_N0_CTL_CFG_N0_TXF_DRV_AMPL                               = 210,
        HSS_N0_CTL_CFG_N0_TXF_DRV_SLEW                               = 211,
        HSS_N0_CTL_CFG_N0_TXF_PRBS                                   = 212,
        HSS_N0_CTL_CFG_N0_TXF_PRBS_EN                                = 213,
        HSS_N0_CTL_CFG_N0_TXF_PRBS_FRC_ERR                           = 214,
        HSS_N0_CTL_CFG_N0_TXF_PRBS_RST                               = 215,
        HSS_N0_CTL_CFG_N0_TXF_PWR_DWN                                = 216,
        HSS_N0_CTL_CFG_N0_TXF_RATE                                   = 217,
        HSS_N0_CTL_CFG_N0_TXF_TS                                     = 218,
        HSS_N0_CTL_CFG_N0_TXF_WIDTH                                  = 219,
        HSS_N0_CTL_CFG_N0_TXG_BYPASS                                 = 220,
        HSS_N0_CTL_CFG_N0_TXG_BYP_DATA                               = 221,
        HSS_N0_CTL_CFG_N0_TXG_COEF                                   = 222,
        HSS_N0_CTL_CFG_N0_TXG_DRV_AMPL                               = 223,
        HSS_N0_CTL_CFG_N0_TXG_DRV_SLEW                               = 224,
        HSS_N0_CTL_CFG_N0_TXG_PRBS                                   = 225,
        HSS_N0_CTL_CFG_N0_TXG_PRBS_EN                                = 226,
        HSS_N0_CTL_CFG_N0_TXG_PRBS_FRC_ERR                           = 227,
        HSS_N0_CTL_CFG_N0_TXG_PRBS_RST                               = 228,
        HSS_N0_CTL_CFG_N0_TXG_PWR_DWN                                = 229,
        HSS_N0_CTL_CFG_N0_TXG_RATE                                   = 230,
        HSS_N0_CTL_CFG_N0_TXG_TS                                     = 231,
        HSS_N0_CTL_CFG_N0_TXG_WIDTH                                  = 232,
        HSS_N0_CTL_CFG_N0_TXH_BYPASS                                 = 233,
        HSS_N0_CTL_CFG_N0_TXH_BYP_DATA                               = 234,
        HSS_N0_CTL_CFG_N0_TXH_COEF                                   = 235,
        HSS_N0_CTL_CFG_N0_TXH_DRV_AMPL                               = 236,
        HSS_N0_CTL_CFG_N0_TXH_DRV_SLEW                               = 237,
        HSS_N0_CTL_CFG_N0_TXH_PRBS                                   = 238,
        HSS_N0_CTL_CFG_N0_TXH_PRBS_EN                                = 239,
        HSS_N0_CTL_CFG_N0_TXH_PRBS_FRC_ERR                           = 240,
        HSS_N0_CTL_CFG_N0_TXH_PRBS_RST                               = 241,
        HSS_N0_CTL_CFG_N0_TXH_PWR_DWN                                = 242,
        HSS_N0_CTL_CFG_N0_TXH_RATE                                   = 243,
        HSS_N0_CTL_CFG_N0_TXH_TS                                     = 244,
        HSS_N0_CTL_CFG_N0_TXH_WIDTH                                  = 245,

        HSS_N1_CTL_CFG_N1_HSS_DIV_SEL                                = 0,
        HSS_N1_CTL_CFG_N1_HSS_EYE_ENABLE                             = 1,
        HSS_N1_CTL_CFG_N1_HSS_EYE_LINK_SEL                           = 2,
        HSS_N1_CTL_CFG_N1_HSS_EYE_MODE_SEL                           = 3,
        HSS_N1_CTL_CFG_N1_HSS_EYE_PAT_SEL                            = 4,
        HSS_N1_CTL_CFG_N1_HSS_EYE_PR_BUMP32                          = 5,
        HSS_N1_CTL_CFG_N1_HSS_EYE_PR_CENTER                          = 6,
        HSS_N1_CTL_CFG_N1_HSS_EYE_PR_DN                              = 7,
        HSS_N1_CTL_CFG_N1_HSS_EYE_PR_UP                              = 8,
        HSS_N1_CTL_CFG_N1_HSS_EYE_RESET                              = 9,
        HSS_N1_CTL_CFG_N1_HSS_PDWN_PLL                               = 10,
        HSS_N1_CTL_CFG_N1_HSS_PLL_BYP                                = 11,
        HSS_N1_CTL_CFG_N1_HSS_PRBS_EN                                = 12,
        HSS_N1_CTL_CFG_N1_HSS_REC_CAL                                = 13,
        HSS_N1_CTL_CFG_N1_HSS_REF_CLK_GT400                          = 14,
        HSS_N1_CTL_CFG_N1_HSS_RESET                                  = 15,
        HSS_N1_CTL_CFG_N1_HSS_RESYNC_CLK_IN                          = 16,
        HSS_N1_CTL_CFG_N1_RG                                         = 17,
        HSS_N1_CTL_CFG_N1_RXA_BYPASS                                 = 18,
        HSS_N1_CTL_CFG_N1_RXA_CDR_MODE                               = 19,
        HSS_N1_CTL_CFG_N1_RXA_DATA_LOOP                              = 20,
        HSS_N1_CTL_CFG_N1_RXA_DATA_SYNC                              = 21,
        HSS_N1_CTL_CFG_N1_RXA_EQ                                     = 22,
        HSS_N1_CTL_CFG_N1_RXA_PRBS                                   = 23,
        HSS_N1_CTL_CFG_N1_RXA_PRBS_EN                                = 24,
        HSS_N1_CTL_CFG_N1_RXA_PRBS_FRC_ERR                           = 25,
        HSS_N1_CTL_CFG_N1_RXA_PRBS_RST                               = 26,
        HSS_N1_CTL_CFG_N1_RXA_PRBS_WRAP                              = 27,
        HSS_N1_CTL_CFG_N1_RXA_PWR_DWN                                = 28,
        HSS_N1_CTL_CFG_N1_RXA_QRT_CLK_EN                             = 29,
        HSS_N1_CTL_CFG_N1_RXA_RATE                                   = 30,
        HSS_N1_CTL_CFG_N1_RXA_SIG_DET_EN                             = 31,
        HSS_N1_CTL_CFG_N1_RXA_SIG_LEV                                = 32,
        HSS_N1_CTL_CFG_N1_RXA_WIDTH                                  = 33,
        HSS_N1_CTL_CFG_N1_RXB_BYPASS                                 = 34,
        HSS_N1_CTL_CFG_N1_RXB_CDR_MODE                               = 35,
        HSS_N1_CTL_CFG_N1_RXB_DATA_LOOP                              = 36,
        HSS_N1_CTL_CFG_N1_RXB_DATA_SYNC                              = 37,
        HSS_N1_CTL_CFG_N1_RXB_EQ                                     = 38,
        HSS_N1_CTL_CFG_N1_RXB_PRBS                                   = 39,
        HSS_N1_CTL_CFG_N1_RXB_PRBS_EN                                = 40,
        HSS_N1_CTL_CFG_N1_RXB_PRBS_FRC_ERR                           = 41,
        HSS_N1_CTL_CFG_N1_RXB_PRBS_RST                               = 42,
        HSS_N1_CTL_CFG_N1_RXB_PRBS_WRAP                              = 43,
        HSS_N1_CTL_CFG_N1_RXB_PWR_DWN                                = 44,
        HSS_N1_CTL_CFG_N1_RXB_QRT_CLK_EN                             = 45,
        HSS_N1_CTL_CFG_N1_RXB_RATE                                   = 46,
        HSS_N1_CTL_CFG_N1_RXB_SIG_DET_EN                             = 47,
        HSS_N1_CTL_CFG_N1_RXB_SIG_LEV                                = 48,
        HSS_N1_CTL_CFG_N1_RXB_WIDTH                                  = 49,
        HSS_N1_CTL_CFG_N1_RXC_BYPASS                                 = 50,
        HSS_N1_CTL_CFG_N1_RXC_CDR_MODE                               = 51,
        HSS_N1_CTL_CFG_N1_RXC_DATA_LOOP                              = 52,
        HSS_N1_CTL_CFG_N1_RXC_DATA_SYNC                              = 53,
        HSS_N1_CTL_CFG_N1_RXC_EQ                                     = 54,
        HSS_N1_CTL_CFG_N1_RXC_PRBS                                   = 55,
        HSS_N1_CTL_CFG_N1_RXC_PRBS_EN                                = 56,
        HSS_N1_CTL_CFG_N1_RXC_PRBS_FRC_ERR                           = 57,
        HSS_N1_CTL_CFG_N1_RXC_PRBS_RST                               = 58,
        HSS_N1_CTL_CFG_N1_RXC_PRBS_WRAP                              = 59,
        HSS_N1_CTL_CFG_N1_RXC_PWR_DWN                                = 60,
        HSS_N1_CTL_CFG_N1_RXC_QRT_CLK_EN                             = 61,
        HSS_N1_CTL_CFG_N1_RXC_RATE                                   = 62,
        HSS_N1_CTL_CFG_N1_RXC_SIG_DET_EN                             = 63,
        HSS_N1_CTL_CFG_N1_RXC_SIG_LEV                                = 64,
        HSS_N1_CTL_CFG_N1_RXC_WIDTH                                  = 65,
        HSS_N1_CTL_CFG_N1_RXD_BYPASS                                 = 66,
        HSS_N1_CTL_CFG_N1_RXD_CDR_MODE                               = 67,
        HSS_N1_CTL_CFG_N1_RXD_DATA_LOOP                              = 68,
        HSS_N1_CTL_CFG_N1_RXD_DATA_SYNC                              = 69,
        HSS_N1_CTL_CFG_N1_RXD_EQ                                     = 70,
        HSS_N1_CTL_CFG_N1_RXD_PRBS                                   = 71,
        HSS_N1_CTL_CFG_N1_RXD_PRBS_EN                                = 72,
        HSS_N1_CTL_CFG_N1_RXD_PRBS_FRC_ERR                           = 73,
        HSS_N1_CTL_CFG_N1_RXD_PRBS_RST                               = 74,
        HSS_N1_CTL_CFG_N1_RXD_PRBS_WRAP                              = 75,
        HSS_N1_CTL_CFG_N1_RXD_PWR_DWN                                = 76,
        HSS_N1_CTL_CFG_N1_RXD_QRT_CLK_EN                             = 77,
        HSS_N1_CTL_CFG_N1_RXD_RATE                                   = 78,
        HSS_N1_CTL_CFG_N1_RXD_SIG_DET_EN                             = 79,
        HSS_N1_CTL_CFG_N1_RXD_SIG_LEV                                = 80,
        HSS_N1_CTL_CFG_N1_RXD_WIDTH                                  = 81,
        HSS_N1_CTL_CFG_N1_RXE_BYPASS                                 = 82,
        HSS_N1_CTL_CFG_N1_RXE_CDR_MODE                               = 83,
        HSS_N1_CTL_CFG_N1_RXE_DATA_LOOP                              = 84,
        HSS_N1_CTL_CFG_N1_RXE_DATA_SYNC                              = 85,
        HSS_N1_CTL_CFG_N1_RXE_EQ                                     = 86,
        HSS_N1_CTL_CFG_N1_RXE_PRBS                                   = 87,
        HSS_N1_CTL_CFG_N1_RXE_PRBS_EN                                = 88,
        HSS_N1_CTL_CFG_N1_RXE_PRBS_FRC_ERR                           = 89,
        HSS_N1_CTL_CFG_N1_RXE_PRBS_RST                               = 90,
        HSS_N1_CTL_CFG_N1_RXE_PRBS_WRAP                              = 91,
        HSS_N1_CTL_CFG_N1_RXE_PWR_DWN                                = 92,
        HSS_N1_CTL_CFG_N1_RXE_RATE                                   = 93,
        HSS_N1_CTL_CFG_N1_RXE_SIG_DET_EN                             = 94,
        HSS_N1_CTL_CFG_N1_RXE_SIG_LEV                                = 95,
        HSS_N1_CTL_CFG_N1_RXE_WIDTH                                  = 96,
        HSS_N1_CTL_CFG_N1_RXF_BYPASS                                 = 97,
        HSS_N1_CTL_CFG_N1_RXF_CDR_MODE                               = 98,
        HSS_N1_CTL_CFG_N1_RXF_DATA_LOOP                              = 99,
        HSS_N1_CTL_CFG_N1_RXF_DATA_SYNC                              = 100,
        HSS_N1_CTL_CFG_N1_RXF_EQ                                     = 101,
        HSS_N1_CTL_CFG_N1_RXF_PRBS                                   = 102,
        HSS_N1_CTL_CFG_N1_RXF_PRBS_EN                                = 103,
        HSS_N1_CTL_CFG_N1_RXF_PRBS_FRC_ERR                           = 104,
        HSS_N1_CTL_CFG_N1_RXF_PRBS_RST                               = 105,
        HSS_N1_CTL_CFG_N1_RXF_PRBS_WRAP                              = 106,
        HSS_N1_CTL_CFG_N1_RXF_PWR_DWN                                = 107,
        HSS_N1_CTL_CFG_N1_RXF_RATE                                   = 108,
        HSS_N1_CTL_CFG_N1_RXF_SIG_DET_EN                             = 109,
        HSS_N1_CTL_CFG_N1_RXF_SIG_LEV                                = 110,
        HSS_N1_CTL_CFG_N1_RXF_WIDTH                                  = 111,
        HSS_N1_CTL_CFG_N1_RXG_BYPASS                                 = 112,
        HSS_N1_CTL_CFG_N1_RXG_CDR_MODE                               = 113,
        HSS_N1_CTL_CFG_N1_RXG_DATA_LOOP                              = 114,
        HSS_N1_CTL_CFG_N1_RXG_DATA_SYNC                              = 115,
        HSS_N1_CTL_CFG_N1_RXG_EQ                                     = 116,
        HSS_N1_CTL_CFG_N1_RXG_PRBS                                   = 117,
        HSS_N1_CTL_CFG_N1_RXG_PRBS_EN                                = 118,
        HSS_N1_CTL_CFG_N1_RXG_PRBS_FRC_ERR                           = 119,
        HSS_N1_CTL_CFG_N1_RXG_PRBS_RST                               = 120,
        HSS_N1_CTL_CFG_N1_RXG_PRBS_WRAP                              = 121,
        HSS_N1_CTL_CFG_N1_RXG_PWR_DWN                                = 122,
        HSS_N1_CTL_CFG_N1_RXG_RATE                                   = 123,
        HSS_N1_CTL_CFG_N1_RXG_SIG_DET_EN                             = 124,
        HSS_N1_CTL_CFG_N1_RXG_SIG_LEV                                = 125,
        HSS_N1_CTL_CFG_N1_RXG_WIDTH                                  = 126,
        HSS_N1_CTL_CFG_N1_RXH_BYPASS                                 = 127,
        HSS_N1_CTL_CFG_N1_RXH_CDR_MODE                               = 128,
        HSS_N1_CTL_CFG_N1_RXH_DATA_LOOP                              = 129,
        HSS_N1_CTL_CFG_N1_RXH_DATA_SYNC                              = 130,
        HSS_N1_CTL_CFG_N1_RXH_EQ                                     = 131,
        HSS_N1_CTL_CFG_N1_RXH_PRBS                                   = 132,
        HSS_N1_CTL_CFG_N1_RXH_PRBS_EN                                = 133,
        HSS_N1_CTL_CFG_N1_RXH_PRBS_FRC_ERR                           = 134,
        HSS_N1_CTL_CFG_N1_RXH_PRBS_RST                               = 135,
        HSS_N1_CTL_CFG_N1_RXH_PRBS_WRAP                              = 136,
        HSS_N1_CTL_CFG_N1_RXH_PWR_DWN                                = 137,
        HSS_N1_CTL_CFG_N1_RXH_RATE                                   = 138,
        HSS_N1_CTL_CFG_N1_RXH_SIG_DET_EN                             = 139,
        HSS_N1_CTL_CFG_N1_RXH_SIG_LEV                                = 140,
        HSS_N1_CTL_CFG_N1_RXH_WIDTH                                  = 141,
        HSS_N1_CTL_CFG_N1_TXA_BYPASS                                 = 142,
        HSS_N1_CTL_CFG_N1_TXA_BYP_DATA                               = 143,
        HSS_N1_CTL_CFG_N1_TXA_COEF                                   = 144,
        HSS_N1_CTL_CFG_N1_TXA_DRV_AMPL                               = 145,
        HSS_N1_CTL_CFG_N1_TXA_DRV_SLEW                               = 146,
        HSS_N1_CTL_CFG_N1_TXA_PRBS                                   = 147,
        HSS_N1_CTL_CFG_N1_TXA_PRBS_EN                                = 148,
        HSS_N1_CTL_CFG_N1_TXA_PRBS_FRC_ERR                           = 149,
        HSS_N1_CTL_CFG_N1_TXA_PRBS_RST                               = 150,
        HSS_N1_CTL_CFG_N1_TXA_PWR_DWN                                = 151,
        HSS_N1_CTL_CFG_N1_TXA_RATE                                   = 152,
        HSS_N1_CTL_CFG_N1_TXA_TS                                     = 153,
        HSS_N1_CTL_CFG_N1_TXA_WIDTH                                  = 154,
        HSS_N1_CTL_CFG_N1_TXB_BYPASS                                 = 155,
        HSS_N1_CTL_CFG_N1_TXB_BYP_DATA                               = 156,
        HSS_N1_CTL_CFG_N1_TXB_COEF                                   = 157,
        HSS_N1_CTL_CFG_N1_TXB_DRV_AMPL                               = 158,
        HSS_N1_CTL_CFG_N1_TXB_DRV_SLEW                               = 159,
        HSS_N1_CTL_CFG_N1_TXB_PRBS                                   = 160,
        HSS_N1_CTL_CFG_N1_TXB_PRBS_EN                                = 161,
        HSS_N1_CTL_CFG_N1_TXB_PRBS_FRC_ERR                           = 162,
        HSS_N1_CTL_CFG_N1_TXB_PRBS_RST                               = 163,
        HSS_N1_CTL_CFG_N1_TXB_PWR_DWN                                = 164,
        HSS_N1_CTL_CFG_N1_TXB_RATE                                   = 165,
        HSS_N1_CTL_CFG_N1_TXB_TS                                     = 166,
        HSS_N1_CTL_CFG_N1_TXB_WIDTH                                  = 167,
        HSS_N1_CTL_CFG_N1_TXC_BYPASS                                 = 168,
        HSS_N1_CTL_CFG_N1_TXC_BYP_DATA                               = 169,
        HSS_N1_CTL_CFG_N1_TXC_COEF                                   = 170,
        HSS_N1_CTL_CFG_N1_TXC_DRV_AMPL                               = 171,
        HSS_N1_CTL_CFG_N1_TXC_DRV_SLEW                               = 172,
        HSS_N1_CTL_CFG_N1_TXC_PRBS                                   = 173,
        HSS_N1_CTL_CFG_N1_TXC_PRBS_EN                                = 174,
        HSS_N1_CTL_CFG_N1_TXC_PRBS_FRC_ERR                           = 175,
        HSS_N1_CTL_CFG_N1_TXC_PRBS_RST                               = 176,
        HSS_N1_CTL_CFG_N1_TXC_PWR_DWN                                = 177,
        HSS_N1_CTL_CFG_N1_TXC_RATE                                   = 178,
        HSS_N1_CTL_CFG_N1_TXC_TS                                     = 179,
        HSS_N1_CTL_CFG_N1_TXC_WIDTH                                  = 180,
        HSS_N1_CTL_CFG_N1_TXD_BYPASS                                 = 181,
        HSS_N1_CTL_CFG_N1_TXD_BYP_DATA                               = 182,
        HSS_N1_CTL_CFG_N1_TXD_COEF                                   = 183,
        HSS_N1_CTL_CFG_N1_TXD_DRV_AMPL                               = 184,
        HSS_N1_CTL_CFG_N1_TXD_DRV_SLEW                               = 185,
        HSS_N1_CTL_CFG_N1_TXD_PRBS                                   = 186,
        HSS_N1_CTL_CFG_N1_TXD_PRBS_EN                                = 187,
        HSS_N1_CTL_CFG_N1_TXD_PRBS_FRC_ERR                           = 188,
        HSS_N1_CTL_CFG_N1_TXD_PRBS_RST                               = 189,
        HSS_N1_CTL_CFG_N1_TXD_PWR_DWN                                = 190,
        HSS_N1_CTL_CFG_N1_TXD_RATE                                   = 191,
        HSS_N1_CTL_CFG_N1_TXD_TS                                     = 192,
        HSS_N1_CTL_CFG_N1_TXD_WIDTH                                  = 193,
        HSS_N1_CTL_CFG_N1_TXE_BYPASS                                 = 194,
        HSS_N1_CTL_CFG_N1_TXE_BYP_DATA                               = 195,
        HSS_N1_CTL_CFG_N1_TXE_COEF                                   = 196,
        HSS_N1_CTL_CFG_N1_TXE_DRV_AMPL                               = 197,
        HSS_N1_CTL_CFG_N1_TXE_DRV_SLEW                               = 198,
        HSS_N1_CTL_CFG_N1_TXE_PRBS                                   = 199,
        HSS_N1_CTL_CFG_N1_TXE_PRBS_EN                                = 200,
        HSS_N1_CTL_CFG_N1_TXE_PRBS_FRC_ERR                           = 201,
        HSS_N1_CTL_CFG_N1_TXE_PRBS_RST                               = 202,
        HSS_N1_CTL_CFG_N1_TXE_PWR_DWN                                = 203,
        HSS_N1_CTL_CFG_N1_TXE_RATE                                   = 204,
        HSS_N1_CTL_CFG_N1_TXE_TS                                     = 205,
        HSS_N1_CTL_CFG_N1_TXE_WIDTH                                  = 206,
        HSS_N1_CTL_CFG_N1_TXF_BYPASS                                 = 207,
        HSS_N1_CTL_CFG_N1_TXF_BYP_DATA                               = 208,
        HSS_N1_CTL_CFG_N1_TXF_COEF                                   = 209,
        HSS_N1_CTL_CFG_N1_TXF_DRV_AMPL                               = 210,
        HSS_N1_CTL_CFG_N1_TXF_DRV_SLEW                               = 211,
        HSS_N1_CTL_CFG_N1_TXF_PRBS                                   = 212,
        HSS_N1_CTL_CFG_N1_TXF_PRBS_EN                                = 213,
        HSS_N1_CTL_CFG_N1_TXF_PRBS_FRC_ERR                           = 214,
        HSS_N1_CTL_CFG_N1_TXF_PRBS_RST                               = 215,
        HSS_N1_CTL_CFG_N1_TXF_PWR_DWN                                = 216,
        HSS_N1_CTL_CFG_N1_TXF_RATE                                   = 217,
        HSS_N1_CTL_CFG_N1_TXF_TS                                     = 218,
        HSS_N1_CTL_CFG_N1_TXF_WIDTH                                  = 219,
        HSS_N1_CTL_CFG_N1_TXG_BYPASS                                 = 220,
        HSS_N1_CTL_CFG_N1_TXG_BYP_DATA                               = 221,
        HSS_N1_CTL_CFG_N1_TXG_COEF                                   = 222,
        HSS_N1_CTL_CFG_N1_TXG_DRV_AMPL                               = 223,
        HSS_N1_CTL_CFG_N1_TXG_DRV_SLEW                               = 224,
        HSS_N1_CTL_CFG_N1_TXG_PRBS                                   = 225,
        HSS_N1_CTL_CFG_N1_TXG_PRBS_EN                                = 226,
        HSS_N1_CTL_CFG_N1_TXG_PRBS_FRC_ERR                           = 227,
        HSS_N1_CTL_CFG_N1_TXG_PRBS_RST                               = 228,
        HSS_N1_CTL_CFG_N1_TXG_PWR_DWN                                = 229,
        HSS_N1_CTL_CFG_N1_TXG_RATE                                   = 230,
        HSS_N1_CTL_CFG_N1_TXG_TS                                     = 231,
        HSS_N1_CTL_CFG_N1_TXG_WIDTH                                  = 232,
        HSS_N1_CTL_CFG_N1_TXH_BYPASS                                 = 233,
        HSS_N1_CTL_CFG_N1_TXH_BYP_DATA                               = 234,
        HSS_N1_CTL_CFG_N1_TXH_COEF                                   = 235,
        HSS_N1_CTL_CFG_N1_TXH_DRV_AMPL                               = 236,
        HSS_N1_CTL_CFG_N1_TXH_DRV_SLEW                               = 237,
        HSS_N1_CTL_CFG_N1_TXH_PRBS                                   = 238,
        HSS_N1_CTL_CFG_N1_TXH_PRBS_EN                                = 239,
        HSS_N1_CTL_CFG_N1_TXH_PRBS_FRC_ERR                           = 240,
        HSS_N1_CTL_CFG_N1_TXH_PRBS_RST                               = 241,
        HSS_N1_CTL_CFG_N1_TXH_PWR_DWN                                = 242,
        HSS_N1_CTL_CFG_N1_TXH_RATE                                   = 243,
        HSS_N1_CTL_CFG_N1_TXH_TS                                     = 244,
        HSS_N1_CTL_CFG_N1_TXH_WIDTH                                  = 245,

        HSS_N2_CTL_CFG_N2_HSS_DIV_SEL                                = 0,
        HSS_N2_CTL_CFG_N2_HSS_EYE_ENABLE                             = 1,
        HSS_N2_CTL_CFG_N2_HSS_EYE_LINK_SEL                           = 2,
        HSS_N2_CTL_CFG_N2_HSS_EYE_MODE_SEL                           = 3,
        HSS_N2_CTL_CFG_N2_HSS_EYE_PAT_SEL                            = 4,
        HSS_N2_CTL_CFG_N2_HSS_EYE_PR_BUMP32                          = 5,
        HSS_N2_CTL_CFG_N2_HSS_EYE_PR_CENTER                          = 6,
        HSS_N2_CTL_CFG_N2_HSS_EYE_PR_DN                              = 7,
        HSS_N2_CTL_CFG_N2_HSS_EYE_PR_UP                              = 8,
        HSS_N2_CTL_CFG_N2_HSS_EYE_RESET                              = 9,
        HSS_N2_CTL_CFG_N2_HSS_PDWN_PLL                               = 10,
        HSS_N2_CTL_CFG_N2_HSS_PLL_BYP                                = 11,
        HSS_N2_CTL_CFG_N2_HSS_PRBS_EN                                = 12,
        HSS_N2_CTL_CFG_N2_HSS_REC_CAL                                = 13,
        HSS_N2_CTL_CFG_N2_HSS_REF_CLK_GT400                          = 14,
        HSS_N2_CTL_CFG_N2_HSS_RESET                                  = 15,
        HSS_N2_CTL_CFG_N2_HSS_RESYNC_CLK_IN                          = 16,
        HSS_N2_CTL_CFG_N2_RG                                         = 17,
        HSS_N2_CTL_CFG_N2_RXA_BYPASS                                 = 18,
        HSS_N2_CTL_CFG_N2_RXA_CDR_MODE                               = 19,
        HSS_N2_CTL_CFG_N2_RXA_DATA_LOOP                              = 20,
        HSS_N2_CTL_CFG_N2_RXA_DATA_SYNC                              = 21,
        HSS_N2_CTL_CFG_N2_RXA_EQ                                     = 22,
        HSS_N2_CTL_CFG_N2_RXA_PRBS                                   = 23,
        HSS_N2_CTL_CFG_N2_RXA_PRBS_EN                                = 24,
        HSS_N2_CTL_CFG_N2_RXA_PRBS_FRC_ERR                           = 25,
        HSS_N2_CTL_CFG_N2_RXA_PRBS_RST                               = 26,
        HSS_N2_CTL_CFG_N2_RXA_PRBS_WRAP                              = 27,
        HSS_N2_CTL_CFG_N2_RXA_PWR_DWN                                = 28,
        HSS_N2_CTL_CFG_N2_RXA_QRT_CLK_EN                             = 29,
        HSS_N2_CTL_CFG_N2_RXA_RATE                                   = 30,
        HSS_N2_CTL_CFG_N2_RXA_SIG_DET_EN                             = 31,
        HSS_N2_CTL_CFG_N2_RXA_SIG_LEV                                = 32,
        HSS_N2_CTL_CFG_N2_RXA_WIDTH                                  = 33,
        HSS_N2_CTL_CFG_N2_RXB_BYPASS                                 = 34,
        HSS_N2_CTL_CFG_N2_RXB_CDR_MODE                               = 35,
        HSS_N2_CTL_CFG_N2_RXB_DATA_LOOP                              = 36,
        HSS_N2_CTL_CFG_N2_RXB_DATA_SYNC                              = 37,
        HSS_N2_CTL_CFG_N2_RXB_EQ                                     = 38,
        HSS_N2_CTL_CFG_N2_RXB_PRBS                                   = 39,
        HSS_N2_CTL_CFG_N2_RXB_PRBS_EN                                = 40,
        HSS_N2_CTL_CFG_N2_RXB_PRBS_FRC_ERR                           = 41,
        HSS_N2_CTL_CFG_N2_RXB_PRBS_RST                               = 42,
        HSS_N2_CTL_CFG_N2_RXB_PRBS_WRAP                              = 43,
        HSS_N2_CTL_CFG_N2_RXB_PWR_DWN                                = 44,
        HSS_N2_CTL_CFG_N2_RXB_QRT_CLK_EN                             = 45,
        HSS_N2_CTL_CFG_N2_RXB_RATE                                   = 46,
        HSS_N2_CTL_CFG_N2_RXB_SIG_DET_EN                             = 47,
        HSS_N2_CTL_CFG_N2_RXB_SIG_LEV                                = 48,
        HSS_N2_CTL_CFG_N2_RXB_WIDTH                                  = 49,
        HSS_N2_CTL_CFG_N2_RXC_BYPASS                                 = 50,
        HSS_N2_CTL_CFG_N2_RXC_CDR_MODE                               = 51,
        HSS_N2_CTL_CFG_N2_RXC_DATA_LOOP                              = 52,
        HSS_N2_CTL_CFG_N2_RXC_DATA_SYNC                              = 53,
        HSS_N2_CTL_CFG_N2_RXC_EQ                                     = 54,
        HSS_N2_CTL_CFG_N2_RXC_PRBS                                   = 55,
        HSS_N2_CTL_CFG_N2_RXC_PRBS_EN                                = 56,
        HSS_N2_CTL_CFG_N2_RXC_PRBS_FRC_ERR                           = 57,
        HSS_N2_CTL_CFG_N2_RXC_PRBS_RST                               = 58,
        HSS_N2_CTL_CFG_N2_RXC_PRBS_WRAP                              = 59,
        HSS_N2_CTL_CFG_N2_RXC_PWR_DWN                                = 60,
        HSS_N2_CTL_CFG_N2_RXC_QRT_CLK_EN                             = 61,
        HSS_N2_CTL_CFG_N2_RXC_RATE                                   = 62,
        HSS_N2_CTL_CFG_N2_RXC_SIG_DET_EN                             = 63,
        HSS_N2_CTL_CFG_N2_RXC_SIG_LEV                                = 64,
        HSS_N2_CTL_CFG_N2_RXC_WIDTH                                  = 65,
        HSS_N2_CTL_CFG_N2_RXD_BYPASS                                 = 66,
        HSS_N2_CTL_CFG_N2_RXD_CDR_MODE                               = 67,
        HSS_N2_CTL_CFG_N2_RXD_DATA_LOOP                              = 68,
        HSS_N2_CTL_CFG_N2_RXD_DATA_SYNC                              = 69,
        HSS_N2_CTL_CFG_N2_RXD_EQ                                     = 70,
        HSS_N2_CTL_CFG_N2_RXD_PRBS                                   = 71,
        HSS_N2_CTL_CFG_N2_RXD_PRBS_EN                                = 72,
        HSS_N2_CTL_CFG_N2_RXD_PRBS_FRC_ERR                           = 73,
        HSS_N2_CTL_CFG_N2_RXD_PRBS_RST                               = 74,
        HSS_N2_CTL_CFG_N2_RXD_PRBS_WRAP                              = 75,
        HSS_N2_CTL_CFG_N2_RXD_PWR_DWN                                = 76,
        HSS_N2_CTL_CFG_N2_RXD_QRT_CLK_EN                             = 77,
        HSS_N2_CTL_CFG_N2_RXD_RATE                                   = 78,
        HSS_N2_CTL_CFG_N2_RXD_SIG_DET_EN                             = 79,
        HSS_N2_CTL_CFG_N2_RXD_SIG_LEV                                = 80,
        HSS_N2_CTL_CFG_N2_RXD_WIDTH                                  = 81,
        HSS_N2_CTL_CFG_N2_RXE_BYPASS                                 = 82,
        HSS_N2_CTL_CFG_N2_RXE_CDR_MODE                               = 83,
        HSS_N2_CTL_CFG_N2_RXE_DATA_LOOP                              = 84,
        HSS_N2_CTL_CFG_N2_RXE_DATA_SYNC                              = 85,
        HSS_N2_CTL_CFG_N2_RXE_EQ                                     = 86,
        HSS_N2_CTL_CFG_N2_RXE_PRBS                                   = 87,
        HSS_N2_CTL_CFG_N2_RXE_PRBS_EN                                = 88,
        HSS_N2_CTL_CFG_N2_RXE_PRBS_FRC_ERR                           = 89,
        HSS_N2_CTL_CFG_N2_RXE_PRBS_RST                               = 90,
        HSS_N2_CTL_CFG_N2_RXE_PRBS_WRAP                              = 91,
        HSS_N2_CTL_CFG_N2_RXE_PWR_DWN                                = 92,
        HSS_N2_CTL_CFG_N2_RXE_RATE                                   = 93,
        HSS_N2_CTL_CFG_N2_RXE_SIG_DET_EN                             = 94,
        HSS_N2_CTL_CFG_N2_RXE_SIG_LEV                                = 95,
        HSS_N2_CTL_CFG_N2_RXE_WIDTH                                  = 96,
        HSS_N2_CTL_CFG_N2_RXF_BYPASS                                 = 97,
        HSS_N2_CTL_CFG_N2_RXF_CDR_MODE                               = 98,
        HSS_N2_CTL_CFG_N2_RXF_DATA_LOOP                              = 99,
        HSS_N2_CTL_CFG_N2_RXF_DATA_SYNC                              = 100,
        HSS_N2_CTL_CFG_N2_RXF_EQ                                     = 101,
        HSS_N2_CTL_CFG_N2_RXF_PRBS                                   = 102,
        HSS_N2_CTL_CFG_N2_RXF_PRBS_EN                                = 103,
        HSS_N2_CTL_CFG_N2_RXF_PRBS_FRC_ERR                           = 104,
        HSS_N2_CTL_CFG_N2_RXF_PRBS_RST                               = 105,
        HSS_N2_CTL_CFG_N2_RXF_PRBS_WRAP                              = 106,
        HSS_N2_CTL_CFG_N2_RXF_PWR_DWN                                = 107,
        HSS_N2_CTL_CFG_N2_RXF_RATE                                   = 108,
        HSS_N2_CTL_CFG_N2_RXF_SIG_DET_EN                             = 109,
        HSS_N2_CTL_CFG_N2_RXF_SIG_LEV                                = 110,
        HSS_N2_CTL_CFG_N2_RXF_WIDTH                                  = 111,
        HSS_N2_CTL_CFG_N2_RXG_BYPASS                                 = 112,
        HSS_N2_CTL_CFG_N2_RXG_CDR_MODE                               = 113,
        HSS_N2_CTL_CFG_N2_RXG_DATA_LOOP                              = 114,
        HSS_N2_CTL_CFG_N2_RXG_DATA_SYNC                              = 115,
        HSS_N2_CTL_CFG_N2_RXG_EQ                                     = 116,
        HSS_N2_CTL_CFG_N2_RXG_PRBS                                   = 117,
        HSS_N2_CTL_CFG_N2_RXG_PRBS_EN                                = 118,
        HSS_N2_CTL_CFG_N2_RXG_PRBS_FRC_ERR                           = 119,
        HSS_N2_CTL_CFG_N2_RXG_PRBS_RST                               = 120,
        HSS_N2_CTL_CFG_N2_RXG_PRBS_WRAP                              = 121,
        HSS_N2_CTL_CFG_N2_RXG_PWR_DWN                                = 122,
        HSS_N2_CTL_CFG_N2_RXG_RATE                                   = 123,
        HSS_N2_CTL_CFG_N2_RXG_SIG_DET_EN                             = 124,
        HSS_N2_CTL_CFG_N2_RXG_SIG_LEV                                = 125,
        HSS_N2_CTL_CFG_N2_RXG_WIDTH                                  = 126,
        HSS_N2_CTL_CFG_N2_RXH_BYPASS                                 = 127,
        HSS_N2_CTL_CFG_N2_RXH_CDR_MODE                               = 128,
        HSS_N2_CTL_CFG_N2_RXH_DATA_LOOP                              = 129,
        HSS_N2_CTL_CFG_N2_RXH_DATA_SYNC                              = 130,
        HSS_N2_CTL_CFG_N2_RXH_EQ                                     = 131,
        HSS_N2_CTL_CFG_N2_RXH_PRBS                                   = 132,
        HSS_N2_CTL_CFG_N2_RXH_PRBS_EN                                = 133,
        HSS_N2_CTL_CFG_N2_RXH_PRBS_FRC_ERR                           = 134,
        HSS_N2_CTL_CFG_N2_RXH_PRBS_RST                               = 135,
        HSS_N2_CTL_CFG_N2_RXH_PRBS_WRAP                              = 136,
        HSS_N2_CTL_CFG_N2_RXH_PWR_DWN                                = 137,
        HSS_N2_CTL_CFG_N2_RXH_RATE                                   = 138,
        HSS_N2_CTL_CFG_N2_RXH_SIG_DET_EN                             = 139,
        HSS_N2_CTL_CFG_N2_RXH_SIG_LEV                                = 140,
        HSS_N2_CTL_CFG_N2_RXH_WIDTH                                  = 141,
        HSS_N2_CTL_CFG_N2_TXA_BYPASS                                 = 142,
        HSS_N2_CTL_CFG_N2_TXA_BYP_DATA                               = 143,
        HSS_N2_CTL_CFG_N2_TXA_COEF                                   = 144,
        HSS_N2_CTL_CFG_N2_TXA_DRV_AMPL                               = 145,
        HSS_N2_CTL_CFG_N2_TXA_DRV_SLEW                               = 146,
        HSS_N2_CTL_CFG_N2_TXA_PRBS                                   = 147,
        HSS_N2_CTL_CFG_N2_TXA_PRBS_EN                                = 148,
        HSS_N2_CTL_CFG_N2_TXA_PRBS_FRC_ERR                           = 149,
        HSS_N2_CTL_CFG_N2_TXA_PRBS_RST                               = 150,
        HSS_N2_CTL_CFG_N2_TXA_PWR_DWN                                = 151,
        HSS_N2_CTL_CFG_N2_TXA_RATE                                   = 152,
        HSS_N2_CTL_CFG_N2_TXA_TS                                     = 153,
        HSS_N2_CTL_CFG_N2_TXA_WIDTH                                  = 154,
        HSS_N2_CTL_CFG_N2_TXB_BYPASS                                 = 155,
        HSS_N2_CTL_CFG_N2_TXB_BYP_DATA                               = 156,
        HSS_N2_CTL_CFG_N2_TXB_COEF                                   = 157,
        HSS_N2_CTL_CFG_N2_TXB_DRV_AMPL                               = 158,
        HSS_N2_CTL_CFG_N2_TXB_DRV_SLEW                               = 159,
        HSS_N2_CTL_CFG_N2_TXB_PRBS                                   = 160,
        HSS_N2_CTL_CFG_N2_TXB_PRBS_EN                                = 161,
        HSS_N2_CTL_CFG_N2_TXB_PRBS_FRC_ERR                           = 162,
        HSS_N2_CTL_CFG_N2_TXB_PRBS_RST                               = 163,
        HSS_N2_CTL_CFG_N2_TXB_PWR_DWN                                = 164,
        HSS_N2_CTL_CFG_N2_TXB_RATE                                   = 165,
        HSS_N2_CTL_CFG_N2_TXB_TS                                     = 166,
        HSS_N2_CTL_CFG_N2_TXB_WIDTH                                  = 167,
        HSS_N2_CTL_CFG_N2_TXC_BYPASS                                 = 168,
        HSS_N2_CTL_CFG_N2_TXC_BYP_DATA                               = 169,
        HSS_N2_CTL_CFG_N2_TXC_COEF                                   = 170,
        HSS_N2_CTL_CFG_N2_TXC_DRV_AMPL                               = 171,
        HSS_N2_CTL_CFG_N2_TXC_DRV_SLEW                               = 172,
        HSS_N2_CTL_CFG_N2_TXC_PRBS                                   = 173,
        HSS_N2_CTL_CFG_N2_TXC_PRBS_EN                                = 174,
        HSS_N2_CTL_CFG_N2_TXC_PRBS_FRC_ERR                           = 175,
        HSS_N2_CTL_CFG_N2_TXC_PRBS_RST                               = 176,
        HSS_N2_CTL_CFG_N2_TXC_PWR_DWN                                = 177,
        HSS_N2_CTL_CFG_N2_TXC_RATE                                   = 178,
        HSS_N2_CTL_CFG_N2_TXC_TS                                     = 179,
        HSS_N2_CTL_CFG_N2_TXC_WIDTH                                  = 180,
        HSS_N2_CTL_CFG_N2_TXD_BYPASS                                 = 181,
        HSS_N2_CTL_CFG_N2_TXD_BYP_DATA                               = 182,
        HSS_N2_CTL_CFG_N2_TXD_COEF                                   = 183,
        HSS_N2_CTL_CFG_N2_TXD_DRV_AMPL                               = 184,
        HSS_N2_CTL_CFG_N2_TXD_DRV_SLEW                               = 185,
        HSS_N2_CTL_CFG_N2_TXD_PRBS                                   = 186,
        HSS_N2_CTL_CFG_N2_TXD_PRBS_EN                                = 187,
        HSS_N2_CTL_CFG_N2_TXD_PRBS_FRC_ERR                           = 188,
        HSS_N2_CTL_CFG_N2_TXD_PRBS_RST                               = 189,
        HSS_N2_CTL_CFG_N2_TXD_PWR_DWN                                = 190,
        HSS_N2_CTL_CFG_N2_TXD_RATE                                   = 191,
        HSS_N2_CTL_CFG_N2_TXD_TS                                     = 192,
        HSS_N2_CTL_CFG_N2_TXD_WIDTH                                  = 193,
        HSS_N2_CTL_CFG_N2_TXE_BYPASS                                 = 194,
        HSS_N2_CTL_CFG_N2_TXE_BYP_DATA                               = 195,
        HSS_N2_CTL_CFG_N2_TXE_COEF                                   = 196,
        HSS_N2_CTL_CFG_N2_TXE_DRV_AMPL                               = 197,
        HSS_N2_CTL_CFG_N2_TXE_DRV_SLEW                               = 198,
        HSS_N2_CTL_CFG_N2_TXE_PRBS                                   = 199,
        HSS_N2_CTL_CFG_N2_TXE_PRBS_EN                                = 200,
        HSS_N2_CTL_CFG_N2_TXE_PRBS_FRC_ERR                           = 201,
        HSS_N2_CTL_CFG_N2_TXE_PRBS_RST                               = 202,
        HSS_N2_CTL_CFG_N2_TXE_PWR_DWN                                = 203,
        HSS_N2_CTL_CFG_N2_TXE_RATE                                   = 204,
        HSS_N2_CTL_CFG_N2_TXE_TS                                     = 205,
        HSS_N2_CTL_CFG_N2_TXE_WIDTH                                  = 206,
        HSS_N2_CTL_CFG_N2_TXF_BYPASS                                 = 207,
        HSS_N2_CTL_CFG_N2_TXF_BYP_DATA                               = 208,
        HSS_N2_CTL_CFG_N2_TXF_COEF                                   = 209,
        HSS_N2_CTL_CFG_N2_TXF_DRV_AMPL                               = 210,
        HSS_N2_CTL_CFG_N2_TXF_DRV_SLEW                               = 211,
        HSS_N2_CTL_CFG_N2_TXF_PRBS                                   = 212,
        HSS_N2_CTL_CFG_N2_TXF_PRBS_EN                                = 213,
        HSS_N2_CTL_CFG_N2_TXF_PRBS_FRC_ERR                           = 214,
        HSS_N2_CTL_CFG_N2_TXF_PRBS_RST                               = 215,
        HSS_N2_CTL_CFG_N2_TXF_PWR_DWN                                = 216,
        HSS_N2_CTL_CFG_N2_TXF_RATE                                   = 217,
        HSS_N2_CTL_CFG_N2_TXF_TS                                     = 218,
        HSS_N2_CTL_CFG_N2_TXF_WIDTH                                  = 219,
        HSS_N2_CTL_CFG_N2_TXG_BYPASS                                 = 220,
        HSS_N2_CTL_CFG_N2_TXG_BYP_DATA                               = 221,
        HSS_N2_CTL_CFG_N2_TXG_COEF                                   = 222,
        HSS_N2_CTL_CFG_N2_TXG_DRV_AMPL                               = 223,
        HSS_N2_CTL_CFG_N2_TXG_DRV_SLEW                               = 224,
        HSS_N2_CTL_CFG_N2_TXG_PRBS                                   = 225,
        HSS_N2_CTL_CFG_N2_TXG_PRBS_EN                                = 226,
        HSS_N2_CTL_CFG_N2_TXG_PRBS_FRC_ERR                           = 227,
        HSS_N2_CTL_CFG_N2_TXG_PRBS_RST                               = 228,
        HSS_N2_CTL_CFG_N2_TXG_PWR_DWN                                = 229,
        HSS_N2_CTL_CFG_N2_TXG_RATE                                   = 230,
        HSS_N2_CTL_CFG_N2_TXG_TS                                     = 231,
        HSS_N2_CTL_CFG_N2_TXG_WIDTH                                  = 232,
        HSS_N2_CTL_CFG_N2_TXH_BYPASS                                 = 233,
        HSS_N2_CTL_CFG_N2_TXH_BYP_DATA                               = 234,
        HSS_N2_CTL_CFG_N2_TXH_COEF                                   = 235,
        HSS_N2_CTL_CFG_N2_TXH_DRV_AMPL                               = 236,
        HSS_N2_CTL_CFG_N2_TXH_DRV_SLEW                               = 237,
        HSS_N2_CTL_CFG_N2_TXH_PRBS                                   = 238,
        HSS_N2_CTL_CFG_N2_TXH_PRBS_EN                                = 239,
        HSS_N2_CTL_CFG_N2_TXH_PRBS_FRC_ERR                           = 240,
        HSS_N2_CTL_CFG_N2_TXH_PRBS_RST                               = 241,
        HSS_N2_CTL_CFG_N2_TXH_PWR_DWN                                = 242,
        HSS_N2_CTL_CFG_N2_TXH_RATE                                   = 243,
        HSS_N2_CTL_CFG_N2_TXH_TS                                     = 244,
        HSS_N2_CTL_CFG_N2_TXH_WIDTH                                  = 245,

        HSS_N3_CTL_CFG_N3_HSS_DIV_SEL                                = 0,
        HSS_N3_CTL_CFG_N3_HSS_EYE_ENABLE                             = 1,
        HSS_N3_CTL_CFG_N3_HSS_EYE_LINK_SEL                           = 2,
        HSS_N3_CTL_CFG_N3_HSS_EYE_MODE_SEL                           = 3,
        HSS_N3_CTL_CFG_N3_HSS_EYE_PAT_SEL                            = 4,
        HSS_N3_CTL_CFG_N3_HSS_EYE_PR_BUMP32                          = 5,
        HSS_N3_CTL_CFG_N3_HSS_EYE_PR_CENTER                          = 6,
        HSS_N3_CTL_CFG_N3_HSS_EYE_PR_DN                              = 7,
        HSS_N3_CTL_CFG_N3_HSS_EYE_PR_UP                              = 8,
        HSS_N3_CTL_CFG_N3_HSS_EYE_RESET                              = 9,
        HSS_N3_CTL_CFG_N3_HSS_PDWN_PLL                               = 10,
        HSS_N3_CTL_CFG_N3_HSS_PLL_BYP                                = 11,
        HSS_N3_CTL_CFG_N3_HSS_PRBS_EN                                = 12,
        HSS_N3_CTL_CFG_N3_HSS_REC_CAL                                = 13,
        HSS_N3_CTL_CFG_N3_HSS_REF_CLK_GT400                          = 14,
        HSS_N3_CTL_CFG_N3_HSS_RESET                                  = 15,
        HSS_N3_CTL_CFG_N3_HSS_RESYNC_CLK_IN                          = 16,
        HSS_N3_CTL_CFG_N3_RG                                         = 17,
        HSS_N3_CTL_CFG_N3_RXA_BYPASS                                 = 18,
        HSS_N3_CTL_CFG_N3_RXA_CDR_MODE                               = 19,
        HSS_N3_CTL_CFG_N3_RXA_DATA_LOOP                              = 20,
        HSS_N3_CTL_CFG_N3_RXA_DATA_SYNC                              = 21,
        HSS_N3_CTL_CFG_N3_RXA_EQ                                     = 22,
        HSS_N3_CTL_CFG_N3_RXA_PRBS                                   = 23,
        HSS_N3_CTL_CFG_N3_RXA_PRBS_EN                                = 24,
        HSS_N3_CTL_CFG_N3_RXA_PRBS_FRC_ERR                           = 25,
        HSS_N3_CTL_CFG_N3_RXA_PRBS_RST                               = 26,
        HSS_N3_CTL_CFG_N3_RXA_PRBS_WRAP                              = 27,
        HSS_N3_CTL_CFG_N3_RXA_PWR_DWN                                = 28,
        HSS_N3_CTL_CFG_N3_RXA_QRT_CLK_EN                             = 29,
        HSS_N3_CTL_CFG_N3_RXA_RATE                                   = 30,
        HSS_N3_CTL_CFG_N3_RXA_SIG_DET_EN                             = 31,
        HSS_N3_CTL_CFG_N3_RXA_SIG_LEV                                = 32,
        HSS_N3_CTL_CFG_N3_RXA_WIDTH                                  = 33,
        HSS_N3_CTL_CFG_N3_RXB_BYPASS                                 = 34,
        HSS_N3_CTL_CFG_N3_RXB_CDR_MODE                               = 35,
        HSS_N3_CTL_CFG_N3_RXB_DATA_LOOP                              = 36,
        HSS_N3_CTL_CFG_N3_RXB_DATA_SYNC                              = 37,
        HSS_N3_CTL_CFG_N3_RXB_EQ                                     = 38,
        HSS_N3_CTL_CFG_N3_RXB_PRBS                                   = 39,
        HSS_N3_CTL_CFG_N3_RXB_PRBS_EN                                = 40,
        HSS_N3_CTL_CFG_N3_RXB_PRBS_FRC_ERR                           = 41,
        HSS_N3_CTL_CFG_N3_RXB_PRBS_RST                               = 42,
        HSS_N3_CTL_CFG_N3_RXB_PRBS_WRAP                              = 43,
        HSS_N3_CTL_CFG_N3_RXB_PWR_DWN                                = 44,
        HSS_N3_CTL_CFG_N3_RXB_QRT_CLK_EN                             = 45,
        HSS_N3_CTL_CFG_N3_RXB_RATE                                   = 46,
        HSS_N3_CTL_CFG_N3_RXB_SIG_DET_EN                             = 47,
        HSS_N3_CTL_CFG_N3_RXB_SIG_LEV                                = 48,
        HSS_N3_CTL_CFG_N3_RXB_WIDTH                                  = 49,
        HSS_N3_CTL_CFG_N3_RXC_BYPASS                                 = 50,
        HSS_N3_CTL_CFG_N3_RXC_CDR_MODE                               = 51,
        HSS_N3_CTL_CFG_N3_RXC_DATA_LOOP                              = 52,
        HSS_N3_CTL_CFG_N3_RXC_DATA_SYNC                              = 53,
        HSS_N3_CTL_CFG_N3_RXC_EQ                                     = 54,
        HSS_N3_CTL_CFG_N3_RXC_PRBS                                   = 55,
        HSS_N3_CTL_CFG_N3_RXC_PRBS_EN                                = 56,
        HSS_N3_CTL_CFG_N3_RXC_PRBS_FRC_ERR                           = 57,
        HSS_N3_CTL_CFG_N3_RXC_PRBS_RST                               = 58,
        HSS_N3_CTL_CFG_N3_RXC_PRBS_WRAP                              = 59,
        HSS_N3_CTL_CFG_N3_RXC_PWR_DWN                                = 60,
        HSS_N3_CTL_CFG_N3_RXC_QRT_CLK_EN                             = 61,
        HSS_N3_CTL_CFG_N3_RXC_RATE                                   = 62,
        HSS_N3_CTL_CFG_N3_RXC_SIG_DET_EN                             = 63,
        HSS_N3_CTL_CFG_N3_RXC_SIG_LEV                                = 64,
        HSS_N3_CTL_CFG_N3_RXC_WIDTH                                  = 65,
        HSS_N3_CTL_CFG_N3_RXD_BYPASS                                 = 66,
        HSS_N3_CTL_CFG_N3_RXD_CDR_MODE                               = 67,
        HSS_N3_CTL_CFG_N3_RXD_DATA_LOOP                              = 68,
        HSS_N3_CTL_CFG_N3_RXD_DATA_SYNC                              = 69,
        HSS_N3_CTL_CFG_N3_RXD_EQ                                     = 70,
        HSS_N3_CTL_CFG_N3_RXD_PRBS                                   = 71,
        HSS_N3_CTL_CFG_N3_RXD_PRBS_EN                                = 72,
        HSS_N3_CTL_CFG_N3_RXD_PRBS_FRC_ERR                           = 73,
        HSS_N3_CTL_CFG_N3_RXD_PRBS_RST                               = 74,
        HSS_N3_CTL_CFG_N3_RXD_PRBS_WRAP                              = 75,
        HSS_N3_CTL_CFG_N3_RXD_PWR_DWN                                = 76,
        HSS_N3_CTL_CFG_N3_RXD_QRT_CLK_EN                             = 77,
        HSS_N3_CTL_CFG_N3_RXD_RATE                                   = 78,
        HSS_N3_CTL_CFG_N3_RXD_SIG_DET_EN                             = 79,
        HSS_N3_CTL_CFG_N3_RXD_SIG_LEV                                = 80,
        HSS_N3_CTL_CFG_N3_RXD_WIDTH                                  = 81,
        HSS_N3_CTL_CFG_N3_RXE_BYPASS                                 = 82,
        HSS_N3_CTL_CFG_N3_RXE_CDR_MODE                               = 83,
        HSS_N3_CTL_CFG_N3_RXE_DATA_LOOP                              = 84,
        HSS_N3_CTL_CFG_N3_RXE_DATA_SYNC                              = 85,
        HSS_N3_CTL_CFG_N3_RXE_EQ                                     = 86,
        HSS_N3_CTL_CFG_N3_RXE_PRBS                                   = 87,
        HSS_N3_CTL_CFG_N3_RXE_PRBS_EN                                = 88,
        HSS_N3_CTL_CFG_N3_RXE_PRBS_FRC_ERR                           = 89,
        HSS_N3_CTL_CFG_N3_RXE_PRBS_RST                               = 90,
        HSS_N3_CTL_CFG_N3_RXE_PRBS_WRAP                              = 91,
        HSS_N3_CTL_CFG_N3_RXE_PWR_DWN                                = 92,
        HSS_N3_CTL_CFG_N3_RXE_RATE                                   = 93,
        HSS_N3_CTL_CFG_N3_RXE_SIG_DET_EN                             = 94,
        HSS_N3_CTL_CFG_N3_RXE_SIG_LEV                                = 95,
        HSS_N3_CTL_CFG_N3_RXE_WIDTH                                  = 96,
        HSS_N3_CTL_CFG_N3_RXF_BYPASS                                 = 97,
        HSS_N3_CTL_CFG_N3_RXF_CDR_MODE                               = 98,
        HSS_N3_CTL_CFG_N3_RXF_DATA_LOOP                              = 99,
        HSS_N3_CTL_CFG_N3_RXF_DATA_SYNC                              = 100,
        HSS_N3_CTL_CFG_N3_RXF_EQ                                     = 101,
        HSS_N3_CTL_CFG_N3_RXF_PRBS                                   = 102,
        HSS_N3_CTL_CFG_N3_RXF_PRBS_EN                                = 103,
        HSS_N3_CTL_CFG_N3_RXF_PRBS_FRC_ERR                           = 104,
        HSS_N3_CTL_CFG_N3_RXF_PRBS_RST                               = 105,
        HSS_N3_CTL_CFG_N3_RXF_PRBS_WRAP                              = 106,
        HSS_N3_CTL_CFG_N3_RXF_PWR_DWN                                = 107,
        HSS_N3_CTL_CFG_N3_RXF_RATE                                   = 108,
        HSS_N3_CTL_CFG_N3_RXF_SIG_DET_EN                             = 109,
        HSS_N3_CTL_CFG_N3_RXF_SIG_LEV                                = 110,
        HSS_N3_CTL_CFG_N3_RXF_WIDTH                                  = 111,
        HSS_N3_CTL_CFG_N3_RXG_BYPASS                                 = 112,
        HSS_N3_CTL_CFG_N3_RXG_CDR_MODE                               = 113,
        HSS_N3_CTL_CFG_N3_RXG_DATA_LOOP                              = 114,
        HSS_N3_CTL_CFG_N3_RXG_DATA_SYNC                              = 115,
        HSS_N3_CTL_CFG_N3_RXG_EQ                                     = 116,
        HSS_N3_CTL_CFG_N3_RXG_PRBS                                   = 117,
        HSS_N3_CTL_CFG_N3_RXG_PRBS_EN                                = 118,
        HSS_N3_CTL_CFG_N3_RXG_PRBS_FRC_ERR                           = 119,
        HSS_N3_CTL_CFG_N3_RXG_PRBS_RST                               = 120,
        HSS_N3_CTL_CFG_N3_RXG_PRBS_WRAP                              = 121,
        HSS_N3_CTL_CFG_N3_RXG_PWR_DWN                                = 122,
        HSS_N3_CTL_CFG_N3_RXG_RATE                                   = 123,
        HSS_N3_CTL_CFG_N3_RXG_SIG_DET_EN                             = 124,
        HSS_N3_CTL_CFG_N3_RXG_SIG_LEV                                = 125,
        HSS_N3_CTL_CFG_N3_RXG_WIDTH                                  = 126,
        HSS_N3_CTL_CFG_N3_RXH_BYPASS                                 = 127,
        HSS_N3_CTL_CFG_N3_RXH_CDR_MODE                               = 128,
        HSS_N3_CTL_CFG_N3_RXH_DATA_LOOP                              = 129,
        HSS_N3_CTL_CFG_N3_RXH_DATA_SYNC                              = 130,
        HSS_N3_CTL_CFG_N3_RXH_EQ                                     = 131,
        HSS_N3_CTL_CFG_N3_RXH_PRBS                                   = 132,
        HSS_N3_CTL_CFG_N3_RXH_PRBS_EN                                = 133,
        HSS_N3_CTL_CFG_N3_RXH_PRBS_FRC_ERR                           = 134,
        HSS_N3_CTL_CFG_N3_RXH_PRBS_RST                               = 135,
        HSS_N3_CTL_CFG_N3_RXH_PRBS_WRAP                              = 136,
        HSS_N3_CTL_CFG_N3_RXH_PWR_DWN                                = 137,
        HSS_N3_CTL_CFG_N3_RXH_RATE                                   = 138,
        HSS_N3_CTL_CFG_N3_RXH_SIG_DET_EN                             = 139,
        HSS_N3_CTL_CFG_N3_RXH_SIG_LEV                                = 140,
        HSS_N3_CTL_CFG_N3_RXH_WIDTH                                  = 141,
        HSS_N3_CTL_CFG_N3_TXA_BYPASS                                 = 142,
        HSS_N3_CTL_CFG_N3_TXA_BYP_DATA                               = 143,
        HSS_N3_CTL_CFG_N3_TXA_COEF                                   = 144,
        HSS_N3_CTL_CFG_N3_TXA_DRV_AMPL                               = 145,
        HSS_N3_CTL_CFG_N3_TXA_DRV_SLEW                               = 146,
        HSS_N3_CTL_CFG_N3_TXA_PRBS                                   = 147,
        HSS_N3_CTL_CFG_N3_TXA_PRBS_EN                                = 148,
        HSS_N3_CTL_CFG_N3_TXA_PRBS_FRC_ERR                           = 149,
        HSS_N3_CTL_CFG_N3_TXA_PRBS_RST                               = 150,
        HSS_N3_CTL_CFG_N3_TXA_PWR_DWN                                = 151,
        HSS_N3_CTL_CFG_N3_TXA_RATE                                   = 152,
        HSS_N3_CTL_CFG_N3_TXA_TS                                     = 153,
        HSS_N3_CTL_CFG_N3_TXA_WIDTH                                  = 154,
        HSS_N3_CTL_CFG_N3_TXB_BYPASS                                 = 155,
        HSS_N3_CTL_CFG_N3_TXB_BYP_DATA                               = 156,
        HSS_N3_CTL_CFG_N3_TXB_COEF                                   = 157,
        HSS_N3_CTL_CFG_N3_TXB_DRV_AMPL                               = 158,
        HSS_N3_CTL_CFG_N3_TXB_DRV_SLEW                               = 159,
        HSS_N3_CTL_CFG_N3_TXB_PRBS                                   = 160,
        HSS_N3_CTL_CFG_N3_TXB_PRBS_EN                                = 161,
        HSS_N3_CTL_CFG_N3_TXB_PRBS_FRC_ERR                           = 162,
        HSS_N3_CTL_CFG_N3_TXB_PRBS_RST                               = 163,
        HSS_N3_CTL_CFG_N3_TXB_PWR_DWN                                = 164,
        HSS_N3_CTL_CFG_N3_TXB_RATE                                   = 165,
        HSS_N3_CTL_CFG_N3_TXB_TS                                     = 166,
        HSS_N3_CTL_CFG_N3_TXB_WIDTH                                  = 167,
        HSS_N3_CTL_CFG_N3_TXC_BYPASS                                 = 168,
        HSS_N3_CTL_CFG_N3_TXC_BYP_DATA                               = 169,
        HSS_N3_CTL_CFG_N3_TXC_COEF                                   = 170,
        HSS_N3_CTL_CFG_N3_TXC_DRV_AMPL                               = 171,
        HSS_N3_CTL_CFG_N3_TXC_DRV_SLEW                               = 172,
        HSS_N3_CTL_CFG_N3_TXC_PRBS                                   = 173,
        HSS_N3_CTL_CFG_N3_TXC_PRBS_EN                                = 174,
        HSS_N3_CTL_CFG_N3_TXC_PRBS_FRC_ERR                           = 175,
        HSS_N3_CTL_CFG_N3_TXC_PRBS_RST                               = 176,
        HSS_N3_CTL_CFG_N3_TXC_PWR_DWN                                = 177,
        HSS_N3_CTL_CFG_N3_TXC_RATE                                   = 178,
        HSS_N3_CTL_CFG_N3_TXC_TS                                     = 179,
        HSS_N3_CTL_CFG_N3_TXC_WIDTH                                  = 180,
        HSS_N3_CTL_CFG_N3_TXD_BYPASS                                 = 181,
        HSS_N3_CTL_CFG_N3_TXD_BYP_DATA                               = 182,
        HSS_N3_CTL_CFG_N3_TXD_COEF                                   = 183,
        HSS_N3_CTL_CFG_N3_TXD_DRV_AMPL                               = 184,
        HSS_N3_CTL_CFG_N3_TXD_DRV_SLEW                               = 185,
        HSS_N3_CTL_CFG_N3_TXD_PRBS                                   = 186,
        HSS_N3_CTL_CFG_N3_TXD_PRBS_EN                                = 187,
        HSS_N3_CTL_CFG_N3_TXD_PRBS_FRC_ERR                           = 188,
        HSS_N3_CTL_CFG_N3_TXD_PRBS_RST                               = 189,
        HSS_N3_CTL_CFG_N3_TXD_PWR_DWN                                = 190,
        HSS_N3_CTL_CFG_N3_TXD_RATE                                   = 191,
        HSS_N3_CTL_CFG_N3_TXD_TS                                     = 192,
        HSS_N3_CTL_CFG_N3_TXD_WIDTH                                  = 193,
        HSS_N3_CTL_CFG_N3_TXE_BYPASS                                 = 194,
        HSS_N3_CTL_CFG_N3_TXE_BYP_DATA                               = 195,
        HSS_N3_CTL_CFG_N3_TXE_COEF                                   = 196,
        HSS_N3_CTL_CFG_N3_TXE_DRV_AMPL                               = 197,
        HSS_N3_CTL_CFG_N3_TXE_DRV_SLEW                               = 198,
        HSS_N3_CTL_CFG_N3_TXE_PRBS                                   = 199,
        HSS_N3_CTL_CFG_N3_TXE_PRBS_EN                                = 200,
        HSS_N3_CTL_CFG_N3_TXE_PRBS_FRC_ERR                           = 201,
        HSS_N3_CTL_CFG_N3_TXE_PRBS_RST                               = 202,
        HSS_N3_CTL_CFG_N3_TXE_PWR_DWN                                = 203,
        HSS_N3_CTL_CFG_N3_TXE_RATE                                   = 204,
        HSS_N3_CTL_CFG_N3_TXE_TS                                     = 205,
        HSS_N3_CTL_CFG_N3_TXE_WIDTH                                  = 206,
        HSS_N3_CTL_CFG_N3_TXF_BYPASS                                 = 207,
        HSS_N3_CTL_CFG_N3_TXF_BYP_DATA                               = 208,
        HSS_N3_CTL_CFG_N3_TXF_COEF                                   = 209,
        HSS_N3_CTL_CFG_N3_TXF_DRV_AMPL                               = 210,
        HSS_N3_CTL_CFG_N3_TXF_DRV_SLEW                               = 211,
        HSS_N3_CTL_CFG_N3_TXF_PRBS                                   = 212,
        HSS_N3_CTL_CFG_N3_TXF_PRBS_EN                                = 213,
        HSS_N3_CTL_CFG_N3_TXF_PRBS_FRC_ERR                           = 214,
        HSS_N3_CTL_CFG_N3_TXF_PRBS_RST                               = 215,
        HSS_N3_CTL_CFG_N3_TXF_PWR_DWN                                = 216,
        HSS_N3_CTL_CFG_N3_TXF_RATE                                   = 217,
        HSS_N3_CTL_CFG_N3_TXF_TS                                     = 218,
        HSS_N3_CTL_CFG_N3_TXF_WIDTH                                  = 219,
        HSS_N3_CTL_CFG_N3_TXG_BYPASS                                 = 220,
        HSS_N3_CTL_CFG_N3_TXG_BYP_DATA                               = 221,
        HSS_N3_CTL_CFG_N3_TXG_COEF                                   = 222,
        HSS_N3_CTL_CFG_N3_TXG_DRV_AMPL                               = 223,
        HSS_N3_CTL_CFG_N3_TXG_DRV_SLEW                               = 224,
        HSS_N3_CTL_CFG_N3_TXG_PRBS                                   = 225,
        HSS_N3_CTL_CFG_N3_TXG_PRBS_EN                                = 226,
        HSS_N3_CTL_CFG_N3_TXG_PRBS_FRC_ERR                           = 227,
        HSS_N3_CTL_CFG_N3_TXG_PRBS_RST                               = 228,
        HSS_N3_CTL_CFG_N3_TXG_PWR_DWN                                = 229,
        HSS_N3_CTL_CFG_N3_TXG_RATE                                   = 230,
        HSS_N3_CTL_CFG_N3_TXG_TS                                     = 231,
        HSS_N3_CTL_CFG_N3_TXG_WIDTH                                  = 232,
        HSS_N3_CTL_CFG_N3_TXH_BYPASS                                 = 233,
        HSS_N3_CTL_CFG_N3_TXH_BYP_DATA                               = 234,
        HSS_N3_CTL_CFG_N3_TXH_COEF                                   = 235,
        HSS_N3_CTL_CFG_N3_TXH_DRV_AMPL                               = 236,
        HSS_N3_CTL_CFG_N3_TXH_DRV_SLEW                               = 237,
        HSS_N3_CTL_CFG_N3_TXH_PRBS                                   = 238,
        HSS_N3_CTL_CFG_N3_TXH_PRBS_EN                                = 239,
        HSS_N3_CTL_CFG_N3_TXH_PRBS_FRC_ERR                           = 240,
        HSS_N3_CTL_CFG_N3_TXH_PRBS_RST                               = 241,
        HSS_N3_CTL_CFG_N3_TXH_PWR_DWN                                = 242,
        HSS_N3_CTL_CFG_N3_TXH_RATE                                   = 243,
        HSS_N3_CTL_CFG_N3_TXH_TS                                     = 244,
        HSS_N3_CTL_CFG_N3_TXH_WIDTH                                  = 245,

        HSS_N4_CTL_CFG_N4_HSS_DIV_SEL                                = 0,
        HSS_N4_CTL_CFG_N4_HSS_EYE_ENABLE                             = 1,
        HSS_N4_CTL_CFG_N4_HSS_EYE_LINK_SEL                           = 2,
        HSS_N4_CTL_CFG_N4_HSS_EYE_MODE_SEL                           = 3,
        HSS_N4_CTL_CFG_N4_HSS_EYE_PAT_SEL                            = 4,
        HSS_N4_CTL_CFG_N4_HSS_EYE_PR_BUMP32                          = 5,
        HSS_N4_CTL_CFG_N4_HSS_EYE_PR_CENTER                          = 6,
        HSS_N4_CTL_CFG_N4_HSS_EYE_PR_DN                              = 7,
        HSS_N4_CTL_CFG_N4_HSS_EYE_PR_UP                              = 8,
        HSS_N4_CTL_CFG_N4_HSS_EYE_RESET                              = 9,
        HSS_N4_CTL_CFG_N4_HSS_PDWN_PLL                               = 10,
        HSS_N4_CTL_CFG_N4_HSS_PLL_BYP                                = 11,
        HSS_N4_CTL_CFG_N4_HSS_PRBS_EN                                = 12,
        HSS_N4_CTL_CFG_N4_HSS_REC_CAL                                = 13,
        HSS_N4_CTL_CFG_N4_HSS_REF_CLK_GT400                          = 14,
        HSS_N4_CTL_CFG_N4_HSS_RESET                                  = 15,
        HSS_N4_CTL_CFG_N4_HSS_RESYNC_CLK_IN                          = 16,
        HSS_N4_CTL_CFG_N4_RG                                         = 17,
        HSS_N4_CTL_CFG_N4_RXA_BYPASS                                 = 18,
        HSS_N4_CTL_CFG_N4_RXA_CDR_MODE                               = 19,
        HSS_N4_CTL_CFG_N4_RXA_DATA_LOOP                              = 20,
        HSS_N4_CTL_CFG_N4_RXA_DATA_SYNC                              = 21,
        HSS_N4_CTL_CFG_N4_RXA_EQ                                     = 22,
        HSS_N4_CTL_CFG_N4_RXA_PRBS                                   = 23,
        HSS_N4_CTL_CFG_N4_RXA_PRBS_EN                                = 24,
        HSS_N4_CTL_CFG_N4_RXA_PRBS_FRC_ERR                           = 25,
        HSS_N4_CTL_CFG_N4_RXA_PRBS_RST                               = 26,
        HSS_N4_CTL_CFG_N4_RXA_PRBS_WRAP                              = 27,
        HSS_N4_CTL_CFG_N4_RXA_PWR_DWN                                = 28,
        HSS_N4_CTL_CFG_N4_RXA_QRT_CLK_EN                             = 29,
        HSS_N4_CTL_CFG_N4_RXA_RATE                                   = 30,
        HSS_N4_CTL_CFG_N4_RXA_SIG_DET_EN                             = 31,
        HSS_N4_CTL_CFG_N4_RXA_SIG_LEV                                = 32,
        HSS_N4_CTL_CFG_N4_RXA_WIDTH                                  = 33,
        HSS_N4_CTL_CFG_N4_RXB_BYPASS                                 = 34,
        HSS_N4_CTL_CFG_N4_RXB_CDR_MODE                               = 35,
        HSS_N4_CTL_CFG_N4_RXB_DATA_LOOP                              = 36,
        HSS_N4_CTL_CFG_N4_RXB_DATA_SYNC                              = 37,
        HSS_N4_CTL_CFG_N4_RXB_EQ                                     = 38,
        HSS_N4_CTL_CFG_N4_RXB_PRBS                                   = 39,
        HSS_N4_CTL_CFG_N4_RXB_PRBS_EN                                = 40,
        HSS_N4_CTL_CFG_N4_RXB_PRBS_FRC_ERR                           = 41,
        HSS_N4_CTL_CFG_N4_RXB_PRBS_RST                               = 42,
        HSS_N4_CTL_CFG_N4_RXB_PRBS_WRAP                              = 43,
        HSS_N4_CTL_CFG_N4_RXB_PWR_DWN                                = 44,
        HSS_N4_CTL_CFG_N4_RXB_QRT_CLK_EN                             = 45,
        HSS_N4_CTL_CFG_N4_RXB_RATE                                   = 46,
        HSS_N4_CTL_CFG_N4_RXB_SIG_DET_EN                             = 47,
        HSS_N4_CTL_CFG_N4_RXB_SIG_LEV                                = 48,
        HSS_N4_CTL_CFG_N4_RXB_WIDTH                                  = 49,
        HSS_N4_CTL_CFG_N4_RXC_BYPASS                                 = 50,
        HSS_N4_CTL_CFG_N4_RXC_CDR_MODE                               = 51,
        HSS_N4_CTL_CFG_N4_RXC_DATA_LOOP                              = 52,
        HSS_N4_CTL_CFG_N4_RXC_DATA_SYNC                              = 53,
        HSS_N4_CTL_CFG_N4_RXC_EQ                                     = 54,
        HSS_N4_CTL_CFG_N4_RXC_PRBS                                   = 55,
        HSS_N4_CTL_CFG_N4_RXC_PRBS_EN                                = 56,
        HSS_N4_CTL_CFG_N4_RXC_PRBS_FRC_ERR                           = 57,
        HSS_N4_CTL_CFG_N4_RXC_PRBS_RST                               = 58,
        HSS_N4_CTL_CFG_N4_RXC_PRBS_WRAP                              = 59,
        HSS_N4_CTL_CFG_N4_RXC_PWR_DWN                                = 60,
        HSS_N4_CTL_CFG_N4_RXC_QRT_CLK_EN                             = 61,
        HSS_N4_CTL_CFG_N4_RXC_RATE                                   = 62,
        HSS_N4_CTL_CFG_N4_RXC_SIG_DET_EN                             = 63,
        HSS_N4_CTL_CFG_N4_RXC_SIG_LEV                                = 64,
        HSS_N4_CTL_CFG_N4_RXC_WIDTH                                  = 65,
        HSS_N4_CTL_CFG_N4_RXD_BYPASS                                 = 66,
        HSS_N4_CTL_CFG_N4_RXD_CDR_MODE                               = 67,
        HSS_N4_CTL_CFG_N4_RXD_DATA_LOOP                              = 68,
        HSS_N4_CTL_CFG_N4_RXD_DATA_SYNC                              = 69,
        HSS_N4_CTL_CFG_N4_RXD_EQ                                     = 70,
        HSS_N4_CTL_CFG_N4_RXD_PRBS                                   = 71,
        HSS_N4_CTL_CFG_N4_RXD_PRBS_EN                                = 72,
        HSS_N4_CTL_CFG_N4_RXD_PRBS_FRC_ERR                           = 73,
        HSS_N4_CTL_CFG_N4_RXD_PRBS_RST                               = 74,
        HSS_N4_CTL_CFG_N4_RXD_PRBS_WRAP                              = 75,
        HSS_N4_CTL_CFG_N4_RXD_PWR_DWN                                = 76,
        HSS_N4_CTL_CFG_N4_RXD_QRT_CLK_EN                             = 77,
        HSS_N4_CTL_CFG_N4_RXD_RATE                                   = 78,
        HSS_N4_CTL_CFG_N4_RXD_SIG_DET_EN                             = 79,
        HSS_N4_CTL_CFG_N4_RXD_SIG_LEV                                = 80,
        HSS_N4_CTL_CFG_N4_RXD_WIDTH                                  = 81,
        HSS_N4_CTL_CFG_N4_RXE_BYPASS                                 = 82,
        HSS_N4_CTL_CFG_N4_RXE_CDR_MODE                               = 83,
        HSS_N4_CTL_CFG_N4_RXE_DATA_LOOP                              = 84,
        HSS_N4_CTL_CFG_N4_RXE_DATA_SYNC                              = 85,
        HSS_N4_CTL_CFG_N4_RXE_EQ                                     = 86,
        HSS_N4_CTL_CFG_N4_RXE_PRBS                                   = 87,
        HSS_N4_CTL_CFG_N4_RXE_PRBS_EN                                = 88,
        HSS_N4_CTL_CFG_N4_RXE_PRBS_FRC_ERR                           = 89,
        HSS_N4_CTL_CFG_N4_RXE_PRBS_RST                               = 90,
        HSS_N4_CTL_CFG_N4_RXE_PRBS_WRAP                              = 91,
        HSS_N4_CTL_CFG_N4_RXE_PWR_DWN                                = 92,
        HSS_N4_CTL_CFG_N4_RXE_RATE                                   = 93,
        HSS_N4_CTL_CFG_N4_RXE_SIG_DET_EN                             = 94,
        HSS_N4_CTL_CFG_N4_RXE_SIG_LEV                                = 95,
        HSS_N4_CTL_CFG_N4_RXE_WIDTH                                  = 96,
        HSS_N4_CTL_CFG_N4_RXF_BYPASS                                 = 97,
        HSS_N4_CTL_CFG_N4_RXF_CDR_MODE                               = 98,
        HSS_N4_CTL_CFG_N4_RXF_DATA_LOOP                              = 99,
        HSS_N4_CTL_CFG_N4_RXF_DATA_SYNC                              = 100,
        HSS_N4_CTL_CFG_N4_RXF_EQ                                     = 101,
        HSS_N4_CTL_CFG_N4_RXF_PRBS                                   = 102,
        HSS_N4_CTL_CFG_N4_RXF_PRBS_EN                                = 103,
        HSS_N4_CTL_CFG_N4_RXF_PRBS_FRC_ERR                           = 104,
        HSS_N4_CTL_CFG_N4_RXF_PRBS_RST                               = 105,
        HSS_N4_CTL_CFG_N4_RXF_PRBS_WRAP                              = 106,
        HSS_N4_CTL_CFG_N4_RXF_PWR_DWN                                = 107,
        HSS_N4_CTL_CFG_N4_RXF_RATE                                   = 108,
        HSS_N4_CTL_CFG_N4_RXF_SIG_DET_EN                             = 109,
        HSS_N4_CTL_CFG_N4_RXF_SIG_LEV                                = 110,
        HSS_N4_CTL_CFG_N4_RXF_WIDTH                                  = 111,
        HSS_N4_CTL_CFG_N4_RXG_BYPASS                                 = 112,
        HSS_N4_CTL_CFG_N4_RXG_CDR_MODE                               = 113,
        HSS_N4_CTL_CFG_N4_RXG_DATA_LOOP                              = 114,
        HSS_N4_CTL_CFG_N4_RXG_DATA_SYNC                              = 115,
        HSS_N4_CTL_CFG_N4_RXG_EQ                                     = 116,
        HSS_N4_CTL_CFG_N4_RXG_PRBS                                   = 117,
        HSS_N4_CTL_CFG_N4_RXG_PRBS_EN                                = 118,
        HSS_N4_CTL_CFG_N4_RXG_PRBS_FRC_ERR                           = 119,
        HSS_N4_CTL_CFG_N4_RXG_PRBS_RST                               = 120,
        HSS_N4_CTL_CFG_N4_RXG_PRBS_WRAP                              = 121,
        HSS_N4_CTL_CFG_N4_RXG_PWR_DWN                                = 122,
        HSS_N4_CTL_CFG_N4_RXG_RATE                                   = 123,
        HSS_N4_CTL_CFG_N4_RXG_SIG_DET_EN                             = 124,
        HSS_N4_CTL_CFG_N4_RXG_SIG_LEV                                = 125,
        HSS_N4_CTL_CFG_N4_RXG_WIDTH                                  = 126,
        HSS_N4_CTL_CFG_N4_RXH_BYPASS                                 = 127,
        HSS_N4_CTL_CFG_N4_RXH_CDR_MODE                               = 128,
        HSS_N4_CTL_CFG_N4_RXH_DATA_LOOP                              = 129,
        HSS_N4_CTL_CFG_N4_RXH_DATA_SYNC                              = 130,
        HSS_N4_CTL_CFG_N4_RXH_EQ                                     = 131,
        HSS_N4_CTL_CFG_N4_RXH_PRBS                                   = 132,
        HSS_N4_CTL_CFG_N4_RXH_PRBS_EN                                = 133,
        HSS_N4_CTL_CFG_N4_RXH_PRBS_FRC_ERR                           = 134,
        HSS_N4_CTL_CFG_N4_RXH_PRBS_RST                               = 135,
        HSS_N4_CTL_CFG_N4_RXH_PRBS_WRAP                              = 136,
        HSS_N4_CTL_CFG_N4_RXH_PWR_DWN                                = 137,
        HSS_N4_CTL_CFG_N4_RXH_RATE                                   = 138,
        HSS_N4_CTL_CFG_N4_RXH_SIG_DET_EN                             = 139,
        HSS_N4_CTL_CFG_N4_RXH_SIG_LEV                                = 140,
        HSS_N4_CTL_CFG_N4_RXH_WIDTH                                  = 141,
        HSS_N4_CTL_CFG_N4_TXA_BYPASS                                 = 142,
        HSS_N4_CTL_CFG_N4_TXA_BYP_DATA                               = 143,
        HSS_N4_CTL_CFG_N4_TXA_COEF                                   = 144,
        HSS_N4_CTL_CFG_N4_TXA_DRV_AMPL                               = 145,
        HSS_N4_CTL_CFG_N4_TXA_DRV_SLEW                               = 146,
        HSS_N4_CTL_CFG_N4_TXA_PRBS                                   = 147,
        HSS_N4_CTL_CFG_N4_TXA_PRBS_EN                                = 148,
        HSS_N4_CTL_CFG_N4_TXA_PRBS_FRC_ERR                           = 149,
        HSS_N4_CTL_CFG_N4_TXA_PRBS_RST                               = 150,
        HSS_N4_CTL_CFG_N4_TXA_PWR_DWN                                = 151,
        HSS_N4_CTL_CFG_N4_TXA_RATE                                   = 152,
        HSS_N4_CTL_CFG_N4_TXA_TS                                     = 153,
        HSS_N4_CTL_CFG_N4_TXA_WIDTH                                  = 154,
        HSS_N4_CTL_CFG_N4_TXB_BYPASS                                 = 155,
        HSS_N4_CTL_CFG_N4_TXB_BYP_DATA                               = 156,
        HSS_N4_CTL_CFG_N4_TXB_COEF                                   = 157,
        HSS_N4_CTL_CFG_N4_TXB_DRV_AMPL                               = 158,
        HSS_N4_CTL_CFG_N4_TXB_DRV_SLEW                               = 159,
        HSS_N4_CTL_CFG_N4_TXB_PRBS                                   = 160,
        HSS_N4_CTL_CFG_N4_TXB_PRBS_EN                                = 161,
        HSS_N4_CTL_CFG_N4_TXB_PRBS_FRC_ERR                           = 162,
        HSS_N4_CTL_CFG_N4_TXB_PRBS_RST                               = 163,
        HSS_N4_CTL_CFG_N4_TXB_PWR_DWN                                = 164,
        HSS_N4_CTL_CFG_N4_TXB_RATE                                   = 165,
        HSS_N4_CTL_CFG_N4_TXB_TS                                     = 166,
        HSS_N4_CTL_CFG_N4_TXB_WIDTH                                  = 167,
        HSS_N4_CTL_CFG_N4_TXC_BYPASS                                 = 168,
        HSS_N4_CTL_CFG_N4_TXC_BYP_DATA                               = 169,
        HSS_N4_CTL_CFG_N4_TXC_COEF                                   = 170,
        HSS_N4_CTL_CFG_N4_TXC_DRV_AMPL                               = 171,
        HSS_N4_CTL_CFG_N4_TXC_DRV_SLEW                               = 172,
        HSS_N4_CTL_CFG_N4_TXC_PRBS                                   = 173,
        HSS_N4_CTL_CFG_N4_TXC_PRBS_EN                                = 174,
        HSS_N4_CTL_CFG_N4_TXC_PRBS_FRC_ERR                           = 175,
        HSS_N4_CTL_CFG_N4_TXC_PRBS_RST                               = 176,
        HSS_N4_CTL_CFG_N4_TXC_PWR_DWN                                = 177,
        HSS_N4_CTL_CFG_N4_TXC_RATE                                   = 178,
        HSS_N4_CTL_CFG_N4_TXC_TS                                     = 179,
        HSS_N4_CTL_CFG_N4_TXC_WIDTH                                  = 180,
        HSS_N4_CTL_CFG_N4_TXD_BYPASS                                 = 181,
        HSS_N4_CTL_CFG_N4_TXD_BYP_DATA                               = 182,
        HSS_N4_CTL_CFG_N4_TXD_COEF                                   = 183,
        HSS_N4_CTL_CFG_N4_TXD_DRV_AMPL                               = 184,
        HSS_N4_CTL_CFG_N4_TXD_DRV_SLEW                               = 185,
        HSS_N4_CTL_CFG_N4_TXD_PRBS                                   = 186,
        HSS_N4_CTL_CFG_N4_TXD_PRBS_EN                                = 187,
        HSS_N4_CTL_CFG_N4_TXD_PRBS_FRC_ERR                           = 188,
        HSS_N4_CTL_CFG_N4_TXD_PRBS_RST                               = 189,
        HSS_N4_CTL_CFG_N4_TXD_PWR_DWN                                = 190,
        HSS_N4_CTL_CFG_N4_TXD_RATE                                   = 191,
        HSS_N4_CTL_CFG_N4_TXD_TS                                     = 192,
        HSS_N4_CTL_CFG_N4_TXD_WIDTH                                  = 193,
        HSS_N4_CTL_CFG_N4_TXE_BYPASS                                 = 194,
        HSS_N4_CTL_CFG_N4_TXE_BYP_DATA                               = 195,
        HSS_N4_CTL_CFG_N4_TXE_COEF                                   = 196,
        HSS_N4_CTL_CFG_N4_TXE_DRV_AMPL                               = 197,
        HSS_N4_CTL_CFG_N4_TXE_DRV_SLEW                               = 198,
        HSS_N4_CTL_CFG_N4_TXE_PRBS                                   = 199,
        HSS_N4_CTL_CFG_N4_TXE_PRBS_EN                                = 200,
        HSS_N4_CTL_CFG_N4_TXE_PRBS_FRC_ERR                           = 201,
        HSS_N4_CTL_CFG_N4_TXE_PRBS_RST                               = 202,
        HSS_N4_CTL_CFG_N4_TXE_PWR_DWN                                = 203,
        HSS_N4_CTL_CFG_N4_TXE_RATE                                   = 204,
        HSS_N4_CTL_CFG_N4_TXE_TS                                     = 205,
        HSS_N4_CTL_CFG_N4_TXE_WIDTH                                  = 206,
        HSS_N4_CTL_CFG_N4_TXF_BYPASS                                 = 207,
        HSS_N4_CTL_CFG_N4_TXF_BYP_DATA                               = 208,
        HSS_N4_CTL_CFG_N4_TXF_COEF                                   = 209,
        HSS_N4_CTL_CFG_N4_TXF_DRV_AMPL                               = 210,
        HSS_N4_CTL_CFG_N4_TXF_DRV_SLEW                               = 211,
        HSS_N4_CTL_CFG_N4_TXF_PRBS                                   = 212,
        HSS_N4_CTL_CFG_N4_TXF_PRBS_EN                                = 213,
        HSS_N4_CTL_CFG_N4_TXF_PRBS_FRC_ERR                           = 214,
        HSS_N4_CTL_CFG_N4_TXF_PRBS_RST                               = 215,
        HSS_N4_CTL_CFG_N4_TXF_PWR_DWN                                = 216,
        HSS_N4_CTL_CFG_N4_TXF_RATE                                   = 217,
        HSS_N4_CTL_CFG_N4_TXF_TS                                     = 218,
        HSS_N4_CTL_CFG_N4_TXF_WIDTH                                  = 219,
        HSS_N4_CTL_CFG_N4_TXG_BYPASS                                 = 220,
        HSS_N4_CTL_CFG_N4_TXG_BYP_DATA                               = 221,
        HSS_N4_CTL_CFG_N4_TXG_COEF                                   = 222,
        HSS_N4_CTL_CFG_N4_TXG_DRV_AMPL                               = 223,
        HSS_N4_CTL_CFG_N4_TXG_DRV_SLEW                               = 224,
        HSS_N4_CTL_CFG_N4_TXG_PRBS                                   = 225,
        HSS_N4_CTL_CFG_N4_TXG_PRBS_EN                                = 226,
        HSS_N4_CTL_CFG_N4_TXG_PRBS_FRC_ERR                           = 227,
        HSS_N4_CTL_CFG_N4_TXG_PRBS_RST                               = 228,
        HSS_N4_CTL_CFG_N4_TXG_PWR_DWN                                = 229,
        HSS_N4_CTL_CFG_N4_TXG_RATE                                   = 230,
        HSS_N4_CTL_CFG_N4_TXG_TS                                     = 231,
        HSS_N4_CTL_CFG_N4_TXG_WIDTH                                  = 232,
        HSS_N4_CTL_CFG_N4_TXH_BYPASS                                 = 233,
        HSS_N4_CTL_CFG_N4_TXH_BYP_DATA                               = 234,
        HSS_N4_CTL_CFG_N4_TXH_COEF                                   = 235,
        HSS_N4_CTL_CFG_N4_TXH_DRV_AMPL                               = 236,
        HSS_N4_CTL_CFG_N4_TXH_DRV_SLEW                               = 237,
        HSS_N4_CTL_CFG_N4_TXH_PRBS                                   = 238,
        HSS_N4_CTL_CFG_N4_TXH_PRBS_EN                                = 239,
        HSS_N4_CTL_CFG_N4_TXH_PRBS_FRC_ERR                           = 240,
        HSS_N4_CTL_CFG_N4_TXH_PRBS_RST                               = 241,
        HSS_N4_CTL_CFG_N4_TXH_PWR_DWN                                = 242,
        HSS_N4_CTL_CFG_N4_TXH_RATE                                   = 243,
        HSS_N4_CTL_CFG_N4_TXH_TS                                     = 244,
        HSS_N4_CTL_CFG_N4_TXH_WIDTH                                  = 245,

        HSS_N5_CTL_CFG_N5_HSS_DIV_SEL                                = 0,
        HSS_N5_CTL_CFG_N5_HSS_EYE_ENABLE                             = 1,
        HSS_N5_CTL_CFG_N5_HSS_EYE_LINK_SEL                           = 2,
        HSS_N5_CTL_CFG_N5_HSS_EYE_MODE_SEL                           = 3,
        HSS_N5_CTL_CFG_N5_HSS_EYE_PAT_SEL                            = 4,
        HSS_N5_CTL_CFG_N5_HSS_EYE_PR_BUMP32                          = 5,
        HSS_N5_CTL_CFG_N5_HSS_EYE_PR_CENTER                          = 6,
        HSS_N5_CTL_CFG_N5_HSS_EYE_PR_DN                              = 7,
        HSS_N5_CTL_CFG_N5_HSS_EYE_PR_UP                              = 8,
        HSS_N5_CTL_CFG_N5_HSS_EYE_RESET                              = 9,
        HSS_N5_CTL_CFG_N5_HSS_PDWN_PLL                               = 10,
        HSS_N5_CTL_CFG_N5_HSS_PLL_BYP                                = 11,
        HSS_N5_CTL_CFG_N5_HSS_PRBS_EN                                = 12,
        HSS_N5_CTL_CFG_N5_HSS_REC_CAL                                = 13,
        HSS_N5_CTL_CFG_N5_HSS_REF_CLK_GT400                          = 14,
        HSS_N5_CTL_CFG_N5_HSS_RESET                                  = 15,
        HSS_N5_CTL_CFG_N5_HSS_RESYNC_CLK_IN                          = 16,
        HSS_N5_CTL_CFG_N5_RG                                         = 17,
        HSS_N5_CTL_CFG_N5_RXA_BYPASS                                 = 18,
        HSS_N5_CTL_CFG_N5_RXA_CDR_MODE                               = 19,
        HSS_N5_CTL_CFG_N5_RXA_DATA_LOOP                              = 20,
        HSS_N5_CTL_CFG_N5_RXA_DATA_SYNC                              = 21,
        HSS_N5_CTL_CFG_N5_RXA_EQ                                     = 22,
        HSS_N5_CTL_CFG_N5_RXA_PRBS                                   = 23,
        HSS_N5_CTL_CFG_N5_RXA_PRBS_EN                                = 24,
        HSS_N5_CTL_CFG_N5_RXA_PRBS_FRC_ERR                           = 25,
        HSS_N5_CTL_CFG_N5_RXA_PRBS_RST                               = 26,
        HSS_N5_CTL_CFG_N5_RXA_PRBS_WRAP                              = 27,
        HSS_N5_CTL_CFG_N5_RXA_PWR_DWN                                = 28,
        HSS_N5_CTL_CFG_N5_RXA_QRT_CLK_EN                             = 29,
        HSS_N5_CTL_CFG_N5_RXA_RATE                                   = 30,
        HSS_N5_CTL_CFG_N5_RXA_SIG_DET_EN                             = 31,
        HSS_N5_CTL_CFG_N5_RXA_SIG_LEV                                = 32,
        HSS_N5_CTL_CFG_N5_RXA_WIDTH                                  = 33,
        HSS_N5_CTL_CFG_N5_RXB_BYPASS                                 = 34,
        HSS_N5_CTL_CFG_N5_RXB_CDR_MODE                               = 35,
        HSS_N5_CTL_CFG_N5_RXB_DATA_LOOP                              = 36,
        HSS_N5_CTL_CFG_N5_RXB_DATA_SYNC                              = 37,
        HSS_N5_CTL_CFG_N5_RXB_EQ                                     = 38,
        HSS_N5_CTL_CFG_N5_RXB_PRBS                                   = 39,
        HSS_N5_CTL_CFG_N5_RXB_PRBS_EN                                = 40,
        HSS_N5_CTL_CFG_N5_RXB_PRBS_FRC_ERR                           = 41,
        HSS_N5_CTL_CFG_N5_RXB_PRBS_RST                               = 42,
        HSS_N5_CTL_CFG_N5_RXB_PRBS_WRAP                              = 43,
        HSS_N5_CTL_CFG_N5_RXB_PWR_DWN                                = 44,
        HSS_N5_CTL_CFG_N5_RXB_QRT_CLK_EN                             = 45,
        HSS_N5_CTL_CFG_N5_RXB_RATE                                   = 46,
        HSS_N5_CTL_CFG_N5_RXB_SIG_DET_EN                             = 47,
        HSS_N5_CTL_CFG_N5_RXB_SIG_LEV                                = 48,
        HSS_N5_CTL_CFG_N5_RXB_WIDTH                                  = 49,
        HSS_N5_CTL_CFG_N5_RXC_BYPASS                                 = 50,
        HSS_N5_CTL_CFG_N5_RXC_CDR_MODE                               = 51,
        HSS_N5_CTL_CFG_N5_RXC_DATA_LOOP                              = 52,
        HSS_N5_CTL_CFG_N5_RXC_DATA_SYNC                              = 53,
        HSS_N5_CTL_CFG_N5_RXC_EQ                                     = 54,
        HSS_N5_CTL_CFG_N5_RXC_PRBS                                   = 55,
        HSS_N5_CTL_CFG_N5_RXC_PRBS_EN                                = 56,
        HSS_N5_CTL_CFG_N5_RXC_PRBS_FRC_ERR                           = 57,
        HSS_N5_CTL_CFG_N5_RXC_PRBS_RST                               = 58,
        HSS_N5_CTL_CFG_N5_RXC_PRBS_WRAP                              = 59,
        HSS_N5_CTL_CFG_N5_RXC_PWR_DWN                                = 60,
        HSS_N5_CTL_CFG_N5_RXC_QRT_CLK_EN                             = 61,
        HSS_N5_CTL_CFG_N5_RXC_RATE                                   = 62,
        HSS_N5_CTL_CFG_N5_RXC_SIG_DET_EN                             = 63,
        HSS_N5_CTL_CFG_N5_RXC_SIG_LEV                                = 64,
        HSS_N5_CTL_CFG_N5_RXC_WIDTH                                  = 65,
        HSS_N5_CTL_CFG_N5_RXD_BYPASS                                 = 66,
        HSS_N5_CTL_CFG_N5_RXD_CDR_MODE                               = 67,
        HSS_N5_CTL_CFG_N5_RXD_DATA_LOOP                              = 68,
        HSS_N5_CTL_CFG_N5_RXD_DATA_SYNC                              = 69,
        HSS_N5_CTL_CFG_N5_RXD_EQ                                     = 70,
        HSS_N5_CTL_CFG_N5_RXD_PRBS                                   = 71,
        HSS_N5_CTL_CFG_N5_RXD_PRBS_EN                                = 72,
        HSS_N5_CTL_CFG_N5_RXD_PRBS_FRC_ERR                           = 73,
        HSS_N5_CTL_CFG_N5_RXD_PRBS_RST                               = 74,
        HSS_N5_CTL_CFG_N5_RXD_PRBS_WRAP                              = 75,
        HSS_N5_CTL_CFG_N5_RXD_PWR_DWN                                = 76,
        HSS_N5_CTL_CFG_N5_RXD_QRT_CLK_EN                             = 77,
        HSS_N5_CTL_CFG_N5_RXD_RATE                                   = 78,
        HSS_N5_CTL_CFG_N5_RXD_SIG_DET_EN                             = 79,
        HSS_N5_CTL_CFG_N5_RXD_SIG_LEV                                = 80,
        HSS_N5_CTL_CFG_N5_RXD_WIDTH                                  = 81,
        HSS_N5_CTL_CFG_N5_RXE_BYPASS                                 = 82,
        HSS_N5_CTL_CFG_N5_RXE_CDR_MODE                               = 83,
        HSS_N5_CTL_CFG_N5_RXE_DATA_LOOP                              = 84,
        HSS_N5_CTL_CFG_N5_RXE_DATA_SYNC                              = 85,
        HSS_N5_CTL_CFG_N5_RXE_EQ                                     = 86,
        HSS_N5_CTL_CFG_N5_RXE_PRBS                                   = 87,
        HSS_N5_CTL_CFG_N5_RXE_PRBS_EN                                = 88,
        HSS_N5_CTL_CFG_N5_RXE_PRBS_FRC_ERR                           = 89,
        HSS_N5_CTL_CFG_N5_RXE_PRBS_RST                               = 90,
        HSS_N5_CTL_CFG_N5_RXE_PRBS_WRAP                              = 91,
        HSS_N5_CTL_CFG_N5_RXE_PWR_DWN                                = 92,
        HSS_N5_CTL_CFG_N5_RXE_RATE                                   = 93,
        HSS_N5_CTL_CFG_N5_RXE_SIG_DET_EN                             = 94,
        HSS_N5_CTL_CFG_N5_RXE_SIG_LEV                                = 95,
        HSS_N5_CTL_CFG_N5_RXE_WIDTH                                  = 96,
        HSS_N5_CTL_CFG_N5_RXF_BYPASS                                 = 97,
        HSS_N5_CTL_CFG_N5_RXF_CDR_MODE                               = 98,
        HSS_N5_CTL_CFG_N5_RXF_DATA_LOOP                              = 99,
        HSS_N5_CTL_CFG_N5_RXF_DATA_SYNC                              = 100,
        HSS_N5_CTL_CFG_N5_RXF_EQ                                     = 101,
        HSS_N5_CTL_CFG_N5_RXF_PRBS                                   = 102,
        HSS_N5_CTL_CFG_N5_RXF_PRBS_EN                                = 103,
        HSS_N5_CTL_CFG_N5_RXF_PRBS_FRC_ERR                           = 104,
        HSS_N5_CTL_CFG_N5_RXF_PRBS_RST                               = 105,
        HSS_N5_CTL_CFG_N5_RXF_PRBS_WRAP                              = 106,
        HSS_N5_CTL_CFG_N5_RXF_PWR_DWN                                = 107,
        HSS_N5_CTL_CFG_N5_RXF_RATE                                   = 108,
        HSS_N5_CTL_CFG_N5_RXF_SIG_DET_EN                             = 109,
        HSS_N5_CTL_CFG_N5_RXF_SIG_LEV                                = 110,
        HSS_N5_CTL_CFG_N5_RXF_WIDTH                                  = 111,
        HSS_N5_CTL_CFG_N5_RXG_BYPASS                                 = 112,
        HSS_N5_CTL_CFG_N5_RXG_CDR_MODE                               = 113,
        HSS_N5_CTL_CFG_N5_RXG_DATA_LOOP                              = 114,
        HSS_N5_CTL_CFG_N5_RXG_DATA_SYNC                              = 115,
        HSS_N5_CTL_CFG_N5_RXG_EQ                                     = 116,
        HSS_N5_CTL_CFG_N5_RXG_PRBS                                   = 117,
        HSS_N5_CTL_CFG_N5_RXG_PRBS_EN                                = 118,
        HSS_N5_CTL_CFG_N5_RXG_PRBS_FRC_ERR                           = 119,
        HSS_N5_CTL_CFG_N5_RXG_PRBS_RST                               = 120,
        HSS_N5_CTL_CFG_N5_RXG_PRBS_WRAP                              = 121,
        HSS_N5_CTL_CFG_N5_RXG_PWR_DWN                                = 122,
        HSS_N5_CTL_CFG_N5_RXG_RATE                                   = 123,
        HSS_N5_CTL_CFG_N5_RXG_SIG_DET_EN                             = 124,
        HSS_N5_CTL_CFG_N5_RXG_SIG_LEV                                = 125,
        HSS_N5_CTL_CFG_N5_RXG_WIDTH                                  = 126,
        HSS_N5_CTL_CFG_N5_RXH_BYPASS                                 = 127,
        HSS_N5_CTL_CFG_N5_RXH_CDR_MODE                               = 128,
        HSS_N5_CTL_CFG_N5_RXH_DATA_LOOP                              = 129,
        HSS_N5_CTL_CFG_N5_RXH_DATA_SYNC                              = 130,
        HSS_N5_CTL_CFG_N5_RXH_EQ                                     = 131,
        HSS_N5_CTL_CFG_N5_RXH_PRBS                                   = 132,
        HSS_N5_CTL_CFG_N5_RXH_PRBS_EN                                = 133,
        HSS_N5_CTL_CFG_N5_RXH_PRBS_FRC_ERR                           = 134,
        HSS_N5_CTL_CFG_N5_RXH_PRBS_RST                               = 135,
        HSS_N5_CTL_CFG_N5_RXH_PRBS_WRAP                              = 136,
        HSS_N5_CTL_CFG_N5_RXH_PWR_DWN                                = 137,
        HSS_N5_CTL_CFG_N5_RXH_RATE                                   = 138,
        HSS_N5_CTL_CFG_N5_RXH_SIG_DET_EN                             = 139,
        HSS_N5_CTL_CFG_N5_RXH_SIG_LEV                                = 140,
        HSS_N5_CTL_CFG_N5_RXH_WIDTH                                  = 141,
        HSS_N5_CTL_CFG_N5_TXA_BYPASS                                 = 142,
        HSS_N5_CTL_CFG_N5_TXA_BYP_DATA                               = 143,
        HSS_N5_CTL_CFG_N5_TXA_COEF                                   = 144,
        HSS_N5_CTL_CFG_N5_TXA_DRV_AMPL                               = 145,
        HSS_N5_CTL_CFG_N5_TXA_DRV_SLEW                               = 146,
        HSS_N5_CTL_CFG_N5_TXA_PRBS                                   = 147,
        HSS_N5_CTL_CFG_N5_TXA_PRBS_EN                                = 148,
        HSS_N5_CTL_CFG_N5_TXA_PRBS_FRC_ERR                           = 149,
        HSS_N5_CTL_CFG_N5_TXA_PRBS_RST                               = 150,
        HSS_N5_CTL_CFG_N5_TXA_PWR_DWN                                = 151,
        HSS_N5_CTL_CFG_N5_TXA_RATE                                   = 152,
        HSS_N5_CTL_CFG_N5_TXA_TS                                     = 153,
        HSS_N5_CTL_CFG_N5_TXA_WIDTH                                  = 154,
        HSS_N5_CTL_CFG_N5_TXB_BYPASS                                 = 155,
        HSS_N5_CTL_CFG_N5_TXB_BYP_DATA                               = 156,
        HSS_N5_CTL_CFG_N5_TXB_COEF                                   = 157,
        HSS_N5_CTL_CFG_N5_TXB_DRV_AMPL                               = 158,
        HSS_N5_CTL_CFG_N5_TXB_DRV_SLEW                               = 159,
        HSS_N5_CTL_CFG_N5_TXB_PRBS                                   = 160,
        HSS_N5_CTL_CFG_N5_TXB_PRBS_EN                                = 161,
        HSS_N5_CTL_CFG_N5_TXB_PRBS_FRC_ERR                           = 162,
        HSS_N5_CTL_CFG_N5_TXB_PRBS_RST                               = 163,
        HSS_N5_CTL_CFG_N5_TXB_PWR_DWN                                = 164,
        HSS_N5_CTL_CFG_N5_TXB_RATE                                   = 165,
        HSS_N5_CTL_CFG_N5_TXB_TS                                     = 166,
        HSS_N5_CTL_CFG_N5_TXB_WIDTH                                  = 167,
        HSS_N5_CTL_CFG_N5_TXC_BYPASS                                 = 168,
        HSS_N5_CTL_CFG_N5_TXC_BYP_DATA                               = 169,
        HSS_N5_CTL_CFG_N5_TXC_COEF                                   = 170,
        HSS_N5_CTL_CFG_N5_TXC_DRV_AMPL                               = 171,
        HSS_N5_CTL_CFG_N5_TXC_DRV_SLEW                               = 172,
        HSS_N5_CTL_CFG_N5_TXC_PRBS                                   = 173,
        HSS_N5_CTL_CFG_N5_TXC_PRBS_EN                                = 174,
        HSS_N5_CTL_CFG_N5_TXC_PRBS_FRC_ERR                           = 175,
        HSS_N5_CTL_CFG_N5_TXC_PRBS_RST                               = 176,
        HSS_N5_CTL_CFG_N5_TXC_PWR_DWN                                = 177,
        HSS_N5_CTL_CFG_N5_TXC_RATE                                   = 178,
        HSS_N5_CTL_CFG_N5_TXC_TS                                     = 179,
        HSS_N5_CTL_CFG_N5_TXC_WIDTH                                  = 180,
        HSS_N5_CTL_CFG_N5_TXD_BYPASS                                 = 181,
        HSS_N5_CTL_CFG_N5_TXD_BYP_DATA                               = 182,
        HSS_N5_CTL_CFG_N5_TXD_COEF                                   = 183,
        HSS_N5_CTL_CFG_N5_TXD_DRV_AMPL                               = 184,
        HSS_N5_CTL_CFG_N5_TXD_DRV_SLEW                               = 185,
        HSS_N5_CTL_CFG_N5_TXD_PRBS                                   = 186,
        HSS_N5_CTL_CFG_N5_TXD_PRBS_EN                                = 187,
        HSS_N5_CTL_CFG_N5_TXD_PRBS_FRC_ERR                           = 188,
        HSS_N5_CTL_CFG_N5_TXD_PRBS_RST                               = 189,
        HSS_N5_CTL_CFG_N5_TXD_PWR_DWN                                = 190,
        HSS_N5_CTL_CFG_N5_TXD_RATE                                   = 191,
        HSS_N5_CTL_CFG_N5_TXD_TS                                     = 192,
        HSS_N5_CTL_CFG_N5_TXD_WIDTH                                  = 193,
        HSS_N5_CTL_CFG_N5_TXE_BYPASS                                 = 194,
        HSS_N5_CTL_CFG_N5_TXE_BYP_DATA                               = 195,
        HSS_N5_CTL_CFG_N5_TXE_COEF                                   = 196,
        HSS_N5_CTL_CFG_N5_TXE_DRV_AMPL                               = 197,
        HSS_N5_CTL_CFG_N5_TXE_DRV_SLEW                               = 198,
        HSS_N5_CTL_CFG_N5_TXE_PRBS                                   = 199,
        HSS_N5_CTL_CFG_N5_TXE_PRBS_EN                                = 200,
        HSS_N5_CTL_CFG_N5_TXE_PRBS_FRC_ERR                           = 201,
        HSS_N5_CTL_CFG_N5_TXE_PRBS_RST                               = 202,
        HSS_N5_CTL_CFG_N5_TXE_PWR_DWN                                = 203,
        HSS_N5_CTL_CFG_N5_TXE_RATE                                   = 204,
        HSS_N5_CTL_CFG_N5_TXE_TS                                     = 205,
        HSS_N5_CTL_CFG_N5_TXE_WIDTH                                  = 206,
        HSS_N5_CTL_CFG_N5_TXF_BYPASS                                 = 207,
        HSS_N5_CTL_CFG_N5_TXF_BYP_DATA                               = 208,
        HSS_N5_CTL_CFG_N5_TXF_COEF                                   = 209,
        HSS_N5_CTL_CFG_N5_TXF_DRV_AMPL                               = 210,
        HSS_N5_CTL_CFG_N5_TXF_DRV_SLEW                               = 211,
        HSS_N5_CTL_CFG_N5_TXF_PRBS                                   = 212,
        HSS_N5_CTL_CFG_N5_TXF_PRBS_EN                                = 213,
        HSS_N5_CTL_CFG_N5_TXF_PRBS_FRC_ERR                           = 214,
        HSS_N5_CTL_CFG_N5_TXF_PRBS_RST                               = 215,
        HSS_N5_CTL_CFG_N5_TXF_PWR_DWN                                = 216,
        HSS_N5_CTL_CFG_N5_TXF_RATE                                   = 217,
        HSS_N5_CTL_CFG_N5_TXF_TS                                     = 218,
        HSS_N5_CTL_CFG_N5_TXF_WIDTH                                  = 219,
        HSS_N5_CTL_CFG_N5_TXG_BYPASS                                 = 220,
        HSS_N5_CTL_CFG_N5_TXG_BYP_DATA                               = 221,
        HSS_N5_CTL_CFG_N5_TXG_COEF                                   = 222,
        HSS_N5_CTL_CFG_N5_TXG_DRV_AMPL                               = 223,
        HSS_N5_CTL_CFG_N5_TXG_DRV_SLEW                               = 224,
        HSS_N5_CTL_CFG_N5_TXG_PRBS                                   = 225,
        HSS_N5_CTL_CFG_N5_TXG_PRBS_EN                                = 226,
        HSS_N5_CTL_CFG_N5_TXG_PRBS_FRC_ERR                           = 227,
        HSS_N5_CTL_CFG_N5_TXG_PRBS_RST                               = 228,
        HSS_N5_CTL_CFG_N5_TXG_PWR_DWN                                = 229,
        HSS_N5_CTL_CFG_N5_TXG_RATE                                   = 230,
        HSS_N5_CTL_CFG_N5_TXG_TS                                     = 231,
        HSS_N5_CTL_CFG_N5_TXG_WIDTH                                  = 232,
        HSS_N5_CTL_CFG_N5_TXH_BYPASS                                 = 233,
        HSS_N5_CTL_CFG_N5_TXH_BYP_DATA                               = 234,
        HSS_N5_CTL_CFG_N5_TXH_COEF                                   = 235,
        HSS_N5_CTL_CFG_N5_TXH_DRV_AMPL                               = 236,
        HSS_N5_CTL_CFG_N5_TXH_DRV_SLEW                               = 237,
        HSS_N5_CTL_CFG_N5_TXH_PRBS                                   = 238,
        HSS_N5_CTL_CFG_N5_TXH_PRBS_EN                                = 239,
        HSS_N5_CTL_CFG_N5_TXH_PRBS_FRC_ERR                           = 240,
        HSS_N5_CTL_CFG_N5_TXH_PRBS_RST                               = 241,
        HSS_N5_CTL_CFG_N5_TXH_PWR_DWN                                = 242,
        HSS_N5_CTL_CFG_N5_TXH_RATE                                   = 243,
        HSS_N5_CTL_CFG_N5_TXH_TS                                     = 244,
        HSS_N5_CTL_CFG_N5_TXH_WIDTH                                  = 245,

        QDR_MPMI_CTL_CFG_QDR_CLOCK_MACRO_MODE                        = 0,
        QDR_MPMI_CTL_CFG_QDR_DATA_MACRO_MODE                         = 1,
        QDR_MPMI_CTL_CFG_QDR_MPMI_FIFO_BYPASS                        = 2,
        QDR_MPMI_CTL_CFG_QDR_MPMI_RD_PTR_INIT                        = 3,
        QDR_MPMI_CTL_CFG_QDR_VALID_MACRO_MODE                        = 4,
        QDR_MPMI_CTL_RESET_CORE_QDR_MACRO_RX                         = 5,
        QDR_MPMI_CTL_RESET_CORE_QDR_MACRO_TX                         = 6,

        DDR_MPMI_CTL_CFG_DDR_CLOCK_MACRO_MODE                        = 0,
        DDR_MPMI_CTL_CFG_DDR_CMD_MACRO_MODE                          = 1,
        DDR_MPMI_CTL_CFG_DDR_DATA_MACRO_MODE                         = 2,
        DDR_MPMI_CTL_CFG_DDR_MPMI_FIFO_BYPASS                        = 3,
        DDR_MPMI_CTL_CFG_DDR_MPMI_RD_PTR_INIT                        = 4,
        DDR_MPMI_CTL_CFG_DDR_VALID_MACRO_MODE                        = 5,
        DDR_MPMI_CTL_RESET_CORE_EXT_DDR_MACRO_RX                     = 6,
        DDR_MPMI_CTL_RESET_CORE_EXT_DDR_MACRO_TX                     = 7,

        TCAM_MPMI_CTL_CFG_TCAM_MACRO_EXT_CLOCK_MODE                  = 0,
        TCAM_MPMI_CTL_CFG_TCAM_MACRO_EXT_DATA_MODE                   = 1,
        TCAM_MPMI_CTL_CFG_TCAM_MACRO_EXT_EDGE_ALIGN                  = 2,
        TCAM_MPMI_CTL_CFG_TCAM_MACRO_EXT_SYS_CLOCK_MODE              = 3,
        TCAM_MPMI_CTL_CFG_TCAM_MPMI_FIFO_BYPASS                      = 4,
        TCAM_MPMI_CTL_CFG_TCAM_MPMI_RD_PTR_INIT                      = 5,
        TCAM_MPMI_CTL_RESET_CORE_EXT_TCAM_MACRO_RX                   = 6,
        TCAM_MPMI_CTL_RESET_CORE_EXT_TCAM_MACRO_TX                   = 7,

        MAC_LED_CTL_LED_TIMER0                                       = 0,
        MAC_LED_CTL_LED_TIMER1                                       = 1,
        MAC_LED_CTL_LED_TIMER2                                       = 2,
        MAC_LED_CTL_LED_TIMER3                                       = 3,
        MAC_LED_CTL_LED_TIMER_ENABLE0                                = 4,
        MAC_LED_CTL_LED_TIMER_ENABLE1                                = 5,
        MAC_LED_CTL_LED_TIMER_ENABLE2                                = 6,
        MAC_LED_CTL_LED_TIMER_ENABLE3                                = 7,

        XGMAC_SELECT_CTL_CFG_SELECT_XGMAC0                           = 0,
        XGMAC_SELECT_CTL_CFG_SELECT_XGMAC1                           = 1,
        XGMAC_SELECT_CTL_CFG_SELECT_XGMAC2                           = 2,
        XGMAC_SELECT_CTL_CFG_SELECT_XGMAC3                           = 3,
        XGMAC_SELECT_CTL_RESET_XGMAC_PHASE0                          = 4,
        XGMAC_SELECT_CTL_RESET_XGMAC_PHASE1                          = 5,
        XGMAC_SELECT_CTL_RESET_XGMAC_PHASE2                          = 6,
        XGMAC_SELECT_CTL_RESET_XGMAC_PHASE3                          = 7,

        FABRIC_SELECT_CTL_CFG_SELECT_FABRIC0                         = 0,
        FABRIC_SELECT_CTL_CFG_SELECT_FABRIC1                         = 1,
        FABRIC_SELECT_CTL_CFG_SELECT_FABRIC2                         = 2,
        FABRIC_SELECT_CTL_CFG_SELECT_FABRIC3                         = 3,
        FABRIC_SELECT_CTL_RESET_SGMAC_PHASE0                         = 4,
        FABRIC_SELECT_CTL_RESET_SGMAC_PHASE1                         = 5,
        FABRIC_SELECT_CTL_RESET_SGMAC_PHASE2                         = 6,
        FABRIC_SELECT_CTL_RESET_SGMAC_PHASE3                         = 7,

        MISC_MAC_CLK_CTL_CFG_CPU_MAC_CLK_INTERNAL                    = 0,
        MISC_MAC_CLK_CTL_CFG_CPU_MAC_CLOCK_DIVIDER                   = 1,
        MISC_MAC_CLK_CTL_CFG_GE_REF_OUT_CTL                          = 2,
        MISC_MAC_CLK_CTL_CFG_MDIO_CLK_DIVIDER                        = 3,
        MISC_MAC_CLK_CTL_CFG_RESET_MISC_MAC_CLOCKS                   = 4,

        ENABLE_RAM1X_CLK_CTL_CFG_RESET_DDR1X_CLK                     = 0,
        ENABLE_RAM1X_CLK_CTL_CFG_RESET_QDR1X_CLK                     = 1,
        ENABLE_RAM1X_CLK_CTL_CFG_RESET_TCAM1X_CLK                    = 2,

        HASH_KEY_SELECT_CFG_HASH_KEY_SELECT98K                       = 0,

        MDIO_IN_SELECT_CFG_MDIO_SELECT_MDC                           = 0,

        DDR_DL_CTL_CFG_DDR_MACRO_DL_TUNE                             = 0,
        DDR_DL_CTL_CFG_DDR_MACRO_PH1                                 = 1,
        DDR_DL_CTL_CFG_DDR_MACRO_PH2                                 = 2,
        DDR_DL_CTL_CFG_DDR_MACRO_PH190                               = 3,
        DDR_DL_CTL_CFG_DDR_MACRO_PH290                               = 4,

        QDR_DL_CTL_CFG_QDR_MACRO_DL_TUNE                             = 0,
        QDR_DL_CTL_CFG_QDR_MACRO_PH1                                 = 1,
        QDR_DL_CTL_CFG_QDR_MACRO_PH2                                 = 2,
        QDR_DL_CTL_CFG_QDR_MACRO_PH190                               = 3,
        QDR_DL_CTL_CFG_QDR_MACRO_PH290                               = 4,

        DL_MON_MON_DDR_MACRO_DL_LOCK                                 = 0,
        DL_MON_MON_QDR_MACRO_DL_LOCK                                 = 1,

        SGMAC_USE4G_CORE_CTL_CFG_SGMAC_USE4G_HSS                     = 0,
        SGMAC_USE4G_CORE_CTL_RESET_SGMAC4G_PHASE_RX0                 = 1,
        SGMAC_USE4G_CORE_CTL_RESET_SGMAC4G_PHASE_RX1                 = 2,
        SGMAC_USE4G_CORE_CTL_RESET_SGMAC4G_PHASE_RX2                 = 3,
        SGMAC_USE4G_CORE_CTL_RESET_SGMAC4G_PHASE_RX3                 = 4,
        SGMAC_USE4G_CORE_CTL_RESET_SGMAC4G_PHASE_TX0                 = 5,
        SGMAC_USE4G_CORE_CTL_RESET_SGMAC4G_PHASE_TX1                 = 6,
        SGMAC_USE4G_CORE_CTL_RESET_SGMAC4G_PHASE_TX2                 = 7,
        SGMAC_USE4G_CORE_CTL_RESET_SGMAC4G_PHASE_TX3                 = 8,

        GLOBAL_GATED_CLK_CTL_GLOBAL_EN_CLK                           = 0,
        GLOBAL_GATED_CLK_CTL_XGMAC0_REG_CLK_EN                       = 1,

        MODULE_GATED_CLK_CTL_EN_CLK_SUP_FABRIC_CAS                   = 0,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_FABRIC_CRB                   = 1,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_FABRIC_DSF                   = 2,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_FABRIC_GTS                   = 3,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_FABRIC_RTS                   = 4,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_FABRIC_RXQ                   = 5,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_FABRIC_SER                   = 6,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_FABRIC_VOQ                   = 7,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER0                = 8,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER1                = 9,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER2                = 10,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER3                = 11,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER4                = 12,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER5                = 13,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER6                = 14,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER7                = 15,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER8                = 16,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER9                = 17,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER10               = 18,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER11               = 19,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER12               = 20,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER13               = 21,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER14               = 22,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER15               = 23,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER16               = 24,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER17               = 25,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER18               = 26,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER19               = 27,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER20               = 28,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER21               = 29,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER22               = 30,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER23               = 31,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER24               = 32,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER25               = 33,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER26               = 34,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER27               = 35,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER28               = 36,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER29               = 37,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER30               = 38,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER31               = 39,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER32               = 40,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER33               = 41,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER34               = 42,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER35               = 43,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER36               = 44,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER37               = 45,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER38               = 46,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER39               = 47,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER40               = 48,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER41               = 49,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER42               = 50,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER43               = 51,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER44               = 52,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER45               = 53,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER46               = 54,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_GMAC_WRAPPER47               = 55,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP0                = 56,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP1                = 57,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP2                = 58,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP3                = 59,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP4                = 60,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP5                = 61,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP6                = 62,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP7                = 63,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP8                = 64,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP9                = 65,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP10               = 66,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_QUAD_MAC_APP11               = 67,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_SGMAC0                       = 68,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_SGMAC1                       = 69,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_SGMAC2                       = 70,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_SGMAC3                       = 71,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_TCAM_MACRO_INT               = 72,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_XGMAC0                       = 73,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_XGMAC1                       = 74,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_XGMAC2                       = 75,
        MODULE_GATED_CLK_CTL_EN_CLK_SUP_XGMAC3                       = 76,

        ZCNTL_CTL_ZCNTL_ENABLE_IN_CAL                                = 0,
        ZCNTL_CTL_ZCNTL_ENABLE_OUT_CAL                               = 1,
        ZCNTL_CTL_ZCNTL_RESET_BAR_IN_CAL                             = 2,
        ZCNTL_CTL_ZCNTL_RESET_BAR_OUT_CAL                            = 3,

        SYNC_ETHERNET_CFG0_CFG_ETHER_BIST_START_CLK_OFF0             = 0,
        SYNC_ETHERNET_CFG0_CFG_ETHER_CLK_USER_LBIT0                  = 1,
        SYNC_ETHERNET_CFG0_CFG_ETHER_DIVIDER0                        = 2,
        SYNC_ETHERNET_CFG0_CFG_ETHER_EDRAM_MODE0                     = 3,
        SYNC_ETHERNET_CFG0_CFG_ETHER_INVERT_CLOCK0                   = 4,
        SYNC_ETHERNET_CFG0_CFG_ETHER_RESET0                          = 5,
        SYNC_ETHERNET_CFG0_CFG_ETHER_TEST_FUNC0                      = 6,
        SYNC_ETHERNET_CFG0_CFG_ETHER_USER_GO0                        = 7,
        SYNC_ETHERNET_CFG0_CFG_ETHER_USER_OFF0                       = 8,

        SYNC_ETHERNET_SELECT0_CFG_ETHER_CLK_SELECT0                  = 0,

        SYNC_ETHERNET_MON0_ETHERNET_CLK_OFF0                         = 0,

        SYNC_ETHERNET_CFG1_CFG_ETHER_BIST_START_CLK_OFF1             = 0,
        SYNC_ETHERNET_CFG1_CFG_ETHER_CLK_USER_LBIT1                  = 1,
        SYNC_ETHERNET_CFG1_CFG_ETHER_DIVIDER1                        = 2,
        SYNC_ETHERNET_CFG1_CFG_ETHER_EDRAM_MODE1                     = 3,
        SYNC_ETHERNET_CFG1_CFG_ETHER_INVERT_CLOCK1                   = 4,
        SYNC_ETHERNET_CFG1_CFG_ETHER_RESET1                          = 5,
        SYNC_ETHERNET_CFG1_CFG_ETHER_TEST_FUNC1                      = 6,
        SYNC_ETHERNET_CFG1_CFG_ETHER_USER_GO1                        = 7,
        SYNC_ETHERNET_CFG1_CFG_ETHER_USER_OFF1                       = 8,

        SYNC_ETHERNET_SELECT1_CFG_ETHER_CLK_SELECT1                  = 0,
        SYNC_ETHERNET_SELECT1_CFG_SELECT_SYNC_ETHERNET1              = 1,

        SYNC_ETHERNET_MON1_ETHERNET_CLK_OFF1                         = 0,

        TIME_OUT_INFO_TIME_OUT_ACTION                                = 0,
        TIME_OUT_INFO_TIME_OUT_ADDR                                  = 1,

        TIME_OUT_HAPPEN_TIME_OUT_HAPPEN                              = 0,

        IPE_AGING_FIFO_RAM_AGING_FIFO_PTR                            = 0,

        IPE_AGING_CTL_AGING_INTERVAL                                 = 0,
        IPE_AGING_CTL_AGING_PTR                                      = 1,
        IPE_AGING_CTL_ENTRY_VALID_CHECK_EN                           = 2,
        IPE_AGING_CTL_FIFO_DEPTH_THRESHOLD                           = 3,
        IPE_AGING_CTL_MAX_PTR                                        = 4,
        IPE_AGING_CTL_MIN_PTR                                        = 5,
        IPE_AGING_CTL_SCAN_EN                                        = 6,
        IPE_AGING_CTL_SCAN_PAUSE_ON_FIFO_FULL                        = 7,
        IPE_AGING_CTL_SOFTWARE_READ_CLEAR                            = 8,
        IPE_AGING_CTL_STOP_ON_MAX_PTR                                = 9,

        IPE_AGING_STATUS_AGING_FIFO_OVERFLOW                         = 0,
        IPE_AGING_STATUS_UPDATE_FIFO_OVERFLOW                        = 1,

        IPE_AGING_STATUS_MASK_AGING_FIFO_OVERFLOW                    = 0,
        IPE_AGING_STATUS_MASK_UPDATE_FIFO_OVERFLOW                   = 1,

        IPE_AGING_INTR_VALUE_SET_IPE_AGING_INTR_VALUE_SET            = 0,

        IPE_AGING_INTR_VALUE_RESET_IPE_AGING_INTR_VALUE_RESET        = 0,

        IPE_AGING_INTR_MASK_SET_IPE_AGING_INTR_MASK_SET              = 0,

        IPE_AGING_INTR_MASK_RESET_IPE_AGING_INTR_MASK_RESET          = 0,

        IPE_AGING_INIT_INIT                                          = 0,

        IPE_AGING_INIT_DONE_INIT                                     = 0,

        IPEAGING_NORMAL_INTR_VALUE_SET_INTR_VALUE_SET                = 0,

        IPEAGING_NORMAL_INTR_VALUE_RESET_INTR_VALUE_RESET            = 0,

        IPEAGING_NORMAL_INTR_MASK_SET_INTR_MASK_SET                  = 0,

        IPEAGING_NORMAL_INTR_MASK_RESET_INTR_MASK_RESET              = 0,

        IPE_AGING_FIFO_DEPTH_IPE_AGING_FIFO_DEPTH                    = 0,

        IPE_FORWARD_DRAIN_ENABLE_DRAIN_ENABLE                        = 0,

        IPE_FORWARD_CREDIT_VALUE_CFG_FORWARD_BUF_STORE_CREDIT_VALUE  = 0,

        IPE_FORWARD_THRD_CFG_IPE_FWD_EXT_DATA_FIFOA_FULL_THRD        = 0,
        IPE_FORWARD_THRD_CFG_IPE_FWD_PKT_INFO_FIFOA_FULL_THRD        = 1,
        IPE_FORWARD_THRD_CFG_IPE_FWD_SOP_DATA_FIFOA_FULL_THRD        = 2,
        IPE_FORWARD_THRD_CFG_IPE_FWD_SOP_HEADER_FIFOA_FULL_THRD      = 3,
        IPE_FORWARD_THRD_CFG_IPE_FWD_TB_INFO_FIFOA_FULL_THRD         = 4,
        IPE_FORWARD_THRD_CFG_IPE_FWD_TIME_STAMP_FIFOA_FULL_THRD      = 5,

        IPE_FORWARD_STATS_IN_PKT_CNT                                 = 0,
        IPE_FORWARD_STATS_OUT_PKT_CNT                                = 1,

        IPE_FORWARD_INTERRUPT_MASK_RESET                             = 0,
        IPE_FORWARD_INTERRUPT_MASK_SET                               = 1,
        IPE_FORWARD_INTERRUPT_VALUE_RESET                            = 2,
        IPE_FORWARD_INTERRUPT_VALUE_SET                              = 3,

        IPE_FORWARD_CTL_CRITICAL_EXCEPTION                           = 0,
        IPE_FORWARD_CTL_DISCARD_FATAL                                = 1,
        IPE_FORWARD_CTL_DS_FWD_BASE0                                 = 2,
        IPE_FORWARD_CTL_DS_FWD_BASE1                                 = 3,
        IPE_FORWARD_CTL_DS_FWD_DISCARD_STATS_EN                      = 4,
        IPE_FORWARD_CTL_DS_FWD_INDEX_BASE_FATAL                      = 5,
        IPE_FORWARD_CTL_DS_FWD_STATS_BASE                            = 6,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY0                         = 7,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY1                         = 8,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY2                         = 9,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY3                         = 10,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY4                         = 11,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY5                         = 12,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY6                         = 13,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY7                         = 14,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY8                         = 15,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY9                         = 16,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY10                        = 17,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY11                        = 18,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY12                        = 19,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY13                        = 20,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY14                        = 21,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY15                        = 22,
        IPE_FORWARD_CTL_EXCEPTION2_PRIORITY_EN                       = 23,
        IPE_FORWARD_CTL_FLOW_ID_EN                                   = 24,
        IPE_FORWARD_CTL_FORCE_EXCEP_LOCAL_PHY_PORT                   = 25,
        IPE_FORWARD_CTL_GRE_SEQUENCE_NUMBER_ABSENCE_CHECK_EN         = 26,
        IPE_FORWARD_CTL_HEADER_HASH_BITS_NUM                         = 27,
        IPE_FORWARD_CTL_HUMBER_ID                                    = 28,
        IPE_FORWARD_CTL_LOG_ON_DISCARD                               = 29,
        IPE_FORWARD_CTL_LOG_PORT_DISCARD                             = 30,
        IPE_FORWARD_CTL_MULTI_EXCEPTION_EN                           = 31,
        IPE_FORWARD_CTL_OAM_BELOW_LINK_COLOR                         = 32,
        IPE_FORWARD_CTL_OAM_BELOW_LINK_PRIORITY                      = 33,
        IPE_FORWARD_CTL_OAM_BYPASS_POLICING_DISCARD                  = 34,
        IPE_FORWARD_CTL_OAM_DISCARD_BITMAP                           = 35,
        IPE_FORWARD_CTL_PW_SEQUENCE_NUMBER_ABSENCE_CHECK_EN          = 36,
        IPE_FORWARD_CTL_PW_SEQUENCE_NUMBER_ZERO_CHECK_EN             = 37,
        IPE_FORWARD_CTL_RX_ETHER_OAM_CRITICAL                        = 38,
        IPE_FORWARD_CTL_SEQUENCE_NUMBER_DISABLE_CHECK_EN             = 39,
        IPE_FORWARD_CTL_SEQUENCE_NUMBER_EXCEPTION_EN                 = 40,
        IPE_FORWARD_CTL_SERVICE_ID_EN_CFG                            = 41,
        IPE_FORWARD_CTL_SGMAC_HEADER_EN                              = 42,
        IPE_FORWARD_CTL_VPLS_SRC_PORT_EN                             = 43,
        IPE_FORWARD_CTL_VRF_ID_EN                                    = 44,

        IPE_FORWARD_SGMAC_CTL_DEFAULT_MET_PTR                        = 0,
        IPE_FORWARD_SGMAC_CTL_DEFAULT_MET_VALID                      = 1,
        IPE_FORWARD_SGMAC_CTL_DVP_MET_PTR_BASE                       = 2,
        IPE_FORWARD_SGMAC_CTL_DVP_NEXT_HOP_BASE                      = 3,
        IPE_FORWARD_SGMAC_CTL_DVP_NEXT_HOP_EXT                       = 4,
        IPE_FORWARD_SGMAC_CTL_L2_MET_PTR_BASE                        = 5,
        IPE_FORWARD_SGMAC_CTL_L3_MET_PTR_BASE                        = 6,
        IPE_FORWARD_SGMAC_CTL_MIRROR_NEXT_HOP_EXT                    = 7,
        IPE_FORWARD_SGMAC_CTL_MIRROR_NEXT_HOP_PTR                    = 8,
        IPE_FORWARD_SGMAC_CTL_SGMAC_LBID_EN                          = 9,
        IPE_FORWARD_SGMAC_CTL_SGMAC_MCAST_HASH_EN                    = 10,
        IPE_FORWARD_SGMAC_CTL_SGMAC_VERSION                          = 11,
        IPE_FORWARD_SGMAC_CTL_UCAST_L3_NEXT_HOP_EXT                  = 12,
        IPE_FORWARD_SGMAC_CTL_UCAST_L3_NEXT_HOP_PTR                  = 13,
        IPE_FORWARD_SGMAC_CTL_UCAST_NON_L3_NEXT_HOP_EXT              = 14,
        IPE_FORWARD_SGMAC_CTL_UCAST_NON_L3_NEXT_HOP_PTR              = 15,

        IPE_FORWARD_APS_BRIDGE_TABLE_PARITY_FAIL_RECORD_DS_APS_BRIDGE_TABLE_PARITY_FAIL = 0,
        IPE_FORWARD_APS_BRIDGE_TABLE_PARITY_FAIL_RECORD_DS_APS_BRIDGE_TABLE_PARITY_FAIL_ADDR = 1,

        IPE_FORWARD_APS_SELECT_TABLE_PARITY_FAIL_RECORD_DS_APS_SELECT_TABLE_PARITY_FAIL = 0,
        IPE_FORWARD_APS_SELECT_TABLE_PARITY_FAIL_RECORD_DS_APS_SELECT_TABLE_PARITY_FAIL_ADDR = 1,

        IPE_FORWARD_FWD_EXT_TABLE_PARITY_FAIL_RECORD_DS_FWD_EXT_TABLE_PARITY_FAIL = 0,
        IPE_FORWARD_FWD_EXT_TABLE_PARITY_FAIL_RECORD_DS_FWD_EXT_TABLE_PARITY_FAIL_ADDR = 1,

        IPE_FORWARD_SEQUENCE_NUMBER_TABLE_PARITY_FAIL_RECORD_DS_SEQUENCE_NUMBER_TABLE_PARITY_FAIL = 0,
        IPE_FORWARD_SEQUENCE_NUMBER_TABLE_PARITY_FAIL_RECORD_DS_SEQUENCE_NUMBER_TABLE_PARITY_FAIL_ADDR = 1,

        IPE_HDR_ADJ_DRAIN_ENABLE_DRAIN_ENABLE0                       = 0,
        IPE_HDR_ADJ_DRAIN_ENABLE_DRAIN_ENABLE1                       = 1,

        IPE_HDR_ADJ_MODE_CTL_MODE                                    = 0,

        IPE_HDR_ADJ_SGMAC_CTL_BYPASS_ALL_CFG                         = 0,
        IPE_HDR_ADJ_SGMAC_CTL_DUAL_MOD_EN                            = 1,
        IPE_HDR_ADJ_SGMAC_CTL_HUMBER_ID                              = 2,
        IPE_HDR_ADJ_SGMAC_CTL_HUMBER_ID_CHECK_EN                     = 3,
        IPE_HDR_ADJ_SGMAC_CTL_SGMAC_LOOKUP_DST_MOD                   = 4,
        IPE_HDR_ADJ_SGMAC_CTL_SGMAC_LOOKUP_DST_PORT                  = 5,
        IPE_HDR_ADJ_SGMAC_CTL_SGMAC_LOOKUP_EN                        = 6,
        IPE_HDR_ADJ_SGMAC_CTL_SGMAC_LOOKUP_MODE                      = 7,
        IPE_HDR_ADJ_SGMAC_CTL_VERSION                                = 8,

        IPE_HDR_ADJ_CTL_FLOW_ID_EN_CFG                               = 0,
        IPE_HDR_ADJ_CTL_PARSER_LENGTH_ERROR_MODE                     = 1,
        IPE_HDR_ADJ_CTL_PTP_DISCARD                                  = 2,
        IPE_HDR_ADJ_CTL_SERVICE_ID_EN_CFG                            = 3,
        IPE_HDR_ADJ_CTL_VPLS_SRC_PORT_EN_CFG                         = 4,
        IPE_HDR_ADJ_CTL_VRF_ID_EN_CFG                                = 5,

        IPE_HDR_ADJ_VLAN_PTR_VLAN_PTR                                = 0,
        IPE_HDR_ADJ_VLAN_PTR_VLAN_PTR_VALID                          = 1,

        IPE_HDR_ADJ_EXP_MAP_TABLE_COLOR0                             = 0,
        IPE_HDR_ADJ_EXP_MAP_TABLE_COLOR1                             = 1,
        IPE_HDR_ADJ_EXP_MAP_TABLE_COLOR2                             = 2,
        IPE_HDR_ADJ_EXP_MAP_TABLE_COLOR3                             = 3,
        IPE_HDR_ADJ_EXP_MAP_TABLE_COLOR4                             = 4,
        IPE_HDR_ADJ_EXP_MAP_TABLE_COLOR5                             = 5,
        IPE_HDR_ADJ_EXP_MAP_TABLE_COLOR6                             = 6,
        IPE_HDR_ADJ_EXP_MAP_TABLE_COLOR7                             = 7,
        IPE_HDR_ADJ_EXP_MAP_TABLE_PRIORITY0                          = 8,
        IPE_HDR_ADJ_EXP_MAP_TABLE_PRIORITY1                          = 9,
        IPE_HDR_ADJ_EXP_MAP_TABLE_PRIORITY2                          = 10,
        IPE_HDR_ADJ_EXP_MAP_TABLE_PRIORITY3                          = 11,
        IPE_HDR_ADJ_EXP_MAP_TABLE_PRIORITY4                          = 12,
        IPE_HDR_ADJ_EXP_MAP_TABLE_PRIORITY5                          = 13,
        IPE_HDR_ADJ_EXP_MAP_TABLE_PRIORITY6                          = 14,
        IPE_HDR_ADJ_EXP_MAP_TABLE_PRIORITY7                          = 15,

        IPE_HDR_ADJ_PHY_PORT_MUX_CTL_MUX_EN31TO0                     = 0,
        IPE_HDR_ADJ_PHY_PORT_MUX_CTL_MUX_EN51TO32                    = 1,

        IPE_HDR_ADJ_MISC_CTL_BUF_STORE_CREDIT_VALUE                  = 0,
        IPE_HDR_ADJ_MISC_CTL_IPE_INTF_MAPPER_CREDIT_VALUE            = 1,
        IPE_HDR_ADJ_MISC_CTL_MIN_PKT_SIZE_FOR_PARSER                 = 2,

        IPE_HDR_ADJ_FIFO_THRD_ADDR_TRACK_FIFOA_FULL_THRD             = 0,
        IPE_HDR_ADJ_FIFO_THRD_BUF_TRACK_FIFOA_FULL_THRD              = 1,
        IPE_HDR_ADJ_FIFO_THRD_CMPCPD_IN_FIFOA_FULL_THRD              = 2,
        IPE_HDR_ADJ_FIFO_THRD_CMPCPD_OUT_FIFOA_FULL_THRD             = 3,
        IPE_HDR_ADJ_FIFO_THRD_CMPCPI_IN_FIFOA_FULL_THRD              = 4,
        IPE_HDR_ADJ_FIFO_THRD_CMPCPR_IN_FIFOA_FULL_THRD              = 5,
        IPE_HDR_ADJ_FIFO_THRD_LPBK_PKT_DATA_FIFOA_FULL_THRD          = 6,
        IPE_HDR_ADJ_FIFO_THRD_LPBK_PKT_INFO_FIFOA_FULL_THRD          = 7,
        IPE_HDR_ADJ_FIFO_THRD_NET_PKT_DATA_FIFOA_FULL_THRD           = 8,
        IPE_HDR_ADJ_FIFO_THRD_NET_PKT_INFO_FIFOA_FULL_THRD           = 9,
        IPE_HDR_ADJ_FIFO_THRD_PKT_LEN_TRACK_FIFOA_FULL_THRD          = 10,

        IPE_HDR_ADJ_INTERRUPT_MASK_RESET                             = 0,
        IPE_HDR_ADJ_INTERRUPT_MASK_SET                               = 1,
        IPE_HDR_ADJ_INTERRUPT_VALUE_RESET                            = 2,
        IPE_HDR_ADJ_INTERRUPT_VALUE_SET                              = 3,

        IPE_HDR_ADJ_RANDOM_SEED_LOAD_RAND_SEED_LOAD                  = 0,
        IPE_HDR_ADJ_RANDOM_SEED_LOAD_RAND_SEED_VALUE                 = 1,

        IPE_HDR_ADJ_STATS_FR_BUF_RETRV_EOP_CNT                       = 0,
        IPE_HDR_ADJ_STATS_FR_BUF_RETRV_SOP_CNT                       = 1,
        IPE_HDR_ADJ_STATS_FR_NET_RX_EOP_CNT                          = 2,
        IPE_HDR_ADJ_STATS_FR_NET_RX_SOP_CNT                          = 3,
        IPE_HDR_ADJ_STATS_LPBK_PKT_CRC_ERR_CNT                       = 4,
        IPE_HDR_ADJ_STATS_LPBK_PKT_LEN_ERR_DROP_CNT                  = 5,
        IPE_HDR_ADJ_STATS_MIN_LEN_ERR_DROP_CNT                       = 6,
        IPE_HDR_ADJ_STATS_NET_PKT_LEN_ERR_DROP_CNT                   = 7,
        IPE_HDR_ADJ_STATS_TO_BUF_STORE_EOP_CNT                       = 8,
        IPE_HDR_ADJ_STATS_TO_BUF_STORE_FAKE_SOP_CNT                  = 9,
        IPE_HDR_ADJ_STATS_TO_IPE_FWD_FIRST_WORD_CNT                  = 10,

        IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH1           = 0,
        IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH2           = 1,
        IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH3           = 2,
        IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH4           = 3,
        IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH5           = 4,
        IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH6           = 5,
        IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH7           = 6,
        IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH8           = 7,
        IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH9           = 8,
        IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH10          = 9,
        IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH11          = 10,
        IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH12          = 11,
        IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH13          = 12,
        IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH14          = 13,
        IPE_HDR_ADJ_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH15          = 14,

        IPE_HDR_ADJ_PARITY_FAIL_RECORD_CMPC_FIRST_WORD_RAM_PARITY_FAIL = 0,
        IPE_HDR_ADJ_PARITY_FAIL_RECORD_CMPC_FIRST_WORD_RAM_PARITY_FAIL_ADDR = 1,
        IPE_HDR_ADJ_PARITY_FAIL_RECORD_CMPC_RES_WORD_RAM_PARITY_FAIL = 2,
        IPE_HDR_ADJ_PARITY_FAIL_RECORD_CMPC_RES_WORD_RAM_PARITY_FAIL_ADDR = 3,
        IPE_HDR_ADJ_PARITY_FAIL_RECORD_DS_PHY_PORT_PARITY_FAIL       = 4,
        IPE_HDR_ADJ_PARITY_FAIL_RECORD_DS_PHY_PORT_PARITY_FAIL_ADDR  = 5,
        IPE_HDR_ADJ_PARITY_FAIL_RECORD_MSG_RAM_PARITY_FAIL           = 6,
        IPE_HDR_ADJ_PARITY_FAIL_RECORD_MSG_RAM_PARITY_FAIL_ADDR      = 7,

        IPE_HDR_ADJ_DISABLE_CRC_UPD_DISABLE_CRC_CHK                  = 0,
        IPE_HDR_ADJ_DISABLE_CRC_UPD_DISABLE_CRC_UPD                  = 1,

        IPE_HDR_ADJ_WRR_WEIGHT_LPBK_WRR_WEIGHT                       = 0,
        IPE_HDR_ADJ_WRR_WEIGHT_NET_WRR_WEIGHT                        = 1,

        IPE_HDR_ADJ_ADDR_FREE_FIFO_INIT_DONE_ADDR_FREE_FIFO_INIT_DONE = 0,

        IPE_HDR_ADJ_CMPC_RES_WORD_RAM_INIT_CMPC_RES_WORD_RAM_INIT    = 0,
        IPE_HDR_ADJ_CMPC_RES_WORD_RAM_INIT_CMPC_RES_WORD_RAM_INIT_DONE = 1,

        IPE_HDR_ADJ_CREDIT_USED_BUF_STORE_CREDIT                     = 0,
        IPE_HDR_ADJ_CREDIT_USED_IPE_INTF_MAPPER_CREDIT               = 1,

        IPE_INTF_MAPPER_INTERRUPT0_MASK_RESET0                       = 0,
        IPE_INTF_MAPPER_INTERRUPT0_MASK_SET0                         = 1,
        IPE_INTF_MAPPER_INTERRUPT0_VALUE_RESET0                      = 2,
        IPE_INTF_MAPPER_INTERRUPT0_VALUE_SET0                        = 3,

        IPE_INTF_MAPPER_INTERRUPT1_MASK_RESET1                       = 0,
        IPE_INTF_MAPPER_INTERRUPT1_MASK_SET1                         = 1,
        IPE_INTF_MAPPER_INTERRUPT1_VALUE_RESET1                      = 2,
        IPE_INTF_MAPPER_INTERRUPT1_VALUE_SET1                        = 3,

        INTF_MAPPER_CONFIG_DS_LINK_AGGR_CREDIT_CFG                   = 0,
        INTF_MAPPER_CONFIG_DS_LINK_AGGR_RUNNING_CREDIT               = 1,
        INTF_MAPPER_CONFIG_INFO_CREDIT_VALUE                         = 2,
        INTF_MAPPER_CONFIG_INFO_RUNNING_CREDIT                       = 3,
        INTF_MAPPER_CONFIG_INTF_MAPPER_DRAIN_ENABLE                  = 4,
        INTF_MAPPER_CONFIG_LENGTH_CHECK_ENABLE                       = 5,
        INTF_MAPPER_CONFIG_USER_ID_DRAIN_ENABLE                      = 6,

        IPE_INTF_MAPPER_INIT_DS_PHY_PORT_EXT_INIT                    = 0,
        IPE_INTF_MAPPER_INIT_DS_PROTOCOL_VLAN_INIT                   = 1,
        IPE_INTF_MAPPER_INIT_DS_ROUTER_MAC_INIT                      = 2,
        IPE_INTF_MAPPER_INIT_DS_SRC_INTERFACE_INIT                   = 3,
        IPE_INTF_MAPPER_INIT_DS_SRC_PORT_INIT                        = 4,
        IPE_INTF_MAPPER_INIT_DS_VRF_INIT                             = 5,

        IPE_INTF_MAPPER_INIT_DONE_DS_PHY_PORT_EXT_INIT               = 0,
        IPE_INTF_MAPPER_INIT_DONE_DS_PROTOCOL_VLAN_INIT              = 1,
        IPE_INTF_MAPPER_INIT_DONE_DS_ROUTER_MAC_INIT                 = 2,
        IPE_INTF_MAPPER_INIT_DONE_DS_SRC_INTERFACE_INIT              = 3,
        IPE_INTF_MAPPER_INIT_DONE_DS_SRC_PORT_INIT                   = 4,
        IPE_INTF_MAPPER_INIT_DONE_DS_VRF_INIT                        = 5,

        IPE_DS_VLAN_CTL_DS_STP_STATE_SHIFT                           = 0,
        IPE_DS_VLAN_CTL_DS_VLAN_STATUS_TABLE_BASE                    = 1,
        IPE_DS_VLAN_CTL_DS_VLAN_TABLE_BASE_BIT11_TO8                 = 2,
        IPE_DS_VLAN_CTL_DS_VLAN_TABLE_BASE_BIT19_TO12                = 3,
        IPE_DS_VLAN_CTL_INTERFACE_STATS_EN                           = 4,
        IPE_DS_VLAN_CTL_MAC_BASED_STATS_EN                           = 5,
        IPE_DS_VLAN_CTL_PORT_CROSS_CONNECT_FWD_BASE                  = 6,
        IPE_DS_VLAN_CTL_PROTOCOL_BASED_STATS_EN                      = 7,
        IPE_DS_VLAN_CTL_VLAN_CROSS_CONNECT_FWD_BASE                  = 8,

        IPE_INTF_MAPPER_CTL_ARP_ADDRESS_CHECK_EN                     = 0,
        IPE_INTF_MAPPER_CTL_ARP_BROADCAST_ROUTED_PORT_DISCARD        = 1,
        IPE_INTF_MAPPER_CTL_ARP_CHECK_EXCEPTION_EN                   = 2,
        IPE_INTF_MAPPER_CTL_ARP_EXCEPTION_SUB_INDEX                  = 3,
        IPE_INTF_MAPPER_CTL_ARP_UNICAST_DISCARD                      = 4,
        IPE_INTF_MAPPER_CTL_ARP_UNICAST_EXCEPTION_DISABLE            = 5,
        IPE_INTF_MAPPER_CTL_CBP_USE_CMAC_HASH                        = 6,
        IPE_INTF_MAPPER_CTL_CVLAN_PTR_BASE                           = 7,
        IPE_INTF_MAPPER_CTL_DHCP_BROADCAST_ROUTED_PORT_DISCARD       = 8,
        IPE_INTF_MAPPER_CTL_DHCP_EXCEPTION_SUB_INDEX                 = 9,
        IPE_INTF_MAPPER_CTL_DHCP_UNICAST_DISCARD                     = 10,
        IPE_INTF_MAPPER_CTL_DHCP_UNICAST_EXCEPTION_DISABLE           = 11,
        IPE_INTF_MAPPER_CTL_DISCARD_SAME_IP_ADDR                     = 12,
        IPE_INTF_MAPPER_CTL_DISCARD_SAME_MAC_ADDR                    = 13,
        IPE_INTF_MAPPER_CTL_ETHER_OAM_OBEY_BYPASS_ALL                = 14,
        IPE_INTF_MAPPER_CTL_I_TAG_VALID_CHECK                        = 15,
        IPE_INTF_MAPPER_CTL_NCA_VALUE                                = 16,
        IPE_INTF_MAPPER_CTL_OAM_BYPASS_INGRESS_FILTER                = 17,
        IPE_INTF_MAPPER_CTL_OAM_BYPASS_PORT_RX_EN                    = 18,
        IPE_INTF_MAPPER_CTL_OAM_BYPASS_ROUTED_PORT                   = 19,
        IPE_INTF_MAPPER_CTL_OAM_BYPASS_VLAN_RX_EN                    = 20,
        IPE_INTF_MAPPER_CTL_PBB_BSI_OAM_ON_IGS_CBP_EN                = 21,
        IPE_INTF_MAPPER_CTL_PBB_OAM_EN                               = 22,
        IPE_INTF_MAPPER_CTL_PBB_OUI_VALUE                            = 23,
        IPE_INTF_MAPPER_CTL_PBB_TCI_NCA_CHECK_EN                     = 24,
        IPE_INTF_MAPPER_CTL_PBB_TCI_NCA_EXCEPTION_EN                 = 25,
        IPE_INTF_MAPPER_CTL_PBB_TCI_RES2_CHECK_EN                    = 26,
        IPE_INTF_MAPPER_CTL_PIP_INVALID_MAC_DA_CHECK                 = 27,
        IPE_INTF_MAPPER_CTL_PIP_LOOP_MAC_CHECK                       = 28,
        IPE_INTF_MAPPER_CTL_PIP_MAC_SA_BIT31_TO8                     = 29,
        IPE_INTF_MAPPER_CTL_PIP_MAC_SA_BIT47_TO32                    = 30,
        IPE_INTF_MAPPER_CTL_PNP_USE_CMAC_HASH                        = 31,
        IPE_INTF_MAPPER_CTL_SVLAN_PTR_BASE                           = 32,
        IPE_INTF_MAPPER_CTL_USE_IP_HASH                              = 33,
        IPE_INTF_MAPPER_CTL_VLAN_PTR_BITS_NUM                        = 34,

        IPE_USER_ID_CTL_ARP_FORCE_IPV4                               = 0,
        IPE_USER_ID_CTL_DS_FWD_BASE                                  = 1,
        IPE_USER_ID_CTL_FLOW_POLICING_BASE                           = 2,
        IPE_USER_ID_CTL_FORCE_MAC_KEY                                = 3,
        IPE_USER_ID_CTL_HUMBER_ID                                    = 4,
        IPE_USER_ID_CTL_INDEX_BASE0                                  = 5,
        IPE_USER_ID_CTL_INDEX_BASE1                                  = 6,
        IPE_USER_ID_CTL_INDEX_BASE2                                  = 7,
        IPE_USER_ID_CTL_INDEX_BASE3                                  = 8,
        IPE_USER_ID_CTL_INDEX_SHIFT0                                 = 9,
        IPE_USER_ID_CTL_INDEX_SHIFT1                                 = 10,
        IPE_USER_ID_CTL_INDEX_SHIFT2                                 = 11,
        IPE_USER_ID_CTL_INDEX_SHIFT3                                 = 12,
        IPE_USER_ID_CTL_KEY_SIZE0                                    = 13,
        IPE_USER_ID_CTL_KEY_SIZE1                                    = 14,
        IPE_USER_ID_CTL_KEY_SIZE2                                    = 15,
        IPE_USER_ID_CTL_KEY_SIZE3                                    = 16,
        IPE_USER_ID_CTL_LOOKUP_INST0                                 = 17,
        IPE_USER_ID_CTL_LOOKUP_INST1                                 = 18,
        IPE_USER_ID_CTL_LOOKUP_INST2                                 = 19,
        IPE_USER_ID_CTL_LOOKUP_INST3                                 = 20,
        IPE_USER_ID_CTL_SERVICE_POLICING_BASE                        = 21,
        IPE_USER_ID_CTL_SGMAC_CTL_ETHER_TYPE                         = 22,
        IPE_USER_ID_CTL_SGMAC_CTL_MSG_DISCARD                        = 23,
        IPE_USER_ID_CTL_SGMAC_CTL_MSG_EN                             = 24,
        IPE_USER_ID_CTL_SGMAC_CTL_MSG_EXCEPTION_EN                   = 25,
        IPE_USER_ID_CTL_SGMAC_L3_MCAST_HASH_MOD_PORT_EN              = 26,
        IPE_USER_ID_CTL_SGMAC_LBID_EN                                = 27,
        IPE_USER_ID_CTL_SGMAC_MCAST_HASH_IP_DA_EN                    = 28,
        IPE_USER_ID_CTL_SGMAC_MCAST_HASH_IP_SA_EN                    = 29,
        IPE_USER_ID_CTL_SGMAC_MCAST_HASH_MAC_DA_EN                   = 30,
        IPE_USER_ID_CTL_SGMAC_MCAST_HASH_MAC_SA_EN                   = 31,
        IPE_USER_ID_CTL_SGMAC_MCAST_HASH_MOD_PORT_EN                 = 32,
        IPE_USER_ID_CTL_SGMAC_VERSION                                = 33,
        IPE_USER_ID_CTL_TABLE_BASE0                                  = 34,
        IPE_USER_ID_CTL_TABLE_BASE1                                  = 35,
        IPE_USER_ID_CTL_TABLE_BASE2                                  = 36,
        IPE_USER_ID_CTL_TABLE_BASE3                                  = 37,
        IPE_USER_ID_CTL_TABLE_ID0                                    = 38,
        IPE_USER_ID_CTL_TABLE_ID1                                    = 39,
        IPE_USER_ID_CTL_TABLE_ID2                                    = 40,
        IPE_USER_ID_CTL_TABLE_ID3                                    = 41,
        IPE_USER_ID_CTL_USER_ID_MAC_KEY_SVLAN_FIRST                  = 42,
        IPE_USER_ID_CTL_USE_EXT_TCAM0                                = 43,
        IPE_USER_ID_CTL_USE_EXT_TCAM1                                = 44,
        IPE_USER_ID_CTL_USE_EXT_TCAM2                                = 45,
        IPE_USER_ID_CTL_USE_EXT_TCAM3                                = 46,
        IPE_USER_ID_CTL_USE_HASH_TCAM0                               = 47,
        IPE_USER_ID_CTL_USE_HASH_TCAM1                               = 48,
        IPE_USER_ID_CTL_USE_HASH_TCAM2                               = 49,
        IPE_USER_ID_CTL_USE_HASH_TCAM3                               = 50,

        IPE_ROUTER_MAC_CTL_ROUTER_MAC_TYPE0_BIT31_TO8                = 0,
        IPE_ROUTER_MAC_CTL_ROUTER_MAC_TYPE0_BIT47_TO32               = 1,
        IPE_ROUTER_MAC_CTL_ROUTER_MAC_TYPE1_BIT31_TO8                = 2,
        IPE_ROUTER_MAC_CTL_ROUTER_MAC_TYPE1_BIT47_TO32               = 3,
        IPE_ROUTER_MAC_CTL_ROUTER_MAC_TYPE2_BIT31_TO8                = 4,
        IPE_ROUTER_MAC_CTL_ROUTER_MAC_TYPE2_BIT47_TO32               = 5,

        IPE_INTF_MAPPER_MIN_PKT_LENGTH_MIN_PKT_LENGTH                = 0,

        IPE_INTF_MAPPER_MAX_PKT_LENGTH_MAX_PKT_LENGTH                = 0,

        IPE_INTF_MAPPER_THRESHOLD_EXPPI_FIFOA_FULL_THRD              = 0,
        IPE_INTF_MAPPER_THRESHOLD_EXPPR_FIFOA_FULL_THRD              = 1,
        IPE_INTF_MAPPER_THRESHOLD_INDEX_TRACK_FIFOA_FULL_THRD        = 2,
        IPE_INTF_MAPPER_THRESHOLD_KEY_TRACK_FIFOA_FULL_THRD          = 3,
        IPE_INTF_MAPPER_THRESHOLD_PROC_INFO_FIFOA_FULL_THRD          = 4,
        IPE_INTF_MAPPER_THRESHOLD_SRC_PORT_INFO_FIFOA_FULL_THRD      = 5,
        IPE_INTF_MAPPER_THRESHOLD_VLAN_TRACK_FIFOA_FULL_THRD         = 6,

        IPE_BPDU_ESCAPE_CTL_BPDU_BYPASS_ALL                          = 0,
        IPE_BPDU_ESCAPE_CTL_BPDU_ESCAPE_EN                           = 1,
        IPE_BPDU_ESCAPE_CTL_BPDU_EXCEPTION                           = 2,
        IPE_BPDU_ESCAPE_CTL_BPDU_EXCEPTION_SUB_INDEX                 = 3,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_BYPASS_ALL                      = 4,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_ESCAPE                          = 5,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION                       = 6,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX0            = 7,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX1            = 8,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX2            = 9,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX3            = 10,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX4            = 11,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX5            = 12,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX6            = 13,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX7            = 14,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX8            = 15,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX9            = 16,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX10           = 17,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX11           = 18,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX12           = 19,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX13           = 20,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX14           = 21,
        IPE_BPDU_ESCAPE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX15           = 22,

        IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_MASK0_BIT31_TO0          = 0,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_MASK0_BIT47_TO32         = 1,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_MASK1_BIT31_TO0          = 2,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_MASK1_BIT47_TO32         = 3,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_MASK2_BIT31_TO0          = 4,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_MASK2_BIT47_TO32         = 5,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_MASK3_BIT31_TO0          = 6,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_MASK3_BIT47_TO32         = 7,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_VALUE0_BIT31_TO0         = 8,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_VALUE0_BIT47_TO32        = 9,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_VALUE1_BIT31_TO0         = 10,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_VALUE1_BIT47_TO32        = 11,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_VALUE2_BIT31_TO0         = 12,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_VALUE2_BIT47_TO32        = 13,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_VALUE3_BIT31_TO0         = 14,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_MAC_DA_VALUE3_BIT47_TO32        = 15,

        IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_MASK0              = 0,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_MASK1              = 1,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_MASK2              = 2,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_MASK3              = 3,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_MASK4              = 4,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_MASK5              = 5,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_MASK6              = 6,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_MASK7              = 7,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_VALUE0             = 8,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_VALUE1             = 9,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_VALUE2             = 10,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_VALUE3             = 11,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_VALUE4             = 12,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_VALUE5             = 13,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_VALUE6             = 14,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM2_CAM2_MAC_DA_VALUE7             = 15,

        IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE0               = 0,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE1               = 1,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE2               = 2,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE3               = 3,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE4               = 4,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE5               = 5,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE6               = 6,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE7               = 7,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE8               = 8,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE9               = 9,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE10              = 10,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE11              = 11,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE12              = 12,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE13              = 13,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE14              = 14,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM3_CAM3_ETHER_TYPE15              = 15,

        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_ENTRY_VALID0        = 0,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_ENTRY_VALID1        = 1,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_ENTRY_VALID2        = 2,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_ENTRY_VALID3        = 3,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_ESCAPE_BYPASS_ALL0  = 4,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_ESCAPE_BYPASS_ALL1  = 5,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_ESCAPE_BYPASS_ALL2  = 6,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_ESCAPE_BYPASS_ALL3  = 7,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_EXCEPTION_SUB_INDEX0 = 8,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_EXCEPTION_SUB_INDEX1 = 9,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_EXCEPTION_SUB_INDEX2 = 10,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT_CAM1_EXCEPTION_SUB_INDEX3 = 11,

        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ENTRY_VALID0       = 0,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ENTRY_VALID1       = 1,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ENTRY_VALID2       = 2,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ENTRY_VALID3       = 3,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ENTRY_VALID4       = 4,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ENTRY_VALID5       = 5,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ENTRY_VALID6       = 6,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ENTRY_VALID7       = 7,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ESCAPE_BYPASS_ALL0 = 8,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ESCAPE_BYPASS_ALL1 = 9,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ESCAPE_BYPASS_ALL2 = 10,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ESCAPE_BYPASS_ALL3 = 11,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ESCAPE_BYPASS_ALL4 = 12,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ESCAPE_BYPASS_ALL5 = 13,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ESCAPE_BYPASS_ALL6 = 14,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_ESCAPE_BYPASS_ALL7 = 15,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_EXCEPTION_SUB_INDEX0 = 16,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_EXCEPTION_SUB_INDEX1 = 17,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_EXCEPTION_SUB_INDEX2 = 18,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_EXCEPTION_SUB_INDEX3 = 19,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_EXCEPTION_SUB_INDEX4 = 20,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_EXCEPTION_SUB_INDEX5 = 21,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_EXCEPTION_SUB_INDEX6 = 22,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT2_CAM2_EXCEPTION_SUB_INDEX7 = 23,

        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID0       = 0,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID1       = 1,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID2       = 2,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID3       = 3,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID4       = 4,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID5       = 5,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID6       = 6,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID7       = 7,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID8       = 8,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID9       = 9,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID10      = 10,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID11      = 11,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID12      = 12,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID13      = 13,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID14      = 14,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ENTRY_VALID15      = 15,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL0 = 16,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL1 = 17,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL2 = 18,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL3 = 19,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL4 = 20,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL5 = 21,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL6 = 22,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL7 = 23,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL8 = 24,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL9 = 25,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL10 = 26,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL11 = 27,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL12 = 28,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL13 = 29,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL14 = 30,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_ESCAPE_BYPASS_ALL15 = 31,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX0 = 32,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX1 = 33,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX2 = 34,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX3 = 35,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX4 = 36,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX5 = 37,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX6 = 38,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX7 = 39,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX8 = 40,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX9 = 41,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX10 = 42,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX11 = 43,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX12 = 44,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX13 = 45,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX14 = 46,
        IPE_BPDU_PROTOCOL_ESCAPE_CAM_RESULT3_CAM3_EXCEPTION_SUB_INDEX15 = 47,

        IPE_INTF_MAPPER_RX_DEBUG_RX_DROP_CNT                         = 0,
        IPE_INTF_MAPPER_RX_DEBUG_RX_LEN_ERROR_DROP_CNT               = 1,
        IPE_INTF_MAPPER_RX_DEBUG_RX_PKT_CNT                          = 2,

        IPE_INTF_MAPPER_TX_DEBUG_TX_DROP_CNT                         = 0,
        IPE_INTF_MAPPER_TX_DEBUG_TX_PKT_CNT                          = 1,

        IPE_INTF_MAPPER_TCAM_ARB_STATS_FR_TCAM_ARB_ERROR_CNT         = 0,
        IPE_INTF_MAPPER_TCAM_ARB_STATS_FR_TCAM_ARB_VALID_CNT         = 1,
        IPE_INTF_MAPPER_TCAM_ARB_STATS_TO_TCAM_ARB_EOK_CNT           = 2,
        IPE_INTF_MAPPER_TCAM_ARB_STATS_TO_TCAM_ARB_SOK_CNT           = 3,

        IPE_INTF_MAPPER_TB_INFO_STATS_FR_TB_INFO_ERROR_CNT           = 0,
        IPE_INTF_MAPPER_TB_INFO_STATS_FR_TB_INFO_VALID_CNT           = 1,
        IPE_INTF_MAPPER_TB_INFO_STATS_TO_TB_INFO_VALID_CNT           = 2,

        IPE_INTF_MAPPER_SHARED_DS_STATS_FR_DS_VLAN_ERROR_CNT         = 0,
        IPE_INTF_MAPPER_SHARED_DS_STATS_FR_DS_VLAN_SEQ_MISMATCH_CNT  = 1,
        IPE_INTF_MAPPER_SHARED_DS_STATS_FR_DS_VLAN_STATUS_ERROR_CNT  = 2,
        IPE_INTF_MAPPER_SHARED_DS_STATS_FR_DS_VLAN_STATUS_SEQ_MISMATCH_CNT = 3,
        IPE_INTF_MAPPER_SHARED_DS_STATS_FR_DS_VLAN_STATUS_VALID_CNT  = 4,
        IPE_INTF_MAPPER_SHARED_DS_STATS_FR_DS_VLAN_VALID_CNT         = 5,
        IPE_INTF_MAPPER_SHARED_DS_STATS_TO_DS_VLAN_STATUS_VALID_CNT  = 6,
        IPE_INTF_MAPPER_SHARED_DS_STATS_TO_DS_VLAN_VALID_CNT         = 7,

        IPE_INTF_MAPPER_DS_LINK_AGGREGATE_GROUP_STATS_FR_DS_LINK_AGGR_ERROR_CNT = 0,
        IPE_INTF_MAPPER_DS_LINK_AGGREGATE_GROUP_STATS_FR_DS_LINK_AGGR_SEQ_MISMATCH_CNT = 1,
        IPE_INTF_MAPPER_DS_LINK_AGGREGATE_GROUP_STATS_FR_DS_LINK_AGGR_VALID_CNT = 2,
        IPE_INTF_MAPPER_DS_LINK_AGGREGATE_GROUP_STATS_TO_DS_LINK_AGGR_VALID_CNT = 3,

        IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_PHY_PORT_EXT_PARITY_FAIL = 0,
        IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_PHY_PORT_EXT_PARITY_FAIL_ADDR = 1,
        IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_PROTOCOL_VLAN_PARITY_FAIL = 2,
        IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_PROTOCOL_VLAN_PARITY_FAIL_ADDR = 3,
        IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_ROUTER_MAC_PARITY_FAIL = 4,
        IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_ROUTER_MAC_PARITY_FAIL_ADDR = 5,
        IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_SRC_INTERFACE_PARITY_FAIL = 6,
        IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_SRC_INTERFACE_PARITY_FAIL_ADDR = 7,
        IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_SRC_PORT_PARITY_FAIL   = 8,
        IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_SRC_PORT_PARITY_FAIL_ADDR = 9,
        IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_VRF_PARITY_FAIL        = 10,
        IPE_INTF_MAPPER_PARITY_FAIL_RECORD_DS_VRF_PARITY_FAIL_ADDR   = 11,

        IPE_LOOKUP_INTERRUPT_MASK_RESET                              = 0,
        IPE_LOOKUP_INTERRUPT_MASK_SET                                = 1,
        IPE_LOOKUP_INTERRUPT_VALUE_RESET                             = 2,
        IPE_LOOKUP_INTERRUPT_VALUE_SET                               = 3,

        IPE_PKT_PROC_CREDIT_PKT_PROC_CREDIT                          = 0,

        IPE_DUAL_INDEX_ORDER_QOS_HI_ACL_LO                           = 0,

        IPE_PKT_PROC_CREDIT_CFG_PKT_PROC_CREDIT_CFG                  = 0,

        IPE_LOOKUP_DRAIN_ENABLE_DRAIN_ENABLE                         = 0,

        IPE_LOOKUP_CUR_STATE_MACHINE_INDEX_GEN_CUR_STATE_MACHINE     = 0,
        IPE_LOOKUP_CUR_STATE_MACHINE_KEY_GEN_CUR_STATE_MACHINE       = 1,
        IPE_LOOKUP_CUR_STATE_MACHINE_KEY_TX_CUR_STATE_MACHINE        = 2,

        IPE_LOOKUP_PARITY_FAIL_ADDR_DS_MPLS_CTL_MEM_PARITY_FAIL      = 0,
        IPE_LOOKUP_PARITY_FAIL_ADDR_DS_MPLS_CTL_MEM_PARITY_FAIL_ADDR = 1,

        IPE_LOOKUP_CTL_ACL_QOS_LOOKUP_CTL0                           = 0,
        IPE_LOOKUP_CTL_ACL_QOS_LOOKUP_CTL1                           = 1,
        IPE_LOOKUP_CTL_ACL_QOS_LOOKUP_CTL2                           = 2,
        IPE_LOOKUP_CTL_ACL_USE_PACKET_VLAN                           = 3,
        IPE_LOOKUP_CTL_DUAL_ACL_LOOKUP                               = 4,
        IPE_LOOKUP_CTL_ETHER_OAM_DISCARD_LOOKUP_EN                   = 5,
        IPE_LOOKUP_CTL_GLOBAL_VRF_ID                                 = 6,
        IPE_LOOKUP_CTL_GLOBAL_VRF_ID_LOOKUP_EN                       = 7,
        IPE_LOOKUP_CTL_IPV4_MCAST_FORCE_BRIDGE_EN                    = 8,
        IPE_LOOKUP_CTL_IPV4_MCAST_FORCE_UNICAST_EN                   = 9,
        IPE_LOOKUP_CTL_IPV4_UCAST_ROUTE_KEY_SA_EN                    = 10,
        IPE_LOOKUP_CTL_IPV6_MCAST_FORCE_BRIDGE_EN                    = 11,
        IPE_LOOKUP_CTL_IPV6_MCAST_FORCE_UNICAST_EN                   = 12,
        IPE_LOOKUP_CTL_IPV6_UCAST_ROUTE_KEY_SA_EN                    = 13,
        IPE_LOOKUP_CTL_IP_DA_LOOKUP_CTL0                             = 14,
        IPE_LOOKUP_CTL_IP_DA_LOOKUP_CTL1                             = 15,
        IPE_LOOKUP_CTL_IP_DA_LOOKUP_CTL2                             = 16,
        IPE_LOOKUP_CTL_IP_DA_LOOKUP_CTL3                             = 17,
        IPE_LOOKUP_CTL_IP_SA_LOOKUP_CTL0                             = 18,
        IPE_LOOKUP_CTL_IP_SA_LOOKUP_CTL1                             = 19,
        IPE_LOOKUP_CTL_IP_SA_LOOKUP_CTL2                             = 20,
        IPE_LOOKUP_CTL_IP_SA_LOOKUP_CTL3                             = 21,
        IPE_LOOKUP_CTL_IP_SA_LOOKUP_CTL4                             = 22,
        IPE_LOOKUP_CTL_IP_SA_LOOKUP_CTL5                             = 23,
        IPE_LOOKUP_CTL_MAC_DA_LOOKUP_CTL                             = 24,
        IPE_LOOKUP_CTL_MAC_SA_LOOKUP_CTL                             = 25,
        IPE_LOOKUP_CTL_MERGE_MAC_IP_ACL_KEY                          = 26,
        IPE_LOOKUP_CTL_NO_IP_MCAST_MAC_LOOKUP                        = 27,
        IPE_LOOKUP_CTL_OAM_OBEY_ACL_QOS                              = 28,
        IPE_LOOKUP_CTL_ROUTED_PORT_DISABLE_BCAST_BRIDGE              = 29,
        IPE_LOOKUP_CTL_ROUTE_OBEY_STP                                = 30,
        IPE_LOOKUP_CTL_STP_BLOCK_BRIDGE_DISABLE                      = 31,
        IPE_LOOKUP_CTL_STP_BLOCK_IP_MPLS                             = 32,
        IPE_LOOKUP_CTL_USE_ROUTE_MAC_IN_ACL_KEY                      = 33,

        IPE_LOOKUP_RESULT_CTL_ACL_LOOKUP_RESULT_CTL00                = 0,
        IPE_LOOKUP_RESULT_CTL_ACL_LOOKUP_RESULT_CTL01                = 1,
        IPE_LOOKUP_RESULT_CTL_ACL_LOOKUP_RESULT_CTL10                = 2,
        IPE_LOOKUP_RESULT_CTL_ACL_LOOKUP_RESULT_CTL11                = 3,
        IPE_LOOKUP_RESULT_CTL_ACL_LOOKUP_RESULT_CTL20                = 4,
        IPE_LOOKUP_RESULT_CTL_ACL_LOOKUP_RESULT_CTL21                = 5,
        IPE_LOOKUP_RESULT_CTL_DS_IPV4_MCAST_RPF_TABLE_BASE           = 6,
        IPE_LOOKUP_RESULT_CTL_DS_IPV6_MCAST_RPF_TABLE_BASE           = 7,
        IPE_LOOKUP_RESULT_CTL_DS_MPLS_TABLE_BASE0                    = 8,
        IPE_LOOKUP_RESULT_CTL_DS_MPLS_TABLE_BASE1                    = 9,
        IPE_LOOKUP_RESULT_CTL_IP_DA_LOOKUP_RESULT_CTL00              = 10,
        IPE_LOOKUP_RESULT_CTL_IP_DA_LOOKUP_RESULT_CTL01              = 11,
        IPE_LOOKUP_RESULT_CTL_IP_DA_LOOKUP_RESULT_CTL10              = 12,
        IPE_LOOKUP_RESULT_CTL_IP_DA_LOOKUP_RESULT_CTL11              = 13,
        IPE_LOOKUP_RESULT_CTL_IP_DA_LOOKUP_RESULT_CTL20              = 14,
        IPE_LOOKUP_RESULT_CTL_IP_DA_LOOKUP_RESULT_CTL21              = 15,
        IPE_LOOKUP_RESULT_CTL_IP_DA_LOOKUP_RESULT_CTL30              = 16,
        IPE_LOOKUP_RESULT_CTL_IP_DA_LOOKUP_RESULT_CTL31              = 17,
        IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL00              = 18,
        IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL01              = 19,
        IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL10              = 20,
        IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL11              = 21,
        IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL20              = 22,
        IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL21              = 23,
        IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL30              = 24,
        IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL31              = 25,
        IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL40              = 26,
        IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL41              = 27,
        IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL50              = 28,
        IPE_LOOKUP_RESULT_CTL_IP_SA_LOOKUP_RESULT_CTL51              = 29,
        IPE_LOOKUP_RESULT_CTL_LABEL_BASE_GLOBAL                      = 30,
        IPE_LOOKUP_RESULT_CTL_LABEL_BASE_GLOBAL_MCAST                = 31,
        IPE_LOOKUP_RESULT_CTL_LABEL_SPACE_SIZE_TYPE_GLOBAL           = 32,
        IPE_LOOKUP_RESULT_CTL_LABEL_SPACE_SIZE_TYPE_GLOBAL_MCAST     = 33,
        IPE_LOOKUP_RESULT_CTL_MAC_DA_LOOKUP_RESULT_CTL0              = 34,
        IPE_LOOKUP_RESULT_CTL_MAC_DA_LOOKUP_RESULT_CTL1              = 35,
        IPE_LOOKUP_RESULT_CTL_MAC_SA_LOOKUP_RESULT_CTL0              = 36,
        IPE_LOOKUP_RESULT_CTL_MAC_SA_LOOKUP_RESULT_CTL1              = 37,
        IPE_LOOKUP_RESULT_CTL_MIN_INTERFACE_LABEL                    = 38,
        IPE_LOOKUP_RESULT_CTL_MIN_INTERFACE_LABEL_MCAST              = 39,
        IPE_LOOKUP_RESULT_CTL_QOS_LOOKUP_RESULT_CTL00                = 40,
        IPE_LOOKUP_RESULT_CTL_QOS_LOOKUP_RESULT_CTL01                = 41,
        IPE_LOOKUP_RESULT_CTL_QOS_LOOKUP_RESULT_CTL10                = 42,
        IPE_LOOKUP_RESULT_CTL_QOS_LOOKUP_RESULT_CTL11                = 43,
        IPE_LOOKUP_RESULT_CTL_QOS_LOOKUP_RESULT_CTL20                = 44,
        IPE_LOOKUP_RESULT_CTL_QOS_LOOKUP_RESULT_CTL21                = 45,

        IPE_LOOKUP_DEBUG_STATS_DROP4_LOOKUP_ERR_OR_NOT_HIT_CNT       = 0,
        IPE_LOOKUP_DEBUG_STATS_INPUT_LOOKUP_RESULT_CNT               = 1,
        IPE_LOOKUP_DEBUG_STATS_INPUT_PAR_RESULT_CHOP_CNT             = 2,
        IPE_LOOKUP_DEBUG_STATS_INPUT_PAR_RESULT_CNT                  = 3,
        IPE_LOOKUP_DEBUG_STATS_INPUT_PKT_INFO_CHOP_CNT               = 4,
        IPE_LOOKUP_DEBUG_STATS_INPUT_PKT_INFO_CNT                    = 5,
        IPE_LOOKUP_DEBUG_STATS_INPUT_PKT_PROC_DONE_CNT               = 6,
        IPE_LOOKUP_DEBUG_STATS_OUTPUT_INFO_RD_CNT                    = 7,
        IPE_LOOKUP_DEBUG_STATS_OUTPUT_LOOKUP_KEY_CNT                 = 8,
        IPE_LOOKUP_DEBUG_STATS_OUTPUT_LOOKUP_KEY_SEG_CNT             = 9,
        IPE_LOOKUP_DEBUG_STATS_OUTPUT_LOOKUP_MGR_DONE_CNT            = 10,
        IPE_LOOKUP_DEBUG_STATS_OUTPUT_PAR_RESULT_CHOP_CNT            = 11,
        IPE_LOOKUP_DEBUG_STATS_OUTPUT_PAR_RESULT_CNT                 = 12,
        IPE_LOOKUP_DEBUG_STATS_OUTPUT_PKT_INFO_CHOP_CNT              = 13,
        IPE_LOOKUP_DEBUG_STATS_OUTPUT_PKT_INFO_CNT                   = 14,
        IPE_LOOKUP_DEBUG_STATS_OUTPUT_PKT_PROC_TRIG_CNT              = 15,

        IPE_HASH_LOOKUP_RESULT_CTL_IPV4_MCAST_HASH_RESULT_MASK       = 0,
        IPE_HASH_LOOKUP_RESULT_CTL_IPV4_MCAST_HASH_RESULT_VALUE      = 1,
        IPE_HASH_LOOKUP_RESULT_CTL_IPV4_MCAST_LOOKUP_TABLE_BASE      = 2,
        IPE_HASH_LOOKUP_RESULT_CTL_IPV4_MCAST_LOOKUP_TABLE_BASE_POS  = 3,
        IPE_HASH_LOOKUP_RESULT_CTL_IPV4_UCAST_HASH_RESULT_MASK       = 4,
        IPE_HASH_LOOKUP_RESULT_CTL_IPV4_UCAST_HASH_RESULT_VALUE      = 5,
        IPE_HASH_LOOKUP_RESULT_CTL_IPV4_UCAST_LOOKUP_TABLE_BASE      = 6,
        IPE_HASH_LOOKUP_RESULT_CTL_IPV4_UCAST_LOOKUP_TABLE_BASE_POS  = 7,
        IPE_HASH_LOOKUP_RESULT_CTL_IPV6_MCAST_HASH_RESULT_MASK       = 8,
        IPE_HASH_LOOKUP_RESULT_CTL_IPV6_MCAST_HASH_RESULT_VALUE      = 9,
        IPE_HASH_LOOKUP_RESULT_CTL_IPV6_MCAST_LOOKUP_TABLE_BASE      = 10,
        IPE_HASH_LOOKUP_RESULT_CTL_IPV6_MCAST_LOOKUP_TABLE_BASE_POS  = 11,
        IPE_HASH_LOOKUP_RESULT_CTL_IPV6_UCAST_HASH_RESULT_MASK       = 12,
        IPE_HASH_LOOKUP_RESULT_CTL_IPV6_UCAST_HASH_RESULT_VALUE      = 13,
        IPE_HASH_LOOKUP_RESULT_CTL_IPV6_UCAST_LOOKUP_TABLE_BASE      = 14,
        IPE_HASH_LOOKUP_RESULT_CTL_IPV6_UCAST_LOOKUP_TABLE_BASE_POS  = 15,
        IPE_HASH_LOOKUP_RESULT_CTL_MAC_DA_HASH_RESULT_MASK           = 16,
        IPE_HASH_LOOKUP_RESULT_CTL_MAC_DA_HASH_RESULT_VALUE          = 17,
        IPE_HASH_LOOKUP_RESULT_CTL_MAC_DA_LOOKUP_TABLE_BASE          = 18,
        IPE_HASH_LOOKUP_RESULT_CTL_MAC_DA_LOOKUP_TABLE_BASE_POS      = 19,
        IPE_HASH_LOOKUP_RESULT_CTL_MAC_SA_HASH_RESULT_MASK           = 20,
        IPE_HASH_LOOKUP_RESULT_CTL_MAC_SA_HASH_RESULT_VALUE          = 21,
        IPE_HASH_LOOKUP_RESULT_CTL_MAC_SA_LOOKUP_TABLE_BASE          = 22,
        IPE_HASH_LOOKUP_RESULT_CTL_MAC_SA_LOOKUP_TABLE_BASE_POS      = 23,

        IPE_IPV4_MCAST_FORCE_ROUTE_ADDR0_MASK                        = 0,
        IPE_IPV4_MCAST_FORCE_ROUTE_ADDR0_VALUE                       = 1,
        IPE_IPV4_MCAST_FORCE_ROUTE_ADDR1_MASK                        = 2,
        IPE_IPV4_MCAST_FORCE_ROUTE_ADDR1_VALUE                       = 3,

        IPE_IPV6_MCAST_FORCE_ROUTE_ADDR0_MASK31_TO0                  = 0,
        IPE_IPV6_MCAST_FORCE_ROUTE_ADDR0_MASK63_TO32                 = 1,
        IPE_IPV6_MCAST_FORCE_ROUTE_ADDR0_MASK95_TO64                 = 2,
        IPE_IPV6_MCAST_FORCE_ROUTE_ADDR0_MASK127_TO96                = 3,
        IPE_IPV6_MCAST_FORCE_ROUTE_ADDR0_VALUE31_TO0                 = 4,
        IPE_IPV6_MCAST_FORCE_ROUTE_ADDR0_VALUE63_TO32                = 5,
        IPE_IPV6_MCAST_FORCE_ROUTE_ADDR0_VALUE95_TO64                = 6,
        IPE_IPV6_MCAST_FORCE_ROUTE_ADDR0_VALUE127_TO96               = 7,
        IPE_IPV6_MCAST_FORCE_ROUTE_ADDR1_MASK31_TO0                  = 8,
        IPE_IPV6_MCAST_FORCE_ROUTE_ADDR1_MASK63_TO32                 = 9,
        IPE_IPV6_MCAST_FORCE_ROUTE_ADDR1_MASK95_TO64                 = 10,
        IPE_IPV6_MCAST_FORCE_ROUTE_ADDR1_MASK127_TO96                = 11,
        IPE_IPV6_MCAST_FORCE_ROUTE_ADDR1_VALUE31_TO0                 = 12,
        IPE_IPV6_MCAST_FORCE_ROUTE_ADDR1_VALUE63_TO32                = 13,
        IPE_IPV6_MCAST_FORCE_ROUTE_ADDR1_VALUE95_TO64                = 14,
        IPE_IPV6_MCAST_FORCE_ROUTE_ADDR1_VALUE127_TO96               = 15,

        INTERRUPT_MASK_RESET                                         = 0,
        INTERRUPT_MASK_SET                                           = 1,
        INTERRUPT_VALUE_RESET                                        = 2,
        INTERRUPT_VALUE_SET                                          = 3,

        INTERRUPT_NORMAL_MASK_RESET                                  = 0,
        INTERRUPT_NORMAL_MASK_SET                                    = 1,
        INTERRUPT_NORMAL_VALUE_RESET                                 = 2,
        INTERRUPT_NORMAL_VALUE_SET                                   = 3,

        IPE_PKT_PROC_PARITY_ENABLE_PARITY_ENABLE                     = 0,

        IPE_PKT_PROC_DRAIN_ENABLE_DRAIN_ENABLE                       = 0,

        IPE_PKT_PROC_FORWARD_CREDIT_FORWARD_CREDIT                   = 0,
        IPE_PKT_PROC_FORWARD_CREDIT_RUNNING_CREDIT                   = 1,

        IPE_PKT_PROC_INIT_DS_BIDI_PIM_GROUP_INIT                     = 0,
        IPE_PKT_PROC_INIT_DS_BIDI_PIM_GROUP_INIT_DONE                = 1,
        IPE_PKT_PROC_INIT_DS_PBB_MAC_TAB_INIT                        = 2,
        IPE_PKT_PROC_INIT_DS_PBB_MAC_TAB_INIT_DONE                   = 3,

        IPE_ACL_QOS_RAND_SEED_LOAD_RAND_SEED_LOAD                    = 0,
        IPE_ACL_QOS_RAND_SEED_LOAD_RAND_SEED_VALUE                   = 1,

        IPE_ACL_QOS_CTL_DS_FWD_PTR_BASE                              = 0,
        IPE_ACL_QOS_CTL_QOS_HIGH_PRIORITY                            = 1,

        IPE_LEARNING_CACHE_VALID_ALWAYS_CPU_LEARNING                 = 0,
        IPE_LEARNING_CACHE_VALID_EXCEPTION_EN                        = 1,
        IPE_LEARNING_CACHE_VALID_LEARNING_CACHE_INT_THRD             = 2,
        IPE_LEARNING_CACHE_VALID_LEARNING_ENTRY_VALID                = 3,

        IPE_ROUTE_CTL_GRE_FLEX_PAYLOAD_PACKET_TYPE                   = 0,
        IPE_ROUTE_CTL_GRE_FLEX_PROTOCOL                              = 1,
        IPE_ROUTE_CTL_GRE_OPTION2_CHECK_EN                           = 2,
        IPE_ROUTE_CTL_IP_OPTIONS_ESCAPE_DIS                          = 3,
        IPE_ROUTE_CTL_IP_TTL_LIMIT                                   = 4,
        IPE_ROUTE_CTL_MARTIAN_ADDR_CHECK_DIS                         = 5,
        IPE_ROUTE_CTL_MARTIAN_CHECK_EN_BIT5_TO0                      = 6,
        IPE_ROUTE_CTL_MARTIAN_CHECK_EN_BIT10_TO6                     = 7,
        IPE_ROUTE_CTL_MCAST_ADDR_MATCH_CHECK_DIS                     = 8,
        IPE_ROUTE_CTL_MCAST_ESCAPE_TO_CPU                            = 9,
        IPE_ROUTE_CTL_ROUTE_OFFSET_BYTE_SHIFT                        = 10,

        IPE_BRIDGE_CTL_CBP_USE_CMAC_HASH                             = 0,
        IPE_BRIDGE_CTL_DISCARD_FORCE_BRIDGE                          = 1,
        IPE_BRIDGE_CTL_MCAST_STORM_CTRL_MODE                         = 2,
        IPE_BRIDGE_CTL_OAM_BYPASS_INGRESS_STP                        = 3,
        IPE_BRIDGE_CTL_PNP_USE_CMAC_HASH                             = 4,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION                            = 5,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX0                 = 6,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX1                 = 7,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX2                 = 8,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX3                 = 9,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX4                 = 10,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX5                 = 11,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX6                 = 12,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX7                 = 13,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX8                 = 14,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX9                 = 15,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX10                = 16,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX11                = 17,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX12                = 18,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX13                = 19,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX14                = 20,
        IPE_BRIDGE_CTL_PROTOCOL_EXCEPTION_SUB_INDEX15                = 21,
        IPE_BRIDGE_CTL_UCAST_STORM_CTRL_MODE                         = 22,
        IPE_BRIDGE_CTL_USE_IP_HASH                                   = 23,

        IPE_BRIDGE_STORM_CTL_IPG_EN                                  = 0,
        IPE_BRIDGE_STORM_CTL_MAX_PORT_NUM                            = 1,
        IPE_BRIDGE_STORM_CTL_MAX_UPDATE_PORT_NUM                     = 2,
        IPE_BRIDGE_STORM_CTL_OAM_OBEY_STORM_CTL                      = 3,
        IPE_BRIDGE_STORM_CTL_STORM_CTL_UPD_EN                        = 4,
        IPE_BRIDGE_STORM_CTL_UPDATE_THRESHOLD                        = 5,

        IPE_CLASSIFICATION_CTL_FLOW_POLICER_FIRST                    = 0,
        IPE_CLASSIFICATION_CTL_LOCAL_PHY_PORT_MASK                   = 1,
        IPE_CLASSIFICATION_CTL_OAM_OBEY_POLICER_COLOR                = 2,
        IPE_CLASSIFICATION_CTL_PHB_PER_PORT_STATS_EN                 = 3,
        IPE_CLASSIFICATION_CTL_PHB_PORT_STATS_SHIFT                  = 4,
        IPE_CLASSIFICATION_CTL_PHB_STATS_BASE                        = 5,
        IPE_CLASSIFICATION_CTL_PHB_STATS_EN                          = 6,
        IPE_CLASSIFICATION_CTL_PORT_POLICER_BASE                     = 7,
        IPE_CLASSIFICATION_CTL_PORT_POLICER_SHIFT                    = 8,
        IPE_CLASSIFICATION_CTL_VLAN_FLOW_POLICER_SHIFT               = 9,

        IPE_CLASSIFICATION_PHB_OFFSET_TABLE_PHB_OFFSET_ENTRY0        = 0,
        IPE_CLASSIFICATION_PHB_OFFSET_TABLE_PHB_OFFSET_ENTRY1        = 1,
        IPE_CLASSIFICATION_PHB_OFFSET_TABLE_PHB_OFFSET_ENTRY2        = 2,
        IPE_CLASSIFICATION_PHB_OFFSET_TABLE_PHB_OFFSET_ENTRY3        = 3,

        IPE_ROUTE_MARTIAN_ADDR_FLEX0_MASK                            = 0,
        IPE_ROUTE_MARTIAN_ADDR_FLEX0_VALUE                           = 1,
        IPE_ROUTE_MARTIAN_ADDR_FLEX1_MASK                            = 2,
        IPE_ROUTE_MARTIAN_ADDR_FLEX1_VALUE                           = 3,

        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL0              = 0,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL1              = 1,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL2              = 2,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL3              = 3,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL4              = 4,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL5              = 5,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL6              = 6,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL7              = 7,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL8              = 8,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL9              = 9,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL10             = 10,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL11             = 11,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL12             = 12,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL13             = 13,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL14             = 14,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL15             = 15,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL16             = 16,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL17             = 17,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL18             = 18,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL19             = 19,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL20             = 20,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL21             = 21,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL22             = 22,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL23             = 23,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL24             = 24,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL25             = 25,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL26             = 26,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL27             = 27,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL28             = 28,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL29             = 29,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL30             = 30,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL31             = 31,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL32             = 32,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL33             = 33,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL34             = 34,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL35             = 35,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL36             = 36,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL37             = 37,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL38             = 38,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL39             = 39,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL40             = 40,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL41             = 41,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL42             = 42,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL43             = 43,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL44             = 44,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL45             = 45,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL46             = 46,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL47             = 47,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL48             = 48,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL49             = 49,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL50             = 50,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL51             = 51,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL52             = 52,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL53             = 53,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL54             = 54,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL55             = 55,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL56             = 56,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL57             = 57,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL58             = 58,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL59             = 59,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL60             = 60,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL61             = 61,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL62             = 62,
        IPE_CLASSIFICATION_PATH_MAP_TABLE_PRI_PATH_SEL63             = 63,

        IPE_MPLS_CTL_EXP_POLICER_OFFSET0                             = 0,
        IPE_MPLS_CTL_EXP_POLICER_OFFSET1                             = 1,
        IPE_MPLS_CTL_EXP_POLICER_OFFSET2                             = 2,
        IPE_MPLS_CTL_EXP_POLICER_OFFSET3                             = 3,
        IPE_MPLS_CTL_EXP_POLICER_OFFSET4                             = 4,
        IPE_MPLS_CTL_EXP_POLICER_OFFSET5                             = 5,
        IPE_MPLS_CTL_EXP_POLICER_OFFSET6                             = 6,
        IPE_MPLS_CTL_EXP_POLICER_OFFSET7                             = 7,
        IPE_MPLS_CTL_MAX_RESERVE_LABEL                               = 8,
        IPE_MPLS_CTL_MPLS_ECMP_FULL_LABEL                            = 9,
        IPE_MPLS_CTL_MPLS_ECMP_USE_IP                                = 10,
        IPE_MPLS_CTL_MPLS_ECMP_USE_LABEL                             = 11,
        IPE_MPLS_CTL_MPLS_ECMP_USE_RESERVE_LABEL                     = 12,
        IPE_MPLS_CTL_MPLS_FLOW_POLICER_BASE                          = 13,
        IPE_MPLS_CTL_MPLS_FLOW_STATS_BASE                            = 14,
        IPE_MPLS_CTL_MPLS_OFFSET_BYTES_SHIFT                         = 15,
        IPE_MPLS_CTL_MPLS_POLICING_HIGH_PRIORITY                     = 16,
        IPE_MPLS_CTL_MPLS_STATS_HIGH_PRIORITY                        = 17,
        IPE_MPLS_CTL_MPLS_TTL_DECREMENT                              = 18,
        IPE_MPLS_CTL_MPLS_TTL_LIMIT                                  = 19,
        IPE_MPLS_CTL_OAM_ALERT_LABEL0                                = 20,
        IPE_MPLS_CTL_OAM_ALERT_LABEL1                                = 21,
        IPE_MPLS_CTL_USE_FIRST_LABEL_EXP                             = 22,
        IPE_MPLS_CTL_USE_FIRST_LABEL_TTL                             = 23,
        IPE_MPLS_CTL_VCCV_CW                                         = 24,

        IPE_IPG_CTL_IPG0                                             = 0,
        IPE_IPG_CTL_IPG1                                             = 1,
        IPE_IPG_CTL_IPG2                                             = 2,
        IPE_IPG_CTL_IPG3                                             = 3,

        IPE_EXCEPTION3_CTL_EXCEPTION_CAM_EN2                         = 0,
        IPE_EXCEPTION3_CTL_EXCEPTION_CAM_EN                          = 1,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX0            = 2,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX1            = 3,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX2            = 4,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX3            = 5,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX4            = 6,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX5            = 7,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX6            = 8,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX7            = 9,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX8            = 10,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX9            = 11,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX10           = 12,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX11           = 13,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX12           = 14,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX13           = 15,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX14           = 16,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION3_SUB_INDEX15           = 17,
        IPE_EXCEPTION3_CTL_PROTOCOL_EXCEPTION_EN                     = 18,

        IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL0                       = 0,
        IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL1                       = 1,
        IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL2                       = 2,
        IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL3                       = 3,
        IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL4                       = 4,
        IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL5                       = 5,
        IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL6                       = 6,
        IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL7                       = 7,
        IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL8                       = 8,
        IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL9                       = 9,
        IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL10                      = 10,
        IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL11                      = 11,
        IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL12                      = 12,
        IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL13                      = 13,
        IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL14                      = 14,
        IPE_EXCEPTION3_CAM_L3_HEADER_PROTOCOL15                      = 15,

        IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID0                       = 0,
        IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID1                       = 1,
        IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID2                       = 2,
        IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID3                       = 3,
        IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID4                       = 4,
        IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID5                       = 5,
        IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID6                       = 6,
        IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID7                       = 7,
        IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID8                       = 8,
        IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID9                       = 9,
        IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID10                      = 10,
        IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID11                      = 11,
        IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID12                      = 12,
        IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID13                      = 13,
        IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID14                      = 14,
        IPE_EXCEPTION3_CAM_RESULT_ENTRY_VALID15                      = 15,
        IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX0               = 16,
        IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX1               = 17,
        IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX2               = 18,
        IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX3               = 19,
        IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX4               = 20,
        IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX5               = 21,
        IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX6               = 22,
        IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX7               = 23,
        IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX8               = 24,
        IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX9               = 25,
        IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX10              = 26,
        IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX11              = 27,
        IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX12              = 28,
        IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX13              = 29,
        IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX14              = 30,
        IPE_EXCEPTION3_CAM_RESULT_EXCEPTION_SUB_INDEX15              = 31,

        IPE_EXCEPTION3_CAM2_DEST_PORT0                               = 0,
        IPE_EXCEPTION3_CAM2_DEST_PORT1                               = 1,
        IPE_EXCEPTION3_CAM2_DEST_PORT2                               = 2,
        IPE_EXCEPTION3_CAM2_DEST_PORT3                               = 3,
        IPE_EXCEPTION3_CAM2_DEST_PORT4                               = 4,
        IPE_EXCEPTION3_CAM2_DEST_PORT5                               = 5,
        IPE_EXCEPTION3_CAM2_DEST_PORT6                               = 6,
        IPE_EXCEPTION3_CAM2_DEST_PORT7                               = 7,
        IPE_EXCEPTION3_CAM2_DEST_PORT8                               = 8,
        IPE_EXCEPTION3_CAM2_DEST_PORT9                               = 9,
        IPE_EXCEPTION3_CAM2_DEST_PORT10                              = 10,
        IPE_EXCEPTION3_CAM2_DEST_PORT11                              = 11,
        IPE_EXCEPTION3_CAM2_DEST_PORT12                              = 12,
        IPE_EXCEPTION3_CAM2_DEST_PORT13                              = 13,
        IPE_EXCEPTION3_CAM2_DEST_PORT14                              = 14,
        IPE_EXCEPTION3_CAM2_DEST_PORT15                              = 15,
        IPE_EXCEPTION3_CAM2_IS_TCP_MASK0                             = 16,
        IPE_EXCEPTION3_CAM2_IS_TCP_MASK1                             = 17,
        IPE_EXCEPTION3_CAM2_IS_TCP_MASK2                             = 18,
        IPE_EXCEPTION3_CAM2_IS_TCP_MASK3                             = 19,
        IPE_EXCEPTION3_CAM2_IS_TCP_MASK4                             = 20,
        IPE_EXCEPTION3_CAM2_IS_TCP_MASK5                             = 21,
        IPE_EXCEPTION3_CAM2_IS_TCP_MASK6                             = 22,
        IPE_EXCEPTION3_CAM2_IS_TCP_MASK7                             = 23,
        IPE_EXCEPTION3_CAM2_IS_TCP_MASK8                             = 24,
        IPE_EXCEPTION3_CAM2_IS_TCP_MASK9                             = 25,
        IPE_EXCEPTION3_CAM2_IS_TCP_MASK10                            = 26,
        IPE_EXCEPTION3_CAM2_IS_TCP_MASK11                            = 27,
        IPE_EXCEPTION3_CAM2_IS_TCP_MASK12                            = 28,
        IPE_EXCEPTION3_CAM2_IS_TCP_MASK13                            = 29,
        IPE_EXCEPTION3_CAM2_IS_TCP_MASK14                            = 30,
        IPE_EXCEPTION3_CAM2_IS_TCP_MASK15                            = 31,
        IPE_EXCEPTION3_CAM2_IS_TCP_VALUE0                            = 32,
        IPE_EXCEPTION3_CAM2_IS_TCP_VALUE1                            = 33,
        IPE_EXCEPTION3_CAM2_IS_TCP_VALUE2                            = 34,
        IPE_EXCEPTION3_CAM2_IS_TCP_VALUE3                            = 35,
        IPE_EXCEPTION3_CAM2_IS_TCP_VALUE4                            = 36,
        IPE_EXCEPTION3_CAM2_IS_TCP_VALUE5                            = 37,
        IPE_EXCEPTION3_CAM2_IS_TCP_VALUE6                            = 38,
        IPE_EXCEPTION3_CAM2_IS_TCP_VALUE7                            = 39,
        IPE_EXCEPTION3_CAM2_IS_TCP_VALUE8                            = 40,
        IPE_EXCEPTION3_CAM2_IS_TCP_VALUE9                            = 41,
        IPE_EXCEPTION3_CAM2_IS_TCP_VALUE10                           = 42,
        IPE_EXCEPTION3_CAM2_IS_TCP_VALUE11                           = 43,
        IPE_EXCEPTION3_CAM2_IS_TCP_VALUE12                           = 44,
        IPE_EXCEPTION3_CAM2_IS_TCP_VALUE13                           = 45,
        IPE_EXCEPTION3_CAM2_IS_TCP_VALUE14                           = 46,
        IPE_EXCEPTION3_CAM2_IS_TCP_VALUE15                           = 47,
        IPE_EXCEPTION3_CAM2_IS_UDP_MASK0                             = 48,
        IPE_EXCEPTION3_CAM2_IS_UDP_MASK1                             = 49,
        IPE_EXCEPTION3_CAM2_IS_UDP_MASK2                             = 50,
        IPE_EXCEPTION3_CAM2_IS_UDP_MASK3                             = 51,
        IPE_EXCEPTION3_CAM2_IS_UDP_MASK4                             = 52,
        IPE_EXCEPTION3_CAM2_IS_UDP_MASK5                             = 53,
        IPE_EXCEPTION3_CAM2_IS_UDP_MASK6                             = 54,
        IPE_EXCEPTION3_CAM2_IS_UDP_MASK7                             = 55,
        IPE_EXCEPTION3_CAM2_IS_UDP_MASK8                             = 56,
        IPE_EXCEPTION3_CAM2_IS_UDP_MASK9                             = 57,
        IPE_EXCEPTION3_CAM2_IS_UDP_MASK10                            = 58,
        IPE_EXCEPTION3_CAM2_IS_UDP_MASK11                            = 59,
        IPE_EXCEPTION3_CAM2_IS_UDP_MASK12                            = 60,
        IPE_EXCEPTION3_CAM2_IS_UDP_MASK13                            = 61,
        IPE_EXCEPTION3_CAM2_IS_UDP_MASK14                            = 62,
        IPE_EXCEPTION3_CAM2_IS_UDP_MASK15                            = 63,
        IPE_EXCEPTION3_CAM2_IS_UDP_VALUE0                            = 64,
        IPE_EXCEPTION3_CAM2_IS_UDP_VALUE1                            = 65,
        IPE_EXCEPTION3_CAM2_IS_UDP_VALUE2                            = 66,
        IPE_EXCEPTION3_CAM2_IS_UDP_VALUE3                            = 67,
        IPE_EXCEPTION3_CAM2_IS_UDP_VALUE4                            = 68,
        IPE_EXCEPTION3_CAM2_IS_UDP_VALUE5                            = 69,
        IPE_EXCEPTION3_CAM2_IS_UDP_VALUE6                            = 70,
        IPE_EXCEPTION3_CAM2_IS_UDP_VALUE7                            = 71,
        IPE_EXCEPTION3_CAM2_IS_UDP_VALUE8                            = 72,
        IPE_EXCEPTION3_CAM2_IS_UDP_VALUE9                            = 73,
        IPE_EXCEPTION3_CAM2_IS_UDP_VALUE10                           = 74,
        IPE_EXCEPTION3_CAM2_IS_UDP_VALUE11                           = 75,
        IPE_EXCEPTION3_CAM2_IS_UDP_VALUE12                           = 76,
        IPE_EXCEPTION3_CAM2_IS_UDP_VALUE13                           = 77,
        IPE_EXCEPTION3_CAM2_IS_UDP_VALUE14                           = 78,
        IPE_EXCEPTION3_CAM2_IS_UDP_VALUE15                           = 79,

        IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID0                 = 0,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID1                 = 1,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID2                 = 2,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID3                 = 3,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID4                 = 4,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID5                 = 5,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID6                 = 6,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID7                 = 7,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID8                 = 8,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID9                 = 9,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID10                = 10,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID11                = 11,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID12                = 12,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID13                = 13,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID14                = 14,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_ENTRY_VALID15                = 15,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX0         = 16,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX1         = 17,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX2         = 18,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX3         = 19,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX4         = 20,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX5         = 21,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX6         = 22,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX7         = 23,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX8         = 24,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX9         = 25,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX10        = 26,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX11        = 27,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX12        = 28,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX13        = 29,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX14        = 30,
        IPE_EXCEPTION3_CAM2_RESULT_CAM2_EXCEPTION_SUB_INDEX15        = 31,

        IPE_PKT_PROC_DISCARD_SRC_PKT_PROC_DISCARD_SRC                = 0,

        IPE_STORM_CTL_UPDATE_CNT_UPDATE_COUNT                        = 0,

        IPE_PKT_PROC_INPUT_PKT_INFO_CNT_INPUT_PKT_INFO_CHOP_CNT      = 0,
        IPE_PKT_PROC_INPUT_PKT_INFO_CNT_INPUT_PKT_INFO_CNT           = 1,

        IPE_PKT_PROC_INPUT_PAR_RESULT_CNT_INPUT_PAR_RESULT_CHOP_CNT  = 0,
        IPE_PKT_PROC_INPUT_PAR_RESULT_CNT_INPUT_PAR_RESULT_CNT       = 1,

        IPE_PKT_PROC_INPUT_TRIG_CNT_INPUT_TRIG_CNT                   = 0,

        IPE_PKT_PROC_INPUT_TB_INFO_DS_CNT_INPUT_TB_INFO_DS_CNT       = 0,

        IPE_PKT_PROC_INPUT_POLICING_RESULT_CNT_INPUT_POLICING_RESULT_CNT = 0,

        IPE_PKT_PROC_INPUT_FORWARD_DONE_CNT_INPUT_FORWARD_DONE_CNT   = 0,

        IPE_PKT_PROC_OUTPUT_POLICING_REQ_CNT_OUTPUT_POLICING_REQ_CNT = 0,

        IPE_PKT_PROC_OUTPUT_CLA_RESULT_CNT_OUTPUT_CLA_RESULT_CNT     = 0,

        IPE_PKT_PROC_OUTPUT_RESULT_CNT_OUTPUT_PKT_INFO_CHOP_CNT      = 0,
        IPE_PKT_PROC_OUTPUT_RESULT_CNT_OUTPUT_PKT_INFO_CNT           = 1,

        IPE_PKT_PROC_OUTPUT_PKT_PROC_DONE_CNT_OUTPUT_PKT_PROC_DONE_CNT = 0,

        IPE_PKT_PROC_DROP_FROM_FORMER_CNT_DROP_IN_FORMER_CNT         = 0,

        IPE_PKT_PROC_DROP_IN_LOOKUP_CNT_DROP_IN_LOOKUP_CNT           = 0,

        IPE_PKT_PROC_DROP_IN_EXPAND_CNT_DROP_IN_EXPAND_CNT           = 0,

        IPE_PKT_PROC_DROP_IN_ACL_CNT_DROP_IN_ACL_CNT                 = 0,

        IPE_PKT_PROC_DROP_IN_QOS_CNT_DROP_IN_QOS_CNT                 = 0,

        IPE_PKT_PROC_DROP_IN_ROUTING_CNT_DROP_IN_ROUTING_CNT         = 0,

        IPE_PKT_PROC_DROP_IN_BRIDGE_CNT_DROP_IN_BRIDGE_CNT           = 0,

        IPE_PKT_PROC_DROP_IN_LEARN_CNT_DROP_IN_LEARN_CNT             = 0,

        IPE_PKT_PROC_DROP_IN_STORM_CTL_CNT_DROP_IN_STORM_CTL_CNT     = 0,

        IPE_PKT_PROC_DROP_IN_MPLS_CNT_DROP_IN_MPLS_CNT               = 0,

        IPE_PKT_PROC_PARITY_FAIL_RECORD_CLA_COS_MAP_TAB_PARITY_FAIL  = 0,
        IPE_PKT_PROC_PARITY_FAIL_RECORD_CLA_COS_MAP_TAB_PARITY_FAIL_ADDR = 1,
        IPE_PKT_PROC_PARITY_FAIL_RECORD_CLA_DSCP_MAP_TAB_PARITY_FAIL = 2,
        IPE_PKT_PROC_PARITY_FAIL_RECORD_CLA_DSCP_MAP_TAB_PARITY_FAIL_ADDR = 3,
        IPE_PKT_PROC_PARITY_FAIL_RECORD_CLA_PRE_MAP_TAB_PARITY_FAIL  = 4,
        IPE_PKT_PROC_PARITY_FAIL_RECORD_CLA_PRE_MAP_TAB_PARITY_FAIL_ADDR = 5,
        IPE_PKT_PROC_PARITY_FAIL_RECORD_DS_BIDI_PIM_GROUP_PARITY_FAIL = 6,
        IPE_PKT_PROC_PARITY_FAIL_RECORD_DS_BIDI_PIM_GROUP_PARITY_FAIL_ADDR = 7,
        IPE_PKT_PROC_PARITY_FAIL_RECORD_DS_PBB_MAC_TAB_PARITY_FAIL   = 8,
        IPE_PKT_PROC_PARITY_FAIL_RECORD_DS_PBB_MAC_TAB_PARITY_FAIL_ADDR = 9,

        IPE_STATS_CTL_IPE_PHB_INTF_CLEAR_ON_READ_IPE_PHB_INTF        = 0,
        IPE_STATS_CTL_IPE_PHB_INTF_SATURATE_EN_IPE_PHB_INTF          = 1,
        IPE_STATS_CTL_IPE_PHB_INTF_STATS_BASE_PTR_IPE_PHB_INTF       = 2,
        IPE_STATS_CTL_IPE_PHB_INTF_STATS_HOLD_IPE_PHB_INTF           = 3,

        IPE_STATS_INIT_IPE_PHB_INTF_INIT_IPE_PHB_INTF                = 0,

        IPE_STATS_INIT_DONE_IPE_PHB_INTF_INIT_DONE_IPE_PHB_INTF      = 0,

        IPE_STATS_CTL_IPE_OVERALL_FWD_CLEAR_ON_READ_IPE_OVERALL_FWD  = 0,
        IPE_STATS_CTL_IPE_OVERALL_FWD_SATURATE_EN_IPE_OVERALL_FWD    = 1,
        IPE_STATS_CTL_IPE_OVERALL_FWD_STATS_BASE_PTR_IPE_OVERALL_FWD = 2,
        IPE_STATS_CTL_IPE_OVERALL_FWD_STATS_HOLD_IPE_OVERALL_FWD     = 3,

        IPE_STATS_INIT_IPE_OVERALL_FWD_INIT_IPE_OVERALL_FWD          = 0,

        IPE_STATS_INIT_DONE_IPE_OVERALL_FWD_INIT_DONE_IPE_OVERALL_FWD = 0,

        IPE_STATS_INTR_VALUE_SET_INTR_VALUE_SET                      = 0,

        IPE_STATS_INTR_VALUE_RESET_INTR_VALUE_RESET                  = 0,

        IPE_STATS_INTR_MASK_SET_INTR_MASK_SET                        = 0,

        IPE_STATS_INTR_MASK_RESET_INTR_MASK_RESET                    = 0,

        IPE_STATS_DEBUG_STATS_FWD_DROP_CNT                           = 0,
        IPE_STATS_DEBUG_STATS_INTF_DROP_CNT                          = 1,
        IPE_STATS_DEBUG_STATS_PHB_DROP_CNT                           = 2,
        IPE_STATS_DEBUG_STATS_PORT_LOG_DROP_CNT                      = 3,

        IPE_STATS_CTL_IPE_PORT_LOG_CLEAR_ON_READ_IPE_PORT_LOG        = 0,
        IPE_STATS_CTL_IPE_PORT_LOG_SATURATE_EN_IPE_PORT_LOG          = 1,
        IPE_STATS_CTL_IPE_PORT_LOG_STATS_BASE_PTR_IPE_PORT_LOG       = 2,
        IPE_STATS_CTL_IPE_PORT_LOG_STATS_HOLD_IPE_PORT_LOG           = 3,

        IPE_STATS_INIT_IPE_PORT_LOG_INIT_IPE_PORT_LOG                = 0,

        IPE_STATS_INIT_DONE_IPE_PORT_LOG_INIT_DONE_IPE_PORT_LOG      = 0,

        MAC_MUX_CALENDAR_CAL_ENTRY00                                 = 0,
        MAC_MUX_CALENDAR_CAL_ENTRY01                                 = 1,
        MAC_MUX_CALENDAR_CAL_ENTRY02                                 = 2,
        MAC_MUX_CALENDAR_CAL_ENTRY03                                 = 3,
        MAC_MUX_CALENDAR_CAL_ENTRY04                                 = 4,
        MAC_MUX_CALENDAR_CAL_ENTRY05                                 = 5,
        MAC_MUX_CALENDAR_CAL_ENTRY06                                 = 6,
        MAC_MUX_CALENDAR_CAL_ENTRY07                                 = 7,
        MAC_MUX_CALENDAR_CAL_ENTRY08                                 = 8,
        MAC_MUX_CALENDAR_CAL_ENTRY09                                 = 9,
        MAC_MUX_CALENDAR_CAL_ENTRY10                                 = 10,
        MAC_MUX_CALENDAR_CAL_ENTRY11                                 = 11,
        MAC_MUX_CALENDAR_CAL_ENTRY12                                 = 12,
        MAC_MUX_CALENDAR_CAL_ENTRY13                                 = 13,
        MAC_MUX_CALENDAR_CAL_ENTRY14                                 = 14,
        MAC_MUX_CALENDAR_CAL_ENTRY15                                 = 15,
        MAC_MUX_CALENDAR_CAL_ENTRY16                                 = 16,
        MAC_MUX_CALENDAR_CAL_ENTRY17                                 = 17,
        MAC_MUX_CALENDAR_CAL_ENTRY18                                 = 18,
        MAC_MUX_CALENDAR_CAL_ENTRY19                                 = 19,
        MAC_MUX_CALENDAR_CAL_ENTRY20                                 = 20,
        MAC_MUX_CALENDAR_CAL_ENTRY21                                 = 21,
        MAC_MUX_CALENDAR_CAL_ENTRY22                                 = 22,
        MAC_MUX_CALENDAR_CAL_ENTRY23                                 = 23,
        MAC_MUX_CALENDAR_CAL_ENTRY24                                 = 24,
        MAC_MUX_CALENDAR_CAL_ENTRY25                                 = 25,
        MAC_MUX_CALENDAR_CAL_ENTRY26                                 = 26,
        MAC_MUX_CALENDAR_CAL_ENTRY27                                 = 27,
        MAC_MUX_CALENDAR_CAL_ENTRY28                                 = 28,
        MAC_MUX_CALENDAR_CAL_ENTRY29                                 = 29,
        MAC_MUX_CALENDAR_CAL_ENTRY30                                 = 30,
        MAC_MUX_CALENDAR_CAL_ENTRY31                                 = 31,
        MAC_MUX_CALENDAR_CAL_ENTRY32                                 = 32,
        MAC_MUX_CALENDAR_CAL_ENTRY33                                 = 33,
        MAC_MUX_CALENDAR_CAL_ENTRY34                                 = 34,
        MAC_MUX_CALENDAR_CAL_ENTRY35                                 = 35,
        MAC_MUX_CALENDAR_CAL_ENTRY36                                 = 36,
        MAC_MUX_CALENDAR_CAL_ENTRY37                                 = 37,
        MAC_MUX_CALENDAR_CAL_ENTRY38                                 = 38,
        MAC_MUX_CALENDAR_CAL_ENTRY39                                 = 39,
        MAC_MUX_CALENDAR_CAL_ENTRY40                                 = 40,
        MAC_MUX_CALENDAR_CAL_ENTRY41                                 = 41,
        MAC_MUX_CALENDAR_CAL_ENTRY42                                 = 42,
        MAC_MUX_CALENDAR_CAL_ENTRY43                                 = 43,
        MAC_MUX_CALENDAR_CAL_ENTRY44                                 = 44,
        MAC_MUX_CALENDAR_CAL_ENTRY45                                 = 45,
        MAC_MUX_CALENDAR_CAL_ENTRY46                                 = 46,
        MAC_MUX_CALENDAR_CAL_ENTRY47                                 = 47,
        MAC_MUX_CALENDAR_CAL_ENTRY48                                 = 48,
        MAC_MUX_CALENDAR_CAL_ENTRY49                                 = 49,
        MAC_MUX_CALENDAR_CAL_ENTRY50                                 = 50,
        MAC_MUX_CALENDAR_CAL_ENTRY51                                 = 51,

        MAC_MUX_WALKER_WALKER_END                                    = 0,
        MAC_MUX_WALKER_WALKER_STOP                                   = 1,
        MAC_MUX_WALKER_WALKER_STOP_IDX                               = 2,

        MAC_MUX_STAT_SEL_STAT_SEL0                                   = 0,
        MAC_MUX_STAT_SEL_STAT_SEL1                                   = 1,

        MAC_MUX_DEBUG_STATS_DATA_BYTES_CNT                           = 0,
        MAC_MUX_DEBUG_STATS_DATA_ERROR_CNT                           = 1,
        MAC_MUX_DEBUG_STATS_EOP_CNT                                  = 2,
        MAC_MUX_DEBUG_STATS_PKT_ERROR_CNT                            = 3,
        MAC_MUX_DEBUG_STATS_SOP_CNT                                  = 4,

        MUX_AGG0_INTERRUPT_FATAL_MASK_RESET0_INTERRUPT_FATAL         = 0,
        MUX_AGG0_INTERRUPT_FATAL_MASK_SET0_INTERRUPT_FATAL           = 1,
        MUX_AGG0_INTERRUPT_FATAL_VALUE_RESET0_INTERRUPT_FATAL        = 2,
        MUX_AGG0_INTERRUPT_FATAL_VALUE_SET0_INTERRUPT_FATAL          = 3,

        MUX_AGG1_INTERRUPT_FATAL_MASK_RESET1_INTERRUPT_FATAL         = 0,
        MUX_AGG1_INTERRUPT_FATAL_MASK_SET1_INTERRUPT_FATAL           = 1,
        MUX_AGG1_INTERRUPT_FATAL_VALUE_RESET1_INTERRUPT_FATAL        = 2,
        MUX_AGG1_INTERRUPT_FATAL_VALUE_SET1_INTERRUPT_FATAL          = 3,

        MUX_AGG2_INTERRUPT_FATAL_MASK_RESET2_INTERRUPT_FATAL         = 0,
        MUX_AGG2_INTERRUPT_FATAL_MASK_SET2_INTERRUPT_FATAL           = 1,
        MUX_AGG2_INTERRUPT_FATAL_VALUE_RESET2_INTERRUPT_FATAL        = 2,
        MUX_AGG2_INTERRUPT_FATAL_VALUE_SET2_INTERRUPT_FATAL          = 3,

        MUX_AGG3_INTERRUPT_FATAL_MASK_RESET3_INTERRUPT_FATAL         = 0,
        MUX_AGG3_INTERRUPT_FATAL_MASK_SET3_INTERRUPT_FATAL           = 1,
        MUX_AGG3_INTERRUPT_FATAL_VALUE_RESET3_INTERRUPT_FATAL        = 2,
        MUX_AGG3_INTERRUPT_FATAL_VALUE_SET3_INTERRUPT_FATAL          = 3,

        MUX_AGG_PARITY_ENABLE_PARITY_ENABLE                          = 0,

        MET_FIFO_CTL_DISCARD_MET_LOOP                                = 0,
        MET_FIFO_CTL_DS_MET_ENTRY_BASE                               = 1,
        MET_FIFO_CTL_ETHER_OAM_MUTILCAST_EN                          = 2,
        MET_FIFO_CTL_FROM_FABRIC_MULTICAST_EN                        = 3,
        MET_FIFO_CTL_HUMBER_ID                                       = 4,
        MET_FIFO_CTL_LOCAL_BAY_QUEUE_ON_BAY_ID                       = 5,
        MET_FIFO_CTL_LOCAL_MET_BASE                                  = 6,
        MET_FIFO_CTL_PORT_CHECK_EN                                   = 7,

        MET_FIFO_FORCE_USE_RCD_RAM_FORCE_USE_RCD_RAM                 = 0,

        MET_FIFO_WRR_CTL_MAX_PENDING_MCAST                           = 0,
        MET_FIFO_WRR_CTL_MCAST_HI_WEIGHT                             = 1,
        MET_FIFO_WRR_CTL_MCAST_LO_WEIGHT                             = 2,
        MET_FIFO_WRR_CTL_UCAST_HI_WEIGHT                             = 3,
        MET_FIFO_WRR_CTL_UCAST_LO_WEIGHT                             = 4,

        MET_FIFO_INPUT_FIFO_THRESHOLD_MCAST_HI_HALF_THRESHOLD        = 0,
        MET_FIFO_INPUT_FIFO_THRESHOLD_MCAST_HI_THRESHOLD             = 1,
        MET_FIFO_INPUT_FIFO_THRESHOLD_MCAST_LO_HALF_THRESHOLD        = 2,
        MET_FIFO_INPUT_FIFO_THRESHOLD_MCAST_LO_THRESHOLD             = 3,
        MET_FIFO_INPUT_FIFO_THRESHOLD_UCAST_HI_HALF_THRESHOLD        = 4,
        MET_FIFO_INPUT_FIFO_THRESHOLD_UCAST_HI_THRESHOLD             = 5,
        MET_FIFO_INPUT_FIFO_THRESHOLD_UCAST_LO_HALF_THRESHOLD        = 6,
        MET_FIFO_INPUT_FIFO_THRESHOLD_UCAST_LO_THRESHOLD             = 7,

        MET_FIFO_START_PTR_MCAST_HI_START_PTR                        = 0,
        MET_FIFO_START_PTR_MCAST_LO_START_PTR                        = 1,
        MET_FIFO_START_PTR_UCAST_HI_START_PTR                        = 2,
        MET_FIFO_START_PTR_UCAST_LO_START_PTR                        = 3,

        MET_FIFO_END_PTR_MCAST_HI_END_PTR                            = 0,
        MET_FIFO_END_PTR_MCAST_LO_END_PTR                            = 1,
        MET_FIFO_END_PTR_UCAST_HI_END_PTR                            = 2,
        MET_FIFO_END_PTR_UCAST_LO_END_PTR                            = 3,

        MET_FIFO_INPUT_FIFO_DEPTH_MCAST_HI_FIFO_DEPTH                = 0,
        MET_FIFO_INPUT_FIFO_DEPTH_MCAST_LO_FIFO_DEPTH                = 1,
        MET_FIFO_INPUT_FIFO_DEPTH_UCAST_HI_FIFO_DEPTH                = 2,
        MET_FIFO_INPUT_FIFO_DEPTH_UCAST_LO_FIFO_DEPTH                = 3,

        MET_FIFO_INIT_MET_FIFO_INIT                                  = 0,

        MET_FIFO_INIT_DONE_MET_FIFO_INIT                             = 0,

        MET_FIFO_MAX_INIT_CNT_MAX_INIT_CNT                           = 0,

        MET_FIFO_MCAST_ENABLE_MCAST_MET_FIFO_ENABLE                  = 0,

        MET_FIFO_MSG_CNT_MCAST_HI_MSG_CNT                            = 0,
        MET_FIFO_MSG_CNT_MCAST_LO_MSG_CNT                            = 1,
        MET_FIFO_MSG_CNT_UCAST_HI_MSG_CNT                            = 2,
        MET_FIFO_MSG_CNT_UCAST_LO_MSG_CNT                            = 3,

        MET_FIFO_WR_PTR_MCAST_HI_WR_PTR                              = 0,
        MET_FIFO_WR_PTR_MCAST_LO_WR_PTR                              = 1,
        MET_FIFO_WR_PTR_UCAST_HI_WR_PTR                              = 2,
        MET_FIFO_WR_PTR_UCAST_LO_WR_PTR                              = 3,

        MET_FIFO_RD_PTR_MCAST_HI_RD_PTR                              = 0,
        MET_FIFO_RD_PTR_MCAST_LO_RD_PTR                              = 1,
        MET_FIFO_RD_PTR_UCAST_HI_RD_PTR                              = 2,
        MET_FIFO_RD_PTR_UCAST_LO_RD_PTR                              = 3,

        MET_FIFO_WRR_WEIGHT_CNT_MCAST_HI_WEIGHT_CNT                  = 0,
        MET_FIFO_WRR_WEIGHT_CNT_MCAST_LO_WEIGHT_CNT                  = 1,
        MET_FIFO_WRR_WEIGHT_CNT_UCAST_HI_WEIGHT_CNT                  = 2,
        MET_FIFO_WRR_WEIGHT_CNT_UCAST_LO_WEIGHT_CNT                  = 3,

        MET_FIFO_PENDING_MCAST_CNT_PENDING_MCAST_CNT                 = 0,

        MET_FIFO_UPDATE_RCD_ERROR_SPOT_ES_BUFFER_COUNT               = 0,
        MET_FIFO_UPDATE_RCD_ERROR_SPOT_ES_HEAD_BUFFER_PTR            = 1,
        MET_FIFO_UPDATE_RCD_ERROR_SPOT_ES_MCAST_RCD                  = 2,
        MET_FIFO_UPDATE_RCD_ERROR_SPOT_ES_QMGR_FLAG                  = 3,
        MET_FIFO_UPDATE_RCD_ERROR_SPOT_ES_RCD_RAM_RCD                = 4,
        MET_FIFO_UPDATE_RCD_ERROR_SPOT_ES_RESOURCE_GROUP_ID          = 5,
        MET_FIFO_UPDATE_RCD_ERROR_SPOT_ES_UPDATE_RCD                 = 6,

        MET_FIFO_EN_QUE_CREDIT_EN_QUE_CREDIT                         = 0,

        MET_FIFO_TB_INFO_ARB_CREDIT_TB_INFO_ARB_CREDIT               = 0,

        MET_FIFOQ_MGR_CREDIT_Q_MGR_CREDIT                            = 0,

        MET_FIFO_PARITY_ENABLE_PARITY_ENABLE                         = 0,

        MET_FIFOQ_WRITE_RCD_UPD_FIFO_THRD_Q_RCD_UPD_FIFO_HI_THRD     = 0,
        MET_FIFOQ_WRITE_RCD_UPD_FIFO_THRD_Q_RCD_UPD_FIFO_LOW_THRD    = 1,

        MET_FIFO_DRAIN_ENABLE_MET_FIFO_DRAIN_ENABLE                  = 0,

        MET_FIFO_WRR_WT_CFG_MCAST_WT_CFG                             = 0,
        MET_FIFO_WRR_WT_CFG_UCAST_WT_CFG                             = 1,

        MET_FIFO_WRR_WT_MCAST_WT                                     = 0,
        MET_FIFO_WRR_WT_UCAST_WT                                     = 1,

        MET_FIFO_RD_CUR_STATE_MACHINE_RD_CUR_STATE_MACHINE           = 0,

        MET_FIFO_INPUT_EN_QUE_MSG_STATS_INPUT_ENQUE_MSG_CNT          = 0,

        MET_FIFO_OUTPUT_EN_QUE_MSG_STATS_OUTPUT_ENQUE_MSG_CNT        = 0,

        MET_FIFO_INPUTQ_WRITE_RCD_UPDATE_STATS_INPUTQ_WRITE_RCD_UPDATE_CNT = 0,
        MET_FIFO_INPUTQ_WRITE_RCD_UPDATE_STATS_INPUT_BUF_RETRV_RCD_UPDATE_CNT = 1,

        MET_FIFO_OUTPUT_FREE_BUF_MSG_STATS_OUTPUT_FREE_BUF_MSG_CNT   = 0,

        MET_FIFO_OUTPUT_TB_INFO_REQ_STATS_OUTPUT_TB_INFO_REQ_CNT     = 0,

        MET_FIFO_INPUT_TB_INFO_ARB_DONE_STATS_INPUT_TB_INFO_ARB_DONE_CNT = 0,

        MET_FIFO_INPUT_TB_INFO_RD_VALID_STATS_INPUT_TB_INFO_RD_VALID_CNT = 0,

        MET_FIFO_INPUTQ_WRITE_MET_FIFO_DONE_STATS_INPUTQ_WRITE_MET_FIFO_DONE_CNT = 0,

        MET_FIFO_OUTPUT_RCD_DONE_STATS_OUTPUT_RCDQ_WRITE_DONE_CNT    = 0,
        MET_FIFO_OUTPUT_RCD_DONE_STATS_OUTPUT_RCD_BUF_RETRV_DONE_CNT = 1,

        MET_FIFO_OUTPUT_ENQUE_DISCARD_STATS_OUTPUT_ENQUE_DISCARD_CNT = 0,

        MET_FIFO_OUTPUT_FREE_BUF_CNT_OUTPUT_FREE_BUF_CNT             = 0,

        MET_FIFO_OUTPUT_MET_FIFO_BUF_CNT_OUTPUT_MET_FIFO_BUF_CNT     = 0,

        MET_FIFO_INPUT_UPD_BUF_CNT_INPUTQ_MGR_UPD_BUF_CNT            = 0,
        MET_FIFO_INPUT_UPD_BUF_CNT_INPUT_BUF_RETRV_UPD_BUF_CNT       = 1,

        MET_FIFO_INPUT_BUF_STORE_BUF_CNT_INPUT_BUF_STORE_BUF_CNT     = 0,

        MET_FIFO_INPUT_UCAST_MSG_CNT_INPUT_UCAST_HI_MSG_CNT          = 0,
        MET_FIFO_INPUT_UCAST_MSG_CNT_INPUT_UCAST_LO_MSG_CNT          = 1,

        MET_FIFO_INPUT_MCAST_MSG_CNT_INPUT_MCAST_HI_MSG_CNT          = 0,
        MET_FIFO_INPUT_MCAST_MSG_CNT_INPUT_MCAST_LO_MSG_CNT          = 1,

        MET_FIFO_OUTPUT_UCAST_MSG_CNT_OUTPUT_UCAST_HI_MSG_CNT        = 0,
        MET_FIFO_OUTPUT_UCAST_MSG_CNT_OUTPUT_UCAST_LO_MSG_CNT        = 1,

        MET_FIFO_OUTPUT_MCAST_MSG_CNT_OUTPUT_MCAST_HI_MSG_CNT        = 0,
        MET_FIFO_OUTPUT_MCAST_MSG_CNT_OUTPUT_MCAST_LO_MSG_CNT        = 1,

        MET_FIFO_ECC_CTL_CFG_ECC_CHECK_EN                            = 0,
        MET_FIFO_ECC_CTL_CFG_ECC_CORRECT_EN                          = 1,
        MET_FIFO_ECC_CTL_CFG_REPORT_SINGLE_BIT_ERROR                 = 2,

        MET_FIFO_ECC_ERROR_STATS_CFG_ECC_MULTIPLE_BIT_COUNT          = 0,
        MET_FIFO_ECC_ERROR_STATS_CFG_ECC_SINGLE_BIT_COUNT            = 1,

        MET_FIFO_MET_ENTRY_ECC_DISCARD_CNT_MET_ENTRY_ECC_ERR_DISCARD_CNT = 0,

        MET_FIFO_PARITY_FAIL_RECORD_DS_APS_BRIDGE_MCAST_PARITY_FAIL  = 0,
        MET_FIFO_PARITY_FAIL_RECORD_DS_APS_BRIDGE_MCAST_PARITY_FAIL_ADDR = 1,
        MET_FIFO_PARITY_FAIL_RECORD_DS_LINK_AGG_BITMAP_PARITY_FAIL   = 2,
        MET_FIFO_PARITY_FAIL_RECORD_DS_LINK_AGG_BITMAP_PARITY_FAIL_ADDR = 3,
        MET_FIFO_PARITY_FAIL_RECORD_DS_LINK_AGG_BLOCK_MASK_PARITY_FAIL = 4,
        MET_FIFO_PARITY_FAIL_RECORD_DS_LINK_AGG_BLOCK_MASK_PARITY_FAIL_ADDR = 5,

        MET_FIFO_INTERRUPT_MASK_RESET_FATAL0                         = 0,
        MET_FIFO_INTERRUPT_MASK_RESET_FATAL1                         = 1,
        MET_FIFO_INTERRUPT_MASK_SET_FATAL0                           = 2,
        MET_FIFO_INTERRUPT_MASK_SET_FATAL1                           = 3,
        MET_FIFO_INTERRUPT_VALUE_RESET_FATAL0                        = 4,
        MET_FIFO_INTERRUPT_VALUE_RESET_FATAL1                        = 5,
        MET_FIFO_INTERRUPT_VALUE_SET_FATAL0                          = 6,
        MET_FIFO_INTERRUPT_VALUE_SET_FATAL1                          = 7,

        NET_RX_DRAIN_ENABLE_DRAIN_ENABLE                             = 0,

        NET_RX_CTL_FILL_ENABLE_HI                                    = 0,
        NET_RX_CTL_FILL_ENABLE_LO                                    = 1,
        NET_RX_CTL_OVER_LEN_ERROR_CHK_ENABLE                         = 2,
        NET_RX_CTL_UNDER_LEN_ERROR_CHK_ENABLE                        = 3,

        NET_RX_FREE_LIST_INIT_FREE_LIST_INIT                         = 0,
        NET_RX_FREE_LIST_INIT_FREE_LIST_INIT_DONE                    = 1,

        NET_RX_FREE_LIST_CTL_FREE_LIST_BUF_CNT                       = 0,
        NET_RX_FREE_LIST_CTL_FREE_LIST_HEAD_PTR                      = 1,
        NET_RX_FREE_LIST_CTL_FREE_LIST_TAIL_PTR                      = 2,

        NET_RX_MAX_PKT_SIZE_MAX_PKT_SIZE0                            = 0,
        NET_RX_MAX_PKT_SIZE_MAX_PKT_SIZE1                            = 1,

        NET_RX_MIN_PKT_SIZE_MIN_PKT_SIZE0                            = 0,
        NET_RX_MIN_PKT_SIZE_MIN_PKT_SIZE1                            = 1,

        NET_RX_MAX_PKT_SIZE_SELECT_MAX_PKT_SIZE_SELECT_HI            = 0,
        NET_RX_MAX_PKT_SIZE_SELECT_MAX_PKT_SIZE_SELECT_LO            = 1,

        NET_RX_MIN_PKT_SIZE_SELECT_MIN_PKT_SIZE_SELECT_HI            = 0,
        NET_RX_MIN_PKT_SIZE_SELECT_MIN_PKT_SIZE_SELECT_LO            = 1,

        NET_RX_CHANNEL_DROP_THRESHOLD_CHANNEL_DROP_THRESHOLD0        = 0,
        NET_RX_CHANNEL_DROP_THRESHOLD_CHANNEL_DROP_THRESHOLD1        = 1,

        NET_RX_CHANNEL_DROP_THRESHOLD_SELECT_CHANNEL_DROP_THRESHOLD0 = 0,
        NET_RX_CHANNEL_DROP_THRESHOLD_SELECT_CHANNEL_DROP_THRESHOLD1 = 1,

        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT0            = 0,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT1            = 1,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT2            = 2,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT3            = 3,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT4            = 4,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT5            = 5,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT6            = 6,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT7            = 7,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT8            = 8,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT9            = 9,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT10           = 10,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT11           = 11,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT12           = 12,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT13           = 13,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT14           = 14,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT15           = 15,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT16           = 16,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT17           = 17,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT18           = 18,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT19           = 19,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT20           = 20,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT21           = 21,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT22           = 22,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT23           = 23,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT24           = 24,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT25           = 25,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT26           = 26,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT27           = 27,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT28           = 28,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT29           = 29,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT30           = 30,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT31           = 31,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT32           = 32,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT33           = 33,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT34           = 34,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT35           = 35,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT36           = 36,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT37           = 37,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT38           = 38,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT39           = 39,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT40           = 40,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT41           = 41,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT42           = 42,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT43           = 43,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT44           = 44,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT45           = 45,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT46           = 46,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT47           = 47,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT48           = 48,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT49           = 49,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT50           = 50,
        NET_RX_CHANNEL_BUFFER_COUNT_CHANNEL_BUFFER_COUNT51           = 51,

        NET_RX_DEBUG_STATS_CHANNEL_STAT_DATA_ERROR_CNT               = 0,
        NET_RX_DEBUG_STATS_CHANNEL_STAT_IN_EOP_CNT                   = 1,
        NET_RX_DEBUG_STATS_CHANNEL_STAT_IN_PKT_CNT                   = 2,
        NET_RX_DEBUG_STATS_CHANNEL_STAT_IN_PKT_ERROR_CNT             = 3,
        NET_RX_DEBUG_STATS_CHANNEL_STAT_IN_PKT_GOOD_CNT              = 4,
        NET_RX_DEBUG_STATS_CHANNEL_STAT_IN_SOP_CNT                   = 5,
        NET_RX_DEBUG_STATS_CHANNEL_STAT_NO_EOP_ERROR_CNT             = 6,
        NET_RX_DEBUG_STATS_CHANNEL_STAT_NO_SOP_ERROR_CNT             = 7,
        NET_RX_DEBUG_STATS_CHANNEL_STAT_OUT_EOP_CNT                  = 8,
        NET_RX_DEBUG_STATS_CHANNEL_STAT_OUT_PKT_CNT                  = 9,
        NET_RX_DEBUG_STATS_CHANNEL_STAT_OUT_PKT_ERROR_CNT            = 10,
        NET_RX_DEBUG_STATS_CHANNEL_STAT_OUT_SOP_CNT                  = 11,
        NET_RX_DEBUG_STATS_CHANNEL_STAT_OVERLEN_ERROR_CNT            = 12,
        NET_RX_DEBUG_STATS_CHANNEL_STAT_PKT_ERROR_CNT                = 13,
        NET_RX_DEBUG_STATS_CHANNEL_STAT_UNDERLEN_ERROR_CNT           = 14,
        NET_RX_DEBUG_STATS_STAT_CUR_PKT_CNT                          = 15,

        NET_RX_CHANNEL_STAT_SELECT_STATS_SEL_HI                      = 0,
        NET_RX_CHANNEL_STAT_SELECT_STATS_SEL_LO                      = 1,

        NET_RX_CHANNEL_INFO_CTL_CHANNEL_INFO_INIT                    = 0,
        NET_RX_CHANNEL_INFO_CTL_CHANNEL_INFO_INIT_DONE               = 1,

        NET_RX_BUFFER_SIZE_NET_RX_BUFFER_SIZE                        = 0,

        NET_RX_BUFFER_COUNT_NET_RX_BUFFER_COUNT                      = 0,

        NET_RX_BUFFER_ALMOST_FULL_THRESHOLD_NET_RX_BUFFER_ALMOST_FULL_THRESHOLD_HIGH = 0,
        NET_RX_BUFFER_ALMOST_FULL_THRESHOLD_NET_RX_BUFFER_ALMOST_FULL_THRESHOLD_LOW = 1,

        NET_RX_BUFFER_FULL_THRESHOLD_NET_RX_BUFFER_FULL_THRESHOLD_HIGH = 0,
        NET_RX_BUFFER_FULL_THRESHOLD_NET_RX_BUFFER_FULL_THRESHOLD_LOW = 1,

        NET_RX_INTERRUPT_MASK_RESET_FATAL                            = 0,
        NET_RX_INTERRUPT_MASK_SET_FATAL                              = 1,
        NET_RX_INTERRUPT_VALUE_RESET_FATAL                           = 2,
        NET_RX_INTERRUPT_VALUE_SET_FATAL                             = 3,

        NET_RX_BPDU_CTL_BPDU_CHECK_ENABLE_HI                         = 0,
        NET_RX_BPDU_CTL_BPDU_CHECK_ENABLE_LO                         = 1,

        NET_RX_FAIR_DROP_CTL_NET_RX_FAIR_DROP_ENABLE                 = 0,

        NET_RX_STATE_RD_CTL_FSM_PS                                   = 0,

        NET_RX_RESERVED_MAC_DA_CTL_RESERVED_MAC_DA_MASK0             = 0,
        NET_RX_RESERVED_MAC_DA_CTL_RESERVED_MAC_DA_MASK1             = 1,
        NET_RX_RESERVED_MAC_DA_CTL_RESERVED_MAC_DA_VALUE0            = 2,
        NET_RX_RESERVED_MAC_DA_CTL_RESERVED_MAC_DA_VALUE1            = 3,

        NET_RX_BPDU_STATS_BPDU_PKT_DROP_CNT                          = 0,
        NET_RX_BPDU_STATS_BPDU_PKT_IN_CNT                            = 1,

        NET_RX_PRE_FETCH_FIFO_DEPTH_FREE_BUF_FIFO_DEPTH              = 0,

        NET_RX_PARITY_FAIL_RECORD_PKT_BUF_PARITY_FAIL                = 0,
        NET_RX_PARITY_FAIL_RECORD_PKT_BUF_PARITY_FAIL_ADDR           = 1,

        NET_TX_INTERRUPT_MASK_RESET                                  = 0,
        NET_TX_INTERRUPT_MASK_SET                                    = 1,
        NET_TX_INTERRUPT_VALUE_RESET                                 = 2,
        NET_TX_INTERRUPT_VALUE_SET                                   = 3,

        NET_TX_CHANNEL_EN_CH_EN_CH31_TO0                             = 0,
        NET_TX_CHANNEL_EN_CH_EN_CH51_TO32                            = 1,
        NET_TX_CHANNEL_EN_E_LOOP_CH_EN                               = 2,

        NET_TX_CHANNEL_TX_EN_CH_TX_EN_CH31_TO0                       = 0,
        NET_TX_CHANNEL_TX_EN_CH_TX_EN_CH51_TO32                      = 1,
        NET_TX_CHANNEL_TX_EN_E_LOOP_CH_TX_EN                         = 2,

        NET_TX_INIT_NET_TX_INIT                                      = 0,

        NET_TX_INIT_DONE_NET_TX_INIT                                 = 0,

        NET_TX_PKT_MEM_SEGMENT_PKT_MEM_SEGMENT                       = 0,

        NET_TX_PARITY_ENABLE_PARITY_ENABLE                           = 0,

        NET_TX_STAT_SEL_STAT_SELE_LOOP                               = 0,
        NET_TX_STAT_SEL_STAT_SEL_CH31_TO0                            = 1,
        NET_TX_STAT_SEL_STAT_SEL_CH51_TO32                           = 2,

        NET_TX_CFG_MAX_CHAN_ID_MAX_CHAN_ID_CFG                       = 0,

        NET_TX_XGMAC_ALTERNATIVE_EN_XGMAC0_EN                        = 0,
        NET_TX_XGMAC_ALTERNATIVE_EN_XGMAC1_EN                        = 1,
        NET_TX_XGMAC_ALTERNATIVE_EN_XGMAC2_EN                        = 2,
        NET_TX_XGMAC_ALTERNATIVE_EN_XGMAC3_EN                        = 3,

        NET_TXE_LOOP_STALL_RECORD_E_LOOP_STALL_RECORD                = 0,
        NET_TXE_LOOP_STALL_RECORD_E_LOOP_STALL_RECORD_SNAP           = 1,

        NET_TX_EPE_STALL_EN_NET_TX_EPE_STALL_EN                      = 0,

        NET_TX_STALL_THRD_NET_TX_STALL_THRD                          = 0,

        NET_TX_STALL_RECORD_NET_TX_STALL_RECORD                      = 0,
        NET_TX_STALL_RECORD_NET_TX_STALL_SNAP_EN                     = 1,

        NET_TX_PARITY_FAIL_RECORD_PKT_MEM_PARITY_FAIL                = 0,
        NET_TX_PARITY_FAIL_RECORD_PKT_MEM_PARITY_FAIL_ADDR           = 1,

        NET_TX_PKT_AUTO_GEN_CONFIG_PKT_AUTO_GEN_CH_ID                = 0,
        NET_TX_PKT_AUTO_GEN_CONFIG_PKT_AUTO_GEN_EN                   = 1,

        NET_TX_PKT_AUTO_GEN_BURST_CNT_PKT_AUTO_GEN_BURST_CNT         = 0,

        NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA0                  = 0,
        NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA1                  = 1,
        NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA2                  = 2,
        NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA3                  = 3,
        NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA4                  = 4,
        NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA5                  = 5,
        NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA6                  = 6,
        NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA7                  = 7,
        NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA8                  = 8,
        NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA9                  = 9,
        NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA10                 = 10,
        NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA11                 = 11,
        NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA12                 = 12,
        NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA13                 = 13,
        NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA14                 = 14,
        NET_TX_PKT_AUTO_GEN_DATA_PKT_AUTO_GEN_DATA15                 = 15,

        NET_TX_CAL_CTL_WALKER_END                                    = 0,
        NET_TX_CAL_CTL_WALKER_STOP                                   = 1,
        NET_TX_CAL_CTL_WALKER_STOP_IDX                               = 2,

        NET_TX_FR_STATS_FR_EPE_DATA_ERROR_CNT                        = 0,
        NET_TX_FR_STATS_FR_EPE_EOP_CNT                               = 1,
        NET_TX_FR_STATS_FR_EPE_PKT_ERROR_CNT                         = 2,
        NET_TX_FR_STATS_FR_EPE_SOP_CNT                               = 3,

        NET_TX_FR_EPE_DATA_UNIT_STATS_FR_EPE_DATA_UNIT_CNT           = 0,

        NET_TX_DROP_STATS_CH_ID_ERROR_DROP_CNT                       = 0,
        NET_TX_DROP_STATS_NO_BUF_DROP_CNT                            = 1,
        NET_TX_DROP_STATS_NO_EOP_DROP_CNT                            = 2,
        NET_TX_DROP_STATS_NO_SOP_DROP_CNT                            = 3,

        NET_TX_PKT_MEM_ACCESS_STATS_RD_PKT_MEM_CNT                   = 0,
        NET_TX_PKT_MEM_ACCESS_STATS_WR_PKT_MEM_CNT                   = 1,

        NET_TX_TO_NET_STATS_TO_NET_DATA_ERROR_CNT                    = 0,
        NET_TX_TO_NET_STATS_TO_NET_EOP_CNT                           = 1,
        NET_TX_TO_NET_STATS_TO_NET_PKT_ERROR_CNT                     = 2,
        NET_TX_TO_NET_STATS_TO_NET_SOP_CNT                           = 3,

        NET_TX_TO_NET_DATA_UNIT_STATS_TO_NET_DATA_UNIT_CNT           = 0,

        NET_TX_TOE_LOOP_STATS_TOE_LOOP_DATA_ERROR_CNT                = 0,
        NET_TX_TOE_LOOP_STATS_TOE_LOOP_EOP_CNT                       = 1,
        NET_TX_TOE_LOOP_STATS_TOE_LOOP_PKT_ERROR_CNT                 = 2,
        NET_TX_TOE_LOOP_STATS_TOE_LOOP_SOP_CNT                       = 3,

        NET_TX_SILENT_DROP_STATS_SILENT_DROP_CNT                     = 0,

        NET_TX_LOG_PKT_STATS_LOG_PKT_CNT                             = 0,

        NET_TX_CREDIT_RETURN_STATS_CREDIT_RETURN_CNT                 = 0,

        OAM_HDR_EDIT_CTL_BYPASS_NEXT_HOP_PTR                         = 0,
        OAM_HDR_EDIT_CTL_CCM_WITH_LM_TO_CPU                          = 1,
        OAM_HDR_EDIT_CTL_CPU_EXCEPTION_EN                            = 2,
        OAM_HDR_EDIT_CTL_LBR_SA_TYPE                                 = 3,
        OAM_HDR_EDIT_CTL_LBR_SA_USING_LBM_DA                         = 4,
        OAM_HDR_EDIT_CTL_LOCAL_CHIP_ID                               = 5,
        OAM_HDR_EDIT_CTL_RELAY_ALL_TO_CPU_NEXT_HOP_PTR               = 6,

        OAM_HDR_EDIT_DRAIN_ENABLE_HDR_EDIT_DRAIN_ENABLE              = 0,

        OAM_HDR_EDIT_MISC_CFIG_HDR_EDIT_FWD_CREDIT_VALUE             = 0,

        OAM_HDR_EDIT_DEBUG_STATS_HDR_EDIT_DISCARD_EOP_CNT            = 0,
        OAM_HDR_EDIT_DEBUG_STATS_HDR_EDIT_DISCARD_SOP_CNT            = 1,
        OAM_HDR_EDIT_DEBUG_STATS_HDR_EDIT_IN_EOP_CNT                 = 2,
        OAM_HDR_EDIT_DEBUG_STATS_HDR_EDIT_IN_SOP_CNT                 = 3,
        OAM_HDR_EDIT_DEBUG_STATS_HDR_EDIT_OUT_TO_BSR_EOP_CNT         = 4,
        OAM_HDR_EDIT_DEBUG_STATS_HDR_EDIT_OUT_TO_BSR_SOP_CNT         = 5,
        OAM_HDR_EDIT_DEBUG_STATS_HDR_EDIT_OUT_TO_CPU_EOP_CNT         = 6,
        OAM_HDR_EDIT_DEBUG_STATS_HDR_EDIT_OUT_TO_CPU_SOP_CNT         = 7,

        OAM_FWD_CTL_CPU_CHANNEL_ID                                   = 0,
        OAM_FWD_CTL_OAM_CHANNEL_ID                                   = 1,

        OAM_FWD_MISC_CFG_OAM_BUF_STORE_CREDIT_VALUE                  = 0,

        OAM_FWD_DRAIN_ENABLE_FWD_DRAIN_ENABLE                        = 0,

        OAM_FWD_BS_WRR_WEIGHT_RX_PKT_WEIGHT                          = 0,
        OAM_FWD_BS_WRR_WEIGHT_TX_PKT_WEIGHT                          = 1,

        OAM_FWD_CPU_WRR_WEIGHT_APS_PKT_WEIGHT                        = 0,
        OAM_FWD_CPU_WRR_WEIGHT_CPU_PKT_WEIGHT                        = 1,
        OAM_FWD_CPU_WRR_WEIGHT_OAM_PKT_WEIGHT                        = 2,

        OAM_FWD_DEBUG_STATS_FR_BR_TO_CPU_EOP_CNT                     = 0,
        OAM_FWD_DEBUG_STATS_FR_BR_TO_CPU_SOP_CNT                     = 1,
        OAM_FWD_DEBUG_STATS_FR_CPU_EOP_CNT                           = 2,
        OAM_FWD_DEBUG_STATS_FR_CPU_SOP_CNT                           = 3,
        OAM_FWD_DEBUG_STATS_FR_RX_TO_BS_EOP_CNT                      = 4,
        OAM_FWD_DEBUG_STATS_FR_RX_TO_BS_SOP_CNT                      = 5,
        OAM_FWD_DEBUG_STATS_FR_RX_TO_CPU_EOP_CNT                     = 6,
        OAM_FWD_DEBUG_STATS_FR_RX_TO_CPU_SOP_CNT                     = 7,
        OAM_FWD_DEBUG_STATS_FR_TX_EOP_CNT                            = 8,
        OAM_FWD_DEBUG_STATS_FR_TX_SOP_CNT                            = 9,
        OAM_FWD_DEBUG_STATS_FR_UPD_EOP_CNT                           = 10,
        OAM_FWD_DEBUG_STATS_FR_UPD_SOP_CNT                           = 11,
        OAM_FWD_DEBUG_STATS_TO_BS_EOP_CNT                            = 12,
        OAM_FWD_DEBUG_STATS_TO_BS_SOP_CNT                            = 13,
        OAM_FWD_DEBUG_STATS_TO_CPU_EOP_CNT                           = 14,
        OAM_FWD_DEBUG_STATS_TO_CPU_PKT_ERROR_CNT                     = 15,
        OAM_FWD_DEBUG_STATS_TO_CPU_SOP_CNT                           = 16,

        OAM_FWD_INTERRUPT_FATAL_MASK_RESET_FATAL                     = 0,
        OAM_FWD_INTERRUPT_FATAL_MASK_SET_FATAL                       = 1,
        OAM_FWD_INTERRUPT_FATAL_VALUE_RESET_FATAL                    = 2,
        OAM_FWD_INTERRUPT_FATAL_VALUE_SET_FATAL                      = 3,

        OAM_FWD_CREDIT_USED_HDR_EDIT_FWD_CREDIT_USED                 = 0,
        OAM_FWD_CREDIT_USED_OAM_BUF_STORE_CREDIT_USED                = 1,

        OAM_LOOKUP_INTERRUPT_MASK_RESET                              = 0,
        OAM_LOOKUP_INTERRUPT_MASK_SET                                = 1,
        OAM_LOOKUP_INTERRUPT_VALUE_RESET                             = 2,
        OAM_LOOKUP_INTERRUPT_VALUE_SET                               = 3,

        OAM_LOOKUP_CREDIT_CONFIG_RX_PROC_CREDIT                      = 0,

        OAM_LOOKUP_DRAIN_ENABLE_CONFIG_DRAIN_ENABLE                  = 0,

        OAM_LOOKUP_CTL_BELOW_LINK_LEVEL_USE_VLAN0                    = 0,
        OAM_LOOKUP_CTL_ETH_OAM_P2P_MODE                              = 1,
        OAM_LOOKUP_CTL_LBM_PROC_BY_CPU                               = 2,
        OAM_LOOKUP_CTL_LBR_PROC_BY_CPU                               = 3,
        OAM_LOOKUP_CTL_LINK_OAM_VLAN_PTR                             = 4,
        OAM_LOOKUP_CTL_LM_PROC_BY_CPU                                = 5,
        OAM_LOOKUP_CTL_MIN_INTERVAL_TO_CPU                           = 6,
        OAM_LOOKUP_CTL_MPLS_USE_TTSI                                 = 7,
        OAM_LOOKUP_CTL_OAM_LKUP_EXT_TCAM_EN                          = 8,
        OAM_LOOKUP_CTL_OAM_LKUP_HASH_EN                              = 9,
        OAM_LOOKUP_CTL_OAM_LKUP_INST                                 = 10,
        OAM_LOOKUP_CTL_OAM_LKUP_KEY_SIZE                             = 11,
        OAM_LOOKUP_CTL_OAM_LKUP_TABLE_ID                             = 12,
        OAM_LOOKUP_CTL_OAM_LOOKUP_EN_BMP                             = 13,
        OAM_LOOKUP_CTL_OAM_TCAM_LOOKUP_EN                            = 14,
        OAM_LOOKUP_CTL_SLOW_OAM_ALL_TO_CPU                           = 15,

        OAM_LOOKUP_RESULT_CTL_INDEX_BASE                             = 0,
        OAM_LOOKUP_RESULT_CTL_INDEX_SHIFT                            = 1,
        OAM_LOOKUP_RESULT_CTL_TABLE_BASE                             = 2,

        OAM_HASH_LOOKUP_CTL_HASH_BITS_NUM0                           = 0,
        OAM_HASH_LOOKUP_CTL_HASH_BITS_NUM1                           = 1,
        OAM_HASH_LOOKUP_CTL_HASH_BITS_NUM2                           = 2,
        OAM_HASH_LOOKUP_CTL_HASH_BITS_NUM3                           = 3,
        OAM_HASH_LOOKUP_CTL_HASH_BITS_NUM4                           = 4,
        OAM_HASH_LOOKUP_CTL_OAM_TABLE_BASE0                          = 5,
        OAM_HASH_LOOKUP_CTL_OAM_TABLE_BASE1                          = 6,
        OAM_HASH_LOOKUP_CTL_OAM_TABLE_BASE2                          = 7,
        OAM_HASH_LOOKUP_CTL_OAM_TABLE_BASE3                          = 8,
        OAM_HASH_LOOKUP_CTL_OAM_TABLE_BASE4                          = 9,

        OAM_HASH_LOOKUP_RESULT_CTL_MEP_LOOKUP_DEFAULT_INDEX0         = 0,
        OAM_HASH_LOOKUP_RESULT_CTL_MEP_LOOKUP_DEFAULT_INDEX1         = 1,
        OAM_HASH_LOOKUP_RESULT_CTL_MEP_LOOKUP_DEFAULT_INDEX2         = 2,
        OAM_HASH_LOOKUP_RESULT_CTL_MEP_LOOKUP_DEFAULT_INDEX3         = 3,
        OAM_HASH_LOOKUP_RESULT_CTL_MEP_LOOKUP_DEFAULT_INDEX4         = 4,
        OAM_HASH_LOOKUP_RESULT_CTL_OAM_LOOKUP_RESULT_TABLE_BASE0     = 5,
        OAM_HASH_LOOKUP_RESULT_CTL_OAM_LOOKUP_RESULT_TABLE_BASE1     = 6,
        OAM_HASH_LOOKUP_RESULT_CTL_OAM_LOOKUP_RESULT_TABLE_BASE2     = 7,
        OAM_HASH_LOOKUP_RESULT_CTL_OAM_LOOKUP_RESULT_TABLE_BASE3     = 8,
        OAM_HASH_LOOKUP_RESULT_CTL_OAM_LOOKUP_RESULT_TABLE_BASE4     = 9,

        OAM_LKUP_PARITY_FAIL_RECORD_DS_MEP_CHAN_PARITY_FAIL          = 0,
        OAM_LKUP_PARITY_FAIL_RECORD_DS_MEP_CHAN_PARITY_FAIL_ADDR     = 1,
        OAM_LKUP_PARITY_FAIL_RECORD_DS_OAM_HASH_KEY_PARITY_FAIL      = 2,
        OAM_LKUP_PARITY_FAIL_RECORD_DS_OAM_HASH_KEY_PARITY_FAIL_ADDR = 3,

        OAM_LKUP_THRESHOLD_CFG_MEP_TRACK_FIFOA_FULL_THRD             = 0,
        OAM_LKUP_THRESHOLD_CFG_RMEP_ACK_FIFOA_FULL_THRD              = 1,
        OAM_LKUP_THRESHOLD_CFG_RMEP_REQ_FIFOA_FULL_THRD              = 2,

        OAM_RX_STATS_FR_HDR_ADJPI_CNT                                = 0,
        OAM_RX_STATS_FR_HDR_ADJ_DISCARD_CNT                          = 1,
        OAM_RX_STATS_FR_PARSERPR_CNT                                 = 2,
        OAM_RX_STATS_SEQ_MISMATCH_CNT                                = 3,

        OAM_TX_STATS_TO_PROCPI_CNT                                   = 0,
        OAM_TX_STATS_TO_PROC_DISCARD_CNT                             = 1,

        OAM_LOOKUP_STATS_FR_TCAM_ERROR_CNT                           = 0,
        OAM_LOOKUP_STATS_FR_TCAM_VALID_CNT                           = 1,
        OAM_LOOKUP_STATS_LOOKUP_DEFAULT_CNT                          = 2,
        OAM_LOOKUP_STATS_LOOKUP_HASH_CNT                             = 3,
        OAM_LOOKUP_STATS_TO_TCAM_VALID_CNT                           = 4,

        OAM_HDR_ADJUST_CTL_RELAY_ALL_TO_CPU                          = 0,

        OAM_HDR_ADJUST_DRAIN_ENABLE_HDR_ADJUST_CPU_DRAIN_ENABLE      = 0,
        OAM_HDR_ADJUST_DRAIN_ENABLE_HDR_ADJUST_OAM_DRAIN_ENABLE      = 1,

        OAM_HDR_ADJUST_MISC_CFG_CPU_PKT_FIFOA_FULL_THRD              = 0,
        OAM_HDR_ADJUST_MISC_CFG_DISABLE_CRC_CHK                      = 1,
        OAM_HDR_ADJUST_MISC_CFG_HDR_ADJUST_HDR_EDIT_CREDIT_VALUE     = 2,
        OAM_HDR_ADJUST_MISC_CFG_HDR_ADJUST_LKUP_CREDIT_VALUE         = 3,
        OAM_HDR_ADJUST_MISC_CFG_HDR_ADJUST_RX_PROC_CREDIT_VALUE      = 4,
        OAM_HDR_ADJUST_MISC_CFG_OAM_PKT_FIFOA_FULL_THRD              = 5,

        OAM_HDR_ADJUST_CREDIT_USED_HDR_ADJUST_FWD_CREDIT_USED        = 0,
        OAM_HDR_ADJUST_CREDIT_USED_HDR_ADJUST_HDR_EDIT_CREDIT_USED   = 1,
        OAM_HDR_ADJUST_CREDIT_USED_HDR_ADJUST_LKUP_CREDIT_USED       = 2,
        OAM_HDR_ADJUST_CREDIT_USED_HDR_ADJUST_RX_PROC_CREDIT_USED    = 3,

        OAM_PARSER_PACKET_TYPE_TABLE_LAYER2_TYPE0                    = 0,
        OAM_PARSER_PACKET_TYPE_TABLE_LAYER2_TYPE1                    = 1,
        OAM_PARSER_PACKET_TYPE_TABLE_LAYER2_TYPE2                    = 2,
        OAM_PARSER_PACKET_TYPE_TABLE_LAYER2_TYPE3                    = 3,
        OAM_PARSER_PACKET_TYPE_TABLE_LAYER2_TYPE4                    = 4,
        OAM_PARSER_PACKET_TYPE_TABLE_LAYER2_TYPE5                    = 5,
        OAM_PARSER_PACKET_TYPE_TABLE_LAYER2_TYPE6                    = 6,
        OAM_PARSER_PACKET_TYPE_TABLE_LAYER2_TYPE7                    = 7,
        OAM_PARSER_PACKET_TYPE_TABLE_LAYER3_TYPE0                    = 8,
        OAM_PARSER_PACKET_TYPE_TABLE_LAYER3_TYPE1                    = 9,
        OAM_PARSER_PACKET_TYPE_TABLE_LAYER3_TYPE2                    = 10,
        OAM_PARSER_PACKET_TYPE_TABLE_LAYER3_TYPE3                    = 11,
        OAM_PARSER_PACKET_TYPE_TABLE_LAYER3_TYPE4                    = 12,
        OAM_PARSER_PACKET_TYPE_TABLE_LAYER3_TYPE5                    = 13,
        OAM_PARSER_PACKET_TYPE_TABLE_LAYER3_TYPE6                    = 14,
        OAM_PARSER_PACKET_TYPE_TABLE_LAYER3_TYPE7                    = 15,

        OAM_PARSER_ETHER_CTL_ALLOW_NON_ZERO_OUI                      = 0,
        OAM_PARSER_ETHER_CTL_BVLAN_TPID                              = 1,
        OAM_PARSER_ETHER_CTL_CFM_PDU_MAC_DA_MD_LVL_CHECK_EN          = 2,
        OAM_PARSER_ETHER_CTL_CFM_PDU_MAX_LENGTH                      = 3,
        OAM_PARSER_ETHER_CTL_CFM_PDU_MIN_LENGTH                      = 4,
        OAM_PARSER_ETHER_CTL_CVLAN_TPID                              = 5,
        OAM_PARSER_ETHER_CTL_FIRST_TLV_OFFSET_CHK                    = 6,
        OAM_PARSER_ETHER_CTL_IGNORE_ETH_OAM_VERSION                  = 7,
        OAM_PARSER_ETHER_CTL_INVALID_CCM_INTERVAL                    = 8,
        OAM_PARSER_ETHER_CTL_INVALID_CCM_INTERVAL_CHECK_EN           = 9,
        OAM_PARSER_ETHER_CTL_MAX_INTF_STATUS_TLV_VALUE               = 10,
        OAM_PARSER_ETHER_CTL_MAX_LABEL_NUM                           = 11,
        OAM_PARSER_ETHER_CTL_MAX_LENGTH_FIELD                        = 12,
        OAM_PARSER_ETHER_CTL_MAX_MEP_ID                              = 13,
        OAM_PARSER_ETHER_CTL_MAX_PORT_STATUS_TLV_VALUE               = 14,
        OAM_PARSER_ETHER_CTL_MA_ID_LENGTH_CHK                        = 15,
        OAM_PARSER_ETHER_CTL_MD_NAME_LENGTH_CHK                      = 16,
        OAM_PARSER_ETHER_CTL_MIN_INTF_STATUS_TLV_VALUE               = 17,
        OAM_PARSER_ETHER_CTL_MIN_MEP_ID                              = 18,
        OAM_PARSER_ETHER_CTL_MIN_PORT_STATUS_TLV_VALUE               = 19,
        OAM_PARSER_ETHER_CTL_MPLS_OAM_ALERT_LABEL0                   = 20,
        OAM_PARSER_ETHER_CTL_MPLS_OAM_ALERT_LABEL1                   = 21,
        OAM_PARSER_ETHER_CTL_MPLS_OAM_MIN_LENGTH                     = 22,
        OAM_PARSER_ETHER_CTL_NOT_CHECK_BIP                           = 23,
        OAM_PARSER_ETHER_CTL_SVLAN_TPID0                             = 24,
        OAM_PARSER_ETHER_CTL_SVLAN_TPID1                             = 25,
        OAM_PARSER_ETHER_CTL_SVLAN_TPID2                             = 26,
        OAM_PARSER_ETHER_CTL_SVLAN_TPID3                             = 27,
        OAM_PARSER_ETHER_CTL_TLV_LENGTH_CHECK_EN                     = 28,

        OAM_PARSER_LAYER2_PROTOCOL_CAM_VALID_LAYER2_CAM_ENTRY_VALID  = 0,

        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_ADDITIONAL_OFFSET0 = 0,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_ADDITIONAL_OFFSET1 = 1,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_ADDITIONAL_OFFSET2 = 2,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_ADDITIONAL_OFFSET3 = 3,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_ADDITIONAL_OFFSET4 = 4,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_ADDITIONAL_OFFSET5 = 5,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_ADDITIONAL_OFFSET6 = 6,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_ADDITIONAL_OFFSET7 = 7,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_LAYER3_TYPE0       = 8,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_LAYER3_TYPE1       = 9,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_LAYER3_TYPE2       = 10,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_LAYER3_TYPE3       = 11,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_LAYER3_TYPE4       = 12,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_LAYER3_TYPE5       = 13,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_LAYER3_TYPE6       = 14,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_LAYER3_TYPE7       = 15,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_MASK0              = 16,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_MASK1              = 17,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_MASK2              = 18,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_MASK3              = 19,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_MASK4              = 20,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_MASK5              = 21,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_MASK6              = 22,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_MASK7              = 23,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_VALUE0             = 24,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_VALUE1             = 25,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_VALUE2             = 26,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_VALUE3             = 27,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_VALUE4             = 28,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_VALUE5             = 29,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_VALUE6             = 30,
        OAM_PARSER_LAYER2_PROTOCOL_CAM_LAYER2_CAM_VALUE7             = 31,

        OAM_PARSER_MAX_TLV_NUM_MAX_TLV_NUM                           = 0,

        OAM_PARSER_DEBUG_STATS_CPU_PKT_CRC_CHK_ERR_CNT               = 0,
        OAM_PARSER_DEBUG_STATS_CPU_PKT_EOP_IN_CNT                    = 1,
        OAM_PARSER_DEBUG_STATS_CPU_PKT_EOP_OUT_CNT                   = 2,
        OAM_PARSER_DEBUG_STATS_CPU_PKT_SOP_IN_CNT                    = 3,
        OAM_PARSER_DEBUG_STATS_CPU_PKT_SOP_OUT_CNT                   = 4,
        OAM_PARSER_DEBUG_STATS_OAM_PKT_CRC_CHK_ERR_CNT               = 5,
        OAM_PARSER_DEBUG_STATS_OAM_PKT_EOP_IN_CNT                    = 6,
        OAM_PARSER_DEBUG_STATS_OAM_PKT_EOP_OUT_CNT                   = 7,
        OAM_PARSER_DEBUG_STATS_OAM_PKT_SOP_IN_CNT                    = 8,
        OAM_PARSER_DEBUG_STATS_OAM_PKT_SOP_OUT_CNT                   = 9,
        OAM_PARSER_DEBUG_STATS_OUTPR_EOT_CNT                         = 10,
        OAM_PARSER_DEBUG_STATS_OUTPR_INVALID_CNT                     = 11,
        OAM_PARSER_DEBUG_STATS_OUTPR_SOT_CNT                         = 12,

        OAM_PARSER_INTERRUPT_FATAL_MASK_RESET_FATAL                  = 0,
        OAM_PARSER_INTERRUPT_FATAL_MASK_SET_FATAL                    = 1,
        OAM_PARSER_INTERRUPT_FATAL_VALUE_RESET_FATAL                 = 2,
        OAM_PARSER_INTERRUPT_FATAL_VALUE_SET_FATAL                   = 3,

        OAM_RX_PROC_ETHER_CTL_ALARM_SRC_MAC_MISMATCH                 = 0,
        OAM_RX_PROC_ETHER_CTL_BRIDGE_MAC31TO0                        = 1,
        OAM_RX_PROC_ETHER_CTL_BRIDGE_MAC47TO32                       = 2,
        OAM_RX_PROC_ETHER_CTL_D_MEG_LVL_TIMER_CFG                    = 3,
        OAM_RX_PROC_ETHER_CTL_D_MISMERGE_TIMER_CFG                   = 4,
        OAM_RX_PROC_ETHER_CTL_D_UNEXP_MEP_TIMER_CFG                  = 5,
        OAM_RX_PROC_ETHER_CTL_D_UNEXP_PERIOD_TIMER_CFG               = 6,
        OAM_RX_PROC_ETHER_CTL_ETHER_DEFECT_TO_RDI                    = 7,
        OAM_RX_PROC_ETHER_CTL_ETH_OAM_P2P_MODE                       = 8,
        OAM_RX_PROC_ETHER_CTL_LBM_MAC_DA_CHECK_EN                    = 9,
        OAM_RX_PROC_ETHER_CTL_MA_ID_LENGTH_TYPE                      = 10,
        OAM_RX_PROC_ETHER_CTL_PORT_MAC31TO8                          = 11,
        OAM_RX_PROC_ETHER_CTL_PORT_MAC47TO32                         = 12,
        OAM_RX_PROC_ETHER_CTL_RMEP_WHILE_CFG                         = 13,
        OAM_RX_PROC_ETHER_CTL_SEQ_NUM_FAIL_REPORT_THRD               = 14,
        OAM_RX_PROC_ETHER_CTL_TEN_CYCLE_BDI                          = 15,
        OAM_RX_PROC_ETHER_CTL_TEN_CYCLE_UNEXPCV                      = 16,
        OAM_RX_PROC_ETHER_CTL_TRI_CYCLE_BDI                          = 17,
        OAM_RX_PROC_ETHER_CTL_TRI_CYCLE_UNEXPCV                      = 18,

        OAM_RX_PROC_MISC_CTL_RX_PROC_HDR_EDIT_CREDIT_VALUE           = 0,

        OAM_RX_PROC_CREDIT_USED_RX_PROC_HDR_EDIT_CREDIT_USED         = 0,

        OAM_RX_PROC_DEBUG_STATS_RX_PROCPR_IN_FIFO_POP_FSM_PS         = 0,
        OAM_RX_PROC_DEBUG_STATS_RX_PROC_DEFET_FREE_CNT               = 1,
        OAM_RX_PROC_DEBUG_STATS_RX_PROC_HDR_EDIT_INFO_CNT            = 2,

        OAMPROC_OAM_UPD_CTL_BDI_CYCLE_CFG                            = 0,
        OAMPROC_OAM_UPD_CTL_BDI_TX_SET_BY_CPU                        = 1,
        OAMPROC_OAM_UPD_CTL_CCI_WHILE_CFG                            = 2,
        OAMPROC_OAM_UPD_CTL_CNT_SHIFT_WHILE_CFG                      = 3,
        OAMPROC_OAM_UPD_CTL_GEN_RDI_BY_DLOC                          = 4,
        OAMPROC_OAM_UPD_CTL_ITU_DEFECT_CLEAR_MODE                    = 5,
        OAMPROC_OAM_UPD_CTL_MAX_PTR                                  = 6,
        OAMPROC_OAM_UPD_CTL_MIN_PTR                                  = 7,
        OAMPROC_OAM_UPD_CTL_MPLS_CCI_WHILE_CFG                       = 8,
        OAMPROC_OAM_UPD_CTL_T1_CYCLE                                 = 9,
        OAMPROC_OAM_UPD_CTL_T2_PENDING_WHILE_CFG                     = 10,
        OAMPROC_OAM_UPD_CTL_T3_CYCLE                                 = 11,
        OAMPROC_OAM_UPD_CTL_UPD_EN                                   = 12,
        OAMPROC_OAM_UPD_CTL_UPD_ETH_OAM_P2P_MODE                     = 13,
        OAMPROC_OAM_UPD_CTL_UPD_INTERVAL                             = 14,
        OAMPROC_OAM_UPD_CTL_UPD_RMEP_WHILE_CFG                       = 15,

        OAMPROC_OAM_UPD_STATUS_QUARTER_FLAG                          = 0,
        OAMPROC_OAM_UPD_STATUS_QUARTER_FLAG_SEEN                     = 1,
        OAMPROC_OAM_UPD_STATUS_UPD_PTR                               = 2,

        OAMPROC_OAM_UPD_CCI_CTL_QUARTER_CCI2_INTERVAL                = 0,
        OAMPROC_OAM_UPD_CCI_CTL_QUARTER_CCI3_INTERVAL                = 1,
        OAMPROC_OAM_UPD_CCI_CTL_QUARTER_CCI4_INTERVAL                = 2,
        OAMPROC_OAM_UPD_CCI_CTL_QUARTER_CCI5_INTERVAL                = 3,
        OAMPROC_OAM_UPD_CCI_CTL_QUARTER_CCI6_INTERVAL                = 4,
        OAMPROC_OAM_UPD_CCI_CTL_QUARTER_CCI7_INTERVAL                = 5,

        OAMPROC_OAM_UPD_APS_CTL_ETH_MEP_APS_SIG_FAIL_MASK            = 0,
        OAMPROC_OAM_UPD_APS_CTL_ETH_RMEP_APS_SIG_FAIL_MASK           = 1,
        OAMPROC_OAM_UPD_APS_CTL_GLOBAL_APS_EN                        = 2,
        OAMPROC_OAM_UPD_APS_CTL_MAC_DA_HI                            = 3,
        OAMPROC_OAM_UPD_APS_CTL_MAC_DA_LO                            = 4,
        OAMPROC_OAM_UPD_APS_CTL_MAC_SA_HI                            = 5,
        OAMPROC_OAM_UPD_APS_CTL_MAC_SA_LO                            = 6,
        OAMPROC_OAM_UPD_APS_CTL_MPLS_APS_SIG_FAIL_MASK               = 7,
        OAMPROC_OAM_UPD_APS_CTL_SIG_FAIL_NEXT_HOP_PTR                = 8,
        OAMPROC_OAM_UPD_APS_CTL_SRC_CHIP_ID                          = 9,
        OAMPROC_OAM_UPD_APS_CTL_TPID                                 = 10,
        OAMPROC_OAM_UPD_APS_CTL_VLAN                                 = 11,

        OAMPROC_OAM_UPD_DEBUG_STATS_UPD_APS_DROP_CNT                 = 0,
        OAMPROC_OAM_UPD_DEBUG_STATS_UPD_PTR_REQ_DROP_CNT             = 1,
        OAMPROC_OAM_UPD_DEBUG_STATS_UPD_PTR_REQ_FIFO_POP_FSM_PS      = 2,

        OAM_TX_PROC_ETHER_CTL_CCM_ETHER_TYPE                         = 0,
        OAM_TX_PROC_ETHER_CTL_CCM_FIRST_TLV_OFFSET                   = 1,
        OAM_TX_PROC_ETHER_CTL_CCM_OPCODE                             = 2,
        OAM_TX_PROC_ETHER_CTL_CCM_VERSION                            = 3,
        OAM_TX_PROC_ETHER_CTL_CFM_MCAST_ADDR23TO3                    = 4,
        OAM_TX_PROC_ETHER_CTL_CFM_MCAST_ADDR47TO24                   = 5,
        OAM_TX_PROC_ETHER_CTL_MPLS_OAM_ALERT_LABEL                   = 6,
        OAM_TX_PROC_ETHER_CTL_TPID0                                  = 7,
        OAM_TX_PROC_ETHER_CTL_TPID1                                  = 8,
        OAM_TX_PROC_ETHER_CTL_TPID2                                  = 9,
        OAM_TX_PROC_ETHER_CTL_TPID3                                  = 10,
        OAM_TX_PROC_ETHER_CTL_TX_BRIDGE_MAC31TO0                     = 11,
        OAM_TX_PROC_ETHER_CTL_TX_BRIDGE_MAC47TO32                    = 12,
        OAM_TX_PROC_ETHER_CTL_TX_MA_ID_LENGTH_TYPE                   = 13,

        OAM_TX_PROC_ETHER_MAC_TX_PORT_MAC31TO8                       = 0,
        OAM_TX_PROC_ETHER_MAC_TX_PORT_MAC47TO32                      = 1,

        OAM_TX_PROC_ETHER_SEND_ID_SEND_ID_BYTE0TO2                   = 0,
        OAM_TX_PROC_ETHER_SEND_ID_SEND_ID_BYTE3TO6                   = 1,
        OAM_TX_PROC_ETHER_SEND_ID_SEND_ID_BYTE7TO10                  = 2,
        OAM_TX_PROC_ETHER_SEND_ID_SEND_ID_BYTE11TO14                 = 3,
        OAM_TX_PROC_ETHER_SEND_ID_SEND_ID_LENGTH                     = 4,

        OAM_TX_PROC_PRIORITY_MAP_COLOR0                              = 0,
        OAM_TX_PROC_PRIORITY_MAP_COLOR1                              = 1,
        OAM_TX_PROC_PRIORITY_MAP_COLOR2                              = 2,
        OAM_TX_PROC_PRIORITY_MAP_COLOR3                              = 3,
        OAM_TX_PROC_PRIORITY_MAP_COLOR4                              = 4,
        OAM_TX_PROC_PRIORITY_MAP_COLOR5                              = 5,
        OAM_TX_PROC_PRIORITY_MAP_COLOR6                              = 6,
        OAM_TX_PROC_PRIORITY_MAP_COLOR7                              = 7,
        OAM_TX_PROC_PRIORITY_MAP_COS0                                = 8,
        OAM_TX_PROC_PRIORITY_MAP_COS1                                = 9,
        OAM_TX_PROC_PRIORITY_MAP_COS2                                = 10,
        OAM_TX_PROC_PRIORITY_MAP_COS3                                = 11,
        OAM_TX_PROC_PRIORITY_MAP_COS4                                = 12,
        OAM_TX_PROC_PRIORITY_MAP_COS5                                = 13,
        OAM_TX_PROC_PRIORITY_MAP_COS6                                = 14,
        OAM_TX_PROC_PRIORITY_MAP_COS7                                = 15,
        OAM_TX_PROC_PRIORITY_MAP_PRIORITY0                           = 16,
        OAM_TX_PROC_PRIORITY_MAP_PRIORITY1                           = 17,
        OAM_TX_PROC_PRIORITY_MAP_PRIORITY2                           = 18,
        OAM_TX_PROC_PRIORITY_MAP_PRIORITY3                           = 19,
        OAM_TX_PROC_PRIORITY_MAP_PRIORITY4                           = 20,
        OAM_TX_PROC_PRIORITY_MAP_PRIORITY5                           = 21,
        OAM_TX_PROC_PRIORITY_MAP_PRIORITY6                           = 22,
        OAM_TX_PROC_PRIORITY_MAP_PRIORITY7                           = 23,

        OAM_TX_PROC_MISC_CTL_TX_PROC_FWD_CREDIT_VALUE                = 0,

        OAM_TX_PROC_CREDIT_USED_TX_PROC_FWD_CREDIT_USED              = 0,

        OAM_TX_PROC_DEBUG_STATS_TX_ETH_PKT_CNT                       = 0,
        OAM_TX_PROC_DEBUG_STATS_TX_MPLS_PKT_CNT                      = 1,
        OAM_TX_PROC_DEBUG_STATS_TX_MSG_DROP_CNT                      = 2,
        OAM_TX_PROC_DEBUG_STATS_TX_MSG_PUSH_CNT                      = 3,
        OAM_TX_PROC_DEBUG_STATS_TX_NON_PKT_CNT                       = 4,

        OAM_ERR_CACHE_VALID_ALWAYS_CPU_PROC                          = 0,
        OAM_ERR_CACHE_VALID_ERR_CACHE_ENTRY_VALID                    = 1,
        OAM_ERR_CACHE_VALID_ERR_CACHE_INTR_THRD                      = 2,

        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE0         = 0,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE1         = 1,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE2         = 2,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE3         = 3,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE4         = 4,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE5         = 5,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE6         = 6,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE7         = 7,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE8         = 8,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE9         = 9,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE10        = 10,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE11        = 11,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE12        = 12,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE13        = 13,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE14        = 14,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_PRIORITY_ERR_CACHE15        = 15,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE0         = 16,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE1         = 17,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE2         = 18,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE3         = 19,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE4         = 20,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE5         = 21,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE6         = 22,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE7         = 23,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE8         = 24,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE9         = 25,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE10        = 26,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE11        = 27,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE12        = 28,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE13        = 29,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE14        = 30,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_SUB_TYPE_ERR_CACHE15        = 31,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE0             = 32,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE1             = 33,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE2             = 34,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE3             = 35,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE4             = 36,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE5             = 37,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE6             = 38,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE7             = 39,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE8             = 40,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE9             = 41,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE10            = 42,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE11            = 43,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE12            = 44,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE13            = 45,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE14            = 46,
        OAM_ERR_CACHE_DEBUG_STATS_DEFECT_TYPE_ERR_CACHE15            = 47,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE0       = 48,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE1       = 49,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE2       = 50,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE3       = 51,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE4       = 52,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE5       = 53,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE6       = 54,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE7       = 55,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE8       = 56,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE9       = 57,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE10      = 58,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE11      = 59,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE12      = 60,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE13      = 61,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE14      = 62,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALID_ERR_CACHE15      = 63,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE0       = 64,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE1       = 65,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE2       = 66,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE3       = 67,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE4       = 68,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE5       = 69,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE6       = 70,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE7       = 71,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE8       = 72,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE9       = 73,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE10      = 74,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE11      = 75,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE12      = 76,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE13      = 77,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE14      = 78,
        OAM_ERR_CACHE_DEBUG_STATS_INTF_STATUS_VALUE_ERR_CACHE15      = 79,
        OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE0                 = 80,
        OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE1                 = 81,
        OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE2                 = 82,
        OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE3                 = 83,
        OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE4                 = 84,
        OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE5                 = 85,
        OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE6                 = 86,
        OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE7                 = 87,
        OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE8                 = 88,
        OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE9                 = 89,
        OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE10                = 90,
        OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE11                = 91,
        OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE12                = 92,
        OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE13                = 93,
        OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE14                = 94,
        OAM_ERR_CACHE_DEBUG_STATS_IS_MPLS_ERR_CACHE15                = 95,
        OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE0               = 96,
        OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE1               = 97,
        OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE2               = 98,
        OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE3               = 99,
        OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE4               = 100,
        OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE5               = 101,
        OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE6               = 102,
        OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE7               = 103,
        OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE8               = 104,
        OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE9               = 105,
        OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE10              = 106,
        OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE11              = 107,
        OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE12              = 108,
        OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE13              = 109,
        OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE14              = 110,
        OAM_ERR_CACHE_DEBUG_STATS_MEP_INDEX_ERR_CACHE15              = 111,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE0       = 112,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE1       = 113,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE2       = 114,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE3       = 115,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE4       = 116,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE5       = 117,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE6       = 118,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE7       = 119,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE8       = 120,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE9       = 121,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE10      = 122,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE11      = 123,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE12      = 124,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE13      = 125,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE14      = 126,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALID_ERR_CACHE15      = 127,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE0       = 128,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE1       = 129,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE2       = 130,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE3       = 131,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE4       = 132,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE5       = 133,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE6       = 134,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE7       = 135,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE8       = 136,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE9       = 137,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE10      = 138,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE11      = 139,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE12      = 140,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE13      = 141,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE14      = 142,
        OAM_ERR_CACHE_DEBUG_STATS_PORT_STATUS_VALUE_ERR_CACHE15      = 143,
        OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE0              = 144,
        OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE1              = 145,
        OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE2              = 146,
        OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE3              = 147,
        OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE4              = 148,
        OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE5              = 149,
        OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE6              = 150,
        OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE7              = 151,
        OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE8              = 152,
        OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE9              = 153,
        OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE10             = 154,
        OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE11             = 155,
        OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE12             = 156,
        OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE13             = 157,
        OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE14             = 158,
        OAM_ERR_CACHE_DEBUG_STATS_RMEP_INDEX_ERR_CACHE15             = 159,

        OAM_CPU_ACCESS_DS_MP_CTL_DS_MP_PTR                           = 0,
        OAM_CPU_ACCESS_DS_MP_CTL_LOCK                                = 1,

        OAM_PROC_LOCKED_ADDR_ENTRY_VALID_CPU_LOCKED_ADDR_ENTRY_VALID = 0,
        OAM_PROC_LOCKED_ADDR_ENTRY_VALID_LOCKED_ADDR_ENTRY_VALID     = 1,

        OAM_PROC_INTERRUPT_NORMAL_MASK_RESET_NORMAL                  = 0,
        OAM_PROC_INTERRUPT_NORMAL_MASK_SET_NORMAL                    = 1,
        OAM_PROC_INTERRUPT_NORMAL_VALUE_RESET_NORMAL                 = 2,
        OAM_PROC_INTERRUPT_NORMAL_VALUE_SET_NORMAL                   = 3,

        OAM_PROC_INTERRUPT_FATAL_MASK_RESET_FATAL                    = 0,
        OAM_PROC_INTERRUPT_FATAL_MASK_SET_FATAL                      = 1,
        OAM_PROC_INTERRUPT_FATAL_VALUE_RESET_FATAL                   = 2,
        OAM_PROC_INTERRUPT_FATAL_VALUE_SET_FATAL                     = 3,

        OAM_PROC_PARITY_FAIL_RECORD_DS_ICC_PARITY_FAIL               = 0,
        OAM_PROC_PARITY_FAIL_RECORD_DS_ICC_PARITY_FAIL_ADDR          = 1,
        OAM_PROC_PARITY_FAIL_RECORD_DS_MA_NAME_PARITY_FAIL           = 2,
        OAM_PROC_PARITY_FAIL_RECORD_DS_MA_NAME_PARITY_FAIL_ADDR      = 3,
        OAM_PROC_PARITY_FAIL_RECORD_DS_MA_PARITY_FAIL                = 4,
        OAM_PROC_PARITY_FAIL_RECORD_DS_MA_PARITY_FAIL_ADDR           = 5,
        OAM_PROC_PARITY_FAIL_RECORD_DS_MP_PARITY_FAIL                = 6,
        OAM_PROC_PARITY_FAIL_RECORD_DS_MP_PARITY_FAIL_ADDR           = 7,
        OAM_PROC_PARITY_FAIL_RECORD_DS_PORT_PROPERTY_PARITY_FAIL     = 8,
        OAM_PROC_PARITY_FAIL_RECORD_DS_PORT_PROPERTY_PARITY_FAIL_ADDR = 9,

        OAMPROC_OAM_PROC_CFG_ERR_RECORD_DS_RMEP_MEP_INDEX_CFG_ERR    = 0,
        OAMPROC_OAM_PROC_CFG_ERR_RECORD_DS_RMEP_MEP_INDEX_CFG_ERR_ADDR = 1,

        OAM_PROC_DS_INIT_DS_MA_INIT                                  = 0,
        OAM_PROC_DS_INIT_DS_MA_INIT_DONE                             = 1,
        OAM_PROC_DS_INIT_DS_MA_NAME_INIT                             = 2,
        OAM_PROC_DS_INIT_DS_MA_NAME_INIT_DONE                        = 3,
        OAM_PROC_DS_INIT_DS_MP_INIT                                  = 4,
        OAM_PROC_DS_INIT_DS_MP_INIT_DONE                             = 5,

        PARSER_PBB_CTL_C_MAC_HASH_DISABLE                            = 0,
        PARSER_PBB_CTL_C_MAC_OUTER_VLAN_IS_CVLAN                     = 1,
        PARSER_PBB_CTL_NCA_VALUE                                     = 2,
        PARSER_PBB_CTL_PBB_COS_ECMP_HASH_EN                          = 3,
        PARSER_PBB_CTL_PBB_COS_HASH_EN                               = 4,
        PARSER_PBB_CTL_PBB_OAM_ETHER_TYPE                            = 5,
        PARSER_PBB_CTL_PBB_OAM_ETHER_TYPE_OFFSET                     = 6,
        PARSER_PBB_CTL_PBB_VLAN_HASH_EN                              = 7,
        PARSER_PBB_CTL_PBB_VLAN_PARSING_NUM                          = 8,

        PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER2_TYPE0            = 0,
        PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER2_TYPE1            = 1,
        PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER2_TYPE2            = 2,
        PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER2_TYPE3            = 3,
        PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER2_TYPE4            = 4,
        PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER2_TYPE5            = 5,
        PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER2_TYPE6            = 6,
        PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER2_TYPE7            = 7,
        PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER3_TYPE0            = 8,
        PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER3_TYPE1            = 9,
        PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER3_TYPE2            = 10,
        PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER3_TYPE3            = 11,
        PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER3_TYPE4            = 12,
        PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER3_TYPE5            = 13,
        PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER3_TYPE6            = 14,
        PARSER_PACKET_TYPE_TABLE_PACKET_TYPE_LAYER3_TYPE7            = 15,

        PARSER_ETHERNET_CTL_ALLOW_NON_ZERO_OUI                       = 0,
        PARSER_ETHERNET_CTL_BVLAN_TPID                               = 1,
        PARSER_ETHERNET_CTL_COS_ECMP_HASH_EN                         = 2,
        PARSER_ETHERNET_CTL_COS_HASH_EN                              = 3,
        PARSER_ETHERNET_CTL_CVLAN_TPID                               = 4,
        PARSER_ETHERNET_CTL_ISID_HASH_EN                             = 5,
        PARSER_ETHERNET_CTL_I_PCP_HASH_EN                            = 6,
        PARSER_ETHERNET_CTL_I_TAG_TPID                               = 7,
        PARSER_ETHERNET_CTL_LAYER2_HEADER_PROTOCOL_HASH_EN           = 8,
        PARSER_ETHERNET_CTL_MAC_HASH_DISABLE                         = 9,
        PARSER_ETHERNET_CTL_MAX_LENGTH_FIELD                         = 10,
        PARSER_ETHERNET_CTL_MOD_HASH_EN                              = 11,
        PARSER_ETHERNET_CTL_PARSING_QUAD_VLAN                        = 12,
        PARSER_ETHERNET_CTL_PORT_HASH_EN                             = 13,
        PARSER_ETHERNET_CTL_SVLAN_TPID0                              = 14,
        PARSER_ETHERNET_CTL_SVLAN_TPID1                              = 15,
        PARSER_ETHERNET_CTL_SVLAN_TPID2                              = 16,
        PARSER_ETHERNET_CTL_SVLAN_TPID3                              = 17,
        PARSER_ETHERNET_CTL_VLAN_HASH_EN                             = 18,
        PARSER_ETHERNET_CTL_VLAN_HASH_MODE                           = 19,
        PARSER_ETHERNET_CTL_VLAN_PARSING_NUM                         = 20,

        PARSER_LAYER2_PROTOCOL_CAM_VALID_LAYER2_CAM_ENTRY_VALID      = 0,

        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET0 = 0,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET1 = 1,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET2 = 2,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET3 = 3,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET4 = 4,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET5 = 5,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET6 = 6,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET7 = 7,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET8 = 8,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET9 = 9,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET10 = 10,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET11 = 11,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET12 = 12,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET13 = 13,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET14 = 14,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_ADDITIONAL_OFFSET15 = 15,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE0  = 16,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE1  = 17,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE2  = 18,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE3  = 19,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE4  = 20,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE5  = 21,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE6  = 22,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE7  = 23,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE8  = 24,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE9  = 25,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE10 = 26,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE11 = 27,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE12 = 28,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE13 = 29,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE14 = 30,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_LAYER3_TYPE15 = 31,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK0         = 32,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK1         = 33,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK2         = 34,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK3         = 35,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK4         = 36,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK5         = 37,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK6         = 38,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK7         = 39,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK8         = 40,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK9         = 41,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK10        = 42,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK11        = 43,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK12        = 44,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK13        = 45,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK14        = 46,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_MASK15        = 47,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE0        = 48,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE1        = 49,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE2        = 50,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE3        = 51,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE4        = 52,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE5        = 53,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE6        = 54,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE7        = 55,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE8        = 56,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE9        = 57,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE10       = 58,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE11       = 59,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE12       = 60,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE13       = 61,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE14       = 62,
        PARSER_LAYER2_PROTOCOL_CAM_LAYER2_PROTOCOL_CAM_VALUE15       = 63,

        PARSER_LAYER2_FLEX_CTL_LAYER2_BASIC_OFFSET                   = 0,
        PARSER_LAYER2_FLEX_CTL_LAYER2_BYTE_SELECT0                   = 1,
        PARSER_LAYER2_FLEX_CTL_LAYER2_BYTE_SELECT1                   = 2,
        PARSER_LAYER2_FLEX_CTL_LAYER2_BYTE_SELECT2                   = 3,
        PARSER_LAYER2_FLEX_CTL_LAYER2_BYTE_SELECT3                   = 4,
        PARSER_LAYER2_FLEX_CTL_LAYER2_BYTE_SELECT4                   = 5,
        PARSER_LAYER2_FLEX_CTL_LAYER2_BYTE_SELECT5                   = 6,
        PARSER_LAYER2_FLEX_CTL_LAYER2_MIN_LENGTH                     = 7,
        PARSER_LAYER2_FLEX_CTL_LAYER2_PROTOCOL_BYTE_SELECT0          = 8,
        PARSER_LAYER2_FLEX_CTL_LAYER2_PROTOCOL_BYTE_SELECT1          = 9,

        PARSER_MPLS_CTL_MPLS_DSCP_ECMP_HASH_EN                       = 0,
        PARSER_MPLS_CTL_MPLS_FLOW_LABEL_ECMP_HASH_EN                 = 1,
        PARSER_MPLS_CTL_MPLS_IP_HASH_DISABLE                         = 2,
        PARSER_MPLS_CTL_MPLS_PROTOCOL_ECMP_HASH_EN                   = 3,
        PARSER_MPLS_CTL_MPLS_PROTOCOL_HASH_EN                        = 4,
        PARSER_MPLS_CTL_USE_MPLS_HASH                                = 5,

        PARSER_IP_HASH_CTL_DSCP_ECMP_HASH_EN                         = 0,
        PARSER_IP_HASH_CTL_FLOW_LABEL_ECMP_HASH_EN                   = 1,
        PARSER_IP_HASH_CTL_IP_HASH_DISABLE                           = 2,
        PARSER_IP_HASH_CTL_PROTOCOL_ECMP_HASH_EN                     = 3,
        PARSER_IP_HASH_CTL_PROTOCOL_HASH_EN                          = 4,
        PARSER_IP_HASH_CTL_SMALL_FRAGMENT_OFFSET                     = 5,
        PARSER_IP_HASH_CTL_USE_IP_HASH                               = 6,

        PARSER_IPV6_CTL_IPV6_EXT_DISABLE                             = 0,
        PARSER_IPV6_CTL_IPV6_EXT_LEVEL0                              = 1,
        PARSER_IPV6_CTL_IPV6_EXT_LEVEL1                              = 2,
        PARSER_IPV6_CTL_IPV6_EXT_LEVEL2                              = 3,
        PARSER_IPV6_CTL_IPV6_EXT_LEVEL3                              = 4,
        PARSER_IPV6_CTL_IPV6_EXT_LEVEL4                              = 5,
        PARSER_IPV6_CTL_IPV6_EXT_LEVEL5                              = 6,
        PARSER_IPV6_CTL_IPV6_EXT_LEVEL6                              = 7,
        PARSER_IPV6_CTL_IPV6_EXT_LEVEL7                              = 8,
        PARSER_IPV6_CTL_IPV6_EXT_LEVEL_CHECK_EN0                     = 9,
        PARSER_IPV6_CTL_IPV6_EXT_LEVEL_CHECK_EN1                     = 10,
        PARSER_IPV6_CTL_IPV6_EXT_LEVEL_CHECK_EN2                     = 11,
        PARSER_IPV6_CTL_IPV6_EXT_LEVEL_CHECK_EN3                     = 12,
        PARSER_IPV6_CTL_IPV6_EXT_LEVEL_CHECK_EN4                     = 13,
        PARSER_IPV6_CTL_IPV6_EXT_LEVEL_CHECK_EN5                     = 14,
        PARSER_IPV6_CTL_IPV6_EXT_LEVEL_CHECK_EN6                     = 15,
        PARSER_IPV6_CTL_IPV6_EXT_LEVEL_CHECK_EN7                     = 16,
        PARSER_IPV6_CTL_IPV6_EXT_SHIFT0                              = 17,
        PARSER_IPV6_CTL_IPV6_EXT_SHIFT1                              = 18,
        PARSER_IPV6_CTL_IPV6_EXT_SHIFT2                              = 19,
        PARSER_IPV6_CTL_IPV6_EXT_SHIFT3                              = 20,
        PARSER_IPV6_CTL_IPV6_EXT_SHIFT4                              = 21,
        PARSER_IPV6_CTL_IPV6_EXT_SHIFT5                              = 22,
        PARSER_IPV6_CTL_IPV6_EXT_SHIFT6                              = 23,
        PARSER_IPV6_CTL_IPV6_EXT_SHIFT7                              = 24,
        PARSER_IPV6_CTL_IPV6_FLEX_EXT_HEADER0                        = 25,
        PARSER_IPV6_CTL_IPV6_FLEX_EXT_HEADER1                        = 26,
        PARSER_IPV6_CTL_IPV6_SET_IP_OPTIONS0                         = 27,
        PARSER_IPV6_CTL_IPV6_SET_IP_OPTIONS1                         = 28,
        PARSER_IPV6_CTL_IPV6_SET_IP_OPTIONS2                         = 29,
        PARSER_IPV6_CTL_IPV6_SET_IP_OPTIONS3                         = 30,
        PARSER_IPV6_CTL_IPV6_SET_IP_OPTIONS4                         = 31,
        PARSER_IPV6_CTL_IPV6_SET_IP_OPTIONS5                         = 32,
        PARSER_IPV6_CTL_IPV6_SET_IP_OPTIONS6                         = 33,
        PARSER_IPV6_CTL_IPV6_SET_IP_OPTIONS7                         = 34,
        PARSER_IPV6_CTL_PARSER_IPV6_ERROR_OPTION_EN                  = 35,
        PARSER_IPV6_CTL_RESERVED_L3_HEADER_PROTOCOL                  = 36,

        PARSER_LAYER3_FLEX_CTL_LAYER3_BASIC_OFFSET                   = 0,
        PARSER_LAYER3_FLEX_CTL_LAYER3_BYTE_SELECT0                   = 1,
        PARSER_LAYER3_FLEX_CTL_LAYER3_BYTE_SELECT1                   = 2,
        PARSER_LAYER3_FLEX_CTL_LAYER3_BYTE_SELECT2                   = 3,
        PARSER_LAYER3_FLEX_CTL_LAYER3_BYTE_SELECT3                   = 4,
        PARSER_LAYER3_FLEX_CTL_LAYER3_BYTE_SELECT4                   = 5,
        PARSER_LAYER3_FLEX_CTL_LAYER3_BYTE_SELECT5                   = 6,
        PARSER_LAYER3_FLEX_CTL_LAYER3_BYTE_SELECT6                   = 7,
        PARSER_LAYER3_FLEX_CTL_LAYER3_BYTE_SELECT7                   = 8,
        PARSER_LAYER3_FLEX_CTL_LAYER3_MIN_LENGTH                     = 9,
        PARSER_LAYER3_FLEX_CTL_LAYER3_PROTOCOL_BYTE_SELECT           = 10,

        PARSER_LAYER3_PROTOCOL_CAM_VALID_LAYER3_CAM_ENTRY_VALID      = 0,

        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET0 = 0,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET1 = 1,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET2 = 2,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET3 = 3,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET4 = 4,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET5 = 5,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET6 = 6,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET7 = 7,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET8 = 8,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET9 = 9,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET10 = 10,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET11 = 11,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET12 = 12,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET13 = 13,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET14 = 14,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_ADDITIONAL_OFFSET15 = 15,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL0 = 16,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL1 = 17,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL2 = 18,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL3 = 19,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL4 = 20,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL5 = 21,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL6 = 22,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL7 = 23,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL8 = 24,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL9 = 25,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL10 = 26,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL11 = 27,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL12 = 28,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL13 = 29,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL14 = 30,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL15 = 31,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK0 = 32,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK1 = 33,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK2 = 34,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK3 = 35,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK4 = 36,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK5 = 37,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK6 = 38,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK7 = 39,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK8 = 40,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK9 = 41,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK10 = 42,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK11 = 43,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK12 = 44,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK13 = 45,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK14 = 46,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_HEADER_PROTOCOL_MASK15 = 47,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE0  = 48,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE1  = 49,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE2  = 50,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE3  = 51,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE4  = 52,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE5  = 53,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE6  = 54,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE7  = 55,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE8  = 56,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE9  = 57,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE10 = 58,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE11 = 59,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE12 = 60,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE13 = 61,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE14 = 62,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE15 = 63,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK0 = 64,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK1 = 65,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK2 = 66,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK3 = 67,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK4 = 68,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK5 = 69,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK6 = 70,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK7 = 71,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK8 = 72,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK9 = 73,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK10 = 74,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK11 = 75,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK12 = 76,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK13 = 77,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK14 = 78,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER3_TYPE_MASK15 = 79,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE0  = 80,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE1  = 81,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE2  = 82,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE3  = 83,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE4  = 84,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE5  = 85,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE6  = 86,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE7  = 87,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE8  = 88,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE9  = 89,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE10 = 90,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE11 = 91,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE12 = 92,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE13 = 93,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE14 = 94,
        PARSER_LAYER3_PROTOCOL_CAM_LAYER3_PROTOCOL_CAM_LAYER4_TYPE15 = 95,

        PARSER_APPLICATION_CAM_APPLICATION_CAM_APPLICATION_TYPE0     = 0,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_APPLICATION_TYPE1     = 1,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_BYTE0_SELECT0         = 2,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_BYTE0_SELECT1         = 3,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_BYTE1_SELECT0         = 4,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_BYTE1_SELECT1         = 5,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_BYTE_SELECT_DEST0     = 6,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_BYTE_SELECT_DEST1     = 7,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_DEST_PORT_MASK0       = 8,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_DEST_PORT_MASK1       = 9,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_DEST_PORT_VALUE0      = 10,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_DEST_PORT_VALUE1      = 11,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_ENTRY_VALID0          = 12,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_ENTRY_VALID1          = 13,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_IS_TCP_MASK0          = 14,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_IS_TCP_MASK1          = 15,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_IS_TCP_VALUE0         = 16,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_IS_TCP_VALUE1         = 17,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_SOURCE_PORT_MASK0     = 18,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_SOURCE_PORT_MASK1     = 19,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_SOURCE_PORT_VALUE0    = 20,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_SOURCE_PORT_VALUE1    = 21,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_TCP_FLAG_MASK0        = 22,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_TCP_FLAG_MASK1        = 23,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_TCP_FLAG_VALUE0       = 24,
        PARSER_APPLICATION_CAM_APPLICATION_CAM_TCP_FLAG_VALUE1       = 25,

        PARSER_L4_HASH_CTL_DEST_PORT_ECMP_HASH_EN                    = 0,
        PARSER_L4_HASH_CTL_DEST_PORT_HASH_EN                         = 1,
        PARSER_L4_HASH_CTL_SOURCE_PORT_ECMP_HASH_EN                  = 2,
        PARSER_L4_HASH_CTL_SOURCE_PORT_HASH_EN                       = 3,
        PARSER_L4_HASH_CTL_USE_LAYER4_HASH                           = 4,

        PARSER_LAYER4_FLAG_OP_CTL_LAYER4_OP_AND_OR0                  = 0,
        PARSER_LAYER4_FLAG_OP_CTL_LAYER4_OP_AND_OR1                  = 1,
        PARSER_LAYER4_FLAG_OP_CTL_LAYER4_OP_AND_OR2                  = 2,
        PARSER_LAYER4_FLAG_OP_CTL_LAYER4_OP_AND_OR3                  = 3,
        PARSER_LAYER4_FLAG_OP_CTL_LAYER4_OP_FLAGS_MASK0              = 4,
        PARSER_LAYER4_FLAG_OP_CTL_LAYER4_OP_FLAGS_MASK1              = 5,
        PARSER_LAYER4_FLAG_OP_CTL_LAYER4_OP_FLAGS_MASK2              = 6,
        PARSER_LAYER4_FLAG_OP_CTL_LAYER4_OP_FLAGS_MASK3              = 7,

        PARSER_LAYER4_PORT_OP_SEL_LAYER4_OP_DEST_PORT                = 0,

        PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MAX0                = 0,
        PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MAX1                = 1,
        PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MAX2                = 2,
        PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MAX3                = 3,
        PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MAX4                = 4,
        PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MAX5                = 5,
        PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MAX6                = 6,
        PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MAX7                = 7,
        PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MIN0                = 8,
        PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MIN1                = 9,
        PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MIN2                = 10,
        PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MIN3                = 11,
        PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MIN4                = 12,
        PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MIN5                = 13,
        PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MIN6                = 14,
        PARSER_LAYER4_PORT_OP_CTL_LAYER4_OP_PORT_MIN7                = 15,

        PARSER_UDP_APP_OP_CTL_UDP_APP_MASK0                          = 0,
        PARSER_UDP_APP_OP_CTL_UDP_APP_MASK1                          = 1,
        PARSER_UDP_APP_OP_CTL_UDP_APP_MASK2                          = 2,
        PARSER_UDP_APP_OP_CTL_UDP_APP_MASK3                          = 3,
        PARSER_UDP_APP_OP_CTL_UDP_APP_VALUE0                         = 4,
        PARSER_UDP_APP_OP_CTL_UDP_APP_VALUE1                         = 5,
        PARSER_UDP_APP_OP_CTL_UDP_APP_VALUE2                         = 6,
        PARSER_UDP_APP_OP_CTL_UDP_APP_VALUE3                         = 7,

        PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH1                = 0,
        PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH2                = 1,
        PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH3                = 2,
        PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH4                = 3,
        PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH5                = 4,
        PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH6                = 5,
        PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH7                = 6,
        PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH8                = 7,
        PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH9                = 8,
        PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH10               = 9,
        PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH11               = 10,
        PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH12               = 11,
        PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH13               = 12,
        PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH14               = 13,
        PARSER_LAYER4_LENGTH_OP_CTL_LAYER4_OP_LENGTH15               = 14,

        PARSER_LAYER4_FLEX_CTL_LAYER4_APP_MIN_LENGTH                 = 0,
        PARSER_LAYER4_FLEX_CTL_LAYER4_BYTE_SELECT0                   = 1,
        PARSER_LAYER4_FLEX_CTL_LAYER4_BYTE_SELECT1                   = 2,
        PARSER_LAYER4_FLEX_CTL_LAYER4_MIN_LENGTH                     = 3,

        PARSER_LAYER4_PTP_CTL_PTP_EN                                 = 0,
        PARSER_LAYER4_PTP_CTL_PTP_PORT0                              = 1,
        PARSER_LAYER4_PTP_CTL_PTP_PORT1                              = 2,

        PARSER_INTERRUPT_EPE_MASK_RESET                              = 0,
        PARSER_INTERRUPT_EPE_MASK_SET                                = 1,
        PARSER_INTERRUPT_EPE_VALUE_RESET                             = 2,
        PARSER_INTERRUPT_EPE_VALUE_SET                               = 3,
        PARSER_INTERRUPT_IPE_MASK_RESET                              = 4,
        PARSER_INTERRUPT_IPE_MASK_SET                                = 5,
        PARSER_INTERRUPT_IPE_VALUE_RESET                             = 6,
        PARSER_INTERRUPT_IPE_VALUE_SET                               = 7,

        PARSER_DEBUG_EPE_IN_PKT_CNT                                  = 0,
        PARSER_DEBUG_EPE_OUT_PKT_CNT                                 = 1,
        PARSER_DEBUG_IPE_IN_PKT_CNT                                  = 2,
        PARSER_DEBUG_IPE_OUT_PKT_CNT                                 = 3,

        PARSER_STATE_EPE_PARSER_L2_FSM_PS                            = 0,
        PARSER_STATE_EPE_PARSER_L3_FSM_PS                            = 1,
        PARSER_STATE_EPE_PARSER_L4_FSM_PS                            = 2,
        PARSER_STATE_IPE_PARSER_L2_FSM_PS                            = 3,
        PARSER_STATE_IPE_PARSER_L3_FSM_PS                            = 4,
        PARSER_STATE_IPE_PARSER_L4_FSM_PS                            = 5,

        PB_CTL_INTERRUPT_MASK_RESET                                  = 0,
        PB_CTL_INTERRUPT_MASK_SET                                    = 1,
        PB_CTL_INTERRUPT_VALUE_RESET                                 = 2,
        PB_CTL_INTERRUPT_VALUE_SET                                   = 3,

        PB_CTL_INIT_TAB_INIT                                         = 0,

        PB_CTL_INIT_DONE_TAB_INIT                                    = 0,

        PB_CTL_PAGE_ADDRESS_PAGE_ADDRESS                             = 0,

        PB_CTL_REFRESH_INTERVAL_REF_INTERVAL                         = 0,

        PB_CTL_REFRESH_ENABLE_REF_CONSECUTIVE                        = 0,
        PB_CTL_REFRESH_ENABLE_REF_ENABLE                             = 1,

        PB_CTL_WEIGHT_CFG_READ_WEIGHT_CFG                            = 0,
        PB_CTL_WEIGHT_CFG_WRITE_WEIGHT_CFG                           = 1,

        PB_CTL_BANK_OFFSET_SEL_RAND_BANK_OFFSET_SEL                  = 0,

        PB_CTL_INPUT_STATS_BUF_RETRV_REQ_CNT                         = 0,
        PB_CTL_INPUT_STATS_BUF_STORE_REQ_CNT                         = 1,
        PB_CTL_INPUT_STATS_FR_BUF_STORE_EOP_CNT                      = 2,
        PB_CTL_INPUT_STATS_FR_BUF_STORE_IPE_SOP_CNT                  = 3,
        PB_CTL_INPUT_STATS_TO_BUF_STORE_EOP_CNT                      = 4,

        PB_CTL_OUTPUT_STATS_PB_CTL_RD_VALID_CNT                      = 0,
        PB_CTL_OUTPUT_STATS_PB_CTL_WR_VALID_CNT                      = 1,

        PB_CTL_REQUEST_HOLD_STATS_PB_CTL_RD_HOLD_CNT                 = 0,
        PB_CTL_REQUEST_HOLD_STATS_PB_CTL_WR_HOLD_CNT                 = 1,

        PCI_VENDOR_ID_DEVICE_ID                                      = 0,
        PCI_VENDOR_ID_VENDOR_ID                                      = 1,

        PCI_CMD_CMD                                                  = 0,
        PCI_CMD_STATUS                                               = 1,

        PCI_REV_ID_CLASS_CODE                                        = 0,
        PCI_REV_ID_REV_ID                                            = 1,

        PCI_HEADER_TYPE_HEADER_TYPE                                  = 0,

        PCI_BASE_ADDR_BASE_ADDR                                      = 0,

        PCI_SUBSYSTEM_VENDOR_ID_SUB_SYSTEM_ID                        = 0,
        PCI_SUBSYSTEM_VENDOR_ID_SUB_VENDOR_ID                        = 1,

        PCI_SM_PS_BACKOFF_STATE                                      = 0,
        PCI_SM_PS_BUSY_STATE                                         = 1,
        PCI_SM_PS_DATA_STATE                                         = 2,
        PCI_SM_PS_IDLE_STATE                                         = 3,
        PCI_SM_PS_TURNAR_STATE                                       = 4,

        POLICING_CTRL0_IPG_EN                                        = 0,
        POLICING_CTRL0_MIN_LENGTH_CHECK_EN                           = 1,
        POLICING_CTRL0_PARITY_CHECK_EN                               = 2,
        POLICING_CTRL0_SEQUENTIAL_POLICING                           = 3,
        POLICING_CTRL0_STATS_EN_CONFIRM                              = 4,
        POLICING_CTRL0_STATS_EN_NOT_CONFIRM                          = 5,
        POLICING_CTRL0_STATS_EN_VIOLATE                              = 6,
        POLICING_CTRL0_TS_TICK_GEN_EN                                = 7,
        POLICING_CTRL0_TS_TICK_GEN_INTERVAL                          = 8,
        POLICING_CTRL0_UPDATE_EN                                     = 9,
        POLICING_CTRL0_UPDATE_INTERVAL0                              = 10,

        POLICING_CTRL1_MAX_PTR0                                      = 0,
        POLICING_CTRL1_MIN_PTR0                                      = 1,

        POLICING_DS_POLICER_ACCESS_CPU_INDEX                         = 0,
        POLICING_DS_POLICER_ACCESS_CPU_READ_DATA_VALID               = 1,
        POLICING_DS_POLICER_ACCESS_CPU_REQ                           = 2,
        POLICING_DS_POLICER_ACCESS_CPU_REQ_TYPE                      = 3,

        POLICING_DS_POLICER_WR00_POLICER_WR_DATA0                    = 0,

        POLICING_DS_POLICER_WR01_POLICER_WR_DATA1                    = 0,

        POLICING_DS_POLICER_WR02_POLICER_WR_DATA2                    = 0,

        POLICING_DS_POLICER_WR03_POLICER_WR_DATA3                    = 0,

        POLICING_DS_POLICER_RD00_POLICER_RD_DATA0                    = 0,

        POLICING_DS_POLICER_RD01_POLICER_RD_DATA1                    = 0,

        POLICING_DS_POLICER_RD02_POLICER_RD_DATA2                    = 0,

        POLICING_DS_POLICER_RD03_POLICER_RD_DATA3                    = 0,

        POLICING_IPE_EPE_FIFO_THRD_EPE_FIFO_THRD                     = 0,
        POLICING_IPE_EPE_FIFO_THRD_IPE_FIFO_THRD                     = 1,

        POLICING_EXT_BASE_PTR_EXT_BASE_PTR                           = 0,

        POLICING_STATS_CONFIRM_BASE_PTR_STATS_CONFIRM_BASE_PTR       = 0,

        POLICING_STATS_NOT_CONFIRM_BASE_PTR_STATS_NOT_CONFIRM_BASE_PTR = 0,
        POLICING_STATS_NOT_CONFIRM_BASE_PTR_STATS_VIOLATE_BASE_PTR   = 1,

        POLICING_INTR0_VALUE_SET_INTR0_VALUE_SET                     = 0,

        POLICING_INTR0_VALUE_RESET_INTR0_VALUE_RESET                 = 0,

        POLICING_INTR0_MASK_SET_INTR0_MASK_SET                       = 0,

        POLICING_INTR0_MASK_RESET_INTR0_MASK_RESET                   = 0,

        POLICING_INTR1_VALUE_SET_INTR1_VALUE_SET                     = 0,

        POLICING_INTR1_VALUE_RESET_INTR1_VALUE_RESET                 = 0,

        POLICING_INTR1_MASK_SET_INTR1_MASK_SET                       = 0,

        POLICING_INTR1_MASK_RESET_INTR1_MASK_RESET                   = 0,

        POLICING_CFG_RD_CREDIT_CFG_EXT_RD_CREDIT                     = 0,
        POLICING_CFG_RD_CREDIT_CFG_INT_RD_CREDIT                     = 1,

        POLICING_RUNNING_RD_CREDIT_RUNNING_EXT_RD_CREDIT             = 0,
        POLICING_RUNNING_RD_CREDIT_RUNNING_INT_RD_CREDIT             = 1,

        POLICING_CFG_WR_CREDIT_CFG_EXT_WR_CREDIT                     = 0,
        POLICING_CFG_WR_CREDIT_CFG_INT_WR_CREDIT                     = 1,

        POLICING_RUNNING_WR_CREDIT_RUNNING_EXT_WR_CREDIT             = 0,
        POLICING_RUNNING_WR_CREDIT_RUNNING_INT_WR_CREDIT             = 1,

        POLICING_CACHE_CLEAR_CACHE_CLEAR                             = 0,

        POLICING_HIERARCHY_EN_HIERARCHY_EN                           = 0,

        POLICING_PENDING_CREDIT_EXT_PENDING_CREDIT                   = 0,
        POLICING_PENDING_CREDIT_INT_PENDING_CREDIT                   = 1,

        PTP_FRC_CTL_FRC_EN                                           = 0,
        PTP_FRC_CTL_PTP_NTP_V4_EN                                    = 1,

        PTP_FRC_FRC_FRAC_NS                                          = 0,
        PTP_FRC_FRC_NS                                               = 1,
        PTP_FRC_FRC_SECOND                                           = 2,

        PTP_QUANTA_QUANTA                                            = 0,

        PTP_DRIFT_ADJUST_DRIFT_RATE                                  = 0,
        PTP_DRIFT_ADJUST_SIGN                                        = 1,

        PTP_OFFSET_ADJUST_OFFSET_NS                                  = 0,
        PTP_OFFSET_ADJUST_OFFSET_SECOND                              = 1,

        PTP_MAC_TX_CAPTURE_TS_CTL_IGNORE_TX_RDY                      = 0,

        PTP_MAC_TX_CAPTURE_TS_STATUS_OVERFLOW                        = 0,
        PTP_MAC_TX_CAPTURE_TS_STATUS_PTP_MSG_TX_RDY                  = 1,

        PTP_MAC_TX_CAPTURE_TS_TX_MAC_NUM                             = 0,
        PTP_MAC_TX_CAPTURE_TS_TX_TS_NS                               = 1,
        PTP_MAC_TX_CAPTURE_TS_TX_TS_SECOND                           = 2,

        PTP_SYNC_INTF_CFG_ACCURACY                                   = 0,
        PTP_SYNC_INTF_CFG_EPOCH                                      = 1,
        PTP_SYNC_INTF_CFG_LOCK                                       = 2,
        PTP_SYNC_INTF_CFG_SYNC_INTF_CLK_EN                           = 3,
        PTP_SYNC_INTF_CFG_SYNC_INTF_MODE                             = 4,
        PTP_SYNC_INTF_CFG_TIME_CODE_ENABLE                           = 5,

        PTP_SYNC_INTF_HALF_PERIOD_SYNC_FRAC_NS                       = 0,
        PTP_SYNC_INTF_HALF_PERIOD_SYNC_NS                            = 1,

        PTP_SYNC_INTF_TOGGLE_TIME_SYNC_INTF_TOGGLE_FRAC_NS           = 0,
        PTP_SYNC_INTF_TOGGLE_TIME_SYNC_INTF_TOGGLE_NS                = 1,
        PTP_SYNC_INTF_TOGGLE_TIME_SYNC_INTF_TOGGLE_SECOND            = 2,

        PTP_SYNC_INTF_HEART_BEAT_CFG_HEART_BEAT_ENABLE               = 0,
        PTP_SYNC_INTF_HEART_BEAT_CFG_HEART_BEAT_THRESHOLD            = 1,

        PTP_SYNC_INTF_INPUT_TS_CRC                                   = 0,
        PTP_SYNC_INTF_INPUT_TS_CRC_ERR                               = 1,
        PTP_SYNC_INTF_INPUT_TS_DATA31_TO0                            = 2,
        PTP_SYNC_INTF_INPUT_TS_DATA63_TO32                           = 3,
        PTP_SYNC_INTF_INPUT_TS_DATA88_TO64                           = 4,

        PTP_SYNC_INTF_CAPTURE_CTL_INTR_EN                            = 0,
        PTP_SYNC_INTF_CAPTURE_CTL_TS_CAPTURE_MODE                    = 1,

        PTP_SYNC_INTF_CAPTURE_FRC_TS_CAPTURE_FRC_NS                  = 0,
        PTP_SYNC_INTF_CAPTURE_FRC_TS_CAPTURE_FRC_SECOND              = 1,

        PTP_SYNC_INTF_CAPTURE_ADJ_FRC_TS_CAPTURE_ADJ_FRC_NS          = 0,
        PTP_SYNC_INTF_CAPTURE_ADJ_FRC_TS_CAPTURE_ADJ_FRC_SECOND      = 1,

        PTP_INTERRUPT_MASK_RESET                                     = 0,
        PTP_INTERRUPT_MASK_SET                                       = 1,
        PTP_INTERRUPT_VALUE_RESET                                    = 2,
        PTP_INTERRUPT_VALUE_SET                                      = 3,

        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS0                              = 0,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS0_ROLL_OVER_BIT                = 1,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS1                              = 2,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS1_ROLL_OVER_BIT                = 3,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS2                              = 4,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS2_ROLL_OVER_BIT                = 5,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS3                              = 6,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS3_ROLL_OVER_BIT                = 7,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS4                              = 8,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS4_ROLL_OVER_BIT                = 9,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS5                              = 10,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS5_ROLL_OVER_BIT                = 11,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS6                              = 12,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS6_ROLL_OVER_BIT                = 13,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS7                              = 14,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS7_ROLL_OVER_BIT                = 15,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS8                              = 16,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS8_ROLL_OVER_BIT                = 17,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS9                              = 18,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS9_ROLL_OVER_BIT                = 19,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS10                             = 20,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS10_ROLL_OVER_BIT               = 21,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS11                             = 22,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS11_ROLL_OVER_BIT               = 23,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS12                             = 24,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS12_ROLL_OVER_BIT               = 25,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS13                             = 26,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS13_ROLL_OVER_BIT               = 27,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS14                             = 28,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS14_ROLL_OVER_BIT               = 29,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS15                             = 30,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS15_ROLL_OVER_BIT               = 31,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS16                             = 32,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS16_ROLL_OVER_BIT               = 33,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS17                             = 34,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS17_ROLL_OVER_BIT               = 35,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS18                             = 36,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS18_ROLL_OVER_BIT               = 37,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS19                             = 38,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS19_ROLL_OVER_BIT               = 39,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS20                             = 40,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS20_ROLL_OVER_BIT               = 41,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS21                             = 42,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS21_ROLL_OVER_BIT               = 43,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS22                             = 44,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS22_ROLL_OVER_BIT               = 45,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS23                             = 46,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS23_ROLL_OVER_BIT               = 47,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS24                             = 48,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS24_ROLL_OVER_BIT               = 49,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS25                             = 50,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS25_ROLL_OVER_BIT               = 51,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS26                             = 52,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS26_ROLL_OVER_BIT               = 53,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS27                             = 54,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS27_ROLL_OVER_BIT               = 55,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS28                             = 56,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS28_ROLL_OVER_BIT               = 57,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS29                             = 58,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS29_ROLL_OVER_BIT               = 59,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS30                             = 60,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS30_ROLL_OVER_BIT               = 61,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS31                             = 62,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS31_ROLL_OVER_BIT               = 63,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS32                             = 64,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS32_ROLL_OVER_BIT               = 65,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS33                             = 66,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS33_ROLL_OVER_BIT               = 67,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS34                             = 68,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS34_ROLL_OVER_BIT               = 69,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS35                             = 70,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS35_ROLL_OVER_BIT               = 71,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS36                             = 72,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS36_ROLL_OVER_BIT               = 73,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS37                             = 74,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS37_ROLL_OVER_BIT               = 75,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS38                             = 76,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS38_ROLL_OVER_BIT               = 77,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS39                             = 78,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS39_ROLL_OVER_BIT               = 79,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS40                             = 80,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS40_ROLL_OVER_BIT               = 81,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS41                             = 82,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS41_ROLL_OVER_BIT               = 83,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS42                             = 84,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS42_ROLL_OVER_BIT               = 85,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS43                             = 86,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS43_ROLL_OVER_BIT               = 87,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS44                             = 88,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS44_ROLL_OVER_BIT               = 89,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS45                             = 90,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS45_ROLL_OVER_BIT               = 91,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS46                             = 92,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS46_ROLL_OVER_BIT               = 93,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS47                             = 94,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS47_ROLL_OVER_BIT               = 95,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS48                             = 96,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS48_ROLL_OVER_BIT               = 97,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS49                             = 98,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS49_ROLL_OVER_BIT               = 99,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS50                             = 100,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS50_ROLL_OVER_BIT               = 101,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS51                             = 102,
        PTP_MAC_RX_CAPTURE_TS_RX_TS_NS51_ROLL_OVER_BIT               = 103,

        QDR_ARB_INTERRUPT_MASK_RESET                                 = 0,
        QDR_ARB_INTERRUPT_MASK_SET                                   = 1,
        QDR_ARB_INTERRUPT_VALUE_RESET                                = 2,
        QDR_ARB_INTERRUPT_VALUE_SET                                  = 3,

        QDR_ARB_DEBUG_STATS_FR_POLICING_RD_VALID_CNT                 = 0,
        QDR_ARB_DEBUG_STATS_FR_POLICING_WR_VALID_CNT                 = 1,
        QDR_ARB_DEBUG_STATS_FR_STATS_RD_VALID_CNT                    = 2,
        QDR_ARB_DEBUG_STATS_FR_STATS_WR_VALID_CNT                    = 3,
        QDR_ARB_DEBUG_STATS_TO_POLICING_RD_ACK_CNT                   = 4,
        QDR_ARB_DEBUG_STATS_TO_POLICING_RD_ERROR_CNT                 = 5,
        QDR_ARB_DEBUG_STATS_TO_POLICING_WR_COMP_CNT                  = 6,
        QDR_ARB_DEBUG_STATS_TO_STATS_RD_ACK_CNT                      = 7,
        QDR_ARB_DEBUG_STATS_TO_STATS_RD_ERROR_CNT                    = 8,
        QDR_ARB_DEBUG_STATS_TO_STATS_WR_COMP_CNT                     = 9,

        QDR_CTL_CFG_CFG_AUTO_PARITY                                  = 0,
        QDR_CTL_CFG_CFG_CLOCK                                        = 1,
        QDR_CTL_CFG_CFG_CLOCK_EN                                     = 2,
        QDR_CTL_CFG_CFG_DATA_POP_LATENCY                             = 3,
        QDR_CTL_CFG_CFG_INV_DATA_VALID_BAR                           = 4,
        QDR_CTL_CFG_CFG_PARITY_CHECK_EN                              = 5,
        QDR_CTL_CFG_CFG_READ_VALID_LATENCY                           = 6,

        QDR_PARITY_ERROR_COUNT_CFG_PARITY_ERROR_COUNT                = 0,

        QDR_BIST_CONTROL_CFG_BIST_ENTRIES                            = 0,
        QDR_BIST_CONTROL_CFG_BIST_EN                                 = 1,
        QDR_BIST_CONTROL_CFG_BIST_MISMATCH_COUNT                     = 2,
        QDR_BIST_CONTROL_CFG_BIST_ONCE                               = 3,
        QDR_BIST_CONTROL_CFG_BIST_READ_EXPECT_LATENCY                = 4,
        QDR_BIST_CONTROL_CFG_CAPTURE_EN                              = 5,
        QDR_BIST_CONTROL_CFG_CAPTURE_ONCE                            = 6,
        QDR_BIST_CONTROL_CFG_STOP_ON_ERROR                           = 7,

        QDR_BIST_POINTERS_CFG_BIST_EXPECT_READ_PTR                   = 0,
        QDR_BIST_POINTERS_CFG_BIST_REQUEST_DONE_ONCE                 = 1,
        QDR_BIST_POINTERS_CFG_BIST_REQUEST_READ_PTR                  = 2,
        QDR_BIST_POINTERS_CFG_BIST_RESULT_DONE_ONCE                  = 3,
        QDR_BIST_POINTERS_CFG_BIST_RESULT_WRITE_PTR                  = 4,

        QDR_CAPTURE_RESULT_CFG_CAPTURE_REQUEST_DONE_ONCE             = 0,
        QDR_CAPTURE_RESULT_CFG_CAPTURE_REQUEST_WRITE_PTR             = 1,
        QDR_CAPTURE_RESULT_CFG_CAPTURE_RESULT_DONE_ONCE              = 2,
        QDR_CAPTURE_RESULT_CFG_CAPTURE_RESULT_WRITE_PTR              = 3,

        QDR_ADR_MATCH_MASK_CFG_ADDRESS_MATCH_MASK                    = 0,

        QDR_ADR_MATCH_VALUE_CFG_ADDRESS_MATCH_VALUE                  = 0,

        QDR_INIT_CTL_INIT_DONE                                       = 0,
        QDR_INIT_CTL_INIT_END_INDEX                                  = 1,
        QDR_INIT_CTL_INIT_EN                                         = 2,
        QDR_INIT_CTL_INIT_START_INDEX                                = 3,

        QDR_CTL_REQ_FIFO_THRESHOLD_READ_FIFO_THRESHOLD               = 0,
        QDR_CTL_REQ_FIFO_THRESHOLD_WRITE_FIFO_THRESHOLD              = 1,

        QDR_CTL_INTERRUPT_MASK_RESET                                 = 0,
        QDR_CTL_INTERRUPT_MASK_SET                                   = 1,
        QDR_CTL_INTERRUPT_VALUE_RESET                                = 2,
        QDR_CTL_INTERRUPT_VALUE_SET                                  = 3,

        QDR_CTL_PARITY_FAIL_RECORD_QDR_PARITY_FAIL                   = 0,
        QDR_CTL_PARITY_FAIL_RECORD_QDR_PARITY_FAIL_ADDR              = 1,

        Q_MGR_ENQ_INTERRUPT_MASK_RESET                               = 0,
        Q_MGR_ENQ_INTERRUPT_MASK_SET                                 = 1,
        Q_MGR_ENQ_INTERRUPT_VALUE_RESET                              = 2,
        Q_MGR_ENQ_INTERRUPT_VALUE_SET                                = 3,

        Q_MGR_ENQ_CTL_BASE_ON_BUF_CNT                                = 0,

        Q_MGR_ENQ_INIT_Q_MGR_ENQ_INIT                                = 0,

        Q_MGR_ENQ_INIT_DONE_Q_MGR_ENQ_INIT                           = 0,

        Q_MGR_ETHERNET_IPG_IPG0                                      = 0,
        Q_MGR_ETHERNET_IPG_IPG1                                      = 1,
        Q_MGR_ETHERNET_IPG_IPG2                                      = 2,
        Q_MGR_ETHERNET_IPG_IPG3                                      = 3,

        Q_MGR_RAND_SEED_LOAD_RAND_SEED_LOAD                          = 0,
        Q_MGR_RAND_SEED_LOAD_RAND_SEED_VALUE                         = 1,

        Q_MGR_ENQ_QUEUE_ID_MAX_NUM_QUEUE_ID_MAX_NUM                  = 0,

        Q_MGR_ENQ_QUE_NUM_FIFO_CREDIT_ENQ_QUE_NUM_FIFO_CREDIT        = 0,

        QMGRENQ_Q_MGR_ENQ_RCD_UPD_CREDIT_RCD_UPD_CREDIT              = 0,

        Q_MGR_ENQ_TABLE_RAM_CREDIT_TABLE_RAM_CREDIT                  = 0,

        Q_MGR_ENQ_PARITY_ENABLE_PARITY_ENABLE                        = 0,

        Q_MGR_ENQ_DRAIN_ENABLE_DRAIN_ENABLE                          = 0,

        Q_MGR_QUE_DROP_STATS_BASE_STATS_BASE                         = 0,
        Q_MGR_QUE_DROP_STATS_BASE_STATS_EN                           = 1,

        Q_MGR_ENQ_RAND_SEED_LOAD_FORCE_DROP_RAND_SEED_LOAD           = 0,
        Q_MGR_ENQ_RAND_SEED_LOAD_FORCE_DROP_RAND_SEED_VALUE          = 1,

        Q_MGR_LENGTH_ADJUST_ADJUST_LENGTH0                           = 0,
        Q_MGR_LENGTH_ADJUST_ADJUST_LENGTH1                           = 1,

        Q_MGR_ENQ_CRITICAL_PKT_CTL_CRITICAL_PKT_FORCE_NO_DROP        = 0,
        Q_MGR_ENQ_CRITICAL_PKT_CTL_CRITICAL_PKT_SEL_THRD             = 1,

        Q_MGR_EGRESS_RESRC_MGR_EGRESS_RESRC_MGR_EN                   = 0,
        Q_MGR_EGRESS_RESRC_MGR_SHARED_QUE_ENTRY_THRD                 = 1,

        Q_MGR_SHARED_QUE_ENTRY_CNT_SHARED_QUE_ENTRY_CNT              = 0,

        Q_MGR_RESERVED_CHANNEL_RANGE_RESERVED_CHANNEL_MAX0           = 0,
        Q_MGR_RESERVED_CHANNEL_RANGE_RESERVED_CHANNEL_MAX1           = 1,
        Q_MGR_RESERVED_CHANNEL_RANGE_RESERVED_CHANNEL_MIN0           = 2,
        Q_MGR_RESERVED_CHANNEL_RANGE_RESERVED_CHANNEL_MIN1           = 3,
        Q_MGR_RESERVED_CHANNEL_RANGE_RESERVED_CHANNEL_VALID0         = 4,
        Q_MGR_RESERVED_CHANNEL_RANGE_RESERVED_CHANNEL_VALID1         = 5,

        Q_MGR_QWRITE_CTL_BAY_ID                                      = 0,
        Q_MGR_QWRITE_CTL_FLOW_ID_EN                                  = 1,
        Q_MGR_QWRITE_CTL_GEN_QUE_ID_RX_ETHER_OAM                     = 2,
        Q_MGR_QWRITE_CTL_HEADER_HASH_BITS_NUM                        = 3,
        Q_MGR_QWRITE_CTL_MASK_SRC_QUE_SEL_FROM_FABRIC                = 4,
        Q_MGR_QWRITE_CTL_QUE_SEL_TYPE_BITS                           = 5,
        Q_MGR_QWRITE_CTL_RANDOM_DROP_THRD                            = 6,
        Q_MGR_QWRITE_CTL_RX_ETHER_OAM_QUEUE_BASE                     = 7,
        Q_MGR_QWRITE_CTL_RX_ETHER_OAM_QUEUE_SELECT_MASK              = 8,
        Q_MGR_QWRITE_CTL_RX_ETHER_OAM_QUEUE_SELECT_SHIFT             = 9,
        Q_MGR_QWRITE_CTL_SERVICE_ID_EN                               = 10,

        Q_MGR_QUEUE_ID_MON_MON_QUE_ID0                               = 0,
        Q_MGR_QUEUE_ID_MON_MON_QUE_ID1                               = 1,
        Q_MGR_QUEUE_ID_MON_MON_QUE_ID2                               = 2,
        Q_MGR_QUEUE_ID_MON_MON_QUE_ID3                               = 3,

        Q_MGR_ENQ_DEBUG_STATS_DROP4_DISABLED_CHANNEL_ID_CNT          = 0,
        Q_MGR_ENQ_DEBUG_STATS_DROP4_EGRESS_RESRC_MGR_CNT             = 1,
        Q_MGR_ENQ_DEBUG_STATS_DROP4_ENQ_DISCARD_CNT                  = 2,
        Q_MGR_ENQ_DEBUG_STATS_DROP4_FORCE_RANDOM_DROP_CNT            = 3,
        Q_MGR_ENQ_DEBUG_STATS_DROP4_FREE_USED_UP_CNT                 = 4,
        Q_MGR_ENQ_DEBUG_STATS_DROP4_QUE_MAP_DISCARD_CNT              = 5,
        Q_MGR_ENQ_DEBUG_STATS_DROP4_WRED_TAIL_CNT                    = 6,
        Q_MGR_ENQ_DEBUG_STATS_DROP_CRITICAL_PKT_CNT                  = 7,
        Q_MGR_ENQ_DEBUG_STATS_INPUT_MET_FIFO_ENQ_CNT                 = 8,
        Q_MGR_ENQ_DEBUG_STATS_INPUT_RCD_WR_DONE_CNT                  = 9,
        Q_MGR_ENQ_DEBUG_STATS_INPUT_SCH_DEQ_BUF_CNT                  = 10,
        Q_MGR_ENQ_DEBUG_STATS_INPUT_SCH_DEQ_QUEUE_CNT                = 11,
        Q_MGR_ENQ_DEBUG_STATS_INPUT_TABLE_WR_DONE_CNT                = 12,
        Q_MGR_ENQ_DEBUG_STATS_OUTPUT_ENQ_LINK_PKT_CNT                = 13,
        Q_MGR_ENQ_DEBUG_STATS_OUTPUT_ENQ_LINK_QUEUE_CNT              = 14,
        Q_MGR_ENQ_DEBUG_STATS_OUTPUT_ENQ_SCH_QUEUE_CNT               = 15,
        Q_MGR_ENQ_DEBUG_STATS_OUTPUT_MET_FIFO_DONE_CNT               = 16,
        Q_MGR_ENQ_DEBUG_STATS_OUTPUT_RCD_WR_BUF_CNT                  = 17,
        Q_MGR_ENQ_DEBUG_STATS_OUTPUT_RCD_WR_CNT                      = 18,
        Q_MGR_ENQ_DEBUG_STATS_OUTPUT_TABLE_WR_CNT                    = 19,

        Q_MGR_ENQUEUE_STATS_ADMIT_ENQ_MSG_CNT                        = 0,
        Q_MGR_ENQUEUE_STATS_DROP_ENQ_MSG_CNT                         = 1,

        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_EGRESS_RESRC_COUNT_PARITY_FAIL_ADDR = 0,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_EGRESS_RESRC_THRD_PARITY_FAIL = 1,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_EGRESS_RESRC_THRD_PARITY_FAIL_ADDR = 2,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_HEAD_HASH_MOD_PARITY_FAIL    = 3,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_HEAD_HASH_MOD_PARITY_FAIL_ADDR = 4,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_LINK_AGGR_NUM_PARITY_FAIL    = 5,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_LINK_AGGR_NUM_PARITY_FAIL_ADDR = 6,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_LINK_AGGR_PARITY_FAIL        = 7,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_LINK_AGGR_PARITY_FAIL_ADDR   = 8,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUEUE_DEPTH_PARITY_FAIL_ADDR = 9,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUEUE_IPG_INDEX_PARITY_FAIL  = 10,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUEUE_IPG_INDEX_PARITY_FAIL_ADDR = 11,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUE_DROP_PROF_ID_PARITY_FAIL = 12,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUE_DROP_PROF_ID_PARITY_FAIL_ADDR = 13,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUE_DROP_PROF_PARITY_FAIL    = 14,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUE_DROP_PROF_PARITY_FAIL_ADDR = 15,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUE_NUM_GEN_CTL_PARITY_FAIL  = 16,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_QUE_NUM_GEN_CTL_PARITY_FAIL_ADDR = 17,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_SERVICE_QUEUE_HASH_KEY_PARITY_FAIL = 18,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_SERVICE_QUEUE_HASH_KEY_PARITY_FAIL_ADDR = 19,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_SERVICE_QUEUE_PARITY_FAIL    = 20,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_SERVICE_QUEUE_PARITY_FAIL_ADDR = 21,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_SGMAC_MAP_PARITY_FAIL        = 22,
        Q_MGR_ENQ_PARITY_FAIL_RECORD_DS_SGMAC_MAP_PARITY_FAIL_ADDR   = 23,

        Q_MGRQ_HASH_CAM_CTL_DEST_ID0                                 = 0,
        Q_MGRQ_HASH_CAM_CTL_DEST_ID1                                 = 1,
        Q_MGRQ_HASH_CAM_CTL_DEST_ID2                                 = 2,
        Q_MGRQ_HASH_CAM_CTL_DEST_ID3                                 = 3,
        Q_MGRQ_HASH_CAM_CTL_DEST_ID4                                 = 4,
        Q_MGRQ_HASH_CAM_CTL_DEST_ID5                                 = 5,
        Q_MGRQ_HASH_CAM_CTL_DEST_ID6                                 = 6,
        Q_MGRQ_HASH_CAM_CTL_DEST_ID7                                 = 7,
        Q_MGRQ_HASH_CAM_CTL_DEST_ID8                                 = 8,
        Q_MGRQ_HASH_CAM_CTL_DEST_ID9                                 = 9,
        Q_MGRQ_HASH_CAM_CTL_DEST_ID10                                = 10,
        Q_MGRQ_HASH_CAM_CTL_DEST_ID11                                = 11,
        Q_MGRQ_HASH_CAM_CTL_DEST_ID12                                = 12,
        Q_MGRQ_HASH_CAM_CTL_DEST_ID13                                = 13,
        Q_MGRQ_HASH_CAM_CTL_DEST_ID14                                = 14,
        Q_MGRQ_HASH_CAM_CTL_DEST_ID15                                = 15,
        Q_MGRQ_HASH_CAM_CTL_SERVICE_ID0                              = 16,
        Q_MGRQ_HASH_CAM_CTL_SERVICE_ID1                              = 17,
        Q_MGRQ_HASH_CAM_CTL_SERVICE_ID2                              = 18,
        Q_MGRQ_HASH_CAM_CTL_SERVICE_ID3                              = 19,
        Q_MGRQ_HASH_CAM_CTL_SERVICE_ID4                              = 20,
        Q_MGRQ_HASH_CAM_CTL_SERVICE_ID5                              = 21,
        Q_MGRQ_HASH_CAM_CTL_SERVICE_ID6                              = 22,
        Q_MGRQ_HASH_CAM_CTL_SERVICE_ID7                              = 23,
        Q_MGRQ_HASH_CAM_CTL_SERVICE_ID8                              = 24,
        Q_MGRQ_HASH_CAM_CTL_SERVICE_ID9                              = 25,
        Q_MGRQ_HASH_CAM_CTL_SERVICE_ID10                             = 26,
        Q_MGRQ_HASH_CAM_CTL_SERVICE_ID11                             = 27,
        Q_MGRQ_HASH_CAM_CTL_SERVICE_ID12                             = 28,
        Q_MGRQ_HASH_CAM_CTL_SERVICE_ID13                             = 29,
        Q_MGRQ_HASH_CAM_CTL_SERVICE_ID14                             = 30,
        Q_MGRQ_HASH_CAM_CTL_SERVICE_ID15                             = 31,

        Q_MGRQ_WRITE_SGMAC_CTL_SGMAC0                                = 0,
        Q_MGRQ_WRITE_SGMAC_CTL_SGMAC1                                = 1,
        Q_MGRQ_WRITE_SGMAC_CTL_SGMAC2                                = 2,
        Q_MGRQ_WRITE_SGMAC_CTL_SGMAC3                                = 3,
        Q_MGRQ_WRITE_SGMAC_CTL_SGMAC_EN                              = 4,
        Q_MGRQ_WRITE_SGMAC_CTL_SGMAC_MCAST_MAP_EN                    = 5,
        Q_MGRQ_WRITE_SGMAC_CTL_SGMAC_TRUNK_EN                        = 6,
        Q_MGRQ_WRITE_SGMAC_CTL_SGMAC_TRUNK_NUM                       = 7,

        Q_HASH_LOOKUP_RESULT_CTL_SERVICE_QUE_BASE_DEFAULT            = 0,

        Q_MGR_HASH_LOOKUP_STATS_SERVICE_LOOKUP_FAIL_CNT              = 0,

        Q_MGR_LINK_LIST_INTERRUPT_MASK_RESET_FATAL                   = 0,
        Q_MGR_LINK_LIST_INTERRUPT_MASK_SET_FATAL                     = 1,
        Q_MGR_LINK_LIST_INTERRUPT_VALUE_RESET_FATAL                  = 2,
        Q_MGR_LINK_LIST_INTERRUPT_VALUE_SET_FATAL                    = 3,

        Q_MGR_FREE_LIST_STATUS_FREE_HEAD_PTR                         = 0,
        Q_MGR_FREE_LIST_STATUS_FREE_LIST_CNT                         = 1,
        Q_MGR_FREE_LIST_STATUS_FREE_TAIL_PTR                         = 2,

        Q_MGR_FREE_LIST_MAX_NUM_FREE_LIST_MAX_NUM                    = 0,

        QMGRLINKLIST_Q_MGR_QUEUE_ID_MAX_NUM_QUEUE_ID_MAX_NUM         = 0,

        Q_MGR_INIT_Q_MGR_LINK_LIST_INIT                              = 0,

        Q_MGR_INIT_DONE_Q_MGR_LINK_LIST_INIT                         = 0,

        Q_MGR_FREE_LIST_FIFO_CREDIT_FREE_LIST_FIFO_CREDIT            = 0,

        Q_MGR_LINK_LIST_PARITY_ENABLE_PARITY_ENABLE                  = 0,

        Q_MGR_DEBUG_STATS_INPUT_DEQ_REQ_CNT                          = 0,
        Q_MGR_DEBUG_STATS_INPUT_ENQ_FREE_LIST_DONE_CNT               = 1,
        Q_MGR_DEBUG_STATS_INPUT_ENQ_PKT_CNT                          = 2,
        Q_MGR_DEBUG_STATS_INPUT_ENQ_REP_CNT                          = 3,
        Q_MGR_DEBUG_STATS_INPUT_REL_LIST_CNT                         = 4,
        Q_MGR_DEBUG_STATS_OUTPUT_DEQ_PKT_CNT                         = 5,
        Q_MGR_DEBUG_STATS_OUTPUT_DEQ_REP_CNT                         = 6,
        Q_MGR_DEBUG_STATS_OUTPUT_FREE_LIST_VALID_CNT                 = 7,
        Q_MGR_DEBUG_STATS_OUTPUT_GET_FREE_LIST_CNT                   = 8,

        Q_MGR_LINK_LIST_ECC_CTRL_CFG_ECC_CHECK_EN                    = 0,
        Q_MGR_LINK_LIST_ECC_CTRL_CFG_ECC_CORRECT_EN                  = 1,
        Q_MGR_LINK_LIST_ECC_CTRL_CFG_REPORT_SINGLE_BIT_ERROR         = 2,

        Q_MGR_LINK_LIST_ECC_ERROR_STATS_CFG_ECC_MULTIPLE_BIT_COUNT   = 0,
        Q_MGR_LINK_LIST_ECC_ERROR_STATS_CFG_ECC_SINGLE_BIT_COUNT     = 1,

        Q_MGR_LINK_LIST_PARITY_FAIL_RECORD_DSQ_LINK_LIST_ECC_FAIL_ADDR = 0,
        Q_MGR_LINK_LIST_PARITY_FAIL_RECORD_DSQ_LINK_STATE_PARITY_FAIL_ADDR = 1,

        Q_MGR_SCH_INTERRUPT_MASK_RESET_FATAL                         = 0,
        Q_MGR_SCH_INTERRUPT_MASK_SET_FATAL                           = 1,
        Q_MGR_SCH_INTERRUPT_VALUE_RESET_FATAL                        = 2,
        Q_MGR_SCH_INTERRUPT_VALUE_SET_FATAL                          = 3,

        Q_MGR_SCH_INIT_Q_MGR_SCH_INIT                                = 0,

        Q_MGR_SCH_INIT_DONE_Q_MGR_SCH_INIT                           = 0,

        QMGRSCH_Q_MGR_QUEUE_ID_MAX_NUM_QUE_ID_MAX_NUM                = 0,

        Q_MGR_SCH_PARITY_ENABLE_PARITY_ENABLE                        = 0,

        Q_MGR_QUE_DEQ_STATS_BASE_Q_MGR_QUE_DEQ_STATS_BASE            = 0,
        Q_MGR_QUE_DEQ_STATS_BASE_STATS_EN                            = 1,

        Q_MGR_SCH_SP_PATCH_EN_SCH_SP_PATCH_EN                        = 0,

        Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_GBL_EN                         = 0,
        Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_HI_BW_MIN_PTR                  = 1,
        Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_HI_BW_WEIGHT                   = 2,
        Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_LO_BW_MAX_PTR                  = 3,
        Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_LO_BW_WEIGHT                   = 4,
        Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_MAX_PHY_PTR                    = 5,
        Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_MAX_PTR                        = 6,
        Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_MIN_PTR                        = 7,
        Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_UPD_EN                         = 8,
        Q_MGR_QUEUE_SHAPE_CTL_QUE_SHP_UPD_MAX_CNT                    = 9,

        Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_GBL_EN                         = 0,
        Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_HI_BW_MIN_PTR                  = 1,
        Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_HI_BW_WEIGHT                   = 2,
        Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_LO_BW_MAX_PTR                  = 3,
        Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_LO_BW_WEIGHT                   = 4,
        Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_MAX_PHY_PTR                    = 5,
        Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_MAX_PTR                        = 6,
        Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_MIN_PTR                        = 7,
        Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_UPD_EN                         = 8,
        Q_MGR_GROUP_SHAPE_CTL_GRP_SHP_UPD_MAX_CNT                    = 9,

        Q_MGR_SCH_DEBUG_STATS_INPUTQ_READ_DONE_CNT                   = 0,
        Q_MGR_SCH_DEBUG_STATS_INPUT_ENQ_VALID_CNT                    = 1,
        Q_MGR_SCH_DEBUG_STATS_INPUT_LINK_LIST_QUEUE_CNT              = 2,
        Q_MGR_SCH_DEBUG_STATS_INPUT_LINK_LIST_VALID_CNT              = 3,
        Q_MGR_SCH_DEBUG_STATS_OUTPUTQ_READ_VALID_CNT                 = 4,
        Q_MGR_SCH_DEBUG_STATS_OUTPUT_GET_LL_VALID_CNT                = 5,
        Q_MGR_SCH_DEBUG_STATS_OUTPUT_REL_LIST_VALID_CNT              = 6,
        Q_MGR_SCH_DEBUG_STATS_OUTPUT_SCH2_ENQ_VALID_CNT              = 7,
        Q_MGR_SCH_DEBUG_STATS_OUTPUT_SCH2_SUB_CH_VALID_CNT           = 8,

        Q_MGR_SCH_PARITY_FAIL_RECORD_DS_CHANNEL_LINK_STATE_PARITY_FAIL_ADDR = 0,
        Q_MGR_SCH_PARITY_FAIL_RECORD_DS_GROUP_CACHE_PARITY_FAIL_ADDR = 1,
        Q_MGR_SCH_PARITY_FAIL_RECORD_DS_GROUP_CONTEXT_PARITY_FAIL_ADDR = 2,
        Q_MGR_SCH_PARITY_FAIL_RECORD_DS_GROUP_SHAPE_PARITY_FAIL_ADDR = 3,
        Q_MGR_SCH_PARITY_FAIL_RECORD_DS_IN_PROFILE_NEXT_QUEUE_PTR_PARITY_FAIL_ADDR = 4,
        Q_MGR_SCH_PARITY_FAIL_RECORD_DS_OUT_PROFILE_NEXT_QUEUE_PTR_PARITY_FAIL_ADDR = 5,
        Q_MGR_SCH_PARITY_FAIL_RECORD_DS_QUEUE_DRR_DEFICIT_PARITY_FAIL_ADDR = 6,
        Q_MGR_SCH_PARITY_FAIL_RECORD_DS_QUEUE_MAP_PARITY_FAIL_ADDR   = 7,
        Q_MGR_SCH_PARITY_FAIL_RECORD_DS_QUEUE_SHAPE_PARITY_FAIL_ADDR = 8,
        Q_MGR_SCH_PARITY_FAIL_RECORD_DS_QUEUE_SHAPE_STATE_PARITY_FAIL_ADDR = 9,
        Q_MGR_SCH_PARITY_FAIL_RECORD_DS_QUEUE_STATE_PARITY_FAIL_ADDR = 10,

        Q_MGR_SUB_CH_INTERRUPT_MASK_RESET_FATAL                      = 0,
        Q_MGR_SUB_CH_INTERRUPT_MASK_SET_FATAL                        = 1,
        Q_MGR_SUB_CH_INTERRUPT_VALUE_RESET_FATAL                     = 2,
        Q_MGR_SUB_CH_INTERRUPT_VALUE_SET_FATAL                       = 3,

        Q_MGR_SUB_CH_INIT_Q_MGR_SUB_CH_INIT                          = 0,

        Q_MGR_SUB_CH_INIT_DONE_Q_MGR_SUB_CH_INIT                     = 0,

        Q_MGR_SUB_CH_SHAPE_CTL_SHAPE_GBL_EN                          = 0,
        Q_MGR_SUB_CH_SHAPE_CTL_SHAPE_MAX_PHY_PTR                     = 1,
        Q_MGR_SUB_CH_SHAPE_CTL_SHAPE_MAX_PTR                         = 2,
        Q_MGR_SUB_CH_SHAPE_CTL_SHAPE_MIN_PTR                         = 3,
        Q_MGR_SUB_CH_SHAPE_CTL_SHAPE_UPD_EN                          = 4,
        Q_MGR_SUB_CH_SHAPE_CTL_SHAPE_UPD_MAX_CNT                     = 5,

        Q_MGR_NETWORK_DRAIN_EN_CFG_NETWORK_EN_CFG_HI                 = 0,
        Q_MGR_NETWORK_DRAIN_EN_CFG_NETWORK_EN_CFG_LO                 = 1,

        Q_MGR_FABRIC_DRAIN_EN_CFG_FB_CH_EN_CFG                       = 0,

        Q_MGR_MISC_DRAIN_EN_CFG_CPU_EN_CFG                           = 0,
        Q_MGR_MISC_DRAIN_EN_CFG_E_LOOP_EN_CFG                        = 1,
        Q_MGR_MISC_DRAIN_EN_CFG_I_LOOP_EN_CFG                        = 2,
        Q_MGR_MISC_DRAIN_EN_CFG_OAM_EN_CFG                           = 3,

        Q_MGR_QDR_ARB_CREDIT_QDR_ARB_CREDIT                          = 0,

        Q_MGR_TRACK_FIFO_CREDIT_TRACK_FIFO_CREDIT                    = 0,

        Q_MGR_SUB_CH_PARITY_ENABLE_PARITY_ENABLE                     = 0,

        Q_MGR_INTERFACE_WRR_WEIGHT_CFG_E_LOOP_WT_CFG                 = 0,
        Q_MGR_INTERFACE_WRR_WEIGHT_CFG_FABRIC_WT_CFG                 = 1,
        Q_MGR_INTERFACE_WRR_WEIGHT_CFG_MISC_WT_CFG                   = 2,
        Q_MGR_INTERFACE_WRR_WEIGHT_CFG_NETWORK_WT_CFG                = 3,

        Q_MGR_MISC_INTERFACE_WRR_WEIGHT_CFG_CPU_WT_CFG               = 0,
        Q_MGR_MISC_INTERFACE_WRR_WEIGHT_CFG_I_LOOP_WT_CFG            = 1,
        Q_MGR_MISC_INTERFACE_WRR_WEIGHT_CFG_OAM_WT_CFG               = 2,

        Q_MGRI_LOOP_OUT_PROFILE_WRR_WEIGHT_CFG_I_LOOP_PRI0_OUTP_WT_CFG = 0,
        Q_MGRI_LOOP_OUT_PROFILE_WRR_WEIGHT_CFG_I_LOOP_PRI1_OUTP_WT_CFG = 1,
        Q_MGRI_LOOP_OUT_PROFILE_WRR_WEIGHT_CFG_I_LOOP_PRI2_OUTP_WT_CFG = 2,
        Q_MGRI_LOOP_OUT_PROFILE_WRR_WEIGHT_CFG_I_LOOP_PRI3_OUTP_WT_CFG = 3,

        Q_MGR_CPU_OUT_PROFILE_WRR_WEIGHT_CFG_CPU_PRI0_OUTP_WT_CFG    = 0,
        Q_MGR_CPU_OUT_PROFILE_WRR_WEIGHT_CFG_CPU_PRI1_OUTP_WT_CFG    = 1,
        Q_MGR_CPU_OUT_PROFILE_WRR_WEIGHT_CFG_CPU_PRI2_OUTP_WT_CFG    = 2,
        Q_MGR_CPU_OUT_PROFILE_WRR_WEIGHT_CFG_CPU_PRI3_OUTP_WT_CFG    = 3,

        Q_MGR_OAM_OUT_PROFILE_WRR_WEIGHT_CFG_OAM_PRI0_OUTP_WT_CFG    = 0,
        Q_MGR_OAM_OUT_PROFILE_WRR_WEIGHT_CFG_OAM_PRI1_OUTP_WT_CFG    = 1,
        Q_MGR_OAM_OUT_PROFILE_WRR_WEIGHT_CFG_OAM_PRI2_OUTP_WT_CFG    = 2,
        Q_MGR_OAM_OUT_PROFILE_WRR_WEIGHT_CFG_OAM_PRI3_OUTP_WT_CFG    = 3,

        Q_MGRE_LOOP_OUTP_WRR_WEIGHT_CFG_E_LOOP_PRI0_OUTP_WT_CFG      = 0,
        Q_MGRE_LOOP_OUTP_WRR_WEIGHT_CFG_E_LOOP_PRI1_OUTP_WT_CFG      = 1,
        Q_MGRE_LOOP_OUTP_WRR_WEIGHT_CFG_E_LOOP_PRI2_OUTP_WT_CFG      = 2,
        Q_MGRE_LOOP_OUTP_WRR_WEIGHT_CFG_E_LOOP_PRI3_OUTP_WT_CFG      = 3,

        Q_MGR_SUB_CH_BW_MON_CH_ID_MON                                = 0,
        Q_MGR_SUB_CH_BW_MON_MIN_CH_CREDIT                            = 1,

        Q_MGR_CH_SHAPE_STATE_SHP_STATE31TO0                          = 0,
        Q_MGR_CH_SHAPE_STATE_SHP_STATE63TO32                         = 1,
        Q_MGR_CH_SHAPE_STATE_SHP_STATE95TO64                         = 2,

        Q_MGR_SUB_CH_DEBUG_STATS_INPUTQ_MGR_SCH_VALID_CNT            = 0,
        Q_MGR_SUB_CH_DEBUG_STATS_INPUT_BUF_RETRV_DONE_CNT            = 1,
        Q_MGR_SUB_CH_DEBUG_STATS_INPUT_QDR_ARB_CREDIT_INC_CNT        = 2,
        Q_MGR_SUB_CH_DEBUG_STATS_INPUT_TABLE_QDR_DATA_VALID_CNT      = 3,
        Q_MGR_SUB_CH_DEBUG_STATS_INPUT_TRACK_MSG_CNT                 = 4,
        Q_MGR_SUB_CH_DEBUG_STATS_OUTPUTQ_MGR_DEQ_VALID_CNT           = 5,
        Q_MGR_SUB_CH_DEBUG_STATS_OUTPUT_BUF_RETRV_BUF_CNT            = 6,
        Q_MGR_SUB_CH_DEBUG_STATS_OUTPUT_SUB_CH_VALID_CNT             = 7,

        Q_MGR_TABLE_QUE_ENTRY_INTERRUPT_MASK_RESET                   = 0,
        Q_MGR_TABLE_QUE_ENTRY_INTERRUPT_MASK_SET                     = 1,
        Q_MGR_TABLE_QUE_ENTRY_INTERRUPT_VALUE_RESET                  = 2,
        Q_MGR_TABLE_QUE_ENTRY_INTERRUPT_VALUE_SET                    = 3,

        Q_MGR_TABLE_ECC_CTRL_CFG_ECC_CHECK_EN                        = 0,
        Q_MGR_TABLE_ECC_CTRL_CFG_ECC_CORRECT_EN                      = 1,
        Q_MGR_TABLE_ECC_CTRL_CFG_REPORT_SINGLE_BIT_ERROR             = 2,

        Q_MGR_TABLE_PARITY_CTRL_PARITY_ENABLE                        = 0,

        QUE_ENTRY_READ_FAIL_RECORD_QUE_ENTRY_READ_FAIL               = 0,
        QUE_ENTRY_READ_FAIL_RECORD_QUE_ENTRY_READ_FAIL_ADDR          = 1,

        Q_MGR_TABLE_QUE_ENTRY_DEBUG_STATS_QUE_ENTRY_READ_CNT         = 0,
        Q_MGR_TABLE_QUE_ENTRY_DEBUG_STATS_QUE_ENTRY_READ_ERR_CNT     = 1,
        Q_MGR_TABLE_QUE_ENTRY_DEBUG_STATS_QUE_ENTRY_WRITE_CNT        = 2,

        Q_MGR_TABLE_ECC_ERROR_STATS_CFG_ECC_MULTIPLE_BIT_COUNT       = 0,
        Q_MGR_TABLE_ECC_ERROR_STATS_CFG_ECC_SINGLE_BIT_COUNT         = 1,

        QUADMACAPP0_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0         = 0,
        QUADMACAPP0_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0           = 1,
        QUADMACAPP0_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0        = 2,
        QUADMACAPP0_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0          = 3,

        QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1     = 0,

        QUADMACAPP0_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2     = 0,

        QUADMACAPP0_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES = 0,

        QUADMACAPP0_QUAD_MAC_APP_INIT_QUAD_MAC_INIT                  = 0,

        QUADMACAPP0_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT             = 0,

        QUADMACAPP0_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ     = 0,
        QUADMACAPP0_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD         = 1,
        QUADMACAPP0_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE     = 2,

        QUADMACAPP0_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE         = 0,

        QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM          = 0,
        QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE = 1,
        QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM = 0,
        QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM = 0,
        QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP0_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP0_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT           = 0,

        QUADMACAPP0_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS     = 0,
        QUADMACAPP0_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE    = 1,

        QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT   = 0,

        QUADMACAPP0_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV             = 0,

        QUADMACAPP0_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP                 = 0,

        QUADMACAPP0_QUAD_MAC_APP_TP_ID_TP_ID                         = 0,

        QUADMACAPP0_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK = 0,

        QUADMACAPP0_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR           = 0,

        QUADMACAPP0_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD = 0,
        QUADMACAPP0_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN           = 1,

        QUADMACAPP0_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT = 0,
        QUADMACAPP0_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT = 1,
        QUADMACAPP0_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT = 2,
        QUADMACAPP0_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT = 3,

        QUADMACAPP0_QUAD_MAC_APP_VLAN_CTRL_COS_CFI                   = 0,
        QUADMACAPP0_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY          = 1,

        QUADMACAPP0_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE = 0,

        QUADMACAPP0_QUAD_MAC_APP_STAT_SEL_STAT_SEL                   = 0,

        QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT = 0,
        QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT        = 1,
        QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT  = 2,
        QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT        = 3,
        QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT = 4,
        QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT       = 5,
        QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT = 6,
        QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT       = 7,
        QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT = 8,
        QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT        = 9,
        QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT  = 10,
        QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT        = 11,
        QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT       = 12,
        QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT = 13,
        QUADMACAPP0_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT       = 14,

        QUADMACAPP10_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0        = 0,
        QUADMACAPP10_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0          = 1,
        QUADMACAPP10_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0       = 2,
        QUADMACAPP10_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0         = 3,

        QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1    = 0,

        QUADMACAPP10_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2    = 0,

        QUADMACAPP10_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES = 0,

        QUADMACAPP10_QUAD_MAC_APP_INIT_QUAD_MAC_INIT                 = 0,

        QUADMACAPP10_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT            = 0,

        QUADMACAPP10_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ    = 0,
        QUADMACAPP10_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD        = 1,
        QUADMACAPP10_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE    = 2,

        QUADMACAPP10_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE        = 0,

        QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM         = 0,
        QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE = 1,
        QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM = 0,
        QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM = 0,
        QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP10_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP10_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT          = 0,

        QUADMACAPP10_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS    = 0,
        QUADMACAPP10_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE   = 1,

        QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT  = 0,

        QUADMACAPP10_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV            = 0,

        QUADMACAPP10_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP                = 0,

        QUADMACAPP10_QUAD_MAC_APP_TP_ID_TP_ID                        = 0,

        QUADMACAPP10_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK = 0,

        QUADMACAPP10_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR          = 0,

        QUADMACAPP10_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD = 0,
        QUADMACAPP10_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN          = 1,

        QUADMACAPP10_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT = 0,
        QUADMACAPP10_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT = 1,
        QUADMACAPP10_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT = 2,
        QUADMACAPP10_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT = 3,

        QUADMACAPP10_QUAD_MAC_APP_VLAN_CTRL_COS_CFI                  = 0,
        QUADMACAPP10_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY         = 1,

        QUADMACAPP10_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE = 0,

        QUADMACAPP10_QUAD_MAC_APP_STAT_SEL_STAT_SEL                  = 0,

        QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT = 0,
        QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT       = 1,
        QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT = 2,
        QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT       = 3,
        QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT = 4,
        QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT      = 5,
        QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT = 6,
        QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT      = 7,
        QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT = 8,
        QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT       = 9,
        QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT = 10,
        QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT       = 11,
        QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT      = 12,
        QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT = 13,
        QUADMACAPP10_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT      = 14,

        QUADMACAPP11_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0        = 0,
        QUADMACAPP11_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0          = 1,
        QUADMACAPP11_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0       = 2,
        QUADMACAPP11_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0         = 3,

        QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1    = 0,

        QUADMACAPP11_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2    = 0,

        QUADMACAPP11_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES = 0,

        QUADMACAPP11_QUAD_MAC_APP_INIT_QUAD_MAC_INIT                 = 0,

        QUADMACAPP11_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT            = 0,

        QUADMACAPP11_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ    = 0,
        QUADMACAPP11_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD        = 1,
        QUADMACAPP11_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE    = 2,

        QUADMACAPP11_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE        = 0,

        QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM         = 0,
        QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE = 1,
        QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM = 0,
        QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM = 0,
        QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP11_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP11_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT          = 0,

        QUADMACAPP11_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS    = 0,
        QUADMACAPP11_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE   = 1,

        QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT  = 0,

        QUADMACAPP11_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV            = 0,

        QUADMACAPP11_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP                = 0,

        QUADMACAPP11_QUAD_MAC_APP_TP_ID_TP_ID                        = 0,

        QUADMACAPP11_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK = 0,

        QUADMACAPP11_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR          = 0,

        QUADMACAPP11_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD = 0,
        QUADMACAPP11_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN          = 1,

        QUADMACAPP11_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT = 0,
        QUADMACAPP11_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT = 1,
        QUADMACAPP11_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT = 2,
        QUADMACAPP11_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT = 3,

        QUADMACAPP11_QUAD_MAC_APP_VLAN_CTRL_COS_CFI                  = 0,
        QUADMACAPP11_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY         = 1,

        QUADMACAPP11_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE = 0,

        QUADMACAPP11_QUAD_MAC_APP_STAT_SEL_STAT_SEL                  = 0,

        QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT = 0,
        QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT       = 1,
        QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT = 2,
        QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT       = 3,
        QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT = 4,
        QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT      = 5,
        QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT = 6,
        QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT      = 7,
        QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT = 8,
        QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT       = 9,
        QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT = 10,
        QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT       = 11,
        QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT      = 12,
        QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT = 13,
        QUADMACAPP11_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT      = 14,

        QUADMACAPP1_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0         = 0,
        QUADMACAPP1_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0           = 1,
        QUADMACAPP1_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0        = 2,
        QUADMACAPP1_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0          = 3,

        QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1     = 0,

        QUADMACAPP1_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2     = 0,

        QUADMACAPP1_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES = 0,

        QUADMACAPP1_QUAD_MAC_APP_INIT_QUAD_MAC_INIT                  = 0,

        QUADMACAPP1_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT             = 0,

        QUADMACAPP1_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ     = 0,
        QUADMACAPP1_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD         = 1,
        QUADMACAPP1_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE     = 2,

        QUADMACAPP1_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE         = 0,

        QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM          = 0,
        QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE = 1,
        QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM = 0,
        QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM = 0,
        QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP1_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP1_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT           = 0,

        QUADMACAPP1_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS     = 0,
        QUADMACAPP1_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE    = 1,

        QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT   = 0,

        QUADMACAPP1_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV             = 0,

        QUADMACAPP1_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP                 = 0,

        QUADMACAPP1_QUAD_MAC_APP_TP_ID_TP_ID                         = 0,

        QUADMACAPP1_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK = 0,

        QUADMACAPP1_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR           = 0,

        QUADMACAPP1_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD = 0,
        QUADMACAPP1_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN           = 1,

        QUADMACAPP1_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT = 0,
        QUADMACAPP1_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT = 1,
        QUADMACAPP1_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT = 2,
        QUADMACAPP1_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT = 3,

        QUADMACAPP1_QUAD_MAC_APP_VLAN_CTRL_COS_CFI                   = 0,
        QUADMACAPP1_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY          = 1,

        QUADMACAPP1_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE = 0,

        QUADMACAPP1_QUAD_MAC_APP_STAT_SEL_STAT_SEL                   = 0,

        QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT = 0,
        QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT        = 1,
        QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT  = 2,
        QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT        = 3,
        QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT = 4,
        QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT       = 5,
        QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT = 6,
        QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT       = 7,
        QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT = 8,
        QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT        = 9,
        QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT  = 10,
        QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT        = 11,
        QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT       = 12,
        QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT = 13,
        QUADMACAPP1_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT       = 14,

        QUADMACAPP2_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0         = 0,
        QUADMACAPP2_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0           = 1,
        QUADMACAPP2_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0        = 2,
        QUADMACAPP2_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0          = 3,

        QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1     = 0,

        QUADMACAPP2_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2     = 0,

        QUADMACAPP2_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES = 0,

        QUADMACAPP2_QUAD_MAC_APP_INIT_QUAD_MAC_INIT                  = 0,

        QUADMACAPP2_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT             = 0,

        QUADMACAPP2_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ     = 0,
        QUADMACAPP2_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD         = 1,
        QUADMACAPP2_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE     = 2,

        QUADMACAPP2_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE         = 0,

        QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM          = 0,
        QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE = 1,
        QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM = 0,
        QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM = 0,
        QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP2_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP2_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT           = 0,

        QUADMACAPP2_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS     = 0,
        QUADMACAPP2_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE    = 1,

        QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT   = 0,

        QUADMACAPP2_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV             = 0,

        QUADMACAPP2_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP                 = 0,

        QUADMACAPP2_QUAD_MAC_APP_TP_ID_TP_ID                         = 0,

        QUADMACAPP2_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK = 0,

        QUADMACAPP2_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR           = 0,

        QUADMACAPP2_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD = 0,
        QUADMACAPP2_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN           = 1,

        QUADMACAPP2_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT = 0,
        QUADMACAPP2_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT = 1,
        QUADMACAPP2_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT = 2,
        QUADMACAPP2_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT = 3,

        QUADMACAPP2_QUAD_MAC_APP_VLAN_CTRL_COS_CFI                   = 0,
        QUADMACAPP2_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY          = 1,

        QUADMACAPP2_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE = 0,

        QUADMACAPP2_QUAD_MAC_APP_STAT_SEL_STAT_SEL                   = 0,

        QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT = 0,
        QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT        = 1,
        QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT  = 2,
        QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT        = 3,
        QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT = 4,
        QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT       = 5,
        QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT = 6,
        QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT       = 7,
        QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT = 8,
        QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT        = 9,
        QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT  = 10,
        QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT        = 11,
        QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT       = 12,
        QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT = 13,
        QUADMACAPP2_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT       = 14,

        QUADMACAPP3_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0         = 0,
        QUADMACAPP3_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0           = 1,
        QUADMACAPP3_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0        = 2,
        QUADMACAPP3_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0          = 3,

        QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1     = 0,

        QUADMACAPP3_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2     = 0,

        QUADMACAPP3_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES = 0,

        QUADMACAPP3_QUAD_MAC_APP_INIT_QUAD_MAC_INIT                  = 0,

        QUADMACAPP3_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT             = 0,

        QUADMACAPP3_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ     = 0,
        QUADMACAPP3_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD         = 1,
        QUADMACAPP3_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE     = 2,

        QUADMACAPP3_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE         = 0,

        QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM          = 0,
        QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE = 1,
        QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM = 0,
        QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM = 0,
        QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP3_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP3_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT           = 0,

        QUADMACAPP3_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS     = 0,
        QUADMACAPP3_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE    = 1,

        QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT   = 0,

        QUADMACAPP3_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV             = 0,

        QUADMACAPP3_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP                 = 0,

        QUADMACAPP3_QUAD_MAC_APP_TP_ID_TP_ID                         = 0,

        QUADMACAPP3_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK = 0,

        QUADMACAPP3_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR           = 0,

        QUADMACAPP3_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD = 0,
        QUADMACAPP3_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN           = 1,

        QUADMACAPP3_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT = 0,
        QUADMACAPP3_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT = 1,
        QUADMACAPP3_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT = 2,
        QUADMACAPP3_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT = 3,

        QUADMACAPP3_QUAD_MAC_APP_VLAN_CTRL_COS_CFI                   = 0,
        QUADMACAPP3_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY          = 1,

        QUADMACAPP3_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE = 0,

        QUADMACAPP3_QUAD_MAC_APP_STAT_SEL_STAT_SEL                   = 0,

        QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT = 0,
        QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT        = 1,
        QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT  = 2,
        QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT        = 3,
        QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT = 4,
        QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT       = 5,
        QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT = 6,
        QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT       = 7,
        QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT = 8,
        QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT        = 9,
        QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT  = 10,
        QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT        = 11,
        QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT       = 12,
        QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT = 13,
        QUADMACAPP3_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT       = 14,

        QUADMACAPP4_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0         = 0,
        QUADMACAPP4_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0           = 1,
        QUADMACAPP4_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0        = 2,
        QUADMACAPP4_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0          = 3,

        QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1     = 0,

        QUADMACAPP4_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2     = 0,

        QUADMACAPP4_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES = 0,

        QUADMACAPP4_QUAD_MAC_APP_INIT_QUAD_MAC_INIT                  = 0,

        QUADMACAPP4_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT             = 0,

        QUADMACAPP4_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ     = 0,
        QUADMACAPP4_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD         = 1,
        QUADMACAPP4_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE     = 2,

        QUADMACAPP4_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE         = 0,

        QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM          = 0,
        QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE = 1,
        QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM = 0,
        QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM = 0,
        QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP4_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP4_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT           = 0,

        QUADMACAPP4_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS     = 0,
        QUADMACAPP4_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE    = 1,

        QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT   = 0,

        QUADMACAPP4_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV             = 0,

        QUADMACAPP4_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP                 = 0,

        QUADMACAPP4_QUAD_MAC_APP_TP_ID_TP_ID                         = 0,

        QUADMACAPP4_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK = 0,

        QUADMACAPP4_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR           = 0,

        QUADMACAPP4_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD = 0,
        QUADMACAPP4_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN           = 1,

        QUADMACAPP4_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT = 0,
        QUADMACAPP4_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT = 1,
        QUADMACAPP4_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT = 2,
        QUADMACAPP4_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT = 3,

        QUADMACAPP4_QUAD_MAC_APP_VLAN_CTRL_COS_CFI                   = 0,
        QUADMACAPP4_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY          = 1,

        QUADMACAPP4_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE = 0,

        QUADMACAPP4_QUAD_MAC_APP_STAT_SEL_STAT_SEL                   = 0,

        QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT = 0,
        QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT        = 1,
        QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT  = 2,
        QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT        = 3,
        QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT = 4,
        QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT       = 5,
        QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT = 6,
        QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT       = 7,
        QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT = 8,
        QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT        = 9,
        QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT  = 10,
        QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT        = 11,
        QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT       = 12,
        QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT = 13,
        QUADMACAPP4_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT       = 14,

        QUADMACAPP5_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0         = 0,
        QUADMACAPP5_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0           = 1,
        QUADMACAPP5_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0        = 2,
        QUADMACAPP5_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0          = 3,

        QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1     = 0,

        QUADMACAPP5_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2     = 0,

        QUADMACAPP5_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES = 0,

        QUADMACAPP5_QUAD_MAC_APP_INIT_QUAD_MAC_INIT                  = 0,

        QUADMACAPP5_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT             = 0,

        QUADMACAPP5_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ     = 0,
        QUADMACAPP5_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD         = 1,
        QUADMACAPP5_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE     = 2,

        QUADMACAPP5_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE         = 0,

        QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM          = 0,
        QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE = 1,
        QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM = 0,
        QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM = 0,
        QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP5_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP5_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT           = 0,

        QUADMACAPP5_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS     = 0,
        QUADMACAPP5_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE    = 1,

        QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT   = 0,

        QUADMACAPP5_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV             = 0,

        QUADMACAPP5_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP                 = 0,

        QUADMACAPP5_QUAD_MAC_APP_TP_ID_TP_ID                         = 0,

        QUADMACAPP5_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK = 0,

        QUADMACAPP5_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR           = 0,

        QUADMACAPP5_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD = 0,
        QUADMACAPP5_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN           = 1,

        QUADMACAPP5_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT = 0,
        QUADMACAPP5_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT = 1,
        QUADMACAPP5_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT = 2,
        QUADMACAPP5_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT = 3,

        QUADMACAPP5_QUAD_MAC_APP_VLAN_CTRL_COS_CFI                   = 0,
        QUADMACAPP5_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY          = 1,

        QUADMACAPP5_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE = 0,

        QUADMACAPP5_QUAD_MAC_APP_STAT_SEL_STAT_SEL                   = 0,

        QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT = 0,
        QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT        = 1,
        QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT  = 2,
        QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT        = 3,
        QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT = 4,
        QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT       = 5,
        QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT = 6,
        QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT       = 7,
        QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT = 8,
        QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT        = 9,
        QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT  = 10,
        QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT        = 11,
        QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT       = 12,
        QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT = 13,
        QUADMACAPP5_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT       = 14,

        QUADMACAPP6_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0         = 0,
        QUADMACAPP6_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0           = 1,
        QUADMACAPP6_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0        = 2,
        QUADMACAPP6_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0          = 3,

        QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1     = 0,

        QUADMACAPP6_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2     = 0,

        QUADMACAPP6_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES = 0,

        QUADMACAPP6_QUAD_MAC_APP_INIT_QUAD_MAC_INIT                  = 0,

        QUADMACAPP6_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT             = 0,

        QUADMACAPP6_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ     = 0,
        QUADMACAPP6_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD         = 1,
        QUADMACAPP6_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE     = 2,

        QUADMACAPP6_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE         = 0,

        QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM          = 0,
        QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE = 1,
        QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM = 0,
        QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM = 0,
        QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP6_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP6_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT           = 0,

        QUADMACAPP6_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS     = 0,
        QUADMACAPP6_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE    = 1,

        QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT   = 0,

        QUADMACAPP6_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV             = 0,

        QUADMACAPP6_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP                 = 0,

        QUADMACAPP6_QUAD_MAC_APP_TP_ID_TP_ID                         = 0,

        QUADMACAPP6_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK = 0,

        QUADMACAPP6_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR           = 0,

        QUADMACAPP6_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD = 0,
        QUADMACAPP6_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN           = 1,

        QUADMACAPP6_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT = 0,
        QUADMACAPP6_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT = 1,
        QUADMACAPP6_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT = 2,
        QUADMACAPP6_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT = 3,

        QUADMACAPP6_QUAD_MAC_APP_VLAN_CTRL_COS_CFI                   = 0,
        QUADMACAPP6_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY          = 1,

        QUADMACAPP6_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE = 0,

        QUADMACAPP6_QUAD_MAC_APP_STAT_SEL_STAT_SEL                   = 0,

        QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT = 0,
        QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT        = 1,
        QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT  = 2,
        QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT        = 3,
        QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT = 4,
        QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT       = 5,
        QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT = 6,
        QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT       = 7,
        QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT = 8,
        QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT        = 9,
        QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT  = 10,
        QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT        = 11,
        QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT       = 12,
        QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT = 13,
        QUADMACAPP6_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT       = 14,

        QUADMACAPP7_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0         = 0,
        QUADMACAPP7_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0           = 1,
        QUADMACAPP7_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0        = 2,
        QUADMACAPP7_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0          = 3,

        QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1     = 0,

        QUADMACAPP7_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2     = 0,

        QUADMACAPP7_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES = 0,

        QUADMACAPP7_QUAD_MAC_APP_INIT_QUAD_MAC_INIT                  = 0,

        QUADMACAPP7_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT             = 0,

        QUADMACAPP7_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ     = 0,
        QUADMACAPP7_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD         = 1,
        QUADMACAPP7_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE     = 2,

        QUADMACAPP7_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE         = 0,

        QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM          = 0,
        QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE = 1,
        QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM = 0,
        QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM = 0,
        QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP7_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP7_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT           = 0,

        QUADMACAPP7_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS     = 0,
        QUADMACAPP7_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE    = 1,

        QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT   = 0,

        QUADMACAPP7_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV             = 0,

        QUADMACAPP7_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP                 = 0,

        QUADMACAPP7_QUAD_MAC_APP_TP_ID_TP_ID                         = 0,

        QUADMACAPP7_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK = 0,

        QUADMACAPP7_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR           = 0,

        QUADMACAPP7_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD = 0,
        QUADMACAPP7_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN           = 1,

        QUADMACAPP7_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT = 0,
        QUADMACAPP7_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT = 1,
        QUADMACAPP7_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT = 2,
        QUADMACAPP7_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT = 3,

        QUADMACAPP7_QUAD_MAC_APP_VLAN_CTRL_COS_CFI                   = 0,
        QUADMACAPP7_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY          = 1,

        QUADMACAPP7_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE = 0,

        QUADMACAPP7_QUAD_MAC_APP_STAT_SEL_STAT_SEL                   = 0,

        QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT = 0,
        QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT        = 1,
        QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT  = 2,
        QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT        = 3,
        QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT = 4,
        QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT       = 5,
        QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT = 6,
        QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT       = 7,
        QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT = 8,
        QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT        = 9,
        QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT  = 10,
        QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT        = 11,
        QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT       = 12,
        QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT = 13,
        QUADMACAPP7_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT       = 14,

        QUADMACAPP8_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0         = 0,
        QUADMACAPP8_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0           = 1,
        QUADMACAPP8_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0        = 2,
        QUADMACAPP8_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0          = 3,

        QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1     = 0,

        QUADMACAPP8_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2     = 0,

        QUADMACAPP8_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES = 0,

        QUADMACAPP8_QUAD_MAC_APP_INIT_QUAD_MAC_INIT                  = 0,

        QUADMACAPP8_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT             = 0,

        QUADMACAPP8_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ     = 0,
        QUADMACAPP8_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD         = 1,
        QUADMACAPP8_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE     = 2,

        QUADMACAPP8_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE         = 0,

        QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM          = 0,
        QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE = 1,
        QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM = 0,
        QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM = 0,
        QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP8_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP8_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT           = 0,

        QUADMACAPP8_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS     = 0,
        QUADMACAPP8_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE    = 1,

        QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT   = 0,

        QUADMACAPP8_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV             = 0,

        QUADMACAPP8_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP                 = 0,

        QUADMACAPP8_QUAD_MAC_APP_TP_ID_TP_ID                         = 0,

        QUADMACAPP8_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK = 0,

        QUADMACAPP8_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR           = 0,

        QUADMACAPP8_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD = 0,
        QUADMACAPP8_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN           = 1,

        QUADMACAPP8_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT = 0,
        QUADMACAPP8_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT = 1,
        QUADMACAPP8_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT = 2,
        QUADMACAPP8_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT = 3,

        QUADMACAPP8_QUAD_MAC_APP_VLAN_CTRL_COS_CFI                   = 0,
        QUADMACAPP8_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY          = 1,

        QUADMACAPP8_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE = 0,

        QUADMACAPP8_QUAD_MAC_APP_STAT_SEL_STAT_SEL                   = 0,

        QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT = 0,
        QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT        = 1,
        QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT  = 2,
        QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT        = 3,
        QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT = 4,
        QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT       = 5,
        QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT = 6,
        QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT       = 7,
        QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT = 8,
        QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT        = 9,
        QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT  = 10,
        QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT        = 11,
        QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT       = 12,
        QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT = 13,
        QUADMACAPP8_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT       = 14,

        QUADMACAPP9_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_RESET0         = 0,
        QUADMACAPP9_QUAD_MAC_APP_INTERRUPT_FATAL_MASK_SET0           = 1,
        QUADMACAPP9_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_RESET0        = 2,
        QUADMACAPP9_QUAD_MAC_APP_INTERRUPT_FATAL_VALUE_SET0          = 3,

        QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU1_PACKET_LEN_MTU1     = 0,

        QUADMACAPP9_QUAD_MAC_APP_PACKET_LEN_MTU2_PACKET_LEN_MTU2     = 0,

        QUADMACAPP9_QUAD_MAC_APP_DOT1Q_DELTA_BYTES_DOT1Q_DELTA_BYTES = 0,

        QUADMACAPP9_QUAD_MAC_APP_INIT_QUAD_MAC_INIT                  = 0,

        QUADMACAPP9_QUAD_MAC_APP_INIT_DONE_QUAD_MAC_INIT             = 0,

        QUADMACAPP9_QUAD_MAC_APP_STATS_UPDATE_CTRL_CLEAR_ON_READ     = 0,
        QUADMACAPP9_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_HOLD         = 1,
        QUADMACAPP9_QUAD_MAC_APP_STATS_UPDATE_CTRL_INCR_SATURATE     = 2,

        QUADMACAPP9_QUAD_MAC_APP_PARITY_ENABLE_PARITY_ENABLE         = 0,

        QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_PORT_NUM          = 0,
        QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_STATUS_OVER_WRITE = 1,
        QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_PORT_NUM = 0,
        QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_OLD_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_PORT_NUM = 0,
        QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_STATUS_OVER_WRITE = 1,
        QUADMACAPP9_QUAD_MAC_APP_STATUS_OVER_WRITE_NEW_SNAP_UPDATE_FIFO_STATUS = 2,

        QUADMACAPP9_QUAD_MAC_APP_MAX_INIT_CNT_MAX_INIT_CNT           = 0,

        QUADMACAPP9_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_FRAME_DIS     = 0,
        QUADMACAPP9_QUAD_MAC_APP_PAUSE_FRAME_CTL_PAUSE_OFF_ENABLE    = 1,

        QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_MASK_OUT_PKT_ERR_MASK_OUT   = 0,

        QUADMACAPP9_QUAD_MAC_APP_PKT_ERR_INV_PKT_ERR_INV             = 0,

        QUADMACAPP9_QUAD_MAC_APP_CRC_STRIP_CRC_STRIP                 = 0,

        QUADMACAPP9_QUAD_MAC_APP_TP_ID_TP_ID                         = 0,

        QUADMACAPP9_QUAD_MAC_APP_BUF_STORE_STALL_MASK_BUF_STORE_STALL_MASK = 0,

        QUADMACAPP9_QUAD_MAC_APP_KEEP_BAY_HDR_KEEP_BAY_HDR           = 0,

        QUADMACAPP9_QUAD_MAC_APP_STALL_RECORD_BUF_STORE_STALL_RECORD = 0,
        QUADMACAPP9_QUAD_MAC_APP_STALL_RECORD_SNAP_SHOT_EN           = 1,

        QUADMACAPP9_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC0_PAUSE_TIMER_OUT = 0,
        QUADMACAPP9_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC1_PAUSE_TIMER_OUT = 1,
        QUADMACAPP9_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC2_PAUSE_TIMER_OUT = 2,
        QUADMACAPP9_QUAD_MAC_APP_PAUSE_TIMER_OUT_GMAC3_PAUSE_TIMER_OUT = 3,

        QUADMACAPP9_QUAD_MAC_APP_VLAN_CTRL_COS_CFI                   = 0,
        QUADMACAPP9_QUAD_MAC_APP_VLAN_CTRL_USE_HDR_PRIORITY          = 1,

        QUADMACAPP9_QUAD_MAC_APP_CUR_TX_STATE_MACHINE_CUR_TX_STATE_MACHINE = 0,

        QUADMACAPP9_QUAD_MAC_APP_STAT_SEL_STAT_SEL                   = 0,

        QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_DATA_ERROR_CNT = 0,
        QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_EOP_CNT        = 1,
        QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_PKT_ERROR_CNT  = 2,
        QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_RX_INPUT_SOP_CNT        = 3,
        QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_DATA_ERROR_CNT = 4,
        QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_EOP_CNT       = 5,
        QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_PKT_ERROR_CNT = 6,
        QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_RX_OUTPUT_SOP_CNT       = 7,
        QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_DATA_ERROR_CNT = 8,
        QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_EOP_CNT        = 9,
        QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_PKT_ERROR_CNT  = 10,
        QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_TX_INPUT_SOP_CNT        = 11,
        QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_EOP_CNT       = 12,
        QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_PKT_ERROR_CNT = 13,
        QUADMACAPP9_QUAD_MAC_APP_DEBUG_STATS_TX_OUTPUT_SOP_CNT       = 14,

        SGMAC0_SGMAC_MDIO_CMD_DATA                                   = 0,
        SGMAC0_SGMAC_MDIO_CMD_DEVAD                                  = 1,
        SGMAC0_SGMAC_MDIO_CMD_OP                                     = 2,
        SGMAC0_SGMAC_MDIO_CMD_PRTAD                                  = 3,
        SGMAC0_SGMAC_MDIO_CMD_ST                                     = 4,

        SGMAC0_SGMAC_CONFIG1_BIT_ORDER_INVERT                        = 0,
        SGMAC0_SGMAC_CONFIG1_BIT_POLARITY_INVERT                     = 1,
        SGMAC0_SGMAC_CONFIG1_CHANNEL_CFG                             = 2,
        SGMAC0_SGMAC_CONFIG1_DIC_CNT_ENABLE                          = 3,
        SGMAC0_SGMAC_CONFIG1_PAUSE_FRAME_ENABLE                      = 4,
        SGMAC0_SGMAC_CONFIG1_PAUSE_QUANTA_CFG                        = 5,
        SGMAC0_SGMAC_CONFIG1_PREAMBLE4_BYTES                         = 6,
        SGMAC0_SGMAC_CONFIG1_RX_ENABLE                               = 7,
        SGMAC0_SGMAC_CONFIG1_SGMAC_LOOPBACK_EN                       = 8,
        SGMAC0_SGMAC_CONFIG1_TX_ENABLE                               = 9,

        SGMAC0_SGMAC_CONFIG2_BUF_FIFO_ALMOST_EMPTY_THRESHOLD         = 0,
        SGMAC0_SGMAC_CONFIG2_BUF_FIFO_ALMOST_FULL_THRESHOLD          = 1,
        SGMAC0_SGMAC_CONFIG2_DELETE_THRESHOLD                        = 2,
        SGMAC0_SGMAC_CONFIG2_INSERT_THRESHOLD                        = 3,

        SGMAC0_SGMAC_CONFIG3_MAC_SA_CFG31_TO0                        = 0,

        SGMAC0_SGMAC_CONFIG4_CRC_ENABLE                              = 0,
        SGMAC0_SGMAC_CONFIG4_CRC_ERROR_MASK                          = 1,
        SGMAC0_SGMAC_CONFIG4_E2E_CRC_BIT_SWIZZLE                     = 2,
        SGMAC0_SGMAC_CONFIG4_E2E_MSG_ERROR_EN                        = 3,
        SGMAC0_SGMAC_CONFIG4_FORCE_REALIGN                           = 4,
        SGMAC0_SGMAC_CONFIG4_FORCE_SIGNAL_DETECT                     = 5,
        SGMAC0_SGMAC_CONFIG4_FORCE_SYNC                              = 6,
        SGMAC0_SGMAC_CONFIG4_FULL_THRESHOLD                          = 7,
        SGMAC0_SGMAC_CONFIG4_IGNORE_LOCAL_FAULT                      = 8,
        SGMAC0_SGMAC_CONFIG4_IGNORE_REMOTE_FAULT                     = 9,
        SGMAC0_SGMAC_CONFIG4_MUX_PORT_ENABLE                         = 10,
        SGMAC0_SGMAC_CONFIG4_PAD_ENABLE                              = 11,
        SGMAC0_SGMAC_CONFIG4_PAUSE_ERROR_MASK_OFF                    = 12,
        SGMAC0_SGMAC_CONFIG4_PAUSE_OFF_ENABLE                        = 13,
        SGMAC0_SGMAC_CONFIG4_SERDES_RX_BYTE_SWAP                     = 14,
        SGMAC0_SGMAC_CONFIG4_SERDES_TX_BYTE_SWAP                     = 15,
        SGMAC0_SGMAC_CONFIG4_SIG_DET_ACTIVE_VALUE                    = 16,
        SGMAC0_SGMAC_CONFIG4_TX_THRESHOLD                            = 17,

        SGMAC0_SGMAC_SOFT_RST_MDIO_SOFT_RST                          = 0,
        SGMAC0_SGMAC_SOFT_RST_PCS_RX_SOFT_RST                        = 1,
        SGMAC0_SGMAC_SOFT_RST_PCS_TX_SOFT_RST                        = 2,
        SGMAC0_SGMAC_SOFT_RST_SERDES_RX0_SOFT_RST                    = 3,
        SGMAC0_SGMAC_SOFT_RST_SERDES_RX1_SOFT_RST                    = 4,
        SGMAC0_SGMAC_SOFT_RST_SERDES_RX2_SOFT_RST                    = 5,
        SGMAC0_SGMAC_SOFT_RST_SERDES_RX3_SOFT_RST                    = 6,

        SGMAC0_SGMAC_DBG1_ALIGN_STATUS                               = 0,
        SGMAC0_SGMAC_DBG1_LINK_FAULT_STATE                           = 1,
        SGMAC0_SGMAC_DBG1_LINK_FAULT_TYPE                            = 2,
        SGMAC0_SGMAC_DBG1_PAUSE_STATE                                = 3,
        SGMAC0_SGMAC_DBG1_PCS_TX_STATE                               = 4,
        SGMAC0_SGMAC_DBG1_PKT_TX_STATE                               = 5,
        SGMAC0_SGMAC_DBG1_PKT_WITH_NO_SOP                            = 6,
        SGMAC0_SGMAC_DBG1_STATS_RAM_PARITY_ERROR_ADDR                = 7,
        SGMAC0_SGMAC_DBG1_SYNC_STATUS                                = 8,
        SGMAC0_SGMAC_DBG1_XGMII_RX_STATE                             = 9,
        SGMAC0_SGMAC_DBG1_XGMII_TX_STATE                             = 10,

        SGMAC0_SGMAC_MDIO_RD_DATA_XGMAC_MDIO_RD_DATA                 = 0,

        SGMAC0_SGMAC_STRETCH_MODE_IFS_STRETCH_COUNT_INIT             = 0,
        SGMAC0_SGMAC_STRETCH_MODE_IFS_STRETCH_MODE                   = 1,
        SGMAC0_SGMAC_STRETCH_MODE_IFS_STRETCH_RATIO                  = 2,
        SGMAC0_SGMAC_STRETCH_MODE_IFS_STRETCH_SIZE_INIT              = 3,

        SGMAC0_SGMAC_STATS_MTU1_PACKET_LEN_MTU1                      = 0,

        SGMAC0_SGMAC_STATS_MTU2_PACKET_LEN_MTU2                      = 0,

        SGMAC0_SGMAC_STATS_CONFIG_CLEAR_ON_READ                      = 0,
        SGMAC0_SGMAC_STATS_CONFIG_INCR_HOLD                          = 1,
        SGMAC0_SGMAC_STATS_CONFIG_INCR_SATURATE                      = 2,

        SGMAC0_SGMAC_STATS_INIT_SGMAC_INIT                           = 0,

        SGMAC0_SGMAC_STATS_INIT_DONE_SGMAC_INIT                      = 0,

        SGMAC0_SGMAC_DESKEW_FIFO_CONFIG_DESKEW_FIFO_DEPTH_CFG        = 0,
        SGMAC0_SGMAC_DESKEW_FIFO_CONFIG_DESKEW_MASK                  = 1,

        SGMAC0_SGMAC_CONFIG5_BUF_STORE_STALL_MASK                    = 0,
        SGMAC0_SGMAC_CONFIG5_KEEP_BAY_HDR                            = 1,
        SGMAC0_SGMAC_CONFIG5_MDIO_IN_DLY                             = 2,
        SGMAC0_SGMAC_CONFIG5_PAUSE_TIMER_CFG                         = 3,

        SGMAC0_SGMAC_CONFIG6_MAC_SA_CFG47_TO32                       = 0,

        SGMAC0_SGMAC_INTERRUPT_STATUS_SET_VALUE_SET                  = 0,

        SGMAC0_SGMAC_INTERRUPT_STATUS_RESET_VALUE_RESET              = 0,

        SGMAC0_SGMAC_INTERRUPT_MASK_SET_MASK_SET                     = 0,

        SGMAC0_SGMAC_INTERRUPT_MASK_RESET_MASK_RESET                 = 0,

        SGMAC0_SGMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                    = 0,
        SGMAC0_SGMAC_PRBS_CFG_PCS_CFG_PRBS_RST                       = 1,
        SGMAC0_SGMAC_PRBS_CFG_PCS_CFG_PRBS_USE_PRBS7                 = 2,
        SGMAC0_SGMAC_PRBS_CFG_PCS_CFG_TEST_PATTERN                   = 3,

        SGMAC0_SGMAC_PRBS_ERR_CNT0_PRBS_ERR_CNT0                     = 0,

        SGMAC0_SGMAC_PRBS_ERR_CNT1_PRBS_ERR_CNT1                     = 0,

        SGMAC0_SGMAC_PRBS_ERR_CNT2_PRBS_ERR_CNT2                     = 0,

        SGMAC0_SGMAC_PRBS_ERR_CNT3_PRBS_ERR_CNT3                     = 0,

        SGMAC0_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT0                     = 0,
        SGMAC0_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT1                     = 1,
        SGMAC0_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT2                     = 2,
        SGMAC0_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT3                     = 3,

        SGMAC0_SGMAC_TP_ID_SGMAC_TP_ID                               = 0,

        SGMAC0_SGMAC_USE_ORGINAL_COS_USE_ORIGINAL_COS                = 0,

        SGMAC0_SGMAC_PRIORITY_MAP_PRIORITY_MAP0                      = 0,
        SGMAC0_SGMAC_PRIORITY_MAP_PRIORITY_MAP1                      = 1,
        SGMAC0_SGMAC_PRIORITY_MAP_PRIORITY_MAP2                      = 2,
        SGMAC0_SGMAC_PRIORITY_MAP_PRIORITY_MAP3                      = 3,
        SGMAC0_SGMAC_PRIORITY_MAP_PRIORITY_MAP4                      = 4,
        SGMAC0_SGMAC_PRIORITY_MAP_PRIORITY_MAP5                      = 5,
        SGMAC0_SGMAC_PRIORITY_MAP_PRIORITY_MAP6                      = 6,
        SGMAC0_SGMAC_PRIORITY_MAP_PRIORITY_MAP7                      = 7,

        SGMAC0_SGMAC_GEN_PKT_AUTO_BURST                              = 0,
        SGMAC0_SGMAC_GEN_PKT_AUTO_BURST_PKT_NUM                      = 1,
        SGMAC0_SGMAC_GEN_PKT_AUTO_PAYLOAD_INC                        = 2,
        SGMAC0_SGMAC_GEN_PKT_AUTO_PKT_GEN                            = 3,
        SGMAC0_SGMAC_GEN_PKT_AUTO_PKT_LEN                            = 4,
        SGMAC0_SGMAC_GEN_PKT_AUTO_RANDOM_LEN                         = 5,

        SGMAC0_SGMAC_PAYLOAD_MAC_DA_CFG15_0                          = 0,
        SGMAC0_SGMAC_PAYLOAD_MAC_DA_CFG47_16                         = 1,
        SGMAC0_SGMAC_PAYLOAD_PKTD_WORD8                              = 2,
        SGMAC0_SGMAC_PAYLOAD_PKTD_WORD9                              = 3,
        SGMAC0_SGMAC_PAYLOAD_PKTD_WORD10                             = 4,
        SGMAC0_SGMAC_PAYLOAD_PKTD_WORD11                             = 5,
        SGMAC0_SGMAC_PAYLOAD_PKTD_WORD12                             = 6,

        SGMAC0_SGMAC_DRAIN_EN_SGMAC_DRAIN_EN                         = 0,

        SGMAC0_SGMAC_MDIO_CMD_STATUS_MDIO_CMD_DONE                   = 0,

        SGMAC0_SGMAC_MDIO_CFG_MDIO_GMAC_PRE                          = 0,
        SGMAC0_SGMAC_MDIO_CFG_MDIO_SGMAC_PRE                         = 1,
        SGMAC0_SGMAC_MDIO_CFG_MDIO_STATUS_MODE                       = 2,

        SGMAC0_SGMAC_PTP_EN_PTP_EN                                   = 0,
        SGMAC0_SGMAC_PTP_EN_TX_PTP_ERROR_EN                          = 1,

        SGMAC0_SGMAC_MODE_HEADER_MODE                                = 0,

        SGMAC0_SGMAC_CT_SUPERG_TX_CFG_INTER_MSG_GAP                  = 0,

        SGMAC0_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_FC_OBJ_LOGICAL_LVL      = 0,
        SGMAC0_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_FC_OBJ_PHYSICAL_LVL     = 1,
        SGMAC0_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_RX_EN                   = 2,
        SGMAC0_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_TYPE_LOGICAL_LVL        = 3,
        SGMAC0_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_TYPE_PHYSICAL_LVL       = 4,

        SGMAC0_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_ERROR_RX_CNT         = 0,
        SGMAC0_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_LOGICAL_LVL_RX_CNT   = 1,
        SGMAC0_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_PHYSICAL_LVL_RX_CNT  = 2,
        SGMAC0_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_PHYSICAL_LVL_TX_CNT  = 3,

        SGMAC0_SGMAC_TS_STATUS_RX_TS_COLLISION                       = 0,
        SGMAC0_SGMAC_TS_STATUS_RX_TS_NOT_RDY                         = 1,
        SGMAC0_SGMAC_TS_STATUS_TX_TS_COLLISION                       = 2,
        SGMAC0_SGMAC_TS_STATUS_TX_TS_NOT_RDY                         = 3,

        SGMAC0_SGMAC_CTL_CPU_QUEUE_SELECT_TYPE                       = 0,
        SGMAC0_SGMAC_CTL_DUAL_MOD_EN                                 = 1,
        SGMAC0_SGMAC_CTL_DVP_MET_PTR_BASE                            = 2,
        SGMAC0_SGMAC_CTL_HEADER_MODE                                 = 3,
        SGMAC0_SGMAC_CTL_L2_MET_PTR_BASE                             = 4,
        SGMAC0_SGMAC_CTL_L3_MET_PTR_BASE                             = 5,
        SGMAC0_SGMAC_CTL_QUEUE_SEL_TYPE_BITS                         = 6,
        SGMAC0_SGMAC_CTL_QUEUE_SEL_TYPE_EN                           = 7,
        SGMAC0_SGMAC_CTL_SGMAC2_BCAST_VLAN_EN                        = 8,
        SGMAC0_SGMAC_CTL_SGMAC2_DVP_CLEAR_EN                         = 9,
        SGMAC0_SGMAC_CTL_SGMAC_LBID_EN                               = 10,

        SGMAC1_SGMAC_MDIO_CMD_DATA                                   = 0,
        SGMAC1_SGMAC_MDIO_CMD_DEVAD                                  = 1,
        SGMAC1_SGMAC_MDIO_CMD_OP                                     = 2,
        SGMAC1_SGMAC_MDIO_CMD_PRTAD                                  = 3,
        SGMAC1_SGMAC_MDIO_CMD_ST                                     = 4,

        SGMAC1_SGMAC_CONFIG1_BIT_ORDER_INVERT                        = 0,
        SGMAC1_SGMAC_CONFIG1_BIT_POLARITY_INVERT                     = 1,
        SGMAC1_SGMAC_CONFIG1_CHANNEL_CFG                             = 2,
        SGMAC1_SGMAC_CONFIG1_DIC_CNT_ENABLE                          = 3,
        SGMAC1_SGMAC_CONFIG1_PAUSE_FRAME_ENABLE                      = 4,
        SGMAC1_SGMAC_CONFIG1_PAUSE_QUANTA_CFG                        = 5,
        SGMAC1_SGMAC_CONFIG1_PREAMBLE4_BYTES                         = 6,
        SGMAC1_SGMAC_CONFIG1_RX_ENABLE                               = 7,
        SGMAC1_SGMAC_CONFIG1_SGMAC_LOOPBACK_EN                       = 8,
        SGMAC1_SGMAC_CONFIG1_TX_ENABLE                               = 9,

        SGMAC1_SGMAC_CONFIG2_BUF_FIFO_ALMOST_EMPTY_THRESHOLD         = 0,
        SGMAC1_SGMAC_CONFIG2_BUF_FIFO_ALMOST_FULL_THRESHOLD          = 1,
        SGMAC1_SGMAC_CONFIG2_DELETE_THRESHOLD                        = 2,
        SGMAC1_SGMAC_CONFIG2_INSERT_THRESHOLD                        = 3,

        SGMAC1_SGMAC_CONFIG3_MAC_SA_CFG31_TO0                        = 0,

        SGMAC1_SGMAC_CONFIG4_CRC_ENABLE                              = 0,
        SGMAC1_SGMAC_CONFIG4_CRC_ERROR_MASK                          = 1,
        SGMAC1_SGMAC_CONFIG4_E2E_CRC_BIT_SWIZZLE                     = 2,
        SGMAC1_SGMAC_CONFIG4_E2E_MSG_ERROR_EN                        = 3,
        SGMAC1_SGMAC_CONFIG4_FORCE_REALIGN                           = 4,
        SGMAC1_SGMAC_CONFIG4_FORCE_SIGNAL_DETECT                     = 5,
        SGMAC1_SGMAC_CONFIG4_FORCE_SYNC                              = 6,
        SGMAC1_SGMAC_CONFIG4_FULL_THRESHOLD                          = 7,
        SGMAC1_SGMAC_CONFIG4_IGNORE_LOCAL_FAULT                      = 8,
        SGMAC1_SGMAC_CONFIG4_IGNORE_REMOTE_FAULT                     = 9,
        SGMAC1_SGMAC_CONFIG4_MUX_PORT_ENABLE                         = 10,
        SGMAC1_SGMAC_CONFIG4_PAD_ENABLE                              = 11,
        SGMAC1_SGMAC_CONFIG4_PAUSE_ERROR_MASK_OFF                    = 12,
        SGMAC1_SGMAC_CONFIG4_PAUSE_OFF_ENABLE                        = 13,
        SGMAC1_SGMAC_CONFIG4_SERDES_RX_BYTE_SWAP                     = 14,
        SGMAC1_SGMAC_CONFIG4_SERDES_TX_BYTE_SWAP                     = 15,
        SGMAC1_SGMAC_CONFIG4_SIG_DET_ACTIVE_VALUE                    = 16,
        SGMAC1_SGMAC_CONFIG4_TX_THRESHOLD                            = 17,

        SGMAC1_SGMAC_SOFT_RST_MDIO_SOFT_RST                          = 0,
        SGMAC1_SGMAC_SOFT_RST_PCS_RX_SOFT_RST                        = 1,
        SGMAC1_SGMAC_SOFT_RST_PCS_TX_SOFT_RST                        = 2,
        SGMAC1_SGMAC_SOFT_RST_SERDES_RX0_SOFT_RST                    = 3,
        SGMAC1_SGMAC_SOFT_RST_SERDES_RX1_SOFT_RST                    = 4,
        SGMAC1_SGMAC_SOFT_RST_SERDES_RX2_SOFT_RST                    = 5,
        SGMAC1_SGMAC_SOFT_RST_SERDES_RX3_SOFT_RST                    = 6,

        SGMAC1_SGMAC_DBG1_ALIGN_STATUS                               = 0,
        SGMAC1_SGMAC_DBG1_LINK_FAULT_STATE                           = 1,
        SGMAC1_SGMAC_DBG1_LINK_FAULT_TYPE                            = 2,
        SGMAC1_SGMAC_DBG1_PAUSE_STATE                                = 3,
        SGMAC1_SGMAC_DBG1_PCS_TX_STATE                               = 4,
        SGMAC1_SGMAC_DBG1_PKT_TX_STATE                               = 5,
        SGMAC1_SGMAC_DBG1_PKT_WITH_NO_SOP                            = 6,
        SGMAC1_SGMAC_DBG1_STATS_RAM_PARITY_ERROR_ADDR                = 7,
        SGMAC1_SGMAC_DBG1_SYNC_STATUS                                = 8,
        SGMAC1_SGMAC_DBG1_XGMII_RX_STATE                             = 9,
        SGMAC1_SGMAC_DBG1_XGMII_TX_STATE                             = 10,

        SGMAC1_SGMAC_MDIO_RD_DATA_XGMAC_MDIO_RD_DATA                 = 0,

        SGMAC1_SGMAC_STRETCH_MODE_IFS_STRETCH_COUNT_INIT             = 0,
        SGMAC1_SGMAC_STRETCH_MODE_IFS_STRETCH_MODE                   = 1,
        SGMAC1_SGMAC_STRETCH_MODE_IFS_STRETCH_RATIO                  = 2,
        SGMAC1_SGMAC_STRETCH_MODE_IFS_STRETCH_SIZE_INIT              = 3,

        SGMAC1_SGMAC_STATS_MTU1_PACKET_LEN_MTU1                      = 0,

        SGMAC1_SGMAC_STATS_MTU2_PACKET_LEN_MTU2                      = 0,

        SGMAC1_SGMAC_STATS_CONFIG_CLEAR_ON_READ                      = 0,
        SGMAC1_SGMAC_STATS_CONFIG_INCR_HOLD                          = 1,
        SGMAC1_SGMAC_STATS_CONFIG_INCR_SATURATE                      = 2,

        SGMAC1_SGMAC_STATS_INIT_SGMAC_INIT                           = 0,

        SGMAC1_SGMAC_STATS_INIT_DONE_SGMAC_INIT                      = 0,

        SGMAC1_SGMAC_DESKEW_FIFO_CONFIG_DESKEW_FIFO_DEPTH_CFG        = 0,
        SGMAC1_SGMAC_DESKEW_FIFO_CONFIG_DESKEW_MASK                  = 1,

        SGMAC1_SGMAC_CONFIG5_BUF_STORE_STALL_MASK                    = 0,
        SGMAC1_SGMAC_CONFIG5_KEEP_BAY_HDR                            = 1,
        SGMAC1_SGMAC_CONFIG5_MDIO_IN_DLY                             = 2,
        SGMAC1_SGMAC_CONFIG5_PAUSE_TIMER_CFG                         = 3,

        SGMAC1_SGMAC_CONFIG6_MAC_SA_CFG47_TO32                       = 0,

        SGMAC1_SGMAC_INTERRUPT_STATUS_SET_VALUE_SET                  = 0,

        SGMAC1_SGMAC_INTERRUPT_STATUS_RESET_VALUE_RESET              = 0,

        SGMAC1_SGMAC_INTERRUPT_MASK_SET_MASK_SET                     = 0,

        SGMAC1_SGMAC_INTERRUPT_MASK_RESET_MASK_RESET                 = 0,

        SGMAC1_SGMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                    = 0,
        SGMAC1_SGMAC_PRBS_CFG_PCS_CFG_PRBS_RST                       = 1,
        SGMAC1_SGMAC_PRBS_CFG_PCS_CFG_PRBS_USE_PRBS7                 = 2,
        SGMAC1_SGMAC_PRBS_CFG_PCS_CFG_TEST_PATTERN                   = 3,

        SGMAC1_SGMAC_PRBS_ERR_CNT0_PRBS_ERR_CNT0                     = 0,

        SGMAC1_SGMAC_PRBS_ERR_CNT1_PRBS_ERR_CNT1                     = 0,

        SGMAC1_SGMAC_PRBS_ERR_CNT2_PRBS_ERR_CNT2                     = 0,

        SGMAC1_SGMAC_PRBS_ERR_CNT3_PRBS_ERR_CNT3                     = 0,

        SGMAC1_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT0                     = 0,
        SGMAC1_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT1                     = 1,
        SGMAC1_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT2                     = 2,
        SGMAC1_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT3                     = 3,

        SGMAC1_SGMAC_TP_ID_SGMAC_TP_ID                               = 0,

        SGMAC1_SGMAC_USE_ORGINAL_COS_USE_ORIGINAL_COS                = 0,

        SGMAC1_SGMAC_PRIORITY_MAP_PRIORITY_MAP0                      = 0,
        SGMAC1_SGMAC_PRIORITY_MAP_PRIORITY_MAP1                      = 1,
        SGMAC1_SGMAC_PRIORITY_MAP_PRIORITY_MAP2                      = 2,
        SGMAC1_SGMAC_PRIORITY_MAP_PRIORITY_MAP3                      = 3,
        SGMAC1_SGMAC_PRIORITY_MAP_PRIORITY_MAP4                      = 4,
        SGMAC1_SGMAC_PRIORITY_MAP_PRIORITY_MAP5                      = 5,
        SGMAC1_SGMAC_PRIORITY_MAP_PRIORITY_MAP6                      = 6,
        SGMAC1_SGMAC_PRIORITY_MAP_PRIORITY_MAP7                      = 7,

        SGMAC1_SGMAC_GEN_PKT_AUTO_BURST                              = 0,
        SGMAC1_SGMAC_GEN_PKT_AUTO_BURST_PKT_NUM                      = 1,
        SGMAC1_SGMAC_GEN_PKT_AUTO_PAYLOAD_INC                        = 2,
        SGMAC1_SGMAC_GEN_PKT_AUTO_PKT_GEN                            = 3,
        SGMAC1_SGMAC_GEN_PKT_AUTO_PKT_LEN                            = 4,
        SGMAC1_SGMAC_GEN_PKT_AUTO_RANDOM_LEN                         = 5,

        SGMAC1_SGMAC_PAYLOAD_MAC_DA_CFG15_0                          = 0,
        SGMAC1_SGMAC_PAYLOAD_MAC_DA_CFG47_16                         = 1,
        SGMAC1_SGMAC_PAYLOAD_PKTD_WORD8                              = 2,
        SGMAC1_SGMAC_PAYLOAD_PKTD_WORD9                              = 3,
        SGMAC1_SGMAC_PAYLOAD_PKTD_WORD10                             = 4,
        SGMAC1_SGMAC_PAYLOAD_PKTD_WORD11                             = 5,
        SGMAC1_SGMAC_PAYLOAD_PKTD_WORD12                             = 6,

        SGMAC1_SGMAC_DRAIN_EN_SGMAC_DRAIN_EN                         = 0,

        SGMAC1_SGMAC_MDIO_CMD_STATUS_MDIO_CMD_DONE                   = 0,

        SGMAC1_SGMAC_MDIO_CFG_MDIO_GMAC_PRE                          = 0,
        SGMAC1_SGMAC_MDIO_CFG_MDIO_SGMAC_PRE                         = 1,
        SGMAC1_SGMAC_MDIO_CFG_MDIO_STATUS_MODE                       = 2,

        SGMAC1_SGMAC_PTP_EN_PTP_EN                                   = 0,
        SGMAC1_SGMAC_PTP_EN_TX_PTP_ERROR_EN                          = 1,

        SGMAC1_SGMAC_MODE_HEADER_MODE                                = 0,

        SGMAC1_SGMAC_CT_SUPERG_TX_CFG_INTER_MSG_GAP                  = 0,

        SGMAC1_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_FC_OBJ_LOGICAL_LVL      = 0,
        SGMAC1_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_FC_OBJ_PHYSICAL_LVL     = 1,
        SGMAC1_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_RX_EN                   = 2,
        SGMAC1_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_TYPE_LOGICAL_LVL        = 3,
        SGMAC1_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_TYPE_PHYSICAL_LVL       = 4,

        SGMAC1_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_ERROR_RX_CNT         = 0,
        SGMAC1_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_LOGICAL_LVL_RX_CNT   = 1,
        SGMAC1_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_PHYSICAL_LVL_RX_CNT  = 2,
        SGMAC1_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_PHYSICAL_LVL_TX_CNT  = 3,

        SGMAC1_SGMAC_TS_STATUS_RX_TS_COLLISION                       = 0,
        SGMAC1_SGMAC_TS_STATUS_RX_TS_NOT_RDY                         = 1,
        SGMAC1_SGMAC_TS_STATUS_TX_TS_COLLISION                       = 2,
        SGMAC1_SGMAC_TS_STATUS_TX_TS_NOT_RDY                         = 3,

        SGMAC1_SGMAC_CTL_CPU_QUEUE_SELECT_TYPE                       = 0,
        SGMAC1_SGMAC_CTL_DUAL_MOD_EN                                 = 1,
        SGMAC1_SGMAC_CTL_DVP_MET_PTR_BASE                            = 2,
        SGMAC1_SGMAC_CTL_HEADER_MODE                                 = 3,
        SGMAC1_SGMAC_CTL_L2_MET_PTR_BASE                             = 4,
        SGMAC1_SGMAC_CTL_L3_MET_PTR_BASE                             = 5,
        SGMAC1_SGMAC_CTL_QUEUE_SEL_TYPE_BITS                         = 6,
        SGMAC1_SGMAC_CTL_QUEUE_SEL_TYPE_EN                           = 7,
        SGMAC1_SGMAC_CTL_SGMAC2_BCAST_VLAN_EN                        = 8,
        SGMAC1_SGMAC_CTL_SGMAC2_DVP_CLEAR_EN                         = 9,
        SGMAC1_SGMAC_CTL_SGMAC_LBID_EN                               = 10,

        SGMAC2_SGMAC_MDIO_CMD_DATA                                   = 0,
        SGMAC2_SGMAC_MDIO_CMD_DEVAD                                  = 1,
        SGMAC2_SGMAC_MDIO_CMD_OP                                     = 2,
        SGMAC2_SGMAC_MDIO_CMD_PRTAD                                  = 3,
        SGMAC2_SGMAC_MDIO_CMD_ST                                     = 4,

        SGMAC2_SGMAC_CONFIG1_BIT_ORDER_INVERT                        = 0,
        SGMAC2_SGMAC_CONFIG1_BIT_POLARITY_INVERT                     = 1,
        SGMAC2_SGMAC_CONFIG1_CHANNEL_CFG                             = 2,
        SGMAC2_SGMAC_CONFIG1_DIC_CNT_ENABLE                          = 3,
        SGMAC2_SGMAC_CONFIG1_PAUSE_FRAME_ENABLE                      = 4,
        SGMAC2_SGMAC_CONFIG1_PAUSE_QUANTA_CFG                        = 5,
        SGMAC2_SGMAC_CONFIG1_PREAMBLE4_BYTES                         = 6,
        SGMAC2_SGMAC_CONFIG1_RX_ENABLE                               = 7,
        SGMAC2_SGMAC_CONFIG1_SGMAC_LOOPBACK_EN                       = 8,
        SGMAC2_SGMAC_CONFIG1_TX_ENABLE                               = 9,

        SGMAC2_SGMAC_CONFIG2_BUF_FIFO_ALMOST_EMPTY_THRESHOLD         = 0,
        SGMAC2_SGMAC_CONFIG2_BUF_FIFO_ALMOST_FULL_THRESHOLD          = 1,
        SGMAC2_SGMAC_CONFIG2_DELETE_THRESHOLD                        = 2,
        SGMAC2_SGMAC_CONFIG2_INSERT_THRESHOLD                        = 3,

        SGMAC2_SGMAC_CONFIG3_MAC_SA_CFG31_TO0                        = 0,

        SGMAC2_SGMAC_CONFIG4_CRC_ENABLE                              = 0,
        SGMAC2_SGMAC_CONFIG4_CRC_ERROR_MASK                          = 1,
        SGMAC2_SGMAC_CONFIG4_E2E_CRC_BIT_SWIZZLE                     = 2,
        SGMAC2_SGMAC_CONFIG4_E2E_MSG_ERROR_EN                        = 3,
        SGMAC2_SGMAC_CONFIG4_FORCE_REALIGN                           = 4,
        SGMAC2_SGMAC_CONFIG4_FORCE_SIGNAL_DETECT                     = 5,
        SGMAC2_SGMAC_CONFIG4_FORCE_SYNC                              = 6,
        SGMAC2_SGMAC_CONFIG4_FULL_THRESHOLD                          = 7,
        SGMAC2_SGMAC_CONFIG4_IGNORE_LOCAL_FAULT                      = 8,
        SGMAC2_SGMAC_CONFIG4_IGNORE_REMOTE_FAULT                     = 9,
        SGMAC2_SGMAC_CONFIG4_MUX_PORT_ENABLE                         = 10,
        SGMAC2_SGMAC_CONFIG4_PAD_ENABLE                              = 11,
        SGMAC2_SGMAC_CONFIG4_PAUSE_ERROR_MASK_OFF                    = 12,
        SGMAC2_SGMAC_CONFIG4_PAUSE_OFF_ENABLE                        = 13,
        SGMAC2_SGMAC_CONFIG4_SERDES_RX_BYTE_SWAP                     = 14,
        SGMAC2_SGMAC_CONFIG4_SERDES_TX_BYTE_SWAP                     = 15,
        SGMAC2_SGMAC_CONFIG4_SIG_DET_ACTIVE_VALUE                    = 16,
        SGMAC2_SGMAC_CONFIG4_TX_THRESHOLD                            = 17,

        SGMAC2_SGMAC_SOFT_RST_MDIO_SOFT_RST                          = 0,
        SGMAC2_SGMAC_SOFT_RST_PCS_RX_SOFT_RST                        = 1,
        SGMAC2_SGMAC_SOFT_RST_PCS_TX_SOFT_RST                        = 2,
        SGMAC2_SGMAC_SOFT_RST_SERDES_RX0_SOFT_RST                    = 3,
        SGMAC2_SGMAC_SOFT_RST_SERDES_RX1_SOFT_RST                    = 4,
        SGMAC2_SGMAC_SOFT_RST_SERDES_RX2_SOFT_RST                    = 5,
        SGMAC2_SGMAC_SOFT_RST_SERDES_RX3_SOFT_RST                    = 6,

        SGMAC2_SGMAC_DBG1_ALIGN_STATUS                               = 0,
        SGMAC2_SGMAC_DBG1_LINK_FAULT_STATE                           = 1,
        SGMAC2_SGMAC_DBG1_LINK_FAULT_TYPE                            = 2,
        SGMAC2_SGMAC_DBG1_PAUSE_STATE                                = 3,
        SGMAC2_SGMAC_DBG1_PCS_TX_STATE                               = 4,
        SGMAC2_SGMAC_DBG1_PKT_TX_STATE                               = 5,
        SGMAC2_SGMAC_DBG1_PKT_WITH_NO_SOP                            = 6,
        SGMAC2_SGMAC_DBG1_STATS_RAM_PARITY_ERROR_ADDR                = 7,
        SGMAC2_SGMAC_DBG1_SYNC_STATUS                                = 8,
        SGMAC2_SGMAC_DBG1_XGMII_RX_STATE                             = 9,
        SGMAC2_SGMAC_DBG1_XGMII_TX_STATE                             = 10,

        SGMAC2_SGMAC_MDIO_RD_DATA_XGMAC_MDIO_RD_DATA                 = 0,

        SGMAC2_SGMAC_STRETCH_MODE_IFS_STRETCH_COUNT_INIT             = 0,
        SGMAC2_SGMAC_STRETCH_MODE_IFS_STRETCH_MODE                   = 1,
        SGMAC2_SGMAC_STRETCH_MODE_IFS_STRETCH_RATIO                  = 2,
        SGMAC2_SGMAC_STRETCH_MODE_IFS_STRETCH_SIZE_INIT              = 3,

        SGMAC2_SGMAC_STATS_MTU1_PACKET_LEN_MTU1                      = 0,

        SGMAC2_SGMAC_STATS_MTU2_PACKET_LEN_MTU2                      = 0,

        SGMAC2_SGMAC_STATS_CONFIG_CLEAR_ON_READ                      = 0,
        SGMAC2_SGMAC_STATS_CONFIG_INCR_HOLD                          = 1,
        SGMAC2_SGMAC_STATS_CONFIG_INCR_SATURATE                      = 2,

        SGMAC2_SGMAC_STATS_INIT_SGMAC_INIT                           = 0,

        SGMAC2_SGMAC_STATS_INIT_DONE_SGMAC_INIT                      = 0,

        SGMAC2_SGMAC_DESKEW_FIFO_CONFIG_DESKEW_FIFO_DEPTH_CFG        = 0,
        SGMAC2_SGMAC_DESKEW_FIFO_CONFIG_DESKEW_MASK                  = 1,

        SGMAC2_SGMAC_CONFIG5_BUF_STORE_STALL_MASK                    = 0,
        SGMAC2_SGMAC_CONFIG5_KEEP_BAY_HDR                            = 1,
        SGMAC2_SGMAC_CONFIG5_MDIO_IN_DLY                             = 2,
        SGMAC2_SGMAC_CONFIG5_PAUSE_TIMER_CFG                         = 3,

        SGMAC2_SGMAC_CONFIG6_MAC_SA_CFG47_TO32                       = 0,

        SGMAC2_SGMAC_INTERRUPT_STATUS_SET_VALUE_SET                  = 0,

        SGMAC2_SGMAC_INTERRUPT_STATUS_RESET_VALUE_RESET              = 0,

        SGMAC2_SGMAC_INTERRUPT_MASK_SET_MASK_SET                     = 0,

        SGMAC2_SGMAC_INTERRUPT_MASK_RESET_MASK_RESET                 = 0,

        SGMAC2_SGMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                    = 0,
        SGMAC2_SGMAC_PRBS_CFG_PCS_CFG_PRBS_RST                       = 1,
        SGMAC2_SGMAC_PRBS_CFG_PCS_CFG_PRBS_USE_PRBS7                 = 2,
        SGMAC2_SGMAC_PRBS_CFG_PCS_CFG_TEST_PATTERN                   = 3,

        SGMAC2_SGMAC_PRBS_ERR_CNT0_PRBS_ERR_CNT0                     = 0,

        SGMAC2_SGMAC_PRBS_ERR_CNT1_PRBS_ERR_CNT1                     = 0,

        SGMAC2_SGMAC_PRBS_ERR_CNT2_PRBS_ERR_CNT2                     = 0,

        SGMAC2_SGMAC_PRBS_ERR_CNT3_PRBS_ERR_CNT3                     = 0,

        SGMAC2_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT0                     = 0,
        SGMAC2_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT1                     = 1,
        SGMAC2_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT2                     = 2,
        SGMAC2_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT3                     = 3,

        SGMAC2_SGMAC_TP_ID_SGMAC_TP_ID                               = 0,

        SGMAC2_SGMAC_USE_ORGINAL_COS_USE_ORIGINAL_COS                = 0,

        SGMAC2_SGMAC_PRIORITY_MAP_PRIORITY_MAP0                      = 0,
        SGMAC2_SGMAC_PRIORITY_MAP_PRIORITY_MAP1                      = 1,
        SGMAC2_SGMAC_PRIORITY_MAP_PRIORITY_MAP2                      = 2,
        SGMAC2_SGMAC_PRIORITY_MAP_PRIORITY_MAP3                      = 3,
        SGMAC2_SGMAC_PRIORITY_MAP_PRIORITY_MAP4                      = 4,
        SGMAC2_SGMAC_PRIORITY_MAP_PRIORITY_MAP5                      = 5,
        SGMAC2_SGMAC_PRIORITY_MAP_PRIORITY_MAP6                      = 6,
        SGMAC2_SGMAC_PRIORITY_MAP_PRIORITY_MAP7                      = 7,

        SGMAC2_SGMAC_GEN_PKT_AUTO_BURST                              = 0,
        SGMAC2_SGMAC_GEN_PKT_AUTO_BURST_PKT_NUM                      = 1,
        SGMAC2_SGMAC_GEN_PKT_AUTO_PAYLOAD_INC                        = 2,
        SGMAC2_SGMAC_GEN_PKT_AUTO_PKT_GEN                            = 3,
        SGMAC2_SGMAC_GEN_PKT_AUTO_PKT_LEN                            = 4,
        SGMAC2_SGMAC_GEN_PKT_AUTO_RANDOM_LEN                         = 5,

        SGMAC2_SGMAC_PAYLOAD_MAC_DA_CFG15_0                          = 0,
        SGMAC2_SGMAC_PAYLOAD_MAC_DA_CFG47_16                         = 1,
        SGMAC2_SGMAC_PAYLOAD_PKTD_WORD8                              = 2,
        SGMAC2_SGMAC_PAYLOAD_PKTD_WORD9                              = 3,
        SGMAC2_SGMAC_PAYLOAD_PKTD_WORD10                             = 4,
        SGMAC2_SGMAC_PAYLOAD_PKTD_WORD11                             = 5,
        SGMAC2_SGMAC_PAYLOAD_PKTD_WORD12                             = 6,

        SGMAC2_SGMAC_DRAIN_EN_SGMAC_DRAIN_EN                         = 0,

        SGMAC2_SGMAC_MDIO_CMD_STATUS_MDIO_CMD_DONE                   = 0,

        SGMAC2_SGMAC_MDIO_CFG_MDIO_GMAC_PRE                          = 0,
        SGMAC2_SGMAC_MDIO_CFG_MDIO_SGMAC_PRE                         = 1,
        SGMAC2_SGMAC_MDIO_CFG_MDIO_STATUS_MODE                       = 2,

        SGMAC2_SGMAC_PTP_EN_PTP_EN                                   = 0,
        SGMAC2_SGMAC_PTP_EN_TX_PTP_ERROR_EN                          = 1,

        SGMAC2_SGMAC_MODE_HEADER_MODE                                = 0,

        SGMAC2_SGMAC_CT_SUPERG_TX_CFG_INTER_MSG_GAP                  = 0,

        SGMAC2_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_FC_OBJ_LOGICAL_LVL      = 0,
        SGMAC2_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_FC_OBJ_PHYSICAL_LVL     = 1,
        SGMAC2_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_RX_EN                   = 2,
        SGMAC2_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_TYPE_LOGICAL_LVL        = 3,
        SGMAC2_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_TYPE_PHYSICAL_LVL       = 4,

        SGMAC2_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_ERROR_RX_CNT         = 0,
        SGMAC2_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_LOGICAL_LVL_RX_CNT   = 1,
        SGMAC2_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_PHYSICAL_LVL_RX_CNT  = 2,
        SGMAC2_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_PHYSICAL_LVL_TX_CNT  = 3,

        SGMAC2_SGMAC_TS_STATUS_RX_TS_COLLISION                       = 0,
        SGMAC2_SGMAC_TS_STATUS_RX_TS_NOT_RDY                         = 1,
        SGMAC2_SGMAC_TS_STATUS_TX_TS_COLLISION                       = 2,
        SGMAC2_SGMAC_TS_STATUS_TX_TS_NOT_RDY                         = 3,

        SGMAC2_SGMAC_CTL_CPU_QUEUE_SELECT_TYPE                       = 0,
        SGMAC2_SGMAC_CTL_DUAL_MOD_EN                                 = 1,
        SGMAC2_SGMAC_CTL_DVP_MET_PTR_BASE                            = 2,
        SGMAC2_SGMAC_CTL_HEADER_MODE                                 = 3,
        SGMAC2_SGMAC_CTL_L2_MET_PTR_BASE                             = 4,
        SGMAC2_SGMAC_CTL_L3_MET_PTR_BASE                             = 5,
        SGMAC2_SGMAC_CTL_QUEUE_SEL_TYPE_BITS                         = 6,
        SGMAC2_SGMAC_CTL_QUEUE_SEL_TYPE_EN                           = 7,
        SGMAC2_SGMAC_CTL_SGMAC2_BCAST_VLAN_EN                        = 8,
        SGMAC2_SGMAC_CTL_SGMAC2_DVP_CLEAR_EN                         = 9,
        SGMAC2_SGMAC_CTL_SGMAC_LBID_EN                               = 10,

        SGMAC3_SGMAC_MDIO_CMD_DATA                                   = 0,
        SGMAC3_SGMAC_MDIO_CMD_DEVAD                                  = 1,
        SGMAC3_SGMAC_MDIO_CMD_OP                                     = 2,
        SGMAC3_SGMAC_MDIO_CMD_PRTAD                                  = 3,
        SGMAC3_SGMAC_MDIO_CMD_ST                                     = 4,

        SGMAC3_SGMAC_CONFIG1_BIT_ORDER_INVERT                        = 0,
        SGMAC3_SGMAC_CONFIG1_BIT_POLARITY_INVERT                     = 1,
        SGMAC3_SGMAC_CONFIG1_CHANNEL_CFG                             = 2,
        SGMAC3_SGMAC_CONFIG1_DIC_CNT_ENABLE                          = 3,
        SGMAC3_SGMAC_CONFIG1_PAUSE_FRAME_ENABLE                      = 4,
        SGMAC3_SGMAC_CONFIG1_PAUSE_QUANTA_CFG                        = 5,
        SGMAC3_SGMAC_CONFIG1_PREAMBLE4_BYTES                         = 6,
        SGMAC3_SGMAC_CONFIG1_RX_ENABLE                               = 7,
        SGMAC3_SGMAC_CONFIG1_SGMAC_LOOPBACK_EN                       = 8,
        SGMAC3_SGMAC_CONFIG1_TX_ENABLE                               = 9,

        SGMAC3_SGMAC_CONFIG2_BUF_FIFO_ALMOST_EMPTY_THRESHOLD         = 0,
        SGMAC3_SGMAC_CONFIG2_BUF_FIFO_ALMOST_FULL_THRESHOLD          = 1,
        SGMAC3_SGMAC_CONFIG2_DELETE_THRESHOLD                        = 2,
        SGMAC3_SGMAC_CONFIG2_INSERT_THRESHOLD                        = 3,

        SGMAC3_SGMAC_CONFIG3_MAC_SA_CFG31_TO0                        = 0,

        SGMAC3_SGMAC_CONFIG4_CRC_ENABLE                              = 0,
        SGMAC3_SGMAC_CONFIG4_CRC_ERROR_MASK                          = 1,
        SGMAC3_SGMAC_CONFIG4_E2E_CRC_BIT_SWIZZLE                     = 2,
        SGMAC3_SGMAC_CONFIG4_E2E_MSG_ERROR_EN                        = 3,
        SGMAC3_SGMAC_CONFIG4_FORCE_REALIGN                           = 4,
        SGMAC3_SGMAC_CONFIG4_FORCE_SIGNAL_DETECT                     = 5,
        SGMAC3_SGMAC_CONFIG4_FORCE_SYNC                              = 6,
        SGMAC3_SGMAC_CONFIG4_FULL_THRESHOLD                          = 7,
        SGMAC3_SGMAC_CONFIG4_IGNORE_LOCAL_FAULT                      = 8,
        SGMAC3_SGMAC_CONFIG4_IGNORE_REMOTE_FAULT                     = 9,
        SGMAC3_SGMAC_CONFIG4_MUX_PORT_ENABLE                         = 10,
        SGMAC3_SGMAC_CONFIG4_PAD_ENABLE                              = 11,
        SGMAC3_SGMAC_CONFIG4_PAUSE_ERROR_MASK_OFF                    = 12,
        SGMAC3_SGMAC_CONFIG4_PAUSE_OFF_ENABLE                        = 13,
        SGMAC3_SGMAC_CONFIG4_SERDES_RX_BYTE_SWAP                     = 14,
        SGMAC3_SGMAC_CONFIG4_SERDES_TX_BYTE_SWAP                     = 15,
        SGMAC3_SGMAC_CONFIG4_SIG_DET_ACTIVE_VALUE                    = 16,
        SGMAC3_SGMAC_CONFIG4_TX_THRESHOLD                            = 17,

        SGMAC3_SGMAC_SOFT_RST_MDIO_SOFT_RST                          = 0,
        SGMAC3_SGMAC_SOFT_RST_PCS_RX_SOFT_RST                        = 1,
        SGMAC3_SGMAC_SOFT_RST_PCS_TX_SOFT_RST                        = 2,
        SGMAC3_SGMAC_SOFT_RST_SERDES_RX0_SOFT_RST                    = 3,
        SGMAC3_SGMAC_SOFT_RST_SERDES_RX1_SOFT_RST                    = 4,
        SGMAC3_SGMAC_SOFT_RST_SERDES_RX2_SOFT_RST                    = 5,
        SGMAC3_SGMAC_SOFT_RST_SERDES_RX3_SOFT_RST                    = 6,

        SGMAC3_SGMAC_DBG1_ALIGN_STATUS                               = 0,
        SGMAC3_SGMAC_DBG1_LINK_FAULT_STATE                           = 1,
        SGMAC3_SGMAC_DBG1_LINK_FAULT_TYPE                            = 2,
        SGMAC3_SGMAC_DBG1_PAUSE_STATE                                = 3,
        SGMAC3_SGMAC_DBG1_PCS_TX_STATE                               = 4,
        SGMAC3_SGMAC_DBG1_PKT_TX_STATE                               = 5,
        SGMAC3_SGMAC_DBG1_PKT_WITH_NO_SOP                            = 6,
        SGMAC3_SGMAC_DBG1_STATS_RAM_PARITY_ERROR_ADDR                = 7,
        SGMAC3_SGMAC_DBG1_SYNC_STATUS                                = 8,
        SGMAC3_SGMAC_DBG1_XGMII_RX_STATE                             = 9,
        SGMAC3_SGMAC_DBG1_XGMII_TX_STATE                             = 10,

        SGMAC3_SGMAC_MDIO_RD_DATA_XGMAC_MDIO_RD_DATA                 = 0,

        SGMAC3_SGMAC_STRETCH_MODE_IFS_STRETCH_COUNT_INIT             = 0,
        SGMAC3_SGMAC_STRETCH_MODE_IFS_STRETCH_MODE                   = 1,
        SGMAC3_SGMAC_STRETCH_MODE_IFS_STRETCH_RATIO                  = 2,
        SGMAC3_SGMAC_STRETCH_MODE_IFS_STRETCH_SIZE_INIT              = 3,

        SGMAC3_SGMAC_STATS_MTU1_PACKET_LEN_MTU1                      = 0,

        SGMAC3_SGMAC_STATS_MTU2_PACKET_LEN_MTU2                      = 0,

        SGMAC3_SGMAC_STATS_CONFIG_CLEAR_ON_READ                      = 0,
        SGMAC3_SGMAC_STATS_CONFIG_INCR_HOLD                          = 1,
        SGMAC3_SGMAC_STATS_CONFIG_INCR_SATURATE                      = 2,

        SGMAC3_SGMAC_STATS_INIT_SGMAC_INIT                           = 0,

        SGMAC3_SGMAC_STATS_INIT_DONE_SGMAC_INIT                      = 0,

        SGMAC3_SGMAC_DESKEW_FIFO_CONFIG_DESKEW_FIFO_DEPTH_CFG        = 0,
        SGMAC3_SGMAC_DESKEW_FIFO_CONFIG_DESKEW_MASK                  = 1,

        SGMAC3_SGMAC_CONFIG5_BUF_STORE_STALL_MASK                    = 0,
        SGMAC3_SGMAC_CONFIG5_KEEP_BAY_HDR                            = 1,
        SGMAC3_SGMAC_CONFIG5_MDIO_IN_DLY                             = 2,
        SGMAC3_SGMAC_CONFIG5_PAUSE_TIMER_CFG                         = 3,

        SGMAC3_SGMAC_CONFIG6_MAC_SA_CFG47_TO32                       = 0,

        SGMAC3_SGMAC_INTERRUPT_STATUS_SET_VALUE_SET                  = 0,

        SGMAC3_SGMAC_INTERRUPT_STATUS_RESET_VALUE_RESET              = 0,

        SGMAC3_SGMAC_INTERRUPT_MASK_SET_MASK_SET                     = 0,

        SGMAC3_SGMAC_INTERRUPT_MASK_RESET_MASK_RESET                 = 0,

        SGMAC3_SGMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                    = 0,
        SGMAC3_SGMAC_PRBS_CFG_PCS_CFG_PRBS_RST                       = 1,
        SGMAC3_SGMAC_PRBS_CFG_PCS_CFG_PRBS_USE_PRBS7                 = 2,
        SGMAC3_SGMAC_PRBS_CFG_PCS_CFG_TEST_PATTERN                   = 3,

        SGMAC3_SGMAC_PRBS_ERR_CNT0_PRBS_ERR_CNT0                     = 0,

        SGMAC3_SGMAC_PRBS_ERR_CNT1_PRBS_ERR_CNT1                     = 0,

        SGMAC3_SGMAC_PRBS_ERR_CNT2_PRBS_ERR_CNT2                     = 0,

        SGMAC3_SGMAC_PRBS_ERR_CNT3_PRBS_ERR_CNT3                     = 0,

        SGMAC3_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT0                     = 0,
        SGMAC3_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT1                     = 1,
        SGMAC3_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT2                     = 2,
        SGMAC3_SGMAC8_B10B_ERR_CNT_CODE_ERR_CNT3                     = 3,

        SGMAC3_SGMAC_TP_ID_SGMAC_TP_ID                               = 0,

        SGMAC3_SGMAC_USE_ORGINAL_COS_USE_ORIGINAL_COS                = 0,

        SGMAC3_SGMAC_PRIORITY_MAP_PRIORITY_MAP0                      = 0,
        SGMAC3_SGMAC_PRIORITY_MAP_PRIORITY_MAP1                      = 1,
        SGMAC3_SGMAC_PRIORITY_MAP_PRIORITY_MAP2                      = 2,
        SGMAC3_SGMAC_PRIORITY_MAP_PRIORITY_MAP3                      = 3,
        SGMAC3_SGMAC_PRIORITY_MAP_PRIORITY_MAP4                      = 4,
        SGMAC3_SGMAC_PRIORITY_MAP_PRIORITY_MAP5                      = 5,
        SGMAC3_SGMAC_PRIORITY_MAP_PRIORITY_MAP6                      = 6,
        SGMAC3_SGMAC_PRIORITY_MAP_PRIORITY_MAP7                      = 7,

        SGMAC3_SGMAC_GEN_PKT_AUTO_BURST                              = 0,
        SGMAC3_SGMAC_GEN_PKT_AUTO_BURST_PKT_NUM                      = 1,
        SGMAC3_SGMAC_GEN_PKT_AUTO_PAYLOAD_INC                        = 2,
        SGMAC3_SGMAC_GEN_PKT_AUTO_PKT_GEN                            = 3,
        SGMAC3_SGMAC_GEN_PKT_AUTO_PKT_LEN                            = 4,
        SGMAC3_SGMAC_GEN_PKT_AUTO_RANDOM_LEN                         = 5,

        SGMAC3_SGMAC_PAYLOAD_MAC_DA_CFG15_0                          = 0,
        SGMAC3_SGMAC_PAYLOAD_MAC_DA_CFG47_16                         = 1,
        SGMAC3_SGMAC_PAYLOAD_PKTD_WORD8                              = 2,
        SGMAC3_SGMAC_PAYLOAD_PKTD_WORD9                              = 3,
        SGMAC3_SGMAC_PAYLOAD_PKTD_WORD10                             = 4,
        SGMAC3_SGMAC_PAYLOAD_PKTD_WORD11                             = 5,
        SGMAC3_SGMAC_PAYLOAD_PKTD_WORD12                             = 6,

        SGMAC3_SGMAC_DRAIN_EN_SGMAC_DRAIN_EN                         = 0,

        SGMAC3_SGMAC_MDIO_CMD_STATUS_MDIO_CMD_DONE                   = 0,

        SGMAC3_SGMAC_MDIO_CFG_MDIO_GMAC_PRE                          = 0,
        SGMAC3_SGMAC_MDIO_CFG_MDIO_SGMAC_PRE                         = 1,
        SGMAC3_SGMAC_MDIO_CFG_MDIO_STATUS_MODE                       = 2,

        SGMAC3_SGMAC_PTP_EN_PTP_EN                                   = 0,
        SGMAC3_SGMAC_PTP_EN_TX_PTP_ERROR_EN                          = 1,

        SGMAC3_SGMAC_MODE_HEADER_MODE                                = 0,

        SGMAC3_SGMAC_CT_SUPERG_TX_CFG_INTER_MSG_GAP                  = 0,

        SGMAC3_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_FC_OBJ_LOGICAL_LVL      = 0,
        SGMAC3_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_FC_OBJ_PHYSICAL_LVL     = 1,
        SGMAC3_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_RX_EN                   = 2,
        SGMAC3_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_TYPE_LOGICAL_LVL        = 3,
        SGMAC3_SGMAC_CT_SUPERG_RX_CFG_FC_MSG_TYPE_PHYSICAL_LVL       = 4,

        SGMAC3_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_ERROR_RX_CNT         = 0,
        SGMAC3_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_LOGICAL_LVL_RX_CNT   = 1,
        SGMAC3_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_PHYSICAL_LVL_RX_CNT  = 2,
        SGMAC3_SGMAC_CT_SUPERG_MON_STATS_FC_MSG_PHYSICAL_LVL_TX_CNT  = 3,

        SGMAC3_SGMAC_TS_STATUS_RX_TS_COLLISION                       = 0,
        SGMAC3_SGMAC_TS_STATUS_RX_TS_NOT_RDY                         = 1,
        SGMAC3_SGMAC_TS_STATUS_TX_TS_COLLISION                       = 2,
        SGMAC3_SGMAC_TS_STATUS_TX_TS_NOT_RDY                         = 3,

        SGMAC3_SGMAC_CTL_CPU_QUEUE_SELECT_TYPE                       = 0,
        SGMAC3_SGMAC_CTL_DUAL_MOD_EN                                 = 1,
        SGMAC3_SGMAC_CTL_DVP_MET_PTR_BASE                            = 2,
        SGMAC3_SGMAC_CTL_HEADER_MODE                                 = 3,
        SGMAC3_SGMAC_CTL_L2_MET_PTR_BASE                             = 4,
        SGMAC3_SGMAC_CTL_L3_MET_PTR_BASE                             = 5,
        SGMAC3_SGMAC_CTL_QUEUE_SEL_TYPE_BITS                         = 6,
        SGMAC3_SGMAC_CTL_QUEUE_SEL_TYPE_EN                           = 7,
        SGMAC3_SGMAC_CTL_SGMAC2_BCAST_VLAN_EN                        = 8,
        SGMAC3_SGMAC_CTL_SGMAC2_DVP_CLEAR_EN                         = 9,
        SGMAC3_SGMAC_CTL_SGMAC_LBID_EN                               = 10,

        SHARED_DS_INTERRUPT_MASK_RESET                               = 0,
        SHARED_DS_INTERRUPT_MASK_SET                                 = 1,
        SHARED_DS_INTERRUPT_VALUE_RESET                              = 2,
        SHARED_DS_INTERRUPT_VALUE_SET                                = 3,

        SHARED_DS_PARITY_ENABLE_PARITY_ENABLE                        = 0,

        SHARED_DS_THRESHOLD_IF0_REQ_FIFOA_FULL_THRD                  = 0,
        SHARED_DS_THRESHOLD_IF1_REQ_FIFOA_FULL_THRD                  = 1,
        SHARED_DS_THRESHOLD_IF2_REQ_FIFOA_FULL_THRD                  = 2,
        SHARED_DS_THRESHOLD_IF3_REQ_FIFOA_FULL_THRD                  = 3,

        SHARED_DS_PARITY_FAIL_RECORD_DS_LINK_AGGR_GROUP_PARITY_FAIL  = 0,
        SHARED_DS_PARITY_FAIL_RECORD_DS_LINK_AGGR_GROUP_PARITY_FAIL_ADDR = 1,
        SHARED_DS_PARITY_FAIL_RECORD_DS_VLAN_TAB_PARITY_FAIL         = 2,
        SHARED_DS_PARITY_FAIL_RECORD_DS_VLAN_TAB_PARITY_FAIL_ADDR    = 3,

        SHARED_DS_INIT_DS_LINK_AGGR_GROUP_INIT                       = 0,
        SHARED_DS_INIT_DS_LINK_AGGR_GROUP_INIT_DONE                  = 1,
        SHARED_DS_INIT_DS_VLAN_TAB_INIT                              = 2,
        SHARED_DS_INIT_DS_VLAN_TAB_INIT_DONE                         = 3,

        SHARED_DS_DEBUG_STATS_FR_EPE_DS_LINK_AGGR_RD_VALID_CNT       = 0,
        SHARED_DS_DEBUG_STATS_FR_EPE_DS_VLAN_RD_VALID_CNT            = 1,
        SHARED_DS_DEBUG_STATS_FR_EPE_DS_VLAN_STATUS_RD_VALID_CNT     = 2,
        SHARED_DS_DEBUG_STATS_FR_IPE_DS_LINK_AGGR_RD_VALID_CNT       = 3,
        SHARED_DS_DEBUG_STATS_FR_IPE_DS_VLAN_RD_VALID_CNT            = 4,
        SHARED_DS_DEBUG_STATS_FR_IPE_DS_VLAN_STATUS_RD_VALID_CNT     = 5,
        SHARED_DS_DEBUG_STATS_TO_EPE_DS_LINK_AGGR_ERROR_CNT          = 6,
        SHARED_DS_DEBUG_STATS_TO_EPE_DS_LINK_AGGR_VALID_CNT          = 7,
        SHARED_DS_DEBUG_STATS_TO_EPE_DS_VLAN_ACK_CNT                 = 8,
        SHARED_DS_DEBUG_STATS_TO_EPE_DS_VLAN_ERROR_CNT               = 9,
        SHARED_DS_DEBUG_STATS_TO_EPE_DS_VLAN_STATUS_ACK_CNT          = 10,
        SHARED_DS_DEBUG_STATS_TO_EPE_DS_VLAN_STATUS_ERROR_CNT        = 11,
        SHARED_DS_DEBUG_STATS_TO_IPE_DS_LINK_AGGR_ERROR_CNT          = 12,
        SHARED_DS_DEBUG_STATS_TO_IPE_DS_LINK_AGGR_VALID_CNT          = 13,
        SHARED_DS_DEBUG_STATS_TO_IPE_DS_VLAN_ACK_CNT                 = 14,
        SHARED_DS_DEBUG_STATS_TO_IPE_DS_VLAN_ERROR_CNT               = 15,
        SHARED_DS_DEBUG_STATS_TO_IPE_DS_VLAN_STATUS_ACK_CNT          = 16,
        SHARED_DS_DEBUG_STATS_TO_IPE_DS_VLAN_STATUS_ERROR_CNT        = 17,

        STATISTICS_SATU_ADDR_SATU_ADDR_RD_DATA                       = 0,

        STATISTICS_CTL_CACHE_CLEAR                                   = 0,
        STATISTICS_CTL_CLEAR_ON_READ                                 = 1,
        STATISTICS_CTL_SATURATE_EN                                   = 2,
        STATISTICS_CTL_STATS_BASE_PTR                                = 3,
        STATISTICS_CTL_STATS_HOLD                                    = 4,

        STATISTICS_INIT_CPU_INIT                                     = 0,

        STATISTICS_INIT_DONE_CPU_INIT                                = 0,

        STATISTICS_EPE_ACL_CREDIT_EPE_ACL_CREDIT                     = 0,

        STATISTICS_IPE_FWD_CREDIT_IPE_FWD_CREDIT                     = 0,

        STATISTICS_POLICING_CREDIT_POLICING_CREDIT                   = 0,

        STATISTICSQ_MGR_CREDIT_Q_MGR_CREDIT                          = 0,

        STATISTICS_TABLE_QDR_ACCESS_CPU_INDEX                        = 0,
        STATISTICS_TABLE_QDR_ACCESS_CPU_READ_DATA_VALID              = 1,
        STATISTICS_TABLE_QDR_ACCESS_CPU_REQ                          = 2,
        STATISTICS_TABLE_QDR_ACCESS_CPU_REQ_TYPE                     = 3,

        STATISTICS_TABLE_QDR_WR00_TABLE_QDR_WR_DATA0                 = 0,

        STATISTICS_TABLE_QDR_WR01_TABLE_QDR_WR_DATA1                 = 0,

        STATISTICS_TABLE_QDR_WR02_TABLE_QDR_WR_DATA2                 = 0,

        STATISTICS_TABLE_QDR_WR03_TABLE_QDR_WR_DATA3                 = 0,

        STATISTICS_TABLE_QDR_RD00_TABLE_QDR_RD_DATA0                 = 0,

        STATISTICS_TABLE_QDR_RD01_TABLE_QDR_RD_DATA1                 = 0,

        STATISTICS_TABLE_QDR_RD02_TABLE_QDR_RD_DATA2                 = 0,

        STATISTICS_TABLE_QDR_RD03_TABLE_QDR_RD_DATA3                 = 0,

        STATISTICS_INTERNAL_BASE_PTR_INTERNAL_BASE_PTR               = 0,

        STATISTICS_INTR_VALUE_SET_INTR_VALUE_SET                     = 0,

        STATISTICS_INTR_VALUE_RESET_INTR_VALUE_RESET                 = 0,

        STATISTICS_INTR_MASK_SET_INTR_MASK_SET                       = 0,

        STATISTICS_INTR_MASK_RESET_INTR_MASK_RESET                   = 0,

        STATISTICS_TABLE_QDR_ARB_RD_CREDIT_TABLE_QDR_ARB_RD_CREDIT   = 0,

        STATISTICS_RUNNING_RD_CREDIT_RUNNING_RD_CREDIT               = 0,

        STATISTICS_TABLE_QDR_ARB_WR_CREDIT_TABLE_QDR_ARB_WR_CREDIT   = 0,

        STATISTICS_RUNNING_WR_CREDIT_RUNNING_WR_CREDIT               = 0,

        STATISTICS_EPE_DROP_COUNT_EPE_DROP_COUNT                     = 0,

        STATISTICS_IPE_DROP_COUNT_IPE_DROP_COUNT                     = 0,

        STATISTICS_POLICING_DROP_COUNT_POLICING_DROP_COUNT           = 0,

        STATISTICSQ_MGR_DROP_COUNT_Q_MGR_DROP_COUNT                  = 0,

        STATISTICS_BYTE_COUNT_THRESHOLD_BYTE_COUNT_THRESHOLD         = 0,

        STATISTICS_PACKET_COUNT_THRESHOLD_PACKET_COUNT_THRESHOLD     = 0,

        STATISTICS_THRESHOLD_FIFO_DEPTH_THRESHOLD_FIFO_DEPTH         = 0,

        STATISTICS_FIFO_DEPTH_THRESHOLD_FIFO_DEPTH_THRESHOLD         = 0,

        STATISTICS_INTR_VALUE_SET_NORMAL_INTR_VALUE_SET              = 0,

        STATISTICS_INTR_VALUE_RESET_NORMAL_INTR_VALUE_RESET          = 0,

        STATISTICS_INTR_MASK_SET_NORMAL_INTR_MASK_SET                = 0,

        STATISTICS_INTR_MASK_RESET_NORMAL_INTR_MASK_RESET            = 0,

        STATISTICS_STATS_EPE_BASE_PTR_STATS_EPE_BASE_PTR             = 0,

        STATISTICS_STATS_IPE_BASE_PTR_STATS_IPE_BASE_PTR             = 0,

        STP_STATE_INTR_VALUE_SET_VALUE_SET                           = 0,

        STP_STATE_INTR_VALUE_RESET_VALUE_RESET                       = 0,

        STP_STATE_INTR_MASK_SET_MASK_SET                             = 0,

        STP_STATE_INTR_MASK_RESET_MASK_RESET                         = 0,

        TB_INFO_ARB_INTERRUPT0_MASK_RESET0                           = 0,
        TB_INFO_ARB_INTERRUPT0_MASK_SET0                             = 1,
        TB_INFO_ARB_INTERRUPT0_VALUE_RESET0                          = 2,
        TB_INFO_ARB_INTERRUPT0_VALUE_SET0                            = 3,

        TB_INFO_ARB_INTERRUPT1_MASK_RESET1                           = 0,
        TB_INFO_ARB_INTERRUPT1_MASK_SET1                             = 1,
        TB_INFO_ARB_INTERRUPT1_VALUE_RESET1                          = 2,
        TB_INFO_ARB_INTERRUPT1_VALUE_SET1                            = 3,

        TB_INFO_ARB_INT_SRAM_PARITY_ENABLE_PARITY_ENABLE             = 0,

        TB_INFO_ARB_PARITY_FAIL_RECORD_SRAM_PARITY_FAIL              = 0,
        TB_INFO_ARB_PARITY_FAIL_RECORD_SRAM_PARITY_FAIL_ADDR         = 1,

        TB_INFO_ARB_INT_SRAM_DELAY_CFG_INT_SRAM_DELAY_CFG            = 0,

        TB_INFO_ARB_THRESHOLD_CFG_EXT_TRACK_THRESHOLD                = 0,
        TB_INFO_ARB_THRESHOLD_CFG_HASH_TRACK_THRESHOLD               = 1,
        TB_INFO_ARB_THRESHOLD_CFG_INT_TRACK_THRESHOLD                = 2,

        TB_INFO_ARB_WRR_CFG_EPE_ACL_CREDIT_CFG                       = 0,
        TB_INFO_ARB_WRR_CFG_EPE_EDIT_CREDIT_CFG                      = 1,
        TB_INFO_ARB_WRR_CFG_EPE_NEXT_HOP_CREDIT_CFG                  = 2,
        TB_INFO_ARB_WRR_CFG_IPE_FORWARD_CREDIT_CFG                   = 3,
        TB_INFO_ARB_WRR_CFG_IPE_LOOKUP_MGR_CREDIT_CFG                = 4,
        TB_INFO_ARB_WRR_CFG_IPE_USER_ID_CREDIT_CFG                   = 5,
        TB_INFO_ARB_WRR_CFG_MET_FIFO_CREDIT_CFG                      = 6,

        TB_INFO_ARB_REQ_FIFO_THRESHOLD_EPE_ACL_REQ_FIFO_THRESHOLD    = 0,
        TB_INFO_ARB_REQ_FIFO_THRESHOLD_EPE_EDIT_REQ_FIFO_THRESHOLD   = 1,
        TB_INFO_ARB_REQ_FIFO_THRESHOLD_EPE_NEXT_HOP_REQ_FIFO_THRESHOLD = 2,
        TB_INFO_ARB_REQ_FIFO_THRESHOLD_IPE_FORWARD_REQ_FIFO_THRESHOLD = 3,
        TB_INFO_ARB_REQ_FIFO_THRESHOLD_IPE_LOOKUP_MGR_REQ_FIFO_THRESHOLD = 4,
        TB_INFO_ARB_REQ_FIFO_THRESHOLD_IPE_USER_ID_REQ_FIFO_THRESHOLD = 5,
        TB_INFO_ARB_REQ_FIFO_THRESHOLD_MET_FIFO_REQ_FIFO_THRESHOLD   = 6,

        TB_INFO_ARB_TRACK_FIFO_THRESHOLD_EPE_ACL_TRACK_FIFO_THRESHOLD = 0,
        TB_INFO_ARB_TRACK_FIFO_THRESHOLD_EPE_EDIT_TRACK_FIFO_THRESHOLD = 1,
        TB_INFO_ARB_TRACK_FIFO_THRESHOLD_EPE_NEXT_HOP_TRACK_FIFO_THRESHOLD = 2,
        TB_INFO_ARB_TRACK_FIFO_THRESHOLD_IPE_FORWARD_TRACK_FIFO_THRESHOLD = 3,
        TB_INFO_ARB_TRACK_FIFO_THRESHOLD_IPE_LOOKUP_MGR_TRACK_FIFO_THRESHOLD = 4,
        TB_INFO_ARB_TRACK_FIFO_THRESHOLD_IPE_USER_ID_TRACK_FIFO_THRESHOLD = 5,
        TB_INFO_ARB_TRACK_FIFO_THRESHOLD_MET_FIFO_TRACK_FIFO_THRESHOLD = 6,

        TB_INFO_ARB_INTIF_DEBUG_STATS_FRCPU_REQ_CNT                  = 0,
        TB_INFO_ARB_INTIF_DEBUG_STATS_FR_EPE_ACL_REQ_CNT             = 1,
        TB_INFO_ARB_INTIF_DEBUG_STATS_FR_EPE_EDIT_REQ_CNT            = 2,
        TB_INFO_ARB_INTIF_DEBUG_STATS_FR_EPE_NEXT_HOP_REQ_CNT        = 3,
        TB_INFO_ARB_INTIF_DEBUG_STATS_FR_IPE_FORWARD_REQ_CNT         = 4,
        TB_INFO_ARB_INTIF_DEBUG_STATS_FR_IPE_LOOKUP_MGR_REQ_CNT      = 5,
        TB_INFO_ARB_INTIF_DEBUG_STATS_FR_IPE_USER_ID_REQ_CNT         = 6,
        TB_INFO_ARB_INTIF_DEBUG_STATS_FR_MET_FIFO_REQ_CNT            = 7,
        TB_INFO_ARB_INTIF_DEBUG_STATS_TOCPU_ACK_CNT                  = 8,
        TB_INFO_ARB_INTIF_DEBUG_STATS_TOCPU_ERROR_CNT                = 9,
        TB_INFO_ARB_INTIF_DEBUG_STATS_TO_EPE_ACL_ACK_CNT             = 10,
        TB_INFO_ARB_INTIF_DEBUG_STATS_TO_EPE_ACL_ERROR_CNT           = 11,
        TB_INFO_ARB_INTIF_DEBUG_STATS_TO_EPE_EDIT_ACK_CNT            = 12,
        TB_INFO_ARB_INTIF_DEBUG_STATS_TO_EPE_EDIT_ERROR_CNT          = 13,
        TB_INFO_ARB_INTIF_DEBUG_STATS_TO_EPE_NEXT_HOP_ACK_CNT        = 14,
        TB_INFO_ARB_INTIF_DEBUG_STATS_TO_EPE_NEXT_HOP_ERROR_CNT      = 15,
        TB_INFO_ARB_INTIF_DEBUG_STATS_TO_IPE_FORWARD_ACK_CNT         = 16,
        TB_INFO_ARB_INTIF_DEBUG_STATS_TO_IPE_FORWARD_ERROR_CNT       = 17,
        TB_INFO_ARB_INTIF_DEBUG_STATS_TO_IPE_PKT_PROC_ACK_CNT        = 18,
        TB_INFO_ARB_INTIF_DEBUG_STATS_TO_IPE_PKT_PROC_ERROR_CNT      = 19,
        TB_INFO_ARB_INTIF_DEBUG_STATS_TO_IPE_USER_ID_ACK_CNT         = 20,
        TB_INFO_ARB_INTIF_DEBUG_STATS_TO_IPE_USER_ID_ERROR_CNT       = 21,
        TB_INFO_ARB_INTIF_DEBUG_STATS_TO_MET_FIFO_ACK_CNT            = 22,
        TB_INFO_ARB_INTIF_DEBUG_STATS_TO_MET_FIFO_ERROR_CNT          = 23,

        TB_INFO_ARB_SRAMIF_DEBUG_STATS_EXT_DDR_RD_ERROR_CNT          = 0,
        TB_INFO_ARB_SRAMIF_DEBUG_STATS_EXT_DDR_RD_REQUEST_CNT        = 1,
        TB_INFO_ARB_SRAMIF_DEBUG_STATS_EXT_DDR_RD_VALID_CNT          = 2,
        TB_INFO_ARB_SRAMIF_DEBUG_STATS_EXT_DDR_WR_VALID_CNT          = 3,
        TB_INFO_ARB_SRAMIF_DEBUG_STATS_HASH_RD_ERROR_CNT             = 4,
        TB_INFO_ARB_SRAMIF_DEBUG_STATS_HASH_RD_REQUEST_CNT           = 5,
        TB_INFO_ARB_SRAMIF_DEBUG_STATS_HASH_RD_VALID_CNT             = 6,
        TB_INFO_ARB_SRAMIF_DEBUG_STATS_HASH_WR_VALID_CNT             = 7,
        TB_INFO_ARB_SRAMIF_DEBUG_STATS_INT_SRAM_RD_ERROR_CNT         = 8,
        TB_INFO_ARB_SRAMIF_DEBUG_STATS_INT_SRAM_RD_VALID_CNT         = 9,
        TB_INFO_ARB_SRAMIF_DEBUG_STATS_INT_SRAM_WR_VALID_CNT         = 10,

        TB_INFO_EXT_DDR_CONTROL_CFGRW_TURN_AROUND                    = 0,
        TB_INFO_EXT_DDR_CONTROL_CFGWR_TURN_AROUND                    = 1,
        TB_INFO_EXT_DDR_CONTROL_CFG_AUTO_PARITY                      = 2,
        TB_INFO_EXT_DDR_CONTROL_CFG_CLOCK                            = 3,
        TB_INFO_EXT_DDR_CONTROL_CFG_CLOCK_EN                         = 4,
        TB_INFO_EXT_DDR_CONTROL_CFG_DATA_POP_LATENCY                 = 5,
        TB_INFO_EXT_DDR_CONTROL_CFG_INV_DATA_VALID_BAR               = 6,
        TB_INFO_EXT_DDR_CONTROL_CFG_PARITY_CHECK_EN                  = 7,
        TB_INFO_EXT_DDR_CONTROL_CFG_READ_VALID_LATENCY               = 8,

        TB_INFO_EXT_DDR_PARITY_ERROR_COUNT_CFG_PARITY_ERROR_COUNT    = 0,

        TB_INFO_EXT_DDR_BIST_CONTROL_CFG_BIST_ENTRIES                = 0,
        TB_INFO_EXT_DDR_BIST_CONTROL_CFG_BIST_EN                     = 1,
        TB_INFO_EXT_DDR_BIST_CONTROL_CFG_BIST_MISMATCH_COUNT         = 2,
        TB_INFO_EXT_DDR_BIST_CONTROL_CFG_BIST_ONCE                   = 3,
        TB_INFO_EXT_DDR_BIST_CONTROL_CFG_BIST_READ_EXPECT_LATENCY    = 4,
        TB_INFO_EXT_DDR_BIST_CONTROL_CFG_CAPTURE_EN                  = 5,
        TB_INFO_EXT_DDR_BIST_CONTROL_CFG_CAPTURE_ONCE                = 6,
        TB_INFO_EXT_DDR_BIST_CONTROL_CFG_STOP_ON_ERROR               = 7,

        TB_INFO_EXT_DDR_BIST_POINTERS_CFG_BIST_EXPECT_READ_PTR       = 0,
        TB_INFO_EXT_DDR_BIST_POINTERS_CFG_BIST_REQUEST_DONE_ONCE     = 1,
        TB_INFO_EXT_DDR_BIST_POINTERS_CFG_BIST_REQUEST_READ_PTR      = 2,
        TB_INFO_EXT_DDR_BIST_POINTERS_CFG_BIST_RESULT_DONE_ONCE      = 3,
        TB_INFO_EXT_DDR_BIST_POINTERS_CFG_BIST_RESULT_WRITE_PTR      = 4,

        TB_INFO_EXT_DDR_CAPTURE_RESULT_CFG_CAPTURE_REQUEST_DONE_ONCE = 0,
        TB_INFO_EXT_DDR_CAPTURE_RESULT_CFG_CAPTURE_REQUEST_WRITE_PTR = 1,
        TB_INFO_EXT_DDR_CAPTURE_RESULT_CFG_CAPTURE_RESULT_DONE_ONCE  = 2,
        TB_INFO_EXT_DDR_CAPTURE_RESULT_CFG_CAPTURE_RESULT_WRITE_PTR  = 3,

        TB_INFO_EXT_DDR_ADR_MATCH_MASK_CFG_ADDRESS_MATCH_MASK        = 0,

        TB_INFO_EXT_DDR_ADR_MATCH_VALUE_CFG_ADDRESS_MATCH_VALUE      = 0,

        TB_INFO_EXT_DDR_INIT_CTL_INIT_DONE                           = 0,
        TB_INFO_EXT_DDR_INIT_CTL_INIT_END_INDEX                      = 1,
        TB_INFO_EXT_DDR_INIT_CTL_INIT_EN                             = 2,
        TB_INFO_EXT_DDR_INIT_CTL_INIT_START_INDEX                    = 3,

        TB_INFO_EXT_DDR_REQ_FIFO_THRESHOLD_REQ_FIFO_THRESHOLD        = 0,

        TB_INFO_EXT_DDR_CTL_INTERRUPT_MASK_RESET                     = 0,
        TB_INFO_EXT_DDR_CTL_INTERRUPT_MASK_SET                       = 1,
        TB_INFO_EXT_DDR_CTL_INTERRUPT_VALUE_RESET                    = 2,
        TB_INFO_EXT_DDR_CTL_INTERRUPT_VALUE_SET                      = 3,

        TB_INFO_EXT_DDR_CTL_PARITY_FAIL_RECORD_DDR_PARITY_FAIL       = 0,
        TB_INFO_EXT_DDR_CTL_PARITY_FAIL_RECORD_DDR_PARITY_FAIL_ADDR  = 1,

        TCAM_ARB_CONFIG_CFG_HASH_INTF_CREDIT                         = 0,
        TCAM_ARB_CONFIG_CFG_TCAM_CTL_CREDIT                          = 1,
        TCAM_ARB_CONFIG_HASH_INDEX_FIFO_INTA_FULL_THRD               = 2,
        TCAM_ARB_CONFIG_KEY_LOC_FIFO_EPEA_FULL_THRD                  = 3,
        TCAM_ARB_CONFIG_KEY_LOC_FIFO_IPE_LOOKUP_MGRA_FULL_THRD       = 4,
        TCAM_ARB_CONFIG_KEY_LOC_FIFO_IPE_USER_IDA_FULL_THRD          = 5,
        TCAM_ARB_CONFIG_KEY_LOC_FIFO_OAMA_FULL_THRD                  = 6,
        TCAM_ARB_CONFIG_RESULT_MATCH_FIFO_EXTA_FULL_THRD             = 7,
        TCAM_ARB_CONFIG_RESULT_MATCH_FIFO_INTA_FULL_THRD             = 8,
        TCAM_ARB_CONFIG_TCAM_INDEX_FIFO_INTA_FULL_THRD               = 9,

        TCAM_ARB_EXT_INDEX_BASE_EXT_INDEX_BASE                       = 0,

        TCAM_ARB_INTERRUPT_MASK_RESET                                = 0,
        TCAM_ARB_INTERRUPT_MASK_SET                                  = 1,
        TCAM_ARB_INTERRUPT_VALUE_RESET                               = 2,
        TCAM_ARB_INTERRUPT_VALUE_SET                                 = 3,

        TCAM_ARB_WEIGHT_EPE_WEIGHT                                   = 0,
        TCAM_ARB_WEIGHT_IPE_LOOKUP_MGR_WEIGHT                        = 1,
        TCAM_ARB_WEIGHT_IPE_USER_ID_WEIGHT                           = 2,
        TCAM_ARB_WEIGHT_OAM_WEIGHT                                   = 3,

        TCAM_CTL_EXT_SETUP_CFG_IDT_FAST_BUS_MODE                     = 0,
        TCAM_CTL_EXT_SETUP_CFG_IDT_NSA_COM_MOD                       = 1,
        TCAM_CTL_EXT_SETUP_CFG_LOOKUP_TO_CPU_CYCLES                  = 2,
        TCAM_CTL_EXT_SETUP_CFG_MPMIQ_VLD                             = 3,
        TCAM_CTL_EXT_SETUP_CFG_MPMI_READ_LATENCY                     = 4,
        TCAM_CTL_EXT_SETUP_CFG_TCAM_TYPE                             = 5,
        TCAM_CTL_EXT_SETUP_CFG_WRITE_TO_LOOKUP_CYCLES                = 6,

        TCAM_CTL_EXT_ACCESS_CPU_AGING_EN                             = 0,
        TCAM_CTL_EXT_ACCESS_CPU_DEV_ID                               = 1,
        TCAM_CTL_EXT_ACCESS_CPU_INDEX                                = 2,
        TCAM_CTL_EXT_ACCESS_CPU_READ_DATA_VALID                      = 3,
        TCAM_CTL_EXT_ACCESS_CPU_REQ                                  = 4,
        TCAM_CTL_EXT_ACCESS_CPU_REQ_TYPE                             = 5,

        TCAM_CTL_EXT_CASCADE_CTL_CFG_LOOKUP_DEV_SEL                  = 0,

        TCAM_CTL_EXT_WRITE_DATA_TCAM_WRITE_DATA00                    = 0,
        TCAM_CTL_EXT_WRITE_DATA_TCAM_WRITE_DATA01                    = 1,
        TCAM_CTL_EXT_WRITE_DATA_TCAM_WRITE_DATA02                    = 2,

        TCAM_CTL_EXT_WRITE_MASK_TCAM_WRITE_DATA10                    = 0,
        TCAM_CTL_EXT_WRITE_MASK_TCAM_WRITE_DATA11                    = 1,
        TCAM_CTL_EXT_WRITE_MASK_TCAM_WRITE_DATA12                    = 2,

        TCAM_CTL_EXT_READ_DATA_TCAM_READ_DATA0                       = 0,
        TCAM_CTL_EXT_READ_DATA_TCAM_READ_DATA1                       = 1,
        TCAM_CTL_EXT_READ_DATA_TCAM_READ_DATA2                       = 2,

        TCAM_CTL_EXT_BIST_POINTERS_CFG_BIST_EXPECT_READ_PTR          = 0,
        TCAM_CTL_EXT_BIST_POINTERS_CFG_BIST_REQUEST_DONE_ONCE        = 1,
        TCAM_CTL_EXT_BIST_POINTERS_CFG_BIST_REQUEST_READ_PTR         = 2,
        TCAM_CTL_EXT_BIST_POINTERS_CFG_BIST_RESULT_DONE_ONCE         = 3,
        TCAM_CTL_EXT_BIST_POINTERS_CFG_BIST_RESULT_WRITE_PTR         = 4,
        TCAM_CTL_EXT_BIST_POINTERS_CFG_TRAINING_DONE                 = 5,

        TCAM_CTL_EXT_CAPTURE_RESULT_CFG_CAPTURE_REQUEST_DONE_ONCE    = 0,
        TCAM_CTL_EXT_CAPTURE_RESULT_CFG_CAPTURE_REQUEST_WRITE_PTR    = 1,
        TCAM_CTL_EXT_CAPTURE_RESULT_CFG_CAPTURE_RESULT_DONE_ONCE     = 2,
        TCAM_CTL_EXT_CAPTURE_RESULT_CFG_CAPTURE_RESULT_WRITE_PTR     = 3,

        TCAM_CTL_EXT_INIT_CTL_CFG_INIT_DONE                          = 0,
        TCAM_CTL_EXT_INIT_CTL_CFG_INIT_END_ADDR                      = 1,
        TCAM_CTL_EXT_INIT_CTL_CFG_INIT_EN                            = 2,
        TCAM_CTL_EXT_INIT_CTL_CFG_INIT_START_ADDR                    = 3,

        TCAM_CTL_EXT_DEBUG_FR_TCAM_ARB_LOOKUP_KEY_CNT                = 0,
        TCAM_CTL_EXT_DEBUG_TO_TCAM_ARB_INDEX_CNT                     = 1,

        TCAM_CTL_EXT_INTR_MASK_RESET                                 = 0,
        TCAM_CTL_EXT_INTR_MASK_SET                                   = 1,
        TCAM_CTL_EXT_INTR_VALUE_RESET                                = 2,
        TCAM_CTL_EXT_INTR_VALUE_SET                                  = 3,

        TCAM_CTL_EXT_BIST_CTL_CFG_BIST_ENTRIES                       = 0,
        TCAM_CTL_EXT_BIST_CTL_CFG_BIST_EN                            = 1,
        TCAM_CTL_EXT_BIST_CTL_CFG_BIST_EXPECT_LATENCY                = 2,
        TCAM_CTL_EXT_BIST_CTL_CFG_BIST_MISMATCH_COUNT                = 3,
        TCAM_CTL_EXT_BIST_CTL_CFG_BIST_ONCE                          = 4,
        TCAM_CTL_EXT_BIST_CTL_CFG_CAPTURE_EN                         = 5,
        TCAM_CTL_EXT_BIST_CTL_CFG_CAPTURE_ONCE                       = 6,
        TCAM_CTL_EXT_BIST_CTL_CFG_NOP_SEND_NUM                       = 7,
        TCAM_CTL_EXT_BIST_CTL_CFG_STOP_ON_ERROR                      = 8,
        TCAM_CTL_EXT_BIST_CTL_CFG_TRAINING_EN                        = 9,

        TCAM_CTL_INT_SETUP_CFG_TCAM_WRAPPER_LOOKUP_DLY               = 0,
        TCAM_CTL_INT_SETUP_CFG_TCAM_WRAPPER_READ_DLY                 = 1,

        TCAM_CTL_INT_ACCESS_CPU_INDEX                                = 0,
        TCAM_CTL_INT_ACCESS_CPU_READ_DATA_VALID                      = 1,
        TCAM_CTL_INT_ACCESS_CPU_REQ                                  = 2,
        TCAM_CTL_INT_ACCESS_CPU_REQ_TYPE                             = 3,

        TCAM_CTL_INT_CPU_RD_DATA_TCAM_READ_DATA0                     = 0,
        TCAM_CTL_INT_CPU_RD_DATA_TCAM_READ_DATA1                     = 1,
        TCAM_CTL_INT_CPU_RD_DATA_TCAM_READ_DATA2                     = 2,

        TCAM_CTL_INT_BIST_CTL_CFG_BIST_ENTRIES                       = 0,
        TCAM_CTL_INT_BIST_CTL_CFG_BIST_EN                            = 1,
        TCAM_CTL_INT_BIST_CTL_CFG_BIST_MISMATCH_COUNT                = 2,
        TCAM_CTL_INT_BIST_CTL_CFG_BIST_ONCE                          = 3,
        TCAM_CTL_INT_BIST_CTL_CFG_CAPTURE_EN                         = 4,
        TCAM_CTL_INT_BIST_CTL_CFG_CAPTURE_ONCE                       = 5,
        TCAM_CTL_INT_BIST_CTL_CFG_STOP_ON_ERROR                      = 6,

        TCAM_CTL_INT_BIST_POINTERS_CFG_BIST_EXPECT_READ_PTR          = 0,
        TCAM_CTL_INT_BIST_POINTERS_CFG_BIST_REQUEST_DONE_ONCE        = 1,
        TCAM_CTL_INT_BIST_POINTERS_CFG_BIST_REQUEST_READ_PTR         = 2,
        TCAM_CTL_INT_BIST_POINTERS_CFG_BIST_RESULT_DONE_ONCE         = 3,
        TCAM_CTL_INT_BIST_POINTERS_CFG_BIST_RESULT_WRITE_PTR         = 4,

        TCAM_CTL_INT_CAPTURE_RESULT_CFG_CAPTURE_REQUEST_DONE_ONCE    = 0,
        TCAM_CTL_INT_CAPTURE_RESULT_CFG_CAPTURE_REQUEST_WRITE_PTR    = 1,
        TCAM_CTL_INT_CAPTURE_RESULT_CFG_CAPTURE_RESULT_DONE_ONCE     = 2,
        TCAM_CTL_INT_CAPTURE_RESULT_CFG_CAPTURE_RESULT_WRITE_PTR     = 3,

        TCAM_CTL_INT_INIT_CTRL_CFG_INIT_DONE                         = 0,
        TCAM_CTL_INT_INIT_CTRL_CFG_INIT_END_ADDR                     = 1,
        TCAM_CTL_INT_INIT_CTRL_CFG_INIT_EN                           = 2,
        TCAM_CTL_INT_INIT_CTRL_CFG_INIT_START_ADDR                   = 3,

        TCAM_CTL_INT_DEBUG_FR_TCAM_ARB_LOOKUP_KEY_CNT                = 0,
        TCAM_CTL_INT_DEBUG_TO_TCAM_ARB_INDEX_CNT                     = 1,

        TCAM_CTL_INT_INTR_MASK_RESET                                 = 0,
        TCAM_CTL_INT_INTR_MASK_SET                                   = 1,
        TCAM_CTL_INT_INTR_VALUE_RESET                                = 2,
        TCAM_CTL_INT_INTR_VALUE_SET                                  = 3,

        TCAM_CTL_INT_STATE_INTF_STATE                                = 0,

        TCAM_CTL_INT_CPU_WR_DATA_TCAM_WRITE_DATA00                   = 0,
        TCAM_CTL_INT_CPU_WR_DATA_TCAM_WRITE_DATA01                   = 1,
        TCAM_CTL_INT_CPU_WR_DATA_TCAM_WRITE_DATA02                   = 2,

        TCAM_CTL_INT_CPU_WR_MASK_TCAM_WRITE_DATA10                   = 0,
        TCAM_CTL_INT_CPU_WR_MASK_TCAM_WRITE_DATA11                   = 1,
        TCAM_CTL_INT_CPU_WR_MASK_TCAM_WRITE_DATA12                   = 2,

        TCAM_CTL_INT_MISC_CTRL_CFG_INTF_CREDIT                       = 0,
        TCAM_CTL_INT_MISC_CTRL_INDEX_FIFO_FULL_THRESHOLD             = 1,
        TCAM_CTL_INT_MISC_CTRL_INTF_REQ_FIFO_FULL_THRESHOLD          = 2,

        TCAM_CTL_INT_KEY_SIZE_CFG_KEY80_EN                           = 0,
        TCAM_CTL_INT_KEY_SIZE_CFG_KEY160_EN                          = 1,
        TCAM_CTL_INT_KEY_SIZE_CFG_KEY320_EN                          = 2,

        TCAM_CTL_INT_KEY_TYPE_CFG_QOS_KEY_EN                         = 0,

        XGMAC0_XGMAC_MDIO_CMD_DATA                                   = 0,
        XGMAC0_XGMAC_MDIO_CMD_DEVAD                                  = 1,
        XGMAC0_XGMAC_MDIO_CMD_OP                                     = 2,
        XGMAC0_XGMAC_MDIO_CMD_PRTAD                                  = 3,
        XGMAC0_XGMAC_MDIO_CMD_ST                                     = 4,

        XGMAC0_XGMAC_CONFIG1_BIT_ORDER_INVERT                        = 0,
        XGMAC0_XGMAC_CONFIG1_BIT_POLARITY_INVERT                     = 1,
        XGMAC0_XGMAC_CONFIG1_CHANNEL_CFG                             = 2,
        XGMAC0_XGMAC_CONFIG1_DIC_CNT_ENABLE                          = 3,
        XGMAC0_XGMAC_CONFIG1_PAUSE_FRAME_ENABLE                      = 4,
        XGMAC0_XGMAC_CONFIG1_PAUSE_QUANTA_CFG                        = 5,
        XGMAC0_XGMAC_CONFIG1_PREAMBLE4_BYTES                         = 6,
        XGMAC0_XGMAC_CONFIG1_RX_ENABLE                               = 7,
        XGMAC0_XGMAC_CONFIG1_TX_ENABLE                               = 8,
        XGMAC0_XGMAC_CONFIG1_XGMAC_LOOPBACK_EN                       = 9,

        XGMAC0_XGMAC_CONFIG2_BUF_FIFO_ALMOST_EMPTY_THRESHOLD         = 0,
        XGMAC0_XGMAC_CONFIG2_BUF_FIFO_ALMOST_FULL_THRESHOLD          = 1,
        XGMAC0_XGMAC_CONFIG2_DELETE_THRESHOLD                        = 2,
        XGMAC0_XGMAC_CONFIG2_INSERT_THRESHOLD                        = 3,
        XGMAC0_XGMAC_CONFIG2_MAC_SA_CFG47_TO32                       = 4,

        XGMAC0_XGMAC_CONFIG3_MAC_SA_CFG31_TO0                        = 0,

        XGMAC0_XGMAC_CONFIG4_CRC_ENABLE                              = 0,
        XGMAC0_XGMAC_CONFIG4_CRC_ERROR_MASK                          = 1,
        XGMAC0_XGMAC_CONFIG4_FORCE_REALIGN                           = 2,
        XGMAC0_XGMAC_CONFIG4_FORCE_SIGNAL_DETECT                     = 3,
        XGMAC0_XGMAC_CONFIG4_FORCE_SYNC                              = 4,
        XGMAC0_XGMAC_CONFIG4_FULL_THRESHOLD                          = 5,
        XGMAC0_XGMAC_CONFIG4_IGNORE_LOCAL_FAULT                      = 6,
        XGMAC0_XGMAC_CONFIG4_IGNORE_REMOTE_FAULT                     = 7,
        XGMAC0_XGMAC_CONFIG4_MUX_PORT_ENABLE                         = 8,
        XGMAC0_XGMAC_CONFIG4_PAD_ENABLE                              = 9,
        XGMAC0_XGMAC_CONFIG4_PAUSE_ERROR_MASK_OFF                    = 10,
        XGMAC0_XGMAC_CONFIG4_PAUSE_OFF_ENABLE                        = 11,
        XGMAC0_XGMAC_CONFIG4_SERDES_RX_BYTE_SWAP                     = 12,
        XGMAC0_XGMAC_CONFIG4_SERDES_TX_BYTE_SWAP                     = 13,
        XGMAC0_XGMAC_CONFIG4_SIG_DET_ACTIVE_VALUE                    = 14,
        XGMAC0_XGMAC_CONFIG4_TX_THRESHOLD                            = 15,

        XGMAC0_XGMAC_SOFT_RST_MDIO_SOFT_RST                          = 0,
        XGMAC0_XGMAC_SOFT_RST_PCS_RX_SOFT_RST                        = 1,
        XGMAC0_XGMAC_SOFT_RST_PCS_TX_SOFT_RST                        = 2,
        XGMAC0_XGMAC_SOFT_RST_SERDES_RX0_SOFT_RST                    = 3,
        XGMAC0_XGMAC_SOFT_RST_SERDES_RX1_SOFT_RST                    = 4,
        XGMAC0_XGMAC_SOFT_RST_SERDES_RX2_SOFT_RST                    = 5,
        XGMAC0_XGMAC_SOFT_RST_SERDES_RX3_SOFT_RST                    = 6,

        XGMAC0_XGMAC_DBG1_ALIGN_STATUS                               = 0,
        XGMAC0_XGMAC_DBG1_LINK_FAULT_STATE                           = 1,
        XGMAC0_XGMAC_DBG1_LINK_FAULT_TYPE                            = 2,
        XGMAC0_XGMAC_DBG1_PAUSE_STATE                                = 3,
        XGMAC0_XGMAC_DBG1_PCS_TX_STATE                               = 4,
        XGMAC0_XGMAC_DBG1_PKT_TX_STATE                               = 5,
        XGMAC0_XGMAC_DBG1_PKT_WITH_NO_SOP                            = 6,
        XGMAC0_XGMAC_DBG1_STATS_RAM_PARITY_ERROR_ADDR                = 7,
        XGMAC0_XGMAC_DBG1_SYNC_STATUS                                = 8,
        XGMAC0_XGMAC_DBG1_XGMII_RX_STATE                             = 9,
        XGMAC0_XGMAC_DBG1_XGMII_TX_STATE                             = 10,

        XGMAC0_XGMAC_MDIO_RD_DATA_XGMAC_MDIO_RD_DATA                 = 0,

        XGMAC0_XGMAC_STRETCH_MODE_IFS_STRETCH_COUNT_INIT             = 0,
        XGMAC0_XGMAC_STRETCH_MODE_IFS_STRETCH_MODE                   = 1,
        XGMAC0_XGMAC_STRETCH_MODE_IFS_STRETCH_RATIO                  = 2,
        XGMAC0_XGMAC_STRETCH_MODE_IFS_STRETCH_SIZE_INIT              = 3,

        XGMAC0_XGMAC_STATS_MTU1_PACKET_LEN_MTU1                      = 0,

        XGMAC0_XGMAC_STATS_MTU2_PACKET_LEN_MTU2                      = 0,

        XGMAC0_XGMAC_STATS_CONFIG_CLEAR_ON_READ                      = 0,
        XGMAC0_XGMAC_STATS_CONFIG_INCR_HOLD                          = 1,
        XGMAC0_XGMAC_STATS_CONFIG_INCR_SATURATE                      = 2,

        XGMAC0_XGMAC_STATS_INIT_XGMAC_INIT                           = 0,

        XGMAC0_XGMAC_STATS_INIT_DONE_XGMAC_INIT                      = 0,

        XGMAC0_XGMAC_DESKEW_FIFO_CONFIG_DESKEW_FIFO_DEPTH_CFG        = 0,
        XGMAC0_XGMAC_DESKEW_FIFO_CONFIG_DESKEW_MASK                  = 1,

        XGMAC0_XGMAC_CONFIG5_BUF_STORE_STALL_MASK                    = 0,
        XGMAC0_XGMAC_CONFIG5_KEEP_BAY_HDR                            = 1,
        XGMAC0_XGMAC_CONFIG5_MDIO_IN_DLY                             = 2,
        XGMAC0_XGMAC_CONFIG5_PAUSE_TIMER_CFG                         = 3,

        XGMAC0_XGMAC_INTERRUPT_STATUS_SET_VALUE_SET                  = 0,

        XGMAC0_XGMAC_INTERRUPT_STATUS_RESET_VALUE_RESET              = 0,

        XGMAC0_XGMAC_INTERRUPT_MASK_SET_MASK_SET                     = 0,

        XGMAC0_XGMAC_INTERRUPT_MASK_RESET_MASK_RESET                 = 0,

        XGMAC0_XGMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                    = 0,
        XGMAC0_XGMAC_PRBS_CFG_PCS_CFG_PRBS_RST                       = 1,
        XGMAC0_XGMAC_PRBS_CFG_PCS_CFG_PRBS_USE_PRBS7                 = 2,
        XGMAC0_XGMAC_PRBS_CFG_PCS_CFG_TEST_PATTERN                   = 3,

        XGMAC0_XGMAC_PRBS_ERR_CNT0_PRBS_ERR_CNT0                     = 0,

        XGMAC0_XGMAC_PRBS_ERR_CNT1_PRBS_ERR_CNT1                     = 0,

        XGMAC0_XGMAC_PRBS_ERR_CNT2_PRBS_ERR_CNT2                     = 0,

        XGMAC0_XGMAC_PRBS_ERR_CNT3_PRBS_ERR_CNT3                     = 0,

        XGMAC0_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT0                     = 0,
        XGMAC0_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT1                     = 1,
        XGMAC0_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT2                     = 2,
        XGMAC0_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT3                     = 3,

        XGMAC0_XGMAC_TP_ID_XGMAC_TP_ID                               = 0,

        XGMAC0_XGMAC_USE_ORGINAL_COS_USE_ORIGINAL_COS                = 0,

        XGMAC0_XGMAC_PRIORITY_MAP_PRIORITY_MAP0                      = 0,
        XGMAC0_XGMAC_PRIORITY_MAP_PRIORITY_MAP1                      = 1,
        XGMAC0_XGMAC_PRIORITY_MAP_PRIORITY_MAP2                      = 2,
        XGMAC0_XGMAC_PRIORITY_MAP_PRIORITY_MAP3                      = 3,
        XGMAC0_XGMAC_PRIORITY_MAP_PRIORITY_MAP4                      = 4,
        XGMAC0_XGMAC_PRIORITY_MAP_PRIORITY_MAP5                      = 5,
        XGMAC0_XGMAC_PRIORITY_MAP_PRIORITY_MAP6                      = 6,
        XGMAC0_XGMAC_PRIORITY_MAP_PRIORITY_MAP7                      = 7,

        XGMAC0_XGMAC_GEN_PKT_AUTO_BURST                              = 0,
        XGMAC0_XGMAC_GEN_PKT_AUTO_BURST_PKT_NUM                      = 1,
        XGMAC0_XGMAC_GEN_PKT_AUTO_PAYLOAD_INC                        = 2,
        XGMAC0_XGMAC_GEN_PKT_AUTO_PKT_GEN                            = 3,
        XGMAC0_XGMAC_GEN_PKT_AUTO_PKT_LEN                            = 4,
        XGMAC0_XGMAC_GEN_PKT_AUTO_RANDOM_LEN                         = 5,

        XGMAC0_XGMAC_PAYLOAD_MAC_DA_CFG15_0                          = 0,
        XGMAC0_XGMAC_PAYLOAD_MAC_DA_CFG47_16                         = 1,
        XGMAC0_XGMAC_PAYLOAD_PKTD_WORD8                              = 2,
        XGMAC0_XGMAC_PAYLOAD_PKTD_WORD9                              = 3,
        XGMAC0_XGMAC_PAYLOAD_PKTD_WORD10                             = 4,
        XGMAC0_XGMAC_PAYLOAD_PKTD_WORD11                             = 5,
        XGMAC0_XGMAC_PAYLOAD_PKTD_WORD12                             = 6,

        XGMAC0_XGMAC_DRAIN_EN_XGMAC_DRAIN_EN                         = 0,

        XGMAC0_XGMAC_MDIO_CMD_STATUS_MDIO_CMD_DONE                   = 0,

        XGMAC0_XGMAC_MDIO_CFG_MDIO_GMAC_PRE                          = 0,
        XGMAC0_XGMAC_MDIO_CFG_MDIO_STATUS_MODE                       = 1,
        XGMAC0_XGMAC_MDIO_CFG_MDIO_XGMAC_PRE                         = 2,

        XGMAC0_XGMAC_PTP_EN_PTP_EN                                   = 0,
        XGMAC0_XGMAC_PTP_EN_TX_PTP_ERROR_EN                          = 1,

        XGMAC0_XGMAC_PTP_STATUS_RX_TS_COLLISION                      = 0,
        XGMAC0_XGMAC_PTP_STATUS_RX_TS_NOT_RDY                        = 1,
        XGMAC0_XGMAC_PTP_STATUS_TX_TS_COLLISION                      = 2,
        XGMAC0_XGMAC_PTP_STATUS_TX_TS_NOT_RDY                        = 3,

        XGMAC1_XGMAC_MDIO_CMD_DATA                                   = 0,
        XGMAC1_XGMAC_MDIO_CMD_DEVAD                                  = 1,
        XGMAC1_XGMAC_MDIO_CMD_OP                                     = 2,
        XGMAC1_XGMAC_MDIO_CMD_PRTAD                                  = 3,
        XGMAC1_XGMAC_MDIO_CMD_ST                                     = 4,

        XGMAC1_XGMAC_CONFIG1_BIT_ORDER_INVERT                        = 0,
        XGMAC1_XGMAC_CONFIG1_BIT_POLARITY_INVERT                     = 1,
        XGMAC1_XGMAC_CONFIG1_CHANNEL_CFG                             = 2,
        XGMAC1_XGMAC_CONFIG1_DIC_CNT_ENABLE                          = 3,
        XGMAC1_XGMAC_CONFIG1_PAUSE_FRAME_ENABLE                      = 4,
        XGMAC1_XGMAC_CONFIG1_PAUSE_QUANTA_CFG                        = 5,
        XGMAC1_XGMAC_CONFIG1_PREAMBLE4_BYTES                         = 6,
        XGMAC1_XGMAC_CONFIG1_RX_ENABLE                               = 7,
        XGMAC1_XGMAC_CONFIG1_TX_ENABLE                               = 8,
        XGMAC1_XGMAC_CONFIG1_XGMAC_LOOPBACK_EN                       = 9,

        XGMAC1_XGMAC_CONFIG2_BUF_FIFO_ALMOST_EMPTY_THRESHOLD         = 0,
        XGMAC1_XGMAC_CONFIG2_BUF_FIFO_ALMOST_FULL_THRESHOLD          = 1,
        XGMAC1_XGMAC_CONFIG2_DELETE_THRESHOLD                        = 2,
        XGMAC1_XGMAC_CONFIG2_INSERT_THRESHOLD                        = 3,
        XGMAC1_XGMAC_CONFIG2_MAC_SA_CFG47_TO32                       = 4,

        XGMAC1_XGMAC_CONFIG3_MAC_SA_CFG31_TO0                        = 0,

        XGMAC1_XGMAC_CONFIG4_CRC_ENABLE                              = 0,
        XGMAC1_XGMAC_CONFIG4_CRC_ERROR_MASK                          = 1,
        XGMAC1_XGMAC_CONFIG4_FORCE_REALIGN                           = 2,
        XGMAC1_XGMAC_CONFIG4_FORCE_SIGNAL_DETECT                     = 3,
        XGMAC1_XGMAC_CONFIG4_FORCE_SYNC                              = 4,
        XGMAC1_XGMAC_CONFIG4_FULL_THRESHOLD                          = 5,
        XGMAC1_XGMAC_CONFIG4_IGNORE_LOCAL_FAULT                      = 6,
        XGMAC1_XGMAC_CONFIG4_IGNORE_REMOTE_FAULT                     = 7,
        XGMAC1_XGMAC_CONFIG4_MUX_PORT_ENABLE                         = 8,
        XGMAC1_XGMAC_CONFIG4_PAD_ENABLE                              = 9,
        XGMAC1_XGMAC_CONFIG4_PAUSE_ERROR_MASK_OFF                    = 10,
        XGMAC1_XGMAC_CONFIG4_PAUSE_OFF_ENABLE                        = 11,
        XGMAC1_XGMAC_CONFIG4_SERDES_RX_BYTE_SWAP                     = 12,
        XGMAC1_XGMAC_CONFIG4_SERDES_TX_BYTE_SWAP                     = 13,
        XGMAC1_XGMAC_CONFIG4_SIG_DET_ACTIVE_VALUE                    = 14,
        XGMAC1_XGMAC_CONFIG4_TX_THRESHOLD                            = 15,

        XGMAC1_XGMAC_SOFT_RST_MDIO_SOFT_RST                          = 0,
        XGMAC1_XGMAC_SOFT_RST_PCS_RX_SOFT_RST                        = 1,
        XGMAC1_XGMAC_SOFT_RST_PCS_TX_SOFT_RST                        = 2,
        XGMAC1_XGMAC_SOFT_RST_SERDES_RX0_SOFT_RST                    = 3,
        XGMAC1_XGMAC_SOFT_RST_SERDES_RX1_SOFT_RST                    = 4,
        XGMAC1_XGMAC_SOFT_RST_SERDES_RX2_SOFT_RST                    = 5,
        XGMAC1_XGMAC_SOFT_RST_SERDES_RX3_SOFT_RST                    = 6,

        XGMAC1_XGMAC_DBG1_ALIGN_STATUS                               = 0,
        XGMAC1_XGMAC_DBG1_LINK_FAULT_STATE                           = 1,
        XGMAC1_XGMAC_DBG1_LINK_FAULT_TYPE                            = 2,
        XGMAC1_XGMAC_DBG1_PAUSE_STATE                                = 3,
        XGMAC1_XGMAC_DBG1_PCS_TX_STATE                               = 4,
        XGMAC1_XGMAC_DBG1_PKT_TX_STATE                               = 5,
        XGMAC1_XGMAC_DBG1_PKT_WITH_NO_SOP                            = 6,
        XGMAC1_XGMAC_DBG1_STATS_RAM_PARITY_ERROR_ADDR                = 7,
        XGMAC1_XGMAC_DBG1_SYNC_STATUS                                = 8,
        XGMAC1_XGMAC_DBG1_XGMII_RX_STATE                             = 9,
        XGMAC1_XGMAC_DBG1_XGMII_TX_STATE                             = 10,

        XGMAC1_XGMAC_MDIO_RD_DATA_XGMAC_MDIO_RD_DATA                 = 0,

        XGMAC1_XGMAC_STRETCH_MODE_IFS_STRETCH_COUNT_INIT             = 0,
        XGMAC1_XGMAC_STRETCH_MODE_IFS_STRETCH_MODE                   = 1,
        XGMAC1_XGMAC_STRETCH_MODE_IFS_STRETCH_RATIO                  = 2,
        XGMAC1_XGMAC_STRETCH_MODE_IFS_STRETCH_SIZE_INIT              = 3,

        XGMAC1_XGMAC_STATS_MTU1_PACKET_LEN_MTU1                      = 0,

        XGMAC1_XGMAC_STATS_MTU2_PACKET_LEN_MTU2                      = 0,

        XGMAC1_XGMAC_STATS_CONFIG_CLEAR_ON_READ                      = 0,
        XGMAC1_XGMAC_STATS_CONFIG_INCR_HOLD                          = 1,
        XGMAC1_XGMAC_STATS_CONFIG_INCR_SATURATE                      = 2,

        XGMAC1_XGMAC_STATS_INIT_XGMAC_INIT                           = 0,

        XGMAC1_XGMAC_STATS_INIT_DONE_XGMAC_INIT                      = 0,

        XGMAC1_XGMAC_DESKEW_FIFO_CONFIG_DESKEW_FIFO_DEPTH_CFG        = 0,
        XGMAC1_XGMAC_DESKEW_FIFO_CONFIG_DESKEW_MASK                  = 1,

        XGMAC1_XGMAC_CONFIG5_BUF_STORE_STALL_MASK                    = 0,
        XGMAC1_XGMAC_CONFIG5_KEEP_BAY_HDR                            = 1,
        XGMAC1_XGMAC_CONFIG5_MDIO_IN_DLY                             = 2,
        XGMAC1_XGMAC_CONFIG5_PAUSE_TIMER_CFG                         = 3,

        XGMAC1_XGMAC_INTERRUPT_STATUS_SET_VALUE_SET                  = 0,

        XGMAC1_XGMAC_INTERRUPT_STATUS_RESET_VALUE_RESET              = 0,

        XGMAC1_XGMAC_INTERRUPT_MASK_SET_MASK_SET                     = 0,

        XGMAC1_XGMAC_INTERRUPT_MASK_RESET_MASK_RESET                 = 0,

        XGMAC1_XGMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                    = 0,
        XGMAC1_XGMAC_PRBS_CFG_PCS_CFG_PRBS_RST                       = 1,
        XGMAC1_XGMAC_PRBS_CFG_PCS_CFG_PRBS_USE_PRBS7                 = 2,
        XGMAC1_XGMAC_PRBS_CFG_PCS_CFG_TEST_PATTERN                   = 3,

        XGMAC1_XGMAC_PRBS_ERR_CNT0_PRBS_ERR_CNT0                     = 0,

        XGMAC1_XGMAC_PRBS_ERR_CNT1_PRBS_ERR_CNT1                     = 0,

        XGMAC1_XGMAC_PRBS_ERR_CNT2_PRBS_ERR_CNT2                     = 0,

        XGMAC1_XGMAC_PRBS_ERR_CNT3_PRBS_ERR_CNT3                     = 0,

        XGMAC1_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT0                     = 0,
        XGMAC1_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT1                     = 1,
        XGMAC1_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT2                     = 2,
        XGMAC1_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT3                     = 3,

        XGMAC1_XGMAC_TP_ID_XGMAC_TP_ID                               = 0,

        XGMAC1_XGMAC_USE_ORGINAL_COS_USE_ORIGINAL_COS                = 0,

        XGMAC1_XGMAC_PRIORITY_MAP_PRIORITY_MAP0                      = 0,
        XGMAC1_XGMAC_PRIORITY_MAP_PRIORITY_MAP1                      = 1,
        XGMAC1_XGMAC_PRIORITY_MAP_PRIORITY_MAP2                      = 2,
        XGMAC1_XGMAC_PRIORITY_MAP_PRIORITY_MAP3                      = 3,
        XGMAC1_XGMAC_PRIORITY_MAP_PRIORITY_MAP4                      = 4,
        XGMAC1_XGMAC_PRIORITY_MAP_PRIORITY_MAP5                      = 5,
        XGMAC1_XGMAC_PRIORITY_MAP_PRIORITY_MAP6                      = 6,
        XGMAC1_XGMAC_PRIORITY_MAP_PRIORITY_MAP7                      = 7,

        XGMAC1_XGMAC_GEN_PKT_AUTO_BURST                              = 0,
        XGMAC1_XGMAC_GEN_PKT_AUTO_BURST_PKT_NUM                      = 1,
        XGMAC1_XGMAC_GEN_PKT_AUTO_PAYLOAD_INC                        = 2,
        XGMAC1_XGMAC_GEN_PKT_AUTO_PKT_GEN                            = 3,
        XGMAC1_XGMAC_GEN_PKT_AUTO_PKT_LEN                            = 4,
        XGMAC1_XGMAC_GEN_PKT_AUTO_RANDOM_LEN                         = 5,

        XGMAC1_XGMAC_PAYLOAD_MAC_DA_CFG15_0                          = 0,
        XGMAC1_XGMAC_PAYLOAD_MAC_DA_CFG47_16                         = 1,
        XGMAC1_XGMAC_PAYLOAD_PKTD_WORD8                              = 2,
        XGMAC1_XGMAC_PAYLOAD_PKTD_WORD9                              = 3,
        XGMAC1_XGMAC_PAYLOAD_PKTD_WORD10                             = 4,
        XGMAC1_XGMAC_PAYLOAD_PKTD_WORD11                             = 5,
        XGMAC1_XGMAC_PAYLOAD_PKTD_WORD12                             = 6,

        XGMAC1_XGMAC_DRAIN_EN_XGMAC_DRAIN_EN                         = 0,

        XGMAC1_XGMAC_MDIO_CMD_STATUS_MDIO_CMD_DONE                   = 0,

        XGMAC1_XGMAC_MDIO_CFG_MDIO_GMAC_PRE                          = 0,
        XGMAC1_XGMAC_MDIO_CFG_MDIO_STATUS_MODE                       = 1,
        XGMAC1_XGMAC_MDIO_CFG_MDIO_XGMAC_PRE                         = 2,

        XGMAC1_XGMAC_PTP_EN_PTP_EN                                   = 0,
        XGMAC1_XGMAC_PTP_EN_TX_PTP_ERROR_EN                          = 1,

        XGMAC1_XGMAC_PTP_STATUS_RX_TS_COLLISION                      = 0,
        XGMAC1_XGMAC_PTP_STATUS_RX_TS_NOT_RDY                        = 1,
        XGMAC1_XGMAC_PTP_STATUS_TX_TS_COLLISION                      = 2,
        XGMAC1_XGMAC_PTP_STATUS_TX_TS_NOT_RDY                        = 3,

        XGMAC2_XGMAC_MDIO_CMD_DATA                                   = 0,
        XGMAC2_XGMAC_MDIO_CMD_DEVAD                                  = 1,
        XGMAC2_XGMAC_MDIO_CMD_OP                                     = 2,
        XGMAC2_XGMAC_MDIO_CMD_PRTAD                                  = 3,
        XGMAC2_XGMAC_MDIO_CMD_ST                                     = 4,

        XGMAC2_XGMAC_CONFIG1_BIT_ORDER_INVERT                        = 0,
        XGMAC2_XGMAC_CONFIG1_BIT_POLARITY_INVERT                     = 1,
        XGMAC2_XGMAC_CONFIG1_CHANNEL_CFG                             = 2,
        XGMAC2_XGMAC_CONFIG1_DIC_CNT_ENABLE                          = 3,
        XGMAC2_XGMAC_CONFIG1_PAUSE_FRAME_ENABLE                      = 4,
        XGMAC2_XGMAC_CONFIG1_PAUSE_QUANTA_CFG                        = 5,
        XGMAC2_XGMAC_CONFIG1_PREAMBLE4_BYTES                         = 6,
        XGMAC2_XGMAC_CONFIG1_RX_ENABLE                               = 7,
        XGMAC2_XGMAC_CONFIG1_TX_ENABLE                               = 8,
        XGMAC2_XGMAC_CONFIG1_XGMAC_LOOPBACK_EN                       = 9,

        XGMAC2_XGMAC_CONFIG2_BUF_FIFO_ALMOST_EMPTY_THRESHOLD         = 0,
        XGMAC2_XGMAC_CONFIG2_BUF_FIFO_ALMOST_FULL_THRESHOLD          = 1,
        XGMAC2_XGMAC_CONFIG2_DELETE_THRESHOLD                        = 2,
        XGMAC2_XGMAC_CONFIG2_INSERT_THRESHOLD                        = 3,
        XGMAC2_XGMAC_CONFIG2_MAC_SA_CFG47_TO32                       = 4,

        XGMAC2_XGMAC_CONFIG3_MAC_SA_CFG31_TO0                        = 0,

        XGMAC2_XGMAC_CONFIG4_CRC_ENABLE                              = 0,
        XGMAC2_XGMAC_CONFIG4_CRC_ERROR_MASK                          = 1,
        XGMAC2_XGMAC_CONFIG4_FORCE_REALIGN                           = 2,
        XGMAC2_XGMAC_CONFIG4_FORCE_SIGNAL_DETECT                     = 3,
        XGMAC2_XGMAC_CONFIG4_FORCE_SYNC                              = 4,
        XGMAC2_XGMAC_CONFIG4_FULL_THRESHOLD                          = 5,
        XGMAC2_XGMAC_CONFIG4_IGNORE_LOCAL_FAULT                      = 6,
        XGMAC2_XGMAC_CONFIG4_IGNORE_REMOTE_FAULT                     = 7,
        XGMAC2_XGMAC_CONFIG4_MUX_PORT_ENABLE                         = 8,
        XGMAC2_XGMAC_CONFIG4_PAD_ENABLE                              = 9,
        XGMAC2_XGMAC_CONFIG4_PAUSE_ERROR_MASK_OFF                    = 10,
        XGMAC2_XGMAC_CONFIG4_PAUSE_OFF_ENABLE                        = 11,
        XGMAC2_XGMAC_CONFIG4_SERDES_RX_BYTE_SWAP                     = 12,
        XGMAC2_XGMAC_CONFIG4_SERDES_TX_BYTE_SWAP                     = 13,
        XGMAC2_XGMAC_CONFIG4_SIG_DET_ACTIVE_VALUE                    = 14,
        XGMAC2_XGMAC_CONFIG4_TX_THRESHOLD                            = 15,

        XGMAC2_XGMAC_SOFT_RST_MDIO_SOFT_RST                          = 0,
        XGMAC2_XGMAC_SOFT_RST_PCS_RX_SOFT_RST                        = 1,
        XGMAC2_XGMAC_SOFT_RST_PCS_TX_SOFT_RST                        = 2,
        XGMAC2_XGMAC_SOFT_RST_SERDES_RX0_SOFT_RST                    = 3,
        XGMAC2_XGMAC_SOFT_RST_SERDES_RX1_SOFT_RST                    = 4,
        XGMAC2_XGMAC_SOFT_RST_SERDES_RX2_SOFT_RST                    = 5,
        XGMAC2_XGMAC_SOFT_RST_SERDES_RX3_SOFT_RST                    = 6,

        XGMAC2_XGMAC_DBG1_ALIGN_STATUS                               = 0,
        XGMAC2_XGMAC_DBG1_LINK_FAULT_STATE                           = 1,
        XGMAC2_XGMAC_DBG1_LINK_FAULT_TYPE                            = 2,
        XGMAC2_XGMAC_DBG1_PAUSE_STATE                                = 3,
        XGMAC2_XGMAC_DBG1_PCS_TX_STATE                               = 4,
        XGMAC2_XGMAC_DBG1_PKT_TX_STATE                               = 5,
        XGMAC2_XGMAC_DBG1_PKT_WITH_NO_SOP                            = 6,
        XGMAC2_XGMAC_DBG1_STATS_RAM_PARITY_ERROR_ADDR                = 7,
        XGMAC2_XGMAC_DBG1_SYNC_STATUS                                = 8,
        XGMAC2_XGMAC_DBG1_XGMII_RX_STATE                             = 9,
        XGMAC2_XGMAC_DBG1_XGMII_TX_STATE                             = 10,

        XGMAC2_XGMAC_MDIO_RD_DATA_XGMAC_MDIO_RD_DATA                 = 0,

        XGMAC2_XGMAC_STRETCH_MODE_IFS_STRETCH_COUNT_INIT             = 0,
        XGMAC2_XGMAC_STRETCH_MODE_IFS_STRETCH_MODE                   = 1,
        XGMAC2_XGMAC_STRETCH_MODE_IFS_STRETCH_RATIO                  = 2,
        XGMAC2_XGMAC_STRETCH_MODE_IFS_STRETCH_SIZE_INIT              = 3,

        XGMAC2_XGMAC_STATS_MTU1_PACKET_LEN_MTU1                      = 0,

        XGMAC2_XGMAC_STATS_MTU2_PACKET_LEN_MTU2                      = 0,

        XGMAC2_XGMAC_STATS_CONFIG_CLEAR_ON_READ                      = 0,
        XGMAC2_XGMAC_STATS_CONFIG_INCR_HOLD                          = 1,
        XGMAC2_XGMAC_STATS_CONFIG_INCR_SATURATE                      = 2,

        XGMAC2_XGMAC_STATS_INIT_XGMAC_INIT                           = 0,

        XGMAC2_XGMAC_STATS_INIT_DONE_XGMAC_INIT                      = 0,

        XGMAC2_XGMAC_DESKEW_FIFO_CONFIG_DESKEW_FIFO_DEPTH_CFG        = 0,
        XGMAC2_XGMAC_DESKEW_FIFO_CONFIG_DESKEW_MASK                  = 1,

        XGMAC2_XGMAC_CONFIG5_BUF_STORE_STALL_MASK                    = 0,
        XGMAC2_XGMAC_CONFIG5_KEEP_BAY_HDR                            = 1,
        XGMAC2_XGMAC_CONFIG5_MDIO_IN_DLY                             = 2,
        XGMAC2_XGMAC_CONFIG5_PAUSE_TIMER_CFG                         = 3,

        XGMAC2_XGMAC_INTERRUPT_STATUS_SET_VALUE_SET                  = 0,

        XGMAC2_XGMAC_INTERRUPT_STATUS_RESET_VALUE_RESET              = 0,

        XGMAC2_XGMAC_INTERRUPT_MASK_SET_MASK_SET                     = 0,

        XGMAC2_XGMAC_INTERRUPT_MASK_RESET_MASK_RESET                 = 0,

        XGMAC2_XGMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                    = 0,
        XGMAC2_XGMAC_PRBS_CFG_PCS_CFG_PRBS_RST                       = 1,
        XGMAC2_XGMAC_PRBS_CFG_PCS_CFG_PRBS_USE_PRBS7                 = 2,
        XGMAC2_XGMAC_PRBS_CFG_PCS_CFG_TEST_PATTERN                   = 3,

        XGMAC2_XGMAC_PRBS_ERR_CNT0_PRBS_ERR_CNT0                     = 0,

        XGMAC2_XGMAC_PRBS_ERR_CNT1_PRBS_ERR_CNT1                     = 0,

        XGMAC2_XGMAC_PRBS_ERR_CNT2_PRBS_ERR_CNT2                     = 0,

        XGMAC2_XGMAC_PRBS_ERR_CNT3_PRBS_ERR_CNT3                     = 0,

        XGMAC2_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT0                     = 0,
        XGMAC2_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT1                     = 1,
        XGMAC2_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT2                     = 2,
        XGMAC2_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT3                     = 3,

        XGMAC2_XGMAC_TP_ID_XGMAC_TP_ID                               = 0,

        XGMAC2_XGMAC_USE_ORGINAL_COS_USE_ORIGINAL_COS                = 0,

        XGMAC2_XGMAC_PRIORITY_MAP_PRIORITY_MAP0                      = 0,
        XGMAC2_XGMAC_PRIORITY_MAP_PRIORITY_MAP1                      = 1,
        XGMAC2_XGMAC_PRIORITY_MAP_PRIORITY_MAP2                      = 2,
        XGMAC2_XGMAC_PRIORITY_MAP_PRIORITY_MAP3                      = 3,
        XGMAC2_XGMAC_PRIORITY_MAP_PRIORITY_MAP4                      = 4,
        XGMAC2_XGMAC_PRIORITY_MAP_PRIORITY_MAP5                      = 5,
        XGMAC2_XGMAC_PRIORITY_MAP_PRIORITY_MAP6                      = 6,
        XGMAC2_XGMAC_PRIORITY_MAP_PRIORITY_MAP7                      = 7,

        XGMAC2_XGMAC_GEN_PKT_AUTO_BURST                              = 0,
        XGMAC2_XGMAC_GEN_PKT_AUTO_BURST_PKT_NUM                      = 1,
        XGMAC2_XGMAC_GEN_PKT_AUTO_PAYLOAD_INC                        = 2,
        XGMAC2_XGMAC_GEN_PKT_AUTO_PKT_GEN                            = 3,
        XGMAC2_XGMAC_GEN_PKT_AUTO_PKT_LEN                            = 4,
        XGMAC2_XGMAC_GEN_PKT_AUTO_RANDOM_LEN                         = 5,

        XGMAC2_XGMAC_PAYLOAD_MAC_DA_CFG15_0                          = 0,
        XGMAC2_XGMAC_PAYLOAD_MAC_DA_CFG47_16                         = 1,
        XGMAC2_XGMAC_PAYLOAD_PKTD_WORD8                              = 2,
        XGMAC2_XGMAC_PAYLOAD_PKTD_WORD9                              = 3,
        XGMAC2_XGMAC_PAYLOAD_PKTD_WORD10                             = 4,
        XGMAC2_XGMAC_PAYLOAD_PKTD_WORD11                             = 5,
        XGMAC2_XGMAC_PAYLOAD_PKTD_WORD12                             = 6,

        XGMAC2_XGMAC_DRAIN_EN_XGMAC_DRAIN_EN                         = 0,

        XGMAC2_XGMAC_MDIO_CMD_STATUS_MDIO_CMD_DONE                   = 0,

        XGMAC2_XGMAC_MDIO_CFG_MDIO_GMAC_PRE                          = 0,
        XGMAC2_XGMAC_MDIO_CFG_MDIO_STATUS_MODE                       = 1,
        XGMAC2_XGMAC_MDIO_CFG_MDIO_XGMAC_PRE                         = 2,

        XGMAC2_XGMAC_PTP_EN_PTP_EN                                   = 0,
        XGMAC2_XGMAC_PTP_EN_TX_PTP_ERROR_EN                          = 1,

        XGMAC2_XGMAC_PTP_STATUS_RX_TS_COLLISION                      = 0,
        XGMAC2_XGMAC_PTP_STATUS_RX_TS_NOT_RDY                        = 1,
        XGMAC2_XGMAC_PTP_STATUS_TX_TS_COLLISION                      = 2,
        XGMAC2_XGMAC_PTP_STATUS_TX_TS_NOT_RDY                        = 3,

        XGMAC3_XGMAC_MDIO_CMD_DATA                                   = 0,
        XGMAC3_XGMAC_MDIO_CMD_DEVAD                                  = 1,
        XGMAC3_XGMAC_MDIO_CMD_OP                                     = 2,
        XGMAC3_XGMAC_MDIO_CMD_PRTAD                                  = 3,
        XGMAC3_XGMAC_MDIO_CMD_ST                                     = 4,

        XGMAC3_XGMAC_CONFIG1_BIT_ORDER_INVERT                        = 0,
        XGMAC3_XGMAC_CONFIG1_BIT_POLARITY_INVERT                     = 1,
        XGMAC3_XGMAC_CONFIG1_CHANNEL_CFG                             = 2,
        XGMAC3_XGMAC_CONFIG1_DIC_CNT_ENABLE                          = 3,
        XGMAC3_XGMAC_CONFIG1_PAUSE_FRAME_ENABLE                      = 4,
        XGMAC3_XGMAC_CONFIG1_PAUSE_QUANTA_CFG                        = 5,
        XGMAC3_XGMAC_CONFIG1_PREAMBLE4_BYTES                         = 6,
        XGMAC3_XGMAC_CONFIG1_RX_ENABLE                               = 7,
        XGMAC3_XGMAC_CONFIG1_TX_ENABLE                               = 8,
        XGMAC3_XGMAC_CONFIG1_XGMAC_LOOPBACK_EN                       = 9,

        XGMAC3_XGMAC_CONFIG2_BUF_FIFO_ALMOST_EMPTY_THRESHOLD         = 0,
        XGMAC3_XGMAC_CONFIG2_BUF_FIFO_ALMOST_FULL_THRESHOLD          = 1,
        XGMAC3_XGMAC_CONFIG2_DELETE_THRESHOLD                        = 2,
        XGMAC3_XGMAC_CONFIG2_INSERT_THRESHOLD                        = 3,
        XGMAC3_XGMAC_CONFIG2_MAC_SA_CFG47_TO32                       = 4,

        XGMAC3_XGMAC_CONFIG3_MAC_SA_CFG31_TO0                        = 0,

        XGMAC3_XGMAC_CONFIG4_CRC_ENABLE                              = 0,
        XGMAC3_XGMAC_CONFIG4_CRC_ERROR_MASK                          = 1,
        XGMAC3_XGMAC_CONFIG4_FORCE_REALIGN                           = 2,
        XGMAC3_XGMAC_CONFIG4_FORCE_SIGNAL_DETECT                     = 3,
        XGMAC3_XGMAC_CONFIG4_FORCE_SYNC                              = 4,
        XGMAC3_XGMAC_CONFIG4_FULL_THRESHOLD                          = 5,
        XGMAC3_XGMAC_CONFIG4_IGNORE_LOCAL_FAULT                      = 6,
        XGMAC3_XGMAC_CONFIG4_IGNORE_REMOTE_FAULT                     = 7,
        XGMAC3_XGMAC_CONFIG4_MUX_PORT_ENABLE                         = 8,
        XGMAC3_XGMAC_CONFIG4_PAD_ENABLE                              = 9,
        XGMAC3_XGMAC_CONFIG4_PAUSE_ERROR_MASK_OFF                    = 10,
        XGMAC3_XGMAC_CONFIG4_PAUSE_OFF_ENABLE                        = 11,
        XGMAC3_XGMAC_CONFIG4_SERDES_RX_BYTE_SWAP                     = 12,
        XGMAC3_XGMAC_CONFIG4_SERDES_TX_BYTE_SWAP                     = 13,
        XGMAC3_XGMAC_CONFIG4_SIG_DET_ACTIVE_VALUE                    = 14,
        XGMAC3_XGMAC_CONFIG4_TX_THRESHOLD                            = 15,

        XGMAC3_XGMAC_SOFT_RST_MDIO_SOFT_RST                          = 0,
        XGMAC3_XGMAC_SOFT_RST_PCS_RX_SOFT_RST                        = 1,
        XGMAC3_XGMAC_SOFT_RST_PCS_TX_SOFT_RST                        = 2,
        XGMAC3_XGMAC_SOFT_RST_SERDES_RX0_SOFT_RST                    = 3,
        XGMAC3_XGMAC_SOFT_RST_SERDES_RX1_SOFT_RST                    = 4,
        XGMAC3_XGMAC_SOFT_RST_SERDES_RX2_SOFT_RST                    = 5,
        XGMAC3_XGMAC_SOFT_RST_SERDES_RX3_SOFT_RST                    = 6,

        XGMAC3_XGMAC_DBG1_ALIGN_STATUS                               = 0,
        XGMAC3_XGMAC_DBG1_LINK_FAULT_STATE                           = 1,
        XGMAC3_XGMAC_DBG1_LINK_FAULT_TYPE                            = 2,
        XGMAC3_XGMAC_DBG1_PAUSE_STATE                                = 3,
        XGMAC3_XGMAC_DBG1_PCS_TX_STATE                               = 4,
        XGMAC3_XGMAC_DBG1_PKT_TX_STATE                               = 5,
        XGMAC3_XGMAC_DBG1_PKT_WITH_NO_SOP                            = 6,
        XGMAC3_XGMAC_DBG1_STATS_RAM_PARITY_ERROR_ADDR                = 7,
        XGMAC3_XGMAC_DBG1_SYNC_STATUS                                = 8,
        XGMAC3_XGMAC_DBG1_XGMII_RX_STATE                             = 9,
        XGMAC3_XGMAC_DBG1_XGMII_TX_STATE                             = 10,

        XGMAC3_XGMAC_MDIO_RD_DATA_XGMAC_MDIO_RD_DATA                 = 0,

        XGMAC3_XGMAC_STRETCH_MODE_IFS_STRETCH_COUNT_INIT             = 0,
        XGMAC3_XGMAC_STRETCH_MODE_IFS_STRETCH_MODE                   = 1,
        XGMAC3_XGMAC_STRETCH_MODE_IFS_STRETCH_RATIO                  = 2,
        XGMAC3_XGMAC_STRETCH_MODE_IFS_STRETCH_SIZE_INIT              = 3,

        XGMAC3_XGMAC_STATS_MTU1_PACKET_LEN_MTU1                      = 0,

        XGMAC3_XGMAC_STATS_MTU2_PACKET_LEN_MTU2                      = 0,

        XGMAC3_XGMAC_STATS_CONFIG_CLEAR_ON_READ                      = 0,
        XGMAC3_XGMAC_STATS_CONFIG_INCR_HOLD                          = 1,
        XGMAC3_XGMAC_STATS_CONFIG_INCR_SATURATE                      = 2,

        XGMAC3_XGMAC_STATS_INIT_XGMAC_INIT                           = 0,

        XGMAC3_XGMAC_STATS_INIT_DONE_XGMAC_INIT                      = 0,

        XGMAC3_XGMAC_DESKEW_FIFO_CONFIG_DESKEW_FIFO_DEPTH_CFG        = 0,
        XGMAC3_XGMAC_DESKEW_FIFO_CONFIG_DESKEW_MASK                  = 1,

        XGMAC3_XGMAC_CONFIG5_BUF_STORE_STALL_MASK                    = 0,
        XGMAC3_XGMAC_CONFIG5_KEEP_BAY_HDR                            = 1,
        XGMAC3_XGMAC_CONFIG5_MDIO_IN_DLY                             = 2,
        XGMAC3_XGMAC_CONFIG5_PAUSE_TIMER_CFG                         = 3,

        XGMAC3_XGMAC_INTERRUPT_STATUS_SET_VALUE_SET                  = 0,

        XGMAC3_XGMAC_INTERRUPT_STATUS_RESET_VALUE_RESET              = 0,

        XGMAC3_XGMAC_INTERRUPT_MASK_SET_MASK_SET                     = 0,

        XGMAC3_XGMAC_INTERRUPT_MASK_RESET_MASK_RESET                 = 0,

        XGMAC3_XGMAC_PRBS_CFG_PCS_CFG_PRBS_ENABLE                    = 0,
        XGMAC3_XGMAC_PRBS_CFG_PCS_CFG_PRBS_RST                       = 1,
        XGMAC3_XGMAC_PRBS_CFG_PCS_CFG_PRBS_USE_PRBS7                 = 2,
        XGMAC3_XGMAC_PRBS_CFG_PCS_CFG_TEST_PATTERN                   = 3,

        XGMAC3_XGMAC_PRBS_ERR_CNT0_PRBS_ERR_CNT0                     = 0,

        XGMAC3_XGMAC_PRBS_ERR_CNT1_PRBS_ERR_CNT1                     = 0,

        XGMAC3_XGMAC_PRBS_ERR_CNT2_PRBS_ERR_CNT2                     = 0,

        XGMAC3_XGMAC_PRBS_ERR_CNT3_PRBS_ERR_CNT3                     = 0,

        XGMAC3_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT0                     = 0,
        XGMAC3_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT1                     = 1,
        XGMAC3_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT2                     = 2,
        XGMAC3_XGMAC8_B10B_ERR_CNT_CODE_ERR_CNT3                     = 3,

        XGMAC3_XGMAC_TP_ID_XGMAC_TP_ID                               = 0,

        XGMAC3_XGMAC_USE_ORGINAL_COS_USE_ORIGINAL_COS                = 0,

        XGMAC3_XGMAC_PRIORITY_MAP_PRIORITY_MAP0                      = 0,
        XGMAC3_XGMAC_PRIORITY_MAP_PRIORITY_MAP1                      = 1,
        XGMAC3_XGMAC_PRIORITY_MAP_PRIORITY_MAP2                      = 2,
        XGMAC3_XGMAC_PRIORITY_MAP_PRIORITY_MAP3                      = 3,
        XGMAC3_XGMAC_PRIORITY_MAP_PRIORITY_MAP4                      = 4,
        XGMAC3_XGMAC_PRIORITY_MAP_PRIORITY_MAP5                      = 5,
        XGMAC3_XGMAC_PRIORITY_MAP_PRIORITY_MAP6                      = 6,
        XGMAC3_XGMAC_PRIORITY_MAP_PRIORITY_MAP7                      = 7,

        XGMAC3_XGMAC_GEN_PKT_AUTO_BURST                              = 0,
        XGMAC3_XGMAC_GEN_PKT_AUTO_BURST_PKT_NUM                      = 1,
        XGMAC3_XGMAC_GEN_PKT_AUTO_PAYLOAD_INC                        = 2,
        XGMAC3_XGMAC_GEN_PKT_AUTO_PKT_GEN                            = 3,
        XGMAC3_XGMAC_GEN_PKT_AUTO_PKT_LEN                            = 4,
        XGMAC3_XGMAC_GEN_PKT_AUTO_RANDOM_LEN                         = 5,

        XGMAC3_XGMAC_PAYLOAD_MAC_DA_CFG15_0                          = 0,
        XGMAC3_XGMAC_PAYLOAD_MAC_DA_CFG47_16                         = 1,
        XGMAC3_XGMAC_PAYLOAD_PKTD_WORD8                              = 2,
        XGMAC3_XGMAC_PAYLOAD_PKTD_WORD9                              = 3,
        XGMAC3_XGMAC_PAYLOAD_PKTD_WORD10                             = 4,
        XGMAC3_XGMAC_PAYLOAD_PKTD_WORD11                             = 5,
        XGMAC3_XGMAC_PAYLOAD_PKTD_WORD12                             = 6,

        XGMAC3_XGMAC_DRAIN_EN_XGMAC_DRAIN_EN                         = 0,

        XGMAC3_XGMAC_MDIO_CMD_STATUS_MDIO_CMD_DONE                   = 0,

        XGMAC3_XGMAC_MDIO_CFG_MDIO_GMAC_PRE                          = 0,
        XGMAC3_XGMAC_MDIO_CFG_MDIO_STATUS_MODE                       = 1,
        XGMAC3_XGMAC_MDIO_CFG_MDIO_XGMAC_PRE                         = 2,

        XGMAC3_XGMAC_PTP_EN_PTP_EN                                   = 0,
        XGMAC3_XGMAC_PTP_EN_TX_PTP_ERROR_EN                          = 1,

        XGMAC3_XGMAC_PTP_STATUS_RX_TS_COLLISION                      = 0,
        XGMAC3_XGMAC_PTP_STATUS_RX_TS_NOT_RDY                        = 1,
        XGMAC3_XGMAC_PTP_STATUS_TX_TS_COLLISION                      = 2,
        XGMAC3_XGMAC_PTP_STATUS_TX_TS_NOT_RDY                        = 3,

        BUF_RETRV_PKT_MSG_MEM_DATA0                                  = 0,
        BUF_RETRV_PKT_MSG_MEM_DATA1                                  = 1,
        BUF_RETRV_PKT_MSG_MEM_DATA2                                  = 2,
        BUF_RETRV_PKT_MSG_MEM_DATA3                                  = 3,

        BUF_RETRV_BUF_RAM_DATA0                                      = 0,
        BUF_RETRV_BUF_RAM_DATA1                                      = 1,
        BUF_RETRV_BUF_RAM_DATA2                                      = 2,
        BUF_RETRV_BUF_RAM_DATA3                                      = 3,

        BUF_RETRV_PKT_CONFIG_MEM_PKT_CONFIG_END                      = 0,
        BUF_RETRV_PKT_CONFIG_MEM_PKT_CONFIG_START                    = 1,
        BUF_RETRV_PKT_CONFIG_MEM_PKT_CONFIG_WEIGHT                   = 2,

        BUF_RETRV_PKT_STATUS_MEM_PKT_STATUS_COUNT                    = 0,
        BUF_RETRV_PKT_STATUS_MEM_PKT_STATUS_HEAD                     = 1,
        BUF_RETRV_PKT_STATUS_MEM_PKT_STATUS_TAIL                     = 2,
        BUF_RETRV_PKT_STATUS_MEM_PKT_STATUS_WEIGHT                   = 3,

        BUF_RETRV_PKT_PARK_MEM_DATA0                                 = 0,
        BUF_RETRV_PKT_PARK_MEM_DATA1                                 = 1,
        BUF_RETRV_PKT_PARK_MEM_DATA2                                 = 2,
        BUF_RETRV_PKT_PARK_MEM_DATA3                                 = 3,

        BUF_RETRV_BUF_CONFIG_MEM_BUF_CONFIG_BURST_CNT_SEL            = 0,
        BUF_RETRV_BUF_CONFIG_MEM_BUF_CONFIG_END                      = 1,
        BUF_RETRV_BUF_CONFIG_MEM_BUF_CONFIG_START                    = 2,
        BUF_RETRV_BUF_CONFIG_MEM_BUF_CONFIG_WEIGHT                   = 3,

        BUF_RETRV_BUF_STATUS_MEM_BUF_STATUS1ST_DATA                  = 0,
        BUF_RETRV_BUF_STATUS_MEM_BUF_STATUS_COUNT                    = 1,
        BUF_RETRV_BUF_STATUS_MEM_BUF_STATUS_DATA_CNT                 = 2,
        BUF_RETRV_BUF_STATUS_MEM_BUF_STATUS_HEAD                     = 3,
        BUF_RETRV_BUF_STATUS_MEM_BUF_STATUS_OFFSET                   = 4,
        BUF_RETRV_BUF_STATUS_MEM_BUF_STATUS_TAIL                     = 5,
        BUF_RETRV_BUF_STATUS_MEM_BUF_STATUS_WEIGHT                   = 6,

        BUF_RETRV_CREDIT_MEM_CREDIT                                  = 0,

        BUF_RETRV_CREDIT_CONFIG_MEM_CREDIT_CONFIG                    = 0,

        BUF_RETRV_EXCEPTION_MEM_EXCEPTION_DATA                       = 0,
        BUF_RETRV_EXCEPTION_MEM_EXCEPTION_SUB_INDEX_EN               = 1,

        BUF_RETRV_BUF_CREDIT_MEM_CREDIT                              = 0,

        BUF_RETRV_BUF_CREDIT_CONFIG_MEM_CREDIT_CONFIG                = 0,

        DS_BUF_RETRV_COLOR_MAP_COLOR_MAP                             = 0,

        MET_FIFO_PRIORITY_MAP_TABLE_DROP_PRECEDENCE                  = 0,
        MET_FIFO_PRIORITY_MAP_TABLE_MET_FIFO_PRIORITY                = 1,
        MET_FIFO_PRIORITY_MAP_TABLE_QUEUE_SELECT                     = 2,
        MET_FIFO_PRIORITY_MAP_TABLE_RESRC_DROP_PRECEDENCE            = 3,

        BUFFER_STORE_RESRC_CNT_RESRC_CNT                             = 0,

        BUFFER_STORE_RESRC_THRESHOLD_RESRC_DROP_THRESHOLD0           = 0,
        BUFFER_STORE_RESRC_THRESHOLD_RESRC_DROP_THRESHOLD1           = 1,
        BUFFER_STORE_RESRC_THRESHOLD_RESRC_DROP_THRESHOLD2           = 2,
        BUFFER_STORE_RESRC_THRESHOLD_RESRC_DROP_THRESHOLD3           = 3,

        BUF_STORE_CHANNEL_INFO_RAM_WORD0                             = 0,
        BUF_STORE_CHANNEL_INFO_RAM_WORD1                             = 1,
        BUF_STORE_CHANNEL_INFO_RAM_WORD2                             = 2,
        BUF_STORE_CHANNEL_INFO_RAM_WORD3                             = 3,
        BUF_STORE_CHANNEL_INFO_RAM_WORD4                             = 4,
        BUF_STORE_CHANNEL_INFO_RAM_WORD5                             = 5,
        BUF_STORE_CHANNEL_INFO_RAM_WORD6                             = 6,

        BUF_STORE_BUF_PTR_BUF_PTR                                    = 0,

        BUFFER_STORE_STALL_THRESHOLD_STALL_HIGH                      = 0,
        BUFFER_STORE_STALL_THRESHOLD_STALL_LOW                       = 1,

        CPUMAC_STATS_RAM_BYTE_CNT_DATA_HIGH                          = 0,
        CPUMAC_STATS_RAM_BYTE_CNT_DATA_LOW                           = 1,
        CPUMAC_STATS_RAM_FRAME_CNT_DATA_HIGH                         = 2,
        CPUMAC_STATS_RAM_FRAME_CNT_DATA_LOW                          = 3,

        TCAM_INT_KEY_RAM_KEY0                                        = 0,
        TCAM_INT_KEY_RAM_KEY1                                        = 1,
        TCAM_INT_KEY_RAM_KEY2                                        = 2,
        TCAM_INT_KEY_RAM_KEY3                                        = 3,

        TCAM_INT_MASK_RAM_MASK0                                      = 0,
        TCAM_INT_MASK_RAM_MASK1                                      = 1,
        TCAM_INT_MASK_RAM_MASK2                                      = 2,
        TCAM_INT_MASK_RAM_MASK3                                      = 3,

        TCAM_EXT_KEY_RAM_KEY0                                        = 0,
        TCAM_EXT_KEY_RAM_KEY1                                        = 1,
        TCAM_EXT_KEY_RAM_KEY2                                        = 2,
        TCAM_EXT_KEY_RAM_KEY3                                        = 3,

        TCAM_EXT_MASK_RAM_MASK0                                      = 0,
        TCAM_EXT_MASK_RAM_MASK1                                      = 1,
        TCAM_EXT_MASK_RAM_MASK2                                      = 2,
        TCAM_EXT_MASK_RAM_MASK3                                      = 3,

        INT_SRAM_RAM_DATA0                                           = 0,
        INT_SRAM_RAM_DATA1                                           = 1,
        INT_SRAM_RAM_DATA2                                           = 2,

        HASH_TAB98K_RAM_DATA0                                        = 0,
        HASH_TAB98K_RAM_DATA1                                        = 1,
        HASH_TAB98K_RAM_DATA2                                        = 2,

        EXT_DDR_RAM_DATA0                                            = 0,
        EXT_DDR_RAM_DATA1                                            = 1,
        EXT_DDR_RAM_DATA2                                            = 2,

        HASH_TAB50K_RAM_DATA0                                        = 0,
        HASH_TAB50K_RAM_DATA1                                        = 1,
        HASH_TAB50K_RAM_DATA2                                        = 2,

        TCAM_EXT_REG_RAM_DATA0                                       = 0,
        TCAM_EXT_REG_RAM_DATA1                                       = 1,
        TCAM_EXT_REG_RAM_DATA2                                       = 2,
        TCAM_EXT_REG_RAM_DATA3                                       = 3,

        EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET0                  = 0,
        EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET1                  = 1,
        EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET2                  = 2,
        EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET3                  = 3,
        EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET4                  = 4,
        EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET5                  = 5,
        EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET6                  = 6,
        EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET7                  = 7,
        EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET8                  = 8,
        EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET9                  = 9,
        EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET10                 = 10,
        EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET11                 = 11,
        EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET12                 = 12,
        EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET13                 = 13,
        EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET14                 = 14,
        EPE_CLASSIFICATION_PHB_OFFSET_TABLE_OFFSET15                 = 15,

        DS_DEST_PHY_PORT_DEST_DISCARD                                = 0,
        DS_DEST_PHY_PORT_DISCARD_NON8023_OAM                         = 1,
        DS_DEST_PHY_PORT_GLOBAL_DEST_PORT                            = 2,
        DS_DEST_PHY_PORT_L2_SPAN_EN                                  = 3,
        DS_DEST_PHY_PORT_L2_SPAN_ID                                  = 4,
        DS_DEST_PHY_PORT_MUX_PORT_TYPE                               = 5,
        DS_DEST_PHY_PORT_RANDOM_LOG_EN                               = 6,
        DS_DEST_PHY_PORT_RANDOM_THRESHOLD                            = 7,

        EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_LB_DEST_MAP                = 0,
        EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_LB_LENGTH_ADJUST_TYPE      = 1,
        EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_LB_NEXT_HOP_EXT            = 2,
        EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_LB_NEXT_HOP_PTR            = 3,
        EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_PARITY0                    = 4,
        EPE_HDR_EDIT_L2_EDIT_LOOPBACK_RAM_PARITY1                    = 5,

        EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM_DP                    = 0,
        EPE_HEADER_EDIT_SGMAC_PRIORITY_MAP_MEM_TC                    = 1,

        EPE_HDR_EDIT_DISCARD_TYPE_STATS_DISCARD_COUNT                = 0,

        DS_L3_EDIT_TUNNEL_V6_IP_IP_SA31_TO0                          = 0,
        DS_L3_EDIT_TUNNEL_V6_IP_IP_SA63_TO32                         = 1,
        DS_L3_EDIT_TUNNEL_V6_IP_IP_SA95_TO64                         = 2,
        DS_L3_EDIT_TUNNEL_V6_IP_IP_SA127_TO96                        = 3,

        DS_L3_EDIT_SEQUENCE_NUM_SEQ_NUM31_TO0                        = 0,
        DS_L3_EDIT_SEQUENCE_NUM_SEQ_NUM63_TO32                       = 1,
        DS_L3_EDIT_SEQUENCE_NUM_SEQ_NUM95_TO64                       = 2,
        DS_L3_EDIT_SEQUENCE_NUM_SEQ_NUM127_TO96                      = 3,

        DS_L3_EDIT_TUNNEL_V4_IP_SA_IP_SA                             = 0,

        DS_DEST_PORT_BRIDGE_EN                                       = 0,
        DS_DEST_PORT_BRIDGE_L2_MATCH_DISABLE                         = 1,
        DS_DEST_PORT_DEFAULT_VLAN_ID                                 = 2,
        DS_DEST_PORT_DEST_PORT_ISOLATION_ID                          = 3,
        DS_DEST_PORT_DOT1Q_EN                                        = 4,
        DS_DEST_PORT_EGRESS_FILTER_EN                                = 5,
        DS_DEST_PORT_ETHER_OAM_VALID                                 = 6,
        DS_DEST_PORT_FORCE_IPV4_TO_MAC_KEY                           = 7,
        DS_DEST_PORT_FORCE_IPV6_TO_MAC_KEY                           = 8,
        DS_DEST_PORT_IPG_INDEX                                       = 9,
        DS_DEST_PORT_L2_ACL_EN                                       = 10,
        DS_DEST_PORT_L2_ACL_HIGH_PRIORITY                            = 11,
        DS_DEST_PORT_L2_ACL_LABEL                                    = 12,
        DS_DEST_PORT_L2_QOS_HIGH_PRIORITY                            = 13,
        DS_DEST_PORT_L2_QOS_LABLE                                    = 14,
        DS_DEST_PORT_L2_QOS_LOOKUP_EN                                = 15,
        DS_DEST_PORT_MCAST_FLOODING_DISABLE                          = 16,
        DS_DEST_PORT_MD_LEVEL                                        = 17,
        DS_DEST_PORT_PBB_PORT_TYPE                                   = 18,
        DS_DEST_PORT_PIP_MAC_SA                                      = 19,
        DS_DEST_PORT_PORT_POLICER_VALID                              = 20,
        DS_DEST_PORT_QOS_DOMAIN                                      = 21,
        DS_DEST_PORT_REPLACE_COS                                     = 22,
        DS_DEST_PORT_REPLACE_DSCP                                    = 23,
        DS_DEST_PORT_ROUTED_PORT                                     = 24,
        DS_DEST_PORT_STP_CHECK_DISABLE                               = 25,
        DS_DEST_PORT_SVLAN_TPID_INDEX                                = 26,
        DS_DEST_PORT_TRANSMIT_EN                                     = 27,
        DS_DEST_PORT_UCAST_FLOODING_DISABLE                          = 28,
        DS_DEST_PORT_UNTAG_DEFAULT_SVLAN                             = 29,
        DS_DEST_PORT_UNTAG_DEFAULT_VLAN_ID                           = 30,
        DS_DEST_PORT_VLAN_FLOW_POLICER_VALID                         = 31,
        DS_DEST_PORT_VPLS_PORT_TYPE                                  = 32,

        EPE_EDIT_PRIORITY_MAP_TABLE_MAPPED_CFI                       = 0,
        EPE_EDIT_PRIORITY_MAP_TABLE_MAPPED_COS                       = 1,
        EPE_EDIT_PRIORITY_MAP_TABLE_MAPPED_DSCP                      = 2,
        EPE_EDIT_PRIORITY_MAP_TABLE_MAPPED_EXP                       = 3,

        DS_DEST_INTERFACE_L3_ACL_EN                                  = 0,
        DS_DEST_INTERFACE_L3_ACL_LABEL                               = 1,
        DS_DEST_INTERFACE_L3_ACL_ROUTED_ONLY                         = 2,
        DS_DEST_INTERFACE_L3_QOS_LABEL                               = 3,
        DS_DEST_INTERFACE_L3_QOS_LOOKUP_EN                           = 4,
        DS_DEST_INTERFACE_L3_SPAN_EN                                 = 5,
        DS_DEST_INTERFACE_L3_SPAN_ID                                 = 6,
        DS_DEST_INTERFACE_MAC_SA                                     = 7,
        DS_DEST_INTERFACE_MAC_SA_TYPE                                = 8,
        DS_DEST_INTERFACE_MCAST_TTL_THRESHOLD                        = 9,
        DS_DEST_INTERFACE_MTU_CHECK_EN                               = 10,
        DS_DEST_INTERFACE_MTU_EXCEPTION_EN                           = 11,
        DS_DEST_INTERFACE_MTU_SIZE                                   = 12,

        DS_VPLS_PORT_VPLS_PORT_TYPE                                  = 0,

        EPE_NEXT_HOP_INTERNAL4W_BY_PASS_ALL                          = 0,
        EPE_NEXT_HOP_INTERNAL4W_COPY_CTAG_COS                        = 1,
        EPE_NEXT_HOP_INTERNAL4W_CVLAN_TAGGED                         = 2,
        EPE_NEXT_HOP_INTERNAL4W_DERIVE_STAG_COS                      = 3,
        EPE_NEXT_HOP_INTERNAL4W_DEST_VLAN_PTR                        = 4,
        EPE_NEXT_HOP_INTERNAL4W_L2EDIT_PTR                           = 5,
        EPE_NEXT_HOP_INTERNAL4W_L2_REWRITE_TYPE                      = 6,
        EPE_NEXT_HOP_INTERNAL4W_L3EDIT_PTR                           = 7,
        EPE_NEXT_HOP_INTERNAL4W_L3_REWRITE_TYPE                      = 8,
        EPE_NEXT_HOP_INTERNAL4W_MTU_CHECK_EN                         = 9,
        EPE_NEXT_HOP_INTERNAL4W_OUTPUT_CVLAN_ID_VALID                = 10,
        EPE_NEXT_HOP_INTERNAL4W_OUTPUT_SVLAN_ID_VALID                = 11,
        EPE_NEXT_HOP_INTERNAL4W_PAYLOAD_OPERATION                    = 12,
        EPE_NEXT_HOP_INTERNAL4W_REPLACE_CTAG_COS                     = 13,
        EPE_NEXT_HOP_INTERNAL4W_REPLACE_DSCP                         = 14,
        EPE_NEXT_HOP_INTERNAL4W_SERVICE_ACL_QOS_EN                   = 15,
        EPE_NEXT_HOP_INTERNAL4W_SERVICE_POLICER_VLD                  = 16,
        EPE_NEXT_HOP_INTERNAL4W_STAG_CFI                             = 17,
        EPE_NEXT_HOP_INTERNAL4W_STAG_COS                             = 18,
        EPE_NEXT_HOP_INTERNAL4W_SVLAN_TAGGED                         = 19,
        EPE_NEXT_HOP_INTERNAL4W_TAGGED_MODE                          = 20,

        EPE_NEXT_HOP_INTERNAL8W_BY_PASS_ALL                          = 0,
        EPE_NEXT_HOP_INTERNAL8W_COMMUNITY_PORT                       = 1,
        EPE_NEXT_HOP_INTERNAL8W_COPY_CTAG_COS                        = 2,
        EPE_NEXT_HOP_INTERNAL8W_CVLAN_TAGGED                         = 3,
        EPE_NEXT_HOP_INTERNAL8W_DERIVE_STAG_COS                      = 4,
        EPE_NEXT_HOP_INTERNAL8W_DEST_VLAN_PTR                        = 5,
        EPE_NEXT_HOP_INTERNAL8W_L2EDIT_PTR12TO0                      = 6,
        EPE_NEXT_HOP_INTERNAL8W_L2EDIT_PTR19TO13                     = 7,
        EPE_NEXT_HOP_INTERNAL8W_L2_REWRITE_TYPE                      = 8,
        EPE_NEXT_HOP_INTERNAL8W_L3EDIT_PTR18                         = 9,
        EPE_NEXT_HOP_INTERNAL8W_L3EDIT_PTR19                         = 10,
        EPE_NEXT_HOP_INTERNAL8W_L3EDIT_PTR170                        = 11,
        EPE_NEXT_HOP_INTERNAL8W_L3_REWRITE_TYPE                      = 12,
        EPE_NEXT_HOP_INTERNAL8W_MTU_CHECK_EN                         = 13,
        EPE_NEXT_HOP_INTERNAL8W_OUTPUT_CVLAN_ID_EXT                  = 14,
        EPE_NEXT_HOP_INTERNAL8W_OUTPUT_CVLAN_ID_VALID                = 15,
        EPE_NEXT_HOP_INTERNAL8W_OUTPUT_CVLAN_ID_VALID_EXT            = 16,
        EPE_NEXT_HOP_INTERNAL8W_OUTPUT_SVLAN_ID_EXT                  = 17,
        EPE_NEXT_HOP_INTERNAL8W_OUTPUT_SVLAN_ID_VALID                = 18,
        EPE_NEXT_HOP_INTERNAL8W_OUTPUT_SVLAN_ID_VALID_EXT            = 19,
        EPE_NEXT_HOP_INTERNAL8W_PAYLOAD_OPERATION                    = 20,
        EPE_NEXT_HOP_INTERNAL8W_REPLACE_CTAG_COS                     = 21,
        EPE_NEXT_HOP_INTERNAL8W_REPLACE_DSCP                         = 22,
        EPE_NEXT_HOP_INTERNAL8W_SERVICE_ACL_QOS_EN                   = 23,
        EPE_NEXT_HOP_INTERNAL8W_SERVICE_ID                           = 24,
        EPE_NEXT_HOP_INTERNAL8W_SERVICE_ID_EN                        = 25,
        EPE_NEXT_HOP_INTERNAL8W_SERVICE_POLICER_VALID                = 26,
        EPE_NEXT_HOP_INTERNAL8W_STAG_CFI                             = 27,
        EPE_NEXT_HOP_INTERNAL8W_STAG_COS                             = 28,
        EPE_NEXT_HOP_INTERNAL8W_SVLAN_TAGGED                         = 29,
        EPE_NEXT_HOP_INTERNAL8W_SVLAN_TPID                           = 30,
        EPE_NEXT_HOP_INTERNAL8W_SVLAN_TPID_EN                        = 31,
        EPE_NEXT_HOP_INTERNAL8W_TAGGED_MODE                          = 32,
        EPE_NEXT_HOP_INTERNAL8W_TUNNEL_MTU_CHECK                     = 33,
        EPE_NEXT_HOP_INTERNAL8W_TUNNEL_UPDATE_DISABLE                = 34,
        EPE_NEXT_HOP_INTERNAL8W_VPLS_DEST_PORT                       = 35,
        EPE_NEXT_HOP_INTERNAL8W_VPLS_PORT_CHECK                      = 36,

        EPE_STATSRAMEPEPHBINTF_BYTE_COUNT31_TO0_EPE_PHB_INTF         = 0,
        EPE_STATSRAMEPEPHBINTF_BYTE_COUNT34_TO32_EPE_PHB_INTF        = 1,
        EPE_STATSRAMEPEPHBINTF_BYTE_COUNT36_TO35_EPE_PHB_INTF        = 2,
        EPE_STATSRAMEPEPHBINTF_PACKET_COUNT31_TO0_EPE_PHB_INTF       = 3,
        EPE_STATSRAMEPEPHBINTF_PARITY0_EPE_PHB_INTF                  = 4,
        EPE_STATSRAMEPEPHBINTF_PARITY1_EPE_PHB_INTF                  = 5,
        EPE_STATSRAMEPEPHBINTF_USE_L3_LENGTH_EPE_PHB_INTF            = 6,

        EPE_STATSRAMEPEPORTLOG_BYTE_COUNT31_TO0_EPE_PORT_LOG         = 0,
        EPE_STATSRAMEPEPORTLOG_BYTE_COUNT34_TO32_EPE_PORT_LOG        = 1,
        EPE_STATSRAMEPEPORTLOG_BYTE_COUNT36_TO35_EPE_PORT_LOG        = 2,
        EPE_STATSRAMEPEPORTLOG_PACKET_COUNT31_TO0_EPE_PORT_LOG       = 3,
        EPE_STATSRAMEPEPORTLOG_PARITY0_EPE_PORT_LOG                  = 4,
        EPE_STATSRAMEPEPORTLOG_PARITY1_EPE_PORT_LOG                  = 5,
        EPE_STATSRAMEPEPORTLOG_USE_L3_LENGTH_EPE_PORT_LOG            = 6,

        EPE_STATSRAMEPEOVERALLFWD_BYTE_COUNT31_TO0_EPE_OVERALL_FWD   = 0,
        EPE_STATSRAMEPEOVERALLFWD_BYTE_COUNT34_TO32_EPE_OVERALL_FWD  = 1,
        EPE_STATSRAMEPEOVERALLFWD_BYTE_COUNT36_TO35_EPE_OVERALL_FWD  = 2,
        EPE_STATSRAMEPEOVERALLFWD_PACKET_COUNT31_TO0_EPE_OVERALL_FWD = 3,
        EPE_STATSRAMEPEOVERALLFWD_PARITY0_EPE_OVERALL_FWD            = 4,
        EPE_STATSRAMEPEOVERALLFWD_PARITY1_EPE_OVERALL_FWD            = 5,
        EPE_STATSRAMEPEOVERALLFWD_USE_L3_LENGTH_EPE_OVERALL_FWD      = 6,

        FABRIC_CAS_INFO_RAM_INFO_DATA                                = 0,

        FABRIC_CAS_DATA_RAM_DATA0                                    = 0,
        FABRIC_CAS_DATA_RAM_DATA1                                    = 1,
        FABRIC_CAS_DATA_RAM_DATA2                                    = 2,
        FABRIC_CAS_DATA_RAM_DATA3                                    = 3,
        FABRIC_CAS_DATA_RAM_DATA4                                    = 4,
        FABRIC_CAS_DATA_RAM_DATA5                                    = 5,
        FABRIC_CAS_DATA_RAM_DATA6                                    = 6,
        FABRIC_CAS_DATA_RAM_DATA7                                    = 7,

        FABRICCRBCELLBU_F0_PARITY                                    = 0,
        FABRICCRBCELLBU_F0_WORD0                                     = 1,
        FABRICCRBCELLBU_F0_WORD1                                     = 2,
        FABRICCRBCELLBU_F0_WORD2                                     = 3,
        FABRICCRBCELLBU_F0_WORD3                                     = 4,
        FABRICCRBCELLBU_F0_WORD4                                     = 5,
        FABRICCRBCELLBU_F0_WORD5                                     = 6,
        FABRICCRBCELLBU_F0_WORD6                                     = 7,
        FABRICCRBCELLBU_F0_WORD7                                     = 8,

        FABRICCRBCELLBU_F1_PARITY                                    = 0,
        FABRICCRBCELLBU_F1_WORD0                                     = 1,
        FABRICCRBCELLBU_F1_WORD1                                     = 2,
        FABRICCRBCELLBU_F1_WORD2                                     = 3,
        FABRICCRBCELLBU_F1_WORD3                                     = 4,
        FABRICCRBCELLBU_F1_WORD4                                     = 5,
        FABRICCRBCELLBU_F1_WORD5                                     = 6,
        FABRICCRBCELLBU_F1_WORD6                                     = 7,
        FABRICCRBCELLBU_F1_WORD7                                     = 8,

        FABRICCRBVALIDTABL_E0_VALID                                  = 0,

        FABRICCRBVALIDTABL_E1_VALID                                  = 0,

        FABRICCRBPTRTABL_E0_ADDR_PTR                                 = 0,

        FABRICCRBPTRTABL_E1_ADDR_PTR                                 = 0,

        FABRICCRBCELLINFOBU_F0_CELL_INFOR                            = 0,
        FABRICCRBCELLINFOBU_F0_IDLE_CELL                             = 1,
        FABRICCRBCELLINFOBU_F0_PRIORITY                              = 2,
        FABRICCRBCELLINFOBU_F0_SEQ_NUM                               = 3,
        FABRICCRBCELLINFOBU_F0_SRC_CHIP_ID                           = 4,

        FABRICCRBCELLINFOBU_F1_CELL_INFOR                            = 0,
        FABRICCRBCELLINFOBU_F1_IDLE_CELL                             = 1,
        FABRICCRBCELLINFOBU_F1_PRIORITY                              = 2,
        FABRICCRBCELLINFOBU_F1_SEQ_NUM                               = 3,
        FABRICCRBCELLINFOBU_F1_SRC_CHIP_ID                           = 4,

        FABRIC_GTS_RTS_TRACK_RAM_DATA                                = 0,

        FABRICRTSCOUNTER_COUNT                                       = 0,

        CHANINFOTABLE_CHAN_CELL_COUNT                                = 0,
        CHANINFOTABLE_CHAN_CELL_HEAD                                 = 1,
        CHANINFOTABLE_CHAN_CELL_TAIL                                 = 2,
        CHANINFOTABLE_TAIL_CELL_WRITE_OFFSET                         = 3,
        CHANINFOTABLE_TWO_FRAG                                       = 4,

        CELLINFOTABLE_FIRST_FRAG_EOP                                 = 0,
        CELLINFOTABLE_FIRST_FRAG_ERROR                               = 1,
        CELLINFOTABLE_FIRST_FRAG_FULL                                = 2,
        CELLINFOTABLE_FIRST_FRAG_LENGTH                              = 3,
        CELLINFOTABLE_FIRST_FRAG_SOP                                 = 4,
        CELLINFOTABLE_SECOND_FRAG_EOP                                = 5,
        CELLINFOTABLE_SECOND_FRAG_ERROR                              = 6,
        CELLINFOTABLE_SECOND_FRAG_FULL                               = 7,
        CELLINFOTABLE_SECOND_FRAG_LENGTH                             = 8,
        CELLINFOTABLE_SECOND_FRAG_SOP                                = 9,

        CELLTABLE_CELL_PTR                                           = 0,

        HASH_DS_CTL_HASH_TABLE_DATA31_TO0                            = 0,
        HASH_DS_CTL_HASH_TABLE_DATA34_TO32                           = 1,
        HASH_DS_CTL_HASH_TABLE_DATA66_TO35                           = 2,
        HASH_DS_CTL_HASH_TABLE_DATA69_TO67                           = 3,
        HASH_DS_CTL_HASH_TABLE_PARITY0                               = 4,
        HASH_DS_CTL_HASH_TABLE_PARITY1                               = 5,

        IPE_AGING_RAM_AGING_STATUS                                   = 0,

        FWDEXTTABLE_APS_GROUP_ID                                     = 0,
        FWDEXTTABLE_STATS_PTR                                        = 1,

        APSBRIDGETABLE_PROTECTING_DEST_MAP                           = 0,
        APSBRIDGETABLE_PROTECTING_EN                                 = 1,
        APSBRIDGETABLE_WORKING_DEST_MAP                              = 2,

        SEQUENCENUMBERTABLE_SEQUENCE_NUMBER                          = 0,

        APSSELECTTABLE_PROTECTING_EN0                                = 0,
        APSSELECTTABLE_PROTECTING_EN1                                = 1,
        APSSELECTTABLE_PROTECTING_EN2                                = 2,
        APSSELECTTABLE_PROTECTING_EN3                                = 3,
        APSSELECTTABLE_PROTECTING_EN4                                = 4,
        APSSELECTTABLE_PROTECTING_EN5                                = 5,
        APSSELECTTABLE_PROTECTING_EN6                                = 6,
        APSSELECTTABLE_PROTECTING_EN7                                = 7,
        APSSELECTTABLE_PROTECTING_EN8                                = 8,
        APSSELECTTABLE_PROTECTING_EN9                                = 9,
        APSSELECTTABLE_PROTECTING_EN10                               = 10,
        APSSELECTTABLE_PROTECTING_EN11                               = 11,
        APSSELECTTABLE_PROTECTING_EN12                               = 12,
        APSSELECTTABLE_PROTECTING_EN13                               = 13,
        APSSELECTTABLE_PROTECTING_EN14                               = 14,
        APSSELECTTABLE_PROTECTING_EN15                               = 15,
        APSSELECTTABLE_PROTECTING_EN16                               = 16,
        APSSELECTTABLE_PROTECTING_EN17                               = 17,
        APSSELECTTABLE_PROTECTING_EN18                               = 18,
        APSSELECTTABLE_PROTECTING_EN19                               = 19,
        APSSELECTTABLE_PROTECTING_EN20                               = 20,
        APSSELECTTABLE_PROTECTING_EN21                               = 21,
        APSSELECTTABLE_PROTECTING_EN22                               = 22,
        APSSELECTTABLE_PROTECTING_EN23                               = 23,
        APSSELECTTABLE_PROTECTING_EN24                               = 24,
        APSSELECTTABLE_PROTECTING_EN25                               = 25,
        APSSELECTTABLE_PROTECTING_EN26                               = 26,
        APSSELECTTABLE_PROTECTING_EN27                               = 27,
        APSSELECTTABLE_PROTECTING_EN28                               = 28,
        APSSELECTTABLE_PROTECTING_EN29                               = 29,
        APSSELECTTABLE_PROTECTING_EN30                               = 30,
        APSSELECTTABLE_PROTECTING_EN31                               = 31,

        DISCARDCOUNT_COUNTER                                         = 0,

        PHY_PORT_MAP_TABLE_LOCAL_PHY_PORT                            = 0,

        SGMAC_TC_MAP_TABLE_COLOR0                                    = 0,
        SGMAC_TC_MAP_TABLE_COLOR1                                    = 1,
        SGMAC_TC_MAP_TABLE_COLOR2                                    = 2,
        SGMAC_TC_MAP_TABLE_COLOR3                                    = 3,
        SGMAC_TC_MAP_TABLE_PRIORITY0                                 = 4,
        SGMAC_TC_MAP_TABLE_PRIORITY1                                 = 5,
        SGMAC_TC_MAP_TABLE_PRIORITY2                                 = 6,
        SGMAC_TC_MAP_TABLE_PRIORITY3                                 = 7,

        DS_PHY_PORT_KEEP_VLAN_TAG                                    = 0,
        DS_PHY_PORT_L2_SPAN_EN                                       = 1,
        DS_PHY_PORT_L2_SPAN_ID                                       = 2,
        DS_PHY_PORT_OUTER_VLAN_IS_CVLAN                              = 3,
        DS_PHY_PORT_PACKET_TYPE                                      = 4,
        DS_PHY_PORT_PACKET_TYPE_VALID                                = 5,
        DS_PHY_PORT_PBB_PORT_TYPE                                    = 6,
        DS_PHY_PORT_PTP_EN                                           = 7,
        DS_PHY_PORT_RANDOM_LOG_EN                                    = 8,
        DS_PHY_PORT_RANDOM_THRESHOLD                                 = 9,
        DS_PHY_PORT_SRC_DISCARD                                      = 10,
        DS_PHY_PORT_SVLAN_TPID_INDEX                                 = 11,

        DS_PROTOCOL_VLAN_CPU_EXCEPTION_EN                            = 0,
        DS_PROTOCOL_VLAN_DISCARD                                     = 1,
        DS_PROTOCOL_VLAN_PROTOCOL_VLAN_ID                            = 2,
        DS_PROTOCOL_VLAN_PROTOCOL_VLAN_ID_VALID                      = 3,
        DS_PROTOCOL_VLAN_REPLACE_TAG_EN                              = 4,

        DS_ROUTER_MAC_ROUTER_MAC0_BYTE                               = 0,
        DS_ROUTER_MAC_ROUTER_MAC0_TYPE                               = 1,
        DS_ROUTER_MAC_ROUTER_MAC1_BYTE                               = 2,
        DS_ROUTER_MAC_ROUTER_MAC1_TYPE                               = 3,
        DS_ROUTER_MAC_ROUTER_MAC2_BYTE                               = 4,
        DS_ROUTER_MAC_ROUTER_MAC2_TYPE                               = 5,
        DS_ROUTER_MAC_ROUTER_MAC3_BYTE                               = 6,
        DS_ROUTER_MAC_ROUTER_MAC3_TYPE                               = 7,

        DS_VRF_PFM0                                                  = 0,
        DS_VRF_PFM1                                                  = 1,
        DS_VRF_PFM2                                                  = 2,
        DS_VRF_PFM3                                                  = 3,

        DS_SRC_PORT_ALLOW_MCAST_MAC_SA                               = 0,
        DS_SRC_PORT_BRIDGE_EN                                        = 1,
        DS_SRC_PORT_DEFAULT_REPLACE_TAG_EN                           = 2,
        DS_SRC_PORT_EQUAL_COS_PATH_NUM                               = 3,
        DS_SRC_PORT_ETHER_OAM_VALID                                  = 4,
        DS_SRC_PORT_FORCE_ACL_QOS_IPV4_TO_MAC_KEY                    = 5,
        DS_SRC_PORT_FORCE_ACL_QOS_IPV6_TO_MAC_KEY                    = 6,
        DS_SRC_PORT_INGRESS_FILTERING_EN                             = 7,
        DS_SRC_PORT_IPG_INDEX                                        = 8,
        DS_SRC_PORT_L2_ACL_EN                                        = 9,
        DS_SRC_PORT_L2_ACL_HIGH_PRIORITY                             = 10,
        DS_SRC_PORT_L2_ACL_LABEL                                     = 11,
        DS_SRC_PORT_L2_QOS_HIGH_PRIORITY                             = 12,
        DS_SRC_PORT_L2_QOS_LABEL                                     = 13,
        DS_SRC_PORT_L2_QOS_LOOKUP_EN                                 = 14,
        DS_SRC_PORT_LEARNING_DISABLE                                 = 15,
        DS_SRC_PORT_MAC_SECURITY_DISCARD                             = 16,
        DS_SRC_PORT_MD_LEVEL                                         = 17,
        DS_SRC_PORT_OAM_LINK_MAX_MD_LEVEL                            = 18,
        DS_SRC_PORT_OAM_TUNNEL_EN                                    = 19,
        DS_SRC_PORT_PIP_MAC_SA                                       = 20,
        DS_SRC_PORT_PORT_CHECK_EN                                    = 21,
        DS_SRC_PORT_PORT_CROSS_CONNECT                               = 22,
        DS_SRC_PORT_PORT_POLICER_VALID                               = 23,
        DS_SRC_PORT_PORT_SECURITY_EN                                 = 24,
        DS_SRC_PORT_PORT_SECURITY_EXCEPTION_EN                       = 25,
        DS_SRC_PORT_PRIORITY_PATH_EN                                 = 26,
        DS_SRC_PORT_PROTOCOL_VLAN_EN                                 = 27,
        DS_SRC_PORT_QOS_DOMAIN                                       = 28,
        DS_SRC_PORT_QOS_POLICY                                       = 29,
        DS_SRC_PORT_RECEIVE_EN                                       = 30,
        DS_SRC_PORT_ROUTED_PORT                                      = 31,
        DS_SRC_PORT_ROUTED_PORT_VLAN_PTR                             = 32,
        DS_SRC_PORT_ROUTE_DISABLE                                    = 33,
        DS_SRC_PORT_SOURCE_PORT_ISOLATED                             = 34,
        DS_SRC_PORT_USE_BTAG_COS                                     = 35,
        DS_SRC_PORT_USE_OUTER_TTL                                    = 36,
        DS_SRC_PORT_USE_STAG_COS                                     = 37,
        DS_SRC_PORT_VLAN_FLOW_POLICER_VALID                          = 38,
        DS_SRC_PORT_VLAN_TAG_CTL                                     = 39,
        DS_SRC_PORT_VPLS_PORT_TYPE                                   = 40,
        DS_SRC_PORT_VPLS_SRC_PORT                                    = 41,

        DS_PHY_PORT_EXT_DEFAULT_DEI                                  = 0,
        DS_PHY_PORT_EXT_DEFAULT_PCP                                  = 1,
        DS_PHY_PORT_EXT_DEFAULT_VLAN_ID                              = 2,
        DS_PHY_PORT_EXT_DISABLE_USER_ID_IPV4                         = 3,
        DS_PHY_PORT_EXT_DISABLE_USER_ID_IPV6                         = 4,
        DS_PHY_PORT_EXT_EGRESS_USER_ID_EN                            = 5,
        DS_PHY_PORT_EXT_EGRESS_USER_ID_TYPE                          = 6,
        DS_PHY_PORT_EXT_EXCEPTION2_DISCARD                           = 7,
        DS_PHY_PORT_EXT_EXCEPTION2_EN                                = 8,
        DS_PHY_PORT_EXT_FORCE_USER_ID_IPV4_TO_MAC_KEY                = 9,
        DS_PHY_PORT_EXT_FORCE_USER_ID_IPV6_TO_MAC_KEY                = 10,
        DS_PHY_PORT_EXT_GLOBAL_SRC_PORT                              = 11,
        DS_PHY_PORT_EXT_OAM_OBEY_USER_ID                             = 12,
        DS_PHY_PORT_EXT_SRC_OUTER_VLAN_IS_SVLAN                      = 13,
        DS_PHY_PORT_EXT_SVLAN_KEY_FIRST                              = 14,
        DS_PHY_PORT_EXT_USER_ID_EN                                   = 15,
        DS_PHY_PORT_EXT_USER_ID_LABEL                                = 16,
        DS_PHY_PORT_EXT_USER_ID_TYPE                                 = 17,
        DS_PHY_PORT_EXT_USE_DEFAULT_VLAN_LOOKUP                      = 18,

        DS_SRC_INTERFACE_EXCEPTION3_EN                               = 0,
        DS_SRC_INTERFACE_L3_ACL_EN                                   = 1,
        DS_SRC_INTERFACE_L3_ACL_LABEL                                = 2,
        DS_SRC_INTERFACE_L3_ACL_ROUTED_ONLY                          = 3,
        DS_SRC_INTERFACE_L3_IF_TYPE                                  = 4,
        DS_SRC_INTERFACE_L3_QOS_LABEL                                = 5,
        DS_SRC_INTERFACE_L3_QOS_LOOKUP_EN                            = 6,
        DS_SRC_INTERFACE_L3_SPAN_EN                                  = 7,
        DS_SRC_INTERFACE_L3_SPAN_ID                                  = 8,
        DS_SRC_INTERFACE_LOOKUP_MODE                                 = 9,
        DS_SRC_INTERFACE_MPLS_EN                                     = 10,
        DS_SRC_INTERFACE_MPLS_LABEL_SPACE                            = 11,
        DS_SRC_INTERFACE_PBR_LABEL                                   = 12,
        DS_SRC_INTERFACE_ROUTER_MAC_LABEL                            = 13,
        DS_SRC_INTERFACE_ROUTER_MAC_TYPE                             = 14,
        DS_SRC_INTERFACE_ROUTE_ALL_PACKETS                           = 15,
        DS_SRC_INTERFACE_V4_MCAST_RPF_EN                             = 16,
        DS_SRC_INTERFACE_V6_MCAST_RPF_EN                             = 17,

        DS_MPLS_CTL_INTERFACE_LABEL_VALID                            = 0,
        DS_MPLS_CTL_INTERFACE_LABEL_VALID_MCAST                      = 1,
        DS_MPLS_CTL_LABEL_BASE                                       = 2,
        DS_MPLS_CTL_LABEL_BASE_MCAST                                 = 3,
        DS_MPLS_CTL_LABEL_SPACE_SIZETYPE                             = 4,
        DS_MPLS_CTL_LABEL_SPACE_SIZETYPE_MCAST                       = 5,
        DS_MPLS_CTL_NUM_OF_LABEL                                     = 6,
        DS_MPLS_CTL_NUM_OF_LABEL_MCAST                               = 7,

        DS_BIDI_PIM_GROUP_TABLE_BIDI_PIM_BLOCK                       = 0,

        DS_STORM_CTL_TABLE_EXCEPTION_EN                              = 0,
        DS_STORM_CTL_TABLE_RUNNING_COUNT                             = 1,
        DS_STORM_CTL_TABLE_STORM_EN                                  = 2,
        DS_STORM_CTL_TABLE_THRESHOLD                                 = 3,
        DS_STORM_CTL_TABLE_USE_PACKET_COUNT                          = 4,

        IPE_DS_PBB_MAC_TABLE_BMAC_SA_BIT31_TO0                       = 0,
        IPE_DS_PBB_MAC_TABLE_BMAC_SA_BIT47_TO32                      = 1,
        IPE_DS_PBB_MAC_TABLE_GLOBAL_SRC_PORT                         = 2,

        IPE_LEARNING_CACHE_CMAC_SA_LSB                               = 0,
        IPE_LEARNING_CACHE_CMAC_SA_MSB                               = 1,
        IPE_LEARNING_CACHE_CVLAN_ID                                  = 2,
        IPE_LEARNING_CACHE_ETHER_OAM_MD_LEVEL                        = 3,
        IPE_LEARNING_CACHE_GLOBAL_SRC_PORT                           = 4,
        IPE_LEARNING_CACHE_IS_ETHER_OAM                              = 5,
        IPE_LEARNING_CACHE_IS_VPLS_SRC_PORT                          = 6,
        IPE_LEARNING_CACHE_MAC_SA_LSB                                = 7,
        IPE_LEARNING_CACHE_MAC_SA_MSB                                = 8,
        IPE_LEARNING_CACHE_MAPPED_VLAN_ID                            = 9,
        IPE_LEARNING_CACHE_SVLAN_ID                                  = 10,

        IPE_CLASSIFICATION_DSCP_MAP_TABLE_DSCP_COLOR0                = 0,
        IPE_CLASSIFICATION_DSCP_MAP_TABLE_DSCP_COLOR1                = 1,
        IPE_CLASSIFICATION_DSCP_MAP_TABLE_DSCP_COLOR2                = 2,
        IPE_CLASSIFICATION_DSCP_MAP_TABLE_DSCP_COLOR3                = 3,
        IPE_CLASSIFICATION_DSCP_MAP_TABLE_DSCP_PRIORITY0             = 4,
        IPE_CLASSIFICATION_DSCP_MAP_TABLE_DSCP_PRIORITY1             = 5,
        IPE_CLASSIFICATION_DSCP_MAP_TABLE_DSCP_PRIORITY2             = 6,
        IPE_CLASSIFICATION_DSCP_MAP_TABLE_DSCP_PRIORITY3             = 7,

        IPE_CLASSIFICATION_COS_MAP_TABLE_COS_COLOR0                  = 0,
        IPE_CLASSIFICATION_COS_MAP_TABLE_COS_COLOR1                  = 1,
        IPE_CLASSIFICATION_COS_MAP_TABLE_COS_COLOR2                  = 2,
        IPE_CLASSIFICATION_COS_MAP_TABLE_COS_COLOR3                  = 3,
        IPE_CLASSIFICATION_COS_MAP_TABLE_COS_PRIORITY0               = 4,
        IPE_CLASSIFICATION_COS_MAP_TABLE_COS_PRIORITY1               = 5,
        IPE_CLASSIFICATION_COS_MAP_TABLE_COS_PRIORITY2               = 6,
        IPE_CLASSIFICATION_COS_MAP_TABLE_COS_PRIORITY3               = 7,

        IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_PRE_COLOR0           = 0,
        IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_PRE_COLOR1           = 1,
        IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_PRE_COLOR2           = 2,
        IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_PRE_COLOR3           = 3,
        IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_PRE_PRIORITY0        = 4,
        IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_PRE_PRIORITY1        = 5,
        IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_PRE_PRIORITY2        = 6,
        IPE_CLASSIFICATION_PRECEDENCE_MAP_TABLE_PRE_PRIORITY3        = 7,

        IPE_MPLS_EXP_MAP_TABLE_MPLS_COLOR0                           = 0,
        IPE_MPLS_EXP_MAP_TABLE_MPLS_COLOR1                           = 1,
        IPE_MPLS_EXP_MAP_TABLE_MPLS_COLOR2                           = 2,
        IPE_MPLS_EXP_MAP_TABLE_MPLS_COLOR3                           = 3,
        IPE_MPLS_EXP_MAP_TABLE_MPLS_PRIORITY0                        = 4,
        IPE_MPLS_EXP_MAP_TABLE_MPLS_PRIORITY1                        = 5,
        IPE_MPLS_EXP_MAP_TABLE_MPLS_PRIORITY2                        = 6,
        IPE_MPLS_EXP_MAP_TABLE_MPLS_PRIORITY3                        = 7,

        IPE_STATSRAMIPEPHBINTF_BYTE_COUNT31_TO0_IPE_PHB_INTF         = 0,
        IPE_STATSRAMIPEPHBINTF_BYTE_COUNT34_TO32_IPE_PHB_INTF        = 1,
        IPE_STATSRAMIPEPHBINTF_BYTE_COUNT36_TO35_IPE_PHB_INTF        = 2,
        IPE_STATSRAMIPEPHBINTF_PACKET_COUNT31_TO0_IPE_PHB_INTF       = 3,
        IPE_STATSRAMIPEPHBINTF_PARITY0_IPE_PHB_INTF                  = 4,
        IPE_STATSRAMIPEPHBINTF_PARITY1_IPE_PHB_INTF                  = 5,
        IPE_STATSRAMIPEPHBINTF_USE_L3_LENGTH_IPE_PHB_INTF            = 6,

        IPE_STATSRAMIPEPORTLOG_BYTE_COUNT31_TO0_IPE_PORT_LOG         = 0,
        IPE_STATSRAMIPEPORTLOG_BYTE_COUNT34_TO32_IPE_PORT_LOG        = 1,
        IPE_STATSRAMIPEPORTLOG_BYTE_COUNT36_TO35_IPE_PORT_LOG        = 2,
        IPE_STATSRAMIPEPORTLOG_PACKET_COUNT31_TO0_IPE_PORT_LOG       = 3,
        IPE_STATSRAMIPEPORTLOG_PARITY0_IPE_PORT_LOG                  = 4,
        IPE_STATSRAMIPEPORTLOG_PARITY1_IPE_PORT_LOG                  = 5,
        IPE_STATSRAMIPEPORTLOG_USE_L3_LENGTH_IPE_PORT_LOG            = 6,

        IPE_STATSRAMIPEOVERALLFWD_BYTE_COUNT31_TO0_IPE_OVERALL_FWD   = 0,
        IPE_STATSRAMIPEOVERALLFWD_BYTE_COUNT34_TO32_IPE_OVERALL_FWD  = 1,
        IPE_STATSRAMIPEOVERALLFWD_BYTE_COUNT36_TO35_IPE_OVERALL_FWD  = 2,
        IPE_STATSRAMIPEOVERALLFWD_PACKET_COUNT31_TO0_IPE_OVERALL_FWD = 3,
        IPE_STATSRAMIPEOVERALLFWD_PARITY0_IPE_OVERALL_FWD            = 4,
        IPE_STATSRAMIPEOVERALLFWD_PARITY1_IPE_OVERALL_FWD            = 5,
        IPE_STATSRAMIPEOVERALLFWD_USE_L3_LENGTH_IPE_OVERALL_FWD      = 6,

        MET_FIFO_RCD_RAM_RCD                                         = 0,

        MET_FIFO_MSG_RAM_DATA0                                       = 0,
        MET_FIFO_MSG_RAM_DATA1                                       = 1,
        MET_FIFO_MSG_RAM_DATA2                                       = 2,
        MET_FIFO_MSG_RAM_DATA3                                       = 3,
        MET_FIFO_MSG_RAM_DATA4                                       = 4,
        MET_FIFO_MSG_RAM_DATA5                                       = 5,

        DS_MET_FIFO_EXCP_DEST_MAP                                    = 0,
        DS_MET_FIFO_EXCP_EXCEPTION_SUB_INDEX_EN                      = 1,
        DS_MET_FIFO_EXCP_LENGTH_ADJUST_TYPE                          = 2,
        DS_MET_FIFO_EXCP_NEXT_HOP_EXT                                = 3,

        DS_APS_BRIDGE_MCAST_PROTECTING_EN                            = 0,
        DS_APS_BRIDGE_MCAST_PROTECTING_UCAST_ID                      = 1,
        DS_APS_BRIDGE_MCAST_WORKING_UCAST_ID                         = 2,

        DS_LINK_AGG_BLOCK_MASK_MASK_HI                               = 0,
        DS_LINK_AGG_BLOCK_MASK_MASK_LO                               = 1,

        DS_LINK_AGG_BITMAP_BLOCK_MASK_EN                             = 0,
        DS_LINK_AGG_BITMAP_MEMBER_HI                                 = 1,
        DS_LINK_AGG_BITMAP_MEMBER_LO                                 = 2,

        NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_BPDU_STATE         = 0,
        NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_BUF_CNT            = 1,
        NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_CURR_PTR           = 2,
        NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_DATA_ERROR_SEEN    = 3,
        NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_ENTRY_OFFSET       = 4,
        NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_HEAD_PTR           = 5,
        NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_NO_SOP_ERROR_SEEN  = 6,
        NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_PKT_LEN            = 7,
        NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_SOB_STATE          = 8,
        NET_RX_CHANNEL_INFO_RAM_CHANNEL_INFO_DATA_STATE              = 9,

        NET_RX_LINK_LIST_TABLE_LINK_LIST_TABLE_WORD                  = 0,

        NET_RX_PKT_BUF_RAM_PKT_BUF_WORD0                             = 0,
        NET_RX_PKT_BUF_RAM_PKT_BUF_WORD1                             = 1,
        NET_RX_PKT_BUF_RAM_PKT_BUF_WORD2                             = 2,
        NET_RX_PKT_BUF_RAM_PKT_BUF_WORD3                             = 3,
        NET_RX_PKT_BUF_RAM_PKT_BUF_WORD4                             = 4,
        NET_RX_PKT_BUF_RAM_PKT_BUF_WORD5                             = 5,
        NET_RX_PKT_BUF_RAM_PKT_BUF_WORD6                             = 6,
        NET_RX_PKT_BUF_RAM_PKT_BUF_WORD7                             = 7,
        NET_RX_PKT_BUF_RAM_PKT_BUF_WORD8                             = 8,
        NET_RX_PKT_BUF_RAM_PKT_BUF_WORD9                             = 9,
        NET_RX_PKT_BUF_RAM_PKT_BUF_WORD10                            = 10,
        NET_RX_PKT_BUF_RAM_PKT_BUF_WORD11                            = 11,
        NET_RX_PKT_BUF_RAM_PKT_BUF_WORD12                            = 12,
        NET_RX_PKT_BUF_RAM_PKT_BUF_WORD13                            = 13,
        NET_RX_PKT_BUF_RAM_PKT_BUF_WORD14                            = 14,
        NET_RX_PKT_BUF_RAM_PKT_BUF_WORD15                            = 15,

        PKT_MEM_DATA0                                                = 0,
        PKT_MEM_DATA1                                                = 1,
        PKT_MEM_DATA2                                                = 2,
        PKT_MEM_DATA3                                                = 3,
        PKT_MEM_DATA4                                                = 4,
        PKT_MEM_DATA5                                                = 5,
        PKT_MEM_DATA6                                                = 6,
        PKT_MEM_DATA7                                                = 7,
        PKT_MEM_DATA8                                                = 8,
        PKT_MEM_DATA9                                                = 9,
        PKT_MEM_DATA10                                               = 10,
        PKT_MEM_DATA11                                               = 11,
        PKT_MEM_DATA12                                               = 12,
        PKT_MEM_DATA13                                               = 13,
        PKT_MEM_DATA14                                               = 14,
        PKT_MEM_DATA15                                               = 15,
        PKT_MEM_DATA_INFO                                            = 16,
        PKT_MEM_PKT_INFO                                             = 17,

        CH_STATIC_INFO_REGS_END_PTR                                  = 0,
        CH_STATIC_INFO_REGS_FIFO_DEPTH                               = 1,
        CH_STATIC_INFO_REGS_START_PTR                                = 2,
        CH_STATIC_INFO_REGS_THRESHOLD                                = 3,

        CH_DYNAMIC_INFO_REGS_DATA_UNIT_CNT                           = 0,
        CH_DYNAMIC_INFO_REGS_LAST_PKT_UNIT_CNT                       = 1,
        CH_DYNAMIC_INFO_REGS_RD_PTR                                  = 2,
        CH_DYNAMIC_INFO_REGS_RD_STATE                                = 3,
        CH_DYNAMIC_INFO_REGS_WR_PTR                                  = 4,
        CH_DYNAMIC_INFO_REGS_WR_STATE                                = 5,

        CALENDAR_CTL_CAL_ENTRY                                       = 0,

        OAM_DS_OAM_EXCP_NEXT_HOP_PTR                                 = 0,

        DS_MEP_CHAN_TABLE_DATA0                                      = 0,
        DS_MEP_CHAN_TABLE_DATA1                                      = 1,
        DS_MEP_CHAN_TABLE_DATA2                                      = 2,
        DS_MEP_CHAN_TABLE_DATA3                                      = 3,
        DS_MEP_CHAN_TABLE_DATA4                                      = 4,
        DS_MEP_CHAN_TABLE_DATA5                                      = 5,
        DS_MEP_CHAN_TABLE_DATA6                                      = 6,
        DS_MEP_CHAN_TABLE_DATA7                                      = 7,

        OAM_DS_MA_APS_EN                                             = 0,
        OAM_DS_MA_APS_SIGNAL_FAIL_LOCAL                              = 1,
        OAM_DS_MA_APS_SIGNAL_FAIL_REMOTE                             = 2,
        OAM_DS_MA_CCM_INTERVAL                                       = 3,
        OAM_DS_MA_DEFECT_PRIORITY                                    = 4,
        OAM_DS_MA_INTF_STATUS                                        = 5,
        OAM_DS_MA_MA_ID_LEN                                          = 6,
        OAM_DS_MA_MA_ID_TYPE                                         = 7,
        OAM_DS_MA_MA_NAME_INDEX                                      = 8,
        OAM_DS_MA_MD_LVL                                             = 9,
        OAM_DS_MA_NEXT_HOP_PTR                                       = 10,
        OAM_DS_MA_OAM_TUNNEL_DISABLE                                 = 11,
        OAM_DS_MA_PORT_STATUS                                        = 12,
        OAM_DS_MA_PRIORITY_INDEX                                     = 13,
        OAM_DS_MA_TX_UNTAGGED_OAM                                    = 14,
        OAM_DS_MA_TX_WITH_INTF_STATUS                                = 15,
        OAM_DS_MA_TX_WITH_PORT_STATUS                                = 16,

        OAM_DS_MA_NAME_MA_ID_ICC_INDEX_HI                            = 0,
        OAM_DS_MA_NAME_MA_ID_ICC_INDEX_LO                            = 1,
        OAM_DS_MA_NAME_MA_ID_UMC0                                    = 2,
        OAM_DS_MA_NAME_MA_ID_UMC1                                    = 3,

        OAM_DS_ICC_ICC_HI                                            = 0,
        OAM_DS_ICC_ICC_LO                                            = 1,

        OAM_DS_PORT_PROPERTY_GLOBAL_SRC_PORT                         = 0,
        OAM_DS_PORT_PROPERTY_MAC_SA_BYTE                             = 1,

        OAM_DS_DEFECT_PRIORITY_DEFECT_PRIORITY                       = 0,

        OAM_ERR_CACHE_DEFECT_PRIORITY_ERR_CACHE0                     = 0,
        OAM_ERR_CACHE_DEFECT_SUB_TYPE_ERR_CACHE0                     = 1,
        OAM_ERR_CACHE_DEFECT_TYPE_ERR_CACHE0                         = 2,
        OAM_ERR_CACHE_INTF_STATUS_VALID_ERR_CACHE0                   = 3,
        OAM_ERR_CACHE_INTF_STATUS_VALUE_ERR_CACHE0                   = 4,
        OAM_ERR_CACHE_IS_MPLS_ERR_CACHE0                             = 5,
        OAM_ERR_CACHE_MEP_INDEX_ERR_CACHE0                           = 6,
        OAM_ERR_CACHE_PORT_STATUS_VALID_ERR_CACHE0                   = 7,
        OAM_ERR_CACHE_PORT_STATUS_VALUE_ERR_CACHE0                   = 8,
        OAM_ERR_CACHE_RMEP_INDEX_ERR_CACHE0                          = 9,

        PKTBUF_DATA0                                                 = 0,
        PKTBUF_DATA1                                                 = 1,
        PKTBUF_DATA2                                                 = 2,
        PKTBUF_DATA3                                                 = 3,
        PKTBUF_DATA4                                                 = 4,
        PKTBUF_DATA5                                                 = 5,
        PKTBUF_DATA6                                                 = 6,
        PKTBUF_DATA7                                                 = 7,
        PKTBUF_DATA8                                                 = 8,
        PKTBUF_DATA9                                                 = 9,
        PKTBUF_DATA10                                                = 10,
        PKTBUF_DATA11                                                = 11,
        PKTBUF_DATA12                                                = 12,
        PKTBUF_DATA13                                                = 13,
        PKTBUF_DATA14                                                = 14,
        PKTBUF_DATA15                                                = 15,

        INTPROFILERAM_DATA31_TO0                                     = 0,
        INTPROFILERAM_DATA35_TO32                                    = 1,
        INTPROFILERAM_DATA67_TO36                                    = 2,
        INTPROFILERAM_DATA71_TO68                                    = 3,

        EXTPROFILERAM_DATA31_TO0                                     = 0,
        EXTPROFILERAM_DATA35_TO32                                    = 1,
        EXTPROFILERAM_DATA67_TO36                                    = 2,
        EXTPROFILERAM_DATA71_TO68                                    = 3,

        RAM_BIST_QDR_RAM_ACCESS_READ                                 = 0,
        RAM_BIST_QDR_RAM_ACCESS_VALID                                = 1,
        RAM_BIST_QDR_RAM_ACCESS_WRITE                                = 2,
        RAM_BIST_QDR_RAM_DATA31_TO0                                  = 3,
        RAM_BIST_QDR_RAM_DATA35_TO32                                 = 4,
        RAM_BIST_QDR_RAM_DATA67_TO36                                 = 5,
        RAM_BIST_QDR_RAM_DATA71_TO68                                 = 6,
        RAM_BIST_QDR_RAM_READ_ADDRESS                                = 7,
        RAM_BIST_QDR_RAM_WRITE_ADDRESS                               = 8,

        RAM_QDR_RAM_DATA31_TO0                                       = 0,
        RAM_QDR_RAM_DATA35_TO32                                      = 1,
        RAM_QDR_RAM_DATA67_TO36                                      = 2,
        RAM_QDR_RAM_DATA71_TO68                                      = 3,

        DS_QUEUE_IPG_INDEX_IPG_INDEX0                                = 0,
        DS_QUEUE_IPG_INDEX_IPG_INDEX1                                = 1,
        DS_QUEUE_IPG_INDEX_IPG_INDEX2                                = 2,
        DS_QUEUE_IPG_INDEX_IPG_INDEX3                                = 3,
        DS_QUEUE_IPG_INDEX_IPG_INDEX4                                = 4,
        DS_QUEUE_IPG_INDEX_IPG_INDEX5                                = 5,
        DS_QUEUE_IPG_INDEX_IPG_INDEX6                                = 6,
        DS_QUEUE_IPG_INDEX_IPG_INDEX7                                = 7,

        DS_QUEUE_DEPTH_QUEUE_AVG_DEPTH                               = 0,
        DS_QUEUE_DEPTH_QUEUE_INST_DEPTH                              = 1,

        DS_LINK_AGGREGATION_DEST_CHIP_ID                             = 0,
        DS_LINK_AGGREGATION_DEST_QUEUE                               = 1,

        DS_QUEUE_DROP_PROFILE_ID_FORCE_RANDOM_DROP0                  = 0,
        DS_QUEUE_DROP_PROFILE_ID_FORCE_RANDOM_DROP1                  = 1,
        DS_QUEUE_DROP_PROFILE_ID_FORCE_RANDOM_DROP2                  = 2,
        DS_QUEUE_DROP_PROFILE_ID_FORCE_RANDOM_DROP3                  = 3,
        DS_QUEUE_DROP_PROFILE_ID_PROF_ID0                            = 4,
        DS_QUEUE_DROP_PROFILE_ID_PROF_ID1                            = 5,
        DS_QUEUE_DROP_PROFILE_ID_PROF_ID2                            = 6,
        DS_QUEUE_DROP_PROFILE_ID_PROF_ID3                            = 7,
        DS_QUEUE_DROP_PROFILE_ID_QUE_DEPTH_WT0                       = 8,
        DS_QUEUE_DROP_PROFILE_ID_QUE_DEPTH_WT1                       = 9,
        DS_QUEUE_DROP_PROFILE_ID_QUE_DEPTH_WT2                       = 10,
        DS_QUEUE_DROP_PROFILE_ID_QUE_DEPTH_WT3                       = 11,

        DS_QUEUE_DROP_PROFILE_FACTOR0                                = 0,
        DS_QUEUE_DROP_PROFILE_FACTOR1                                = 1,
        DS_QUEUE_DROP_PROFILE_FACTOR2                                = 2,
        DS_QUEUE_DROP_PROFILE_FACTOR3                                = 3,
        DS_QUEUE_DROP_PROFILE_WRED_DROP_MODE                         = 4,
        DS_QUEUE_DROP_PROFILE_WRED_MAX_THRD0                         = 5,
        DS_QUEUE_DROP_PROFILE_WRED_MAX_THRD1                         = 6,
        DS_QUEUE_DROP_PROFILE_WRED_MAX_THRD2                         = 7,
        DS_QUEUE_DROP_PROFILE_WRED_MAX_THRD3                         = 8,
        DS_QUEUE_DROP_PROFILE_WRED_MIN_THRD0                         = 9,
        DS_QUEUE_DROP_PROFILE_WRED_MIN_THRD1                         = 10,
        DS_QUEUE_DROP_PROFILE_WRED_MIN_THRD2                         = 11,
        DS_QUEUE_DROP_PROFILE_WRED_MIN_THRD3                         = 12,

        DS_QUEUE_NUM_GEN_CTL_DEST_CHIP_ID_BASE                       = 0,
        DS_QUEUE_NUM_GEN_CTL_DEST_CHIP_ID_MASK                       = 1,
        DS_QUEUE_NUM_GEN_CTL_DEST_CHIP_ID_SHIFT                      = 2,
        DS_QUEUE_NUM_GEN_CTL_DEST_QUE_BASE                           = 3,
        DS_QUEUE_NUM_GEN_CTL_DEST_QUE_MASK                           = 4,
        DS_QUEUE_NUM_GEN_CTL_DEST_QUE_SHIFT                          = 5,
        DS_QUEUE_NUM_GEN_CTL_FLOW_ID_BASE                            = 6,
        DS_QUEUE_NUM_GEN_CTL_FLOW_ID_MASK                            = 7,
        DS_QUEUE_NUM_GEN_CTL_FLOW_ID_SHIFT                           = 8,
        DS_QUEUE_NUM_GEN_CTL_QUE_NUM_BASE                            = 9,
        DS_QUEUE_NUM_GEN_CTL_QUE_SEL_MASK                            = 10,
        DS_QUEUE_NUM_GEN_CTL_QUE_SEL_SHIFT                           = 11,
        DS_QUEUE_NUM_GEN_CTL_SERVICE_QUE_EN                          = 12,
        DS_QUEUE_NUM_GEN_CTL_SGMAC_BASE                              = 13,
        DS_QUEUE_NUM_GEN_CTL_SGMAC_MASK                              = 14,
        DS_QUEUE_NUM_GEN_CTL_SGMAC_SHIFT                             = 15,

        DSQ_MGR_EGRESS_RESRC_THRESHOLD_PRI0_QUE_ENTRY_THRD           = 0,
        DSQ_MGR_EGRESS_RESRC_THRESHOLD_PRI1_QUE_ENTRY_THRD           = 1,
        DSQ_MGR_EGRESS_RESRC_THRESHOLD_PRI2_QUE_ENTRY_THRD           = 2,
        DSQ_MGR_EGRESS_RESRC_THRESHOLD_PRI3_QUE_ENTRY_THRD           = 3,

        DSQ_MGR_EGRESS_RESRC_COUNT_EGRESS_QUE_ENTRY_COUNT            = 0,

        DS_LINK_AGG_MEMBER_NUM_HASH_MODE                             = 0,
        DS_LINK_AGG_MEMBER_NUM_LINK_AGG_MEM_NUM                      = 1,

        DS_SGMAC_MAP_SGMAC0                                          = 0,
        DS_SGMAC_MAP_SGMAC1                                          = 1,
        DS_SGMAC_MAP_SGMAC2                                          = 2,
        DS_SGMAC_MAP_SGMAC3                                          = 3,
        DS_SGMAC_MAP_SGMAC4                                          = 4,
        DS_SGMAC_MAP_SGMAC5                                          = 5,
        DS_SGMAC_MAP_SGMAC6                                          = 6,
        DS_SGMAC_MAP_SGMAC7                                          = 7,
        DS_SGMAC_MAP_SGMAC_OVERRIDE0                                 = 8,
        DS_SGMAC_MAP_SGMAC_OVERRIDE1                                 = 9,
        DS_SGMAC_MAP_SGMAC_OVERRIDE2                                 = 10,
        DS_SGMAC_MAP_SGMAC_OVERRIDE3                                 = 11,
        DS_SGMAC_MAP_SGMAC_OVERRIDE4                                 = 12,
        DS_SGMAC_MAP_SGMAC_OVERRIDE5                                 = 13,
        DS_SGMAC_MAP_SGMAC_OVERRIDE6                                 = 14,
        DS_SGMAC_MAP_SGMAC_OVERRIDE7                                 = 15,
        DS_SGMAC_MAP_SGMAC_TRUNK_GRP_MODE0                           = 16,
        DS_SGMAC_MAP_SGMAC_TRUNK_GRP_MODE1                           = 17,
        DS_SGMAC_MAP_SGMAC_TRUNK_GRP_MODE2                           = 18,
        DS_SGMAC_MAP_SGMAC_TRUNK_GRP_MODE3                           = 19,
        DS_SGMAC_MAP_SGMAC_TRUNK_GRP_MODE4                           = 20,
        DS_SGMAC_MAP_SGMAC_TRUNK_GRP_MODE5                           = 21,
        DS_SGMAC_MAP_SGMAC_TRUNK_GRP_MODE6                           = 22,
        DS_SGMAC_MAP_SGMAC_TRUNK_GRP_MODE7                           = 23,

        DS_HEAD_HASH_MOD_MOD3                                        = 0,
        DS_HEAD_HASH_MOD_MOD5                                        = 1,
        DS_HEAD_HASH_MOD_MOD6                                        = 2,
        DS_HEAD_HASH_MOD_MOD7                                        = 3,
        DS_HEAD_HASH_MOD_MOD9                                        = 4,
        DS_HEAD_HASH_MOD_MOD10                                       = 5,
        DS_HEAD_HASH_MOD_MOD11                                       = 6,
        DS_HEAD_HASH_MOD_MOD12                                       = 7,
        DS_HEAD_HASH_MOD_MOD13                                       = 8,
        DS_HEAD_HASH_MOD_MOD14                                       = 9,
        DS_HEAD_HASH_MOD_MOD15                                       = 10,

        DS_SERVICE_QUEUE_HASH_KEY_DEST_ID0                           = 0,
        DS_SERVICE_QUEUE_HASH_KEY_DEST_ID1                           = 1,
        DS_SERVICE_QUEUE_HASH_KEY_DEST_ID2                           = 2,
        DS_SERVICE_QUEUE_HASH_KEY_DEST_ID3                           = 3,
        DS_SERVICE_QUEUE_HASH_KEY_SERVICE_ID0                        = 4,
        DS_SERVICE_QUEUE_HASH_KEY_SERVICE_ID1                        = 5,
        DS_SERVICE_QUEUE_HASH_KEY_SERVICE_ID2                        = 6,
        DS_SERVICE_QUEUE_HASH_KEY_SERVICE_ID3                        = 7,

        DS_SERVICE_QUEUE_SERVICE_QUEUE_BASE_OFFSET                   = 0,

        Q_MGRQ_HASH_CAM_HASH_CTL_SERVICE_QUE_BASE_OFFSET             = 0,

        DSQ_MGRQ_LINK_LIST_NEXT_PTR                                  = 0,
        DSQ_MGRQ_LINK_LIST_PKT_LENGTH                                = 1,
        DSQ_MGRQ_LINK_LIST_REP_COUNT                                 = 2,

        DSQ_MGRQ_LINK_STATE_HEAD_PTR                                 = 0,
        DSQ_MGRQ_LINK_STATE_PKT_LENGTH                               = 1,
        DSQ_MGRQ_LINK_STATE_QUEUE_EMPTY                              = 2,
        DSQ_MGRQ_LINK_STATE_REP_COUNT                                = 3,
        DSQ_MGRQ_LINK_STATE_TAIL_PTR                                 = 4,

        DS_QUEUE_SHAPE_COMMIT_TOKEN                                  = 0,
        DS_QUEUE_SHAPE_PEAK_TOKEN                                    = 1,

        DS_QUEUE_DRR_DEFICIT_DEFICIT                                 = 0,

        DS_IN_PROFILE_NEXT_QUEUE_PTR_IN_PROF_NEXT_GRP_ID             = 0,
        DS_IN_PROFILE_NEXT_QUEUE_PTR_IN_PROF_NEXT_QUE_PTR            = 1,
        DS_IN_PROFILE_NEXT_QUEUE_PTR_IN_PROF_NEXT_QUE_SHP_EN         = 2,

        DS_OUT_PROFILE_NEXT_QUEUE_PTR_OUT_PROF_NEXT_GRP_ID           = 0,
        DS_OUT_PROFILE_NEXT_QUEUE_PTR_OUT_PROF_NEXT_QUE_PTR          = 1,
        DS_OUT_PROFILE_NEXT_QUEUE_PTR_OUT_PROF_NEXT_QUE_SHP_EN       = 2,

        DS_QUEUE_DRR_WEIGHT_WEIGHT                                   = 0,

        DS_QUEUE_MAP_CHANNEL_ID                                      = 0,
        DS_QUEUE_MAP_GRP_ID                                          = 1,
        DS_QUEUE_MAP_PRIORITY_ID                                     = 2,
        DS_QUEUE_MAP_QUE_SHP_EN                                      = 3,
        DS_QUEUE_MAP_SGMAC_ID                                        = 4,
        DS_QUEUE_MAP_SGMAC_VALID                                     = 5,

        DS_CHANNEL_LINK_STATE_IN_PROF_GRP_ID0                        = 0,
        DS_CHANNEL_LINK_STATE_IN_PROF_GRP_ID1                        = 1,
        DS_CHANNEL_LINK_STATE_IN_PROF_HEAD_QUE0                      = 2,
        DS_CHANNEL_LINK_STATE_IN_PROF_HEAD_QUE1                      = 3,
        DS_CHANNEL_LINK_STATE_IN_PROF_QUE_SHP_EN0                    = 4,
        DS_CHANNEL_LINK_STATE_IN_PROF_QUE_SHP_EN1                    = 5,
        DS_CHANNEL_LINK_STATE_IN_PROF_SUB_CH_STATE1                  = 6,
        DS_CHANNEL_LINK_STATE_IN_PROF_TAIL_QUE0                      = 7,
        DS_CHANNEL_LINK_STATE_IN_PROF_TAIL_QUE1                      = 8,
        DS_CHANNEL_LINK_STATE_OUT_PROF_GRP_ID0                       = 9,
        DS_CHANNEL_LINK_STATE_OUT_PROF_GRP_ID1                       = 10,
        DS_CHANNEL_LINK_STATE_OUT_PROF_HEAD_QUE0                     = 11,
        DS_CHANNEL_LINK_STATE_OUT_PROF_HEAD_QUE1                     = 12,
        DS_CHANNEL_LINK_STATE_OUT_PROF_QUE_SHP_EN0                   = 13,
        DS_CHANNEL_LINK_STATE_OUT_PROF_QUE_SHP_EN1                   = 14,
        DS_CHANNEL_LINK_STATE_OUT_PROF_SUB_CH_STATE1                 = 15,
        DS_CHANNEL_LINK_STATE_OUT_PROF_TAIL_QUE0                     = 16,
        DS_CHANNEL_LINK_STATE_OUT_PROF_TAIL_QUE1                     = 17,

        DS_QUEUE_STATE_QUE_IN_IN_PROF_LIST                           = 0,
        DS_QUEUE_STATE_QUE_IN_OUT_PROF_LIST                          = 1,
        DS_QUEUE_STATE_QUE_NOT_EMPTY                                 = 2,

        DS_QUEUE_SHAPE_STATE_QUE_SHP_OK                              = 0,

        DS_GROUP_SHAPE_PROFILE_ID_GRP_SHP_PROF_ID0                   = 0,
        DS_GROUP_SHAPE_PROFILE_ID_GRP_SHP_PROF_ID1                   = 1,
        DS_GROUP_SHAPE_PROFILE_ID_GRP_SHP_PROF_ID2                   = 2,
        DS_GROUP_SHAPE_PROFILE_ID_GRP_SHP_PROF_ID3                   = 3,

        DS_GROUP_SHAPE_STATE_GRP_SHP_OK0                             = 0,
        DS_GROUP_SHAPE_STATE_GRP_SHP_OK1                             = 1,
        DS_GROUP_SHAPE_STATE_GRP_SHP_OK2                             = 2,
        DS_GROUP_SHAPE_STATE_GRP_SHP_OK3                             = 3,

        DS_GROUP_SHAPE_PROFILE_GRP_TOKEN_RATE                        = 0,
        DS_GROUP_SHAPE_PROFILE_GRP_TOKEN_THRD                        = 1,
        DS_GROUP_SHAPE_PROFILE_GRP_TOKEN_THRD_SHIFT                  = 2,

        DS_GROUP_CONTEXT_PRIORITY                                    = 0,
        DS_GROUP_CONTEXT_VALID                                       = 1,

        DS_QUEUE_SHAPE_PROFILE_ID_QUE_SHP_PROF_ID0                   = 0,
        DS_QUEUE_SHAPE_PROFILE_ID_QUE_SHP_PROF_ID1                   = 1,
        DS_QUEUE_SHAPE_PROFILE_ID_QUE_SHP_PROF_ID2                   = 2,
        DS_QUEUE_SHAPE_PROFILE_ID_QUE_SHP_PROF_ID3                   = 3,

        DS_QUEUE_SHAPE_PROFILE_QUE_COMMIT_TOKEN_RATE                 = 0,
        DS_QUEUE_SHAPE_PROFILE_QUE_COMMIT_TOKEN_THRD                 = 1,
        DS_QUEUE_SHAPE_PROFILE_QUE_COMMIT_TOKEN_THRD_SHIFT           = 2,
        DS_QUEUE_SHAPE_PROFILE_QUE_PEAK_TOKEN_RATE                   = 3,
        DS_QUEUE_SHAPE_PROFILE_QUE_PEAK_TOKEN_THRD                   = 4,
        DS_QUEUE_SHAPE_PROFILE_QUE_PEAK_TOKEN_THRD_SHIFT             = 5,

        DS_GROUP_SHAPE_GRP_TOKEN                                     = 0,

        DS_GROUP_CACHE_CIR0                                          = 0,
        DS_GROUP_CACHE_CIR1                                          = 1,
        DS_GROUP_CACHE_CIR2                                          = 2,
        DS_GROUP_CACHE_CIR3                                          = 3,
        DS_GROUP_CACHE_PRI_ID0                                       = 4,
        DS_GROUP_CACHE_PRI_ID1                                       = 5,
        DS_GROUP_CACHE_PRI_ID2                                       = 6,
        DS_GROUP_CACHE_PRI_ID3                                       = 7,
        DS_GROUP_CACHE_QUE_ID0                                       = 8,
        DS_GROUP_CACHE_QUE_ID1                                       = 9,
        DS_GROUP_CACHE_QUE_ID2                                       = 10,
        DS_GROUP_CACHE_QUE_ID3                                       = 11,
        DS_GROUP_CACHE_VALID0                                        = 12,
        DS_GROUP_CACHE_VALID1                                        = 13,
        DS_GROUP_CACHE_VALID2                                        = 14,
        DS_GROUP_CACHE_VALID3                                        = 15,

        DS_CHANNEL_CREDIT_CH_CREDIT                                  = 0,

        DS_CHANNEL_SHAPE_PROFILE_SHAPE_EN                            = 0,
        DS_CHANNEL_SHAPE_PROFILE_TOKEN_RATE                          = 1,
        DS_CHANNEL_SHAPE_PROFILE_TOKEN_THRD                          = 2,
        DS_CHANNEL_SHAPE_PROFILE_TOKEN_THRD_SHIFT                    = 3,

        DS_CHANNEL_SHAPE_TOKEN                                       = 0,

        DS_CH_CREDIT_CH_CREDIT                                       = 0,

        DS_FABRIC_WRR_WEIGHT_CFG_WT_CFG                              = 0,

        DS_FABRIC_WRR_WEIGHT_WT                                      = 0,

        DS_NETWORK_WRR_WEIGHT_CFG_WT_CFG                             = 0,

        Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_CFG_PRI0_WT_CFG         = 0,
        Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_CFG_PRI1_WT_CFG         = 1,
        Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_CFG_PRI2_WT_CFG         = 2,
        Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_CFG_PRI3_WT_CFG         = 3,

        Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_PRI0_WT                 = 0,
        Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_PRI1_WT                 = 1,
        Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_PRI2_WT                 = 2,
        Q_MGR_NETWORK_OUT_PROFILE_WRR_WEIGHT_PRI3_WT                 = 3,

        Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_CFG_PRI0_WT_CFG          = 0,
        Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_CFG_PRI1_WT_CFG          = 1,
        Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_CFG_PRI2_WT_CFG          = 2,
        Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_CFG_PRI3_WT_CFG          = 3,

        Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_PRI0_WT                  = 0,
        Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_PRI1_WT                  = 1,
        Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_PRI2_WT                  = 2,
        Q_MGR_FABRIC_OUT_PROFILE_WRR_WEIGHT_PRI3_WT                  = 3,

        DS_NETWORK_WRR_WEIGHT_WT                                     = 0,

        DS_QUEUE_ENTRY_BUFFER_COUNT                                  = 0,
        DS_QUEUE_ENTRY_DEST_MAP                                      = 1,
        DS_QUEUE_ENTRY_DEST_SELECT                                   = 2,
        DS_QUEUE_ENTRY_ECC_BIT3_TO0                                  = 3,
        DS_QUEUE_ENTRY_ECC_BIT7_TO4                                  = 4,
        DS_QUEUE_ENTRY_HEADER_VERSION                                = 5,
        DS_QUEUE_ENTRY_HEAD_BUFFER_PTR                               = 6,
        DS_QUEUE_ENTRY_HEAD_PTR_BANK_OFFSET                          = 7,
        DS_QUEUE_ENTRY_LENGTH_ADJUST_TYPE                            = 8,
        DS_QUEUE_ENTRY_MCAST_RCD                                     = 9,
        DS_QUEUE_ENTRY_NEXT_HOP_EXT                                  = 10,
        DS_QUEUE_ENTRY_PACKET_LENGTH                                 = 11,
        DS_QUEUE_ENTRY_PARITY                                        = 12,
        DS_QUEUE_ENTRY_PT_ENABLE                                     = 13,
        DS_QUEUE_ENTRY_RCD                                           = 14,
        DS_QUEUE_ENTRY_REPLICATION_CTL                               = 15,
        DS_QUEUE_ENTRY_RESOURCE_GROUP_ID                             = 16,

        QUADMACAPP0_STATS_RAM_BYTE_CNT_DATA_HI                       = 0,
        QUADMACAPP0_STATS_RAM_BYTE_CNT_DATA_LO                       = 1,
        QUADMACAPP0_STATS_RAM_FRAME_CNT_DATA_HI                      = 2,
        QUADMACAPP0_STATS_RAM_FRAME_CNT_DATA_LO                      = 3,

        QUADMACAPP10_STATS_RAM_BYTE_CNT_DATA_HI                      = 0,
        QUADMACAPP10_STATS_RAM_BYTE_CNT_DATA_LO                      = 1,
        QUADMACAPP10_STATS_RAM_FRAME_CNT_DATA_HI                     = 2,
        QUADMACAPP10_STATS_RAM_FRAME_CNT_DATA_LO                     = 3,

        QUADMACAPP11_STATS_RAM_BYTE_CNT_DATA_HI                      = 0,
        QUADMACAPP11_STATS_RAM_BYTE_CNT_DATA_LO                      = 1,
        QUADMACAPP11_STATS_RAM_FRAME_CNT_DATA_HI                     = 2,
        QUADMACAPP11_STATS_RAM_FRAME_CNT_DATA_LO                     = 3,

        QUADMACAPP1_STATS_RAM_BYTE_CNT_DATA_HI                       = 0,
        QUADMACAPP1_STATS_RAM_BYTE_CNT_DATA_LO                       = 1,
        QUADMACAPP1_STATS_RAM_FRAME_CNT_DATA_HI                      = 2,
        QUADMACAPP1_STATS_RAM_FRAME_CNT_DATA_LO                      = 3,

        QUADMACAPP2_STATS_RAM_BYTE_CNT_DATA_HI                       = 0,
        QUADMACAPP2_STATS_RAM_BYTE_CNT_DATA_LO                       = 1,
        QUADMACAPP2_STATS_RAM_FRAME_CNT_DATA_HI                      = 2,
        QUADMACAPP2_STATS_RAM_FRAME_CNT_DATA_LO                      = 3,

        QUADMACAPP3_STATS_RAM_BYTE_CNT_DATA_HI                       = 0,
        QUADMACAPP3_STATS_RAM_BYTE_CNT_DATA_LO                       = 1,
        QUADMACAPP3_STATS_RAM_FRAME_CNT_DATA_HI                      = 2,
        QUADMACAPP3_STATS_RAM_FRAME_CNT_DATA_LO                      = 3,

        QUADMACAPP4_STATS_RAM_BYTE_CNT_DATA_HI                       = 0,
        QUADMACAPP4_STATS_RAM_BYTE_CNT_DATA_LO                       = 1,
        QUADMACAPP4_STATS_RAM_FRAME_CNT_DATA_HI                      = 2,
        QUADMACAPP4_STATS_RAM_FRAME_CNT_DATA_LO                      = 3,

        QUADMACAPP5_STATS_RAM_BYTE_CNT_DATA_HI                       = 0,
        QUADMACAPP5_STATS_RAM_BYTE_CNT_DATA_LO                       = 1,
        QUADMACAPP5_STATS_RAM_FRAME_CNT_DATA_HI                      = 2,
        QUADMACAPP5_STATS_RAM_FRAME_CNT_DATA_LO                      = 3,

        QUADMACAPP6_STATS_RAM_BYTE_CNT_DATA_HI                       = 0,
        QUADMACAPP6_STATS_RAM_BYTE_CNT_DATA_LO                       = 1,
        QUADMACAPP6_STATS_RAM_FRAME_CNT_DATA_HI                      = 2,
        QUADMACAPP6_STATS_RAM_FRAME_CNT_DATA_LO                      = 3,

        QUADMACAPP7_STATS_RAM_BYTE_CNT_DATA_HI                       = 0,
        QUADMACAPP7_STATS_RAM_BYTE_CNT_DATA_LO                       = 1,
        QUADMACAPP7_STATS_RAM_FRAME_CNT_DATA_HI                      = 2,
        QUADMACAPP7_STATS_RAM_FRAME_CNT_DATA_LO                      = 3,

        QUADMACAPP8_STATS_RAM_BYTE_CNT_DATA_HI                       = 0,
        QUADMACAPP8_STATS_RAM_BYTE_CNT_DATA_LO                       = 1,
        QUADMACAPP8_STATS_RAM_FRAME_CNT_DATA_HI                      = 2,
        QUADMACAPP8_STATS_RAM_FRAME_CNT_DATA_LO                      = 3,

        QUADMACAPP9_STATS_RAM_BYTE_CNT_DATA_HI                       = 0,
        QUADMACAPP9_STATS_RAM_BYTE_CNT_DATA_LO                       = 1,
        QUADMACAPP9_STATS_RAM_FRAME_CNT_DATA_HI                      = 2,
        QUADMACAPP9_STATS_RAM_FRAME_CNT_DATA_LO                      = 3,

        SGMAC0_SGMAC_STATS_RAM_BYTE_CNT_DATA_HIGH                    = 0,
        SGMAC0_SGMAC_STATS_RAM_BYTE_CNT_DATA_LOW                     = 1,
        SGMAC0_SGMAC_STATS_RAM_FRAME_CNT_DATA_HIGH                   = 2,
        SGMAC0_SGMAC_STATS_RAM_FRAME_CNT_DATA_LOW                    = 3,

        SGMAC1_SGMAC_STATS_RAM_BYTE_CNT_DATA_HIGH                    = 0,
        SGMAC1_SGMAC_STATS_RAM_BYTE_CNT_DATA_LOW                     = 1,
        SGMAC1_SGMAC_STATS_RAM_FRAME_CNT_DATA_HIGH                   = 2,
        SGMAC1_SGMAC_STATS_RAM_FRAME_CNT_DATA_LOW                    = 3,

        SGMAC2_SGMAC_STATS_RAM_BYTE_CNT_DATA_HIGH                    = 0,
        SGMAC2_SGMAC_STATS_RAM_BYTE_CNT_DATA_LOW                     = 1,
        SGMAC2_SGMAC_STATS_RAM_FRAME_CNT_DATA_HIGH                   = 2,
        SGMAC2_SGMAC_STATS_RAM_FRAME_CNT_DATA_LOW                    = 3,

        SGMAC3_SGMAC_STATS_RAM_BYTE_CNT_DATA_HIGH                    = 0,
        SGMAC3_SGMAC_STATS_RAM_BYTE_CNT_DATA_LOW                     = 1,
        SGMAC3_SGMAC_STATS_RAM_FRAME_CNT_DATA_HIGH                   = 2,
        SGMAC3_SGMAC_STATS_RAM_FRAME_CNT_DATA_LOW                    = 3,

        SHARED_DS_VLAN_MEM_DATA0                                     = 0,
        SHARED_DS_VLAN_MEM_DATA1                                     = 1,
        SHARED_DS_VLAN_MEM_DATA2                                     = 2,
        SHARED_DS_VLAN_MEM_DATA3                                     = 3,

        DS_LINK_AGGREAGATION_GROUP_LINK_AGGREGATE_GROUP_EN           = 0,
        DS_LINK_AGGREAGATION_GROUP_LINK_AGGREGATE_GROUP_ID           = 1,

        STP_STATE_RAM_STP_STATE0                                     = 0,
        STP_STATE_RAM_STP_STATE1                                     = 1,
        STP_STATE_RAM_STP_STATE2                                     = 2,
        STP_STATE_RAM_STP_STATE3                                     = 3,
        STP_STATE_RAM_STP_STATE4                                     = 4,
        STP_STATE_RAM_STP_STATE5                                     = 5,
        STP_STATE_RAM_STP_STATE6                                     = 6,
        STP_STATE_RAM_STP_STATE7                                     = 7,
        STP_STATE_RAM_STP_STATE8                                     = 8,
        STP_STATE_RAM_STP_STATE9                                     = 9,
        STP_STATE_RAM_STP_STATE10                                    = 10,
        STP_STATE_RAM_STP_STATE11                                    = 11,
        STP_STATE_RAM_STP_STATE12                                    = 12,
        STP_STATE_RAM_STP_STATE13                                    = 13,
        STP_STATE_RAM_STP_STATE14                                    = 14,
        STP_STATE_RAM_STP_STATE15                                    = 15,

        TB_INFO_INT_MEM_DATA0                                        = 0,
        TB_INFO_INT_MEM_DATA1                                        = 1,
        TB_INFO_INT_MEM_DATA2                                        = 2,
        TB_INFO_INT_MEM_DATA3                                        = 3,

        TB_INFO_HASH_MEM_DATA0                                       = 0,
        TB_INFO_HASH_MEM_DATA1                                       = 1,
        TB_INFO_HASH_MEM_DATA2                                       = 2,
        TB_INFO_HASH_MEM_DATA3                                       = 3,

        TB_INFO_EXT_MEM_DATA0                                        = 0,
        TB_INFO_EXT_MEM_DATA1                                        = 1,
        TB_INFO_EXT_MEM_DATA2                                        = 2,
        TB_INFO_EXT_MEM_DATA3                                        = 3,

        RAM_BIST_TB_INFO_EXT_DDR_RAM_ACCESS_LOAD                     = 0,
        RAM_BIST_TB_INFO_EXT_DDR_RAM_ACCESS_READ                     = 1,
        RAM_BIST_TB_INFO_EXT_DDR_RAM_ACCESS_VALID                    = 2,
        RAM_BIST_TB_INFO_EXT_DDR_RAM_ADDRESS                         = 3,
        RAM_BIST_TB_INFO_EXT_DDR_RAM_DATA31_TO0                      = 4,
        RAM_BIST_TB_INFO_EXT_DDR_RAM_DATA35_TO32                     = 5,
        RAM_BIST_TB_INFO_EXT_DDR_RAM_DATA67_TO36                     = 6,
        RAM_BIST_TB_INFO_EXT_DDR_RAM_DATA71_TO68                     = 7,

        TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY31_TO0                      = 0,
        TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY63_TO32                     = 1,
        TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY79_TO64                     = 2,
        TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY111_TO80                    = 3,
        TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY143_TO112                   = 4,
        TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY159_TO144                   = 5,
        TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY_CMD                        = 6,
        TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY_INST                       = 7,
        TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY_SIZE                       = 8,
        TCAM_CTL_EXT_BIST_REQUEST_MEM_KEY_VALID                      = 9,
        TCAM_CTL_EXT_BIST_REQUEST_MEM_LINK_TRAINING_CMD              = 10,
        TCAM_CTL_EXT_BIST_REQUEST_MEM_LINK_TRAINING_VALID            = 11,

        TCAM_CTL_EXT_BIST_RESULT_MEM_INDEX0                          = 0,
        TCAM_CTL_EXT_BIST_RESULT_MEM_INDEX0_COMPARE_EN               = 1,
        TCAM_CTL_EXT_BIST_RESULT_MEM_INDEX1                          = 2,
        TCAM_CTL_EXT_BIST_RESULT_MEM_INDEX1_COMPARE_EN               = 3,
        TCAM_CTL_EXT_BIST_RESULT_MEM_INDEX_VALID                     = 4,
        TCAM_CTL_EXT_BIST_RESULT_MEM_RESULT_COMPARE_VALID            = 5,

        TCAM_CTL_INT_CPU_REQUEST_MEM_KEY31_TO0                       = 0,
        TCAM_CTL_INT_CPU_REQUEST_MEM_KEY63_TO32                      = 1,
        TCAM_CTL_INT_CPU_REQUEST_MEM_KEY79_TO64                      = 2,
        TCAM_CTL_INT_CPU_REQUEST_MEM_KEY111_TO80                     = 3,
        TCAM_CTL_INT_CPU_REQUEST_MEM_KEY143_TO112                    = 4,
        TCAM_CTL_INT_CPU_REQUEST_MEM_KEY159_TO144                    = 5,
        TCAM_CTL_INT_CPU_REQUEST_MEM_KEY_CMD                         = 6,
        TCAM_CTL_INT_CPU_REQUEST_MEM_KEY_SIZE                        = 7,
        TCAM_CTL_INT_CPU_REQUEST_MEM_KEY_VALID                       = 8,

        TCAM_CTL_INT_CPU_RESULT_MEM_INDEX_ACL                        = 0,
        TCAM_CTL_INT_CPU_RESULT_MEM_INDEX_ACL_COMP_EN                = 1,
        TCAM_CTL_INT_CPU_RESULT_MEM_INDEX_QOS                        = 2,
        TCAM_CTL_INT_CPU_RESULT_MEM_INDEX_QOS_COMP_EN                = 3,
        TCAM_CTL_INT_CPU_RESULT_MEM_INDEX_VALID                      = 4,
        TCAM_CTL_INT_CPU_RESULT_MEM_RESULT_COMPARE_VALID             = 5,

        XGMAC0_XGMAC_STATS_RAM_BYTE_CNT_DATA_HIGH                    = 0,
        XGMAC0_XGMAC_STATS_RAM_BYTE_CNT_DATA_LOW                     = 1,
        XGMAC0_XGMAC_STATS_RAM_FRAME_CNT_DATA_HIGH                   = 2,
        XGMAC0_XGMAC_STATS_RAM_FRAME_CNT_DATA_LOW                    = 3,

        XGMAC1_XGMAC_STATS_RAM_BYTE_CNT_DATA_HIGH                    = 0,
        XGMAC1_XGMAC_STATS_RAM_BYTE_CNT_DATA_LOW                     = 1,
        XGMAC1_XGMAC_STATS_RAM_FRAME_CNT_DATA_HIGH                   = 2,
        XGMAC1_XGMAC_STATS_RAM_FRAME_CNT_DATA_LOW                    = 3,

        XGMAC2_XGMAC_STATS_RAM_BYTE_CNT_DATA_HIGH                    = 0,
        XGMAC2_XGMAC_STATS_RAM_BYTE_CNT_DATA_LOW                     = 1,
        XGMAC2_XGMAC_STATS_RAM_FRAME_CNT_DATA_HIGH                   = 2,
        XGMAC2_XGMAC_STATS_RAM_FRAME_CNT_DATA_LOW                    = 3,

        XGMAC3_XGMAC_STATS_RAM_BYTE_CNT_DATA_HIGH                    = 0,
        XGMAC3_XGMAC_STATS_RAM_BYTE_CNT_DATA_LOW                     = 1,
        XGMAC3_XGMAC_STATS_RAM_FRAME_CNT_DATA_HIGH                   = 2,
        XGMAC3_XGMAC_STATS_RAM_FRAME_CNT_DATA_LOW                    = 3,

        DS_MAC_ACL_ACL_LOG_ID                                        = 0,
        DS_MAC_ACL_COLOR                                             = 1,
        DS_MAC_ACL_DENY_BRIDGE                                       = 2,
        DS_MAC_ACL_DENY_LEARNING                                     = 3,
        DS_MAC_ACL_DENY_REPLACE_COS                                  = 4,
        DS_MAC_ACL_DENY_REPLACE_DSCP                                 = 5,
        DS_MAC_ACL_DENY_ROUTE                                        = 6,
        DS_MAC_ACL_DISCARD_PACKET                                    = 7,
        DS_MAC_ACL_FLOW_POLICER_PTR                                  = 8,
        DS_MAC_ACL_FWD_PTR                                           = 9,
        DS_MAC_ACL_PRIORITY                                          = 10,
        DS_MAC_ACL_PRIORITY_VALID                                    = 11,
        DS_MAC_ACL_QOS_POLICY                                        = 12,
        DS_MAC_ACL_RANDOM_LOG_EN                                     = 13,
        DS_MAC_ACL_RANDOM_THRESHOLD_SHIFT                            = 14,
        DS_MAC_ACL_STATS_MODE                                        = 15,
        DS_MAC_ACL_STATS_PTR                                         = 16,

        DS_IPV4_ACL_ACL_LOG_ID                                       = 0,
        DS_IPV4_ACL_COLOR                                            = 1,
        DS_IPV4_ACL_DENY_BRIDGE                                      = 2,
        DS_IPV4_ACL_DENY_LEARNING                                    = 3,
        DS_IPV4_ACL_DENY_REPLACE_COS                                 = 4,
        DS_IPV4_ACL_DENY_REPLACE_DSCP                                = 5,
        DS_IPV4_ACL_DENY_ROUTE                                       = 6,
        DS_IPV4_ACL_DISCARD_PACKET                                   = 7,
        DS_IPV4_ACL_FLOW_POLICER_PTR                                 = 8,
        DS_IPV4_ACL_FWD_PTR                                          = 9,
        DS_IPV4_ACL_PRIORITY                                         = 10,
        DS_IPV4_ACL_PRIORITY_VALID                                   = 11,
        DS_IPV4_ACL_QOS_POLICY                                       = 12,
        DS_IPV4_ACL_RANDOM_LOG_EN                                    = 13,
        DS_IPV4_ACL_RANDOM_THRESHOLD_SHIFT                           = 14,
        DS_IPV4_ACL_STATS_MODE                                       = 15,
        DS_IPV4_ACL_STATS_PTR                                        = 16,

        DS_MPLS_ACL_ACL_LOG_ID                                       = 0,
        DS_MPLS_ACL_COLOR                                            = 1,
        DS_MPLS_ACL_DENY_BRIDGE                                      = 2,
        DS_MPLS_ACL_DENY_LEARNING                                    = 3,
        DS_MPLS_ACL_DENY_REPLACE_COS                                 = 4,
        DS_MPLS_ACL_DENY_REPLACE_DSCP                                = 5,
        DS_MPLS_ACL_DENY_ROUTE                                       = 6,
        DS_MPLS_ACL_DISCARD_PACKET                                   = 7,
        DS_MPLS_ACL_FLOW_POLICER_PTR                                 = 8,
        DS_MPLS_ACL_FWD_PTR                                          = 9,
        DS_MPLS_ACL_PRIORITY                                         = 10,
        DS_MPLS_ACL_PRIORITY_VALID                                   = 11,
        DS_MPLS_ACL_QOS_POLICY                                       = 12,
        DS_MPLS_ACL_RANDOM_LOG_EN                                    = 13,
        DS_MPLS_ACL_RANDOM_THRESHOLD_SHIFT                           = 14,
        DS_MPLS_ACL_STATS_MODE                                       = 15,
        DS_MPLS_ACL_STATS_PTR                                        = 16,

        DS_IPV6_ACL_ACL_LOG_ID                                       = 0,
        DS_IPV6_ACL_COLOR                                            = 1,
        DS_IPV6_ACL_DENY_BRIDGE                                      = 2,
        DS_IPV6_ACL_DENY_LEARNING                                    = 3,
        DS_IPV6_ACL_DENY_REPLACE_COS                                 = 4,
        DS_IPV6_ACL_DENY_REPLACE_DSCP                                = 5,
        DS_IPV6_ACL_DENY_ROUTE                                       = 6,
        DS_IPV6_ACL_DISCARD_PACKET                                   = 7,
        DS_IPV6_ACL_FLOW_POLICER_PTR                                 = 8,
        DS_IPV6_ACL_FWD_PTR                                          = 9,
        DS_IPV6_ACL_PRIORITY                                         = 10,
        DS_IPV6_ACL_PRIORITY_VALID                                   = 11,
        DS_IPV6_ACL_QOS_POLICY                                       = 12,
        DS_IPV6_ACL_RANDOM_LOG_EN                                    = 13,
        DS_IPV6_ACL_RANDOM_THRESHOLD_SHIFT                           = 14,
        DS_IPV6_ACL_STATS_MODE                                       = 15,
        DS_IPV6_ACL_STATS_PTR                                        = 16,

        DS_MAC_QOS_ACL_LOG_ID                                        = 0,
        DS_MAC_QOS_COLOR                                             = 1,
        DS_MAC_QOS_DENY_BRIDGE                                       = 2,
        DS_MAC_QOS_DENY_LEARNING                                     = 3,
        DS_MAC_QOS_DENY_REPLACE_COS                                  = 4,
        DS_MAC_QOS_DENY_REPLACE_DSCP                                 = 5,
        DS_MAC_QOS_DENY_ROUTE                                        = 6,
        DS_MAC_QOS_DISCARD_PACKET                                    = 7,
        DS_MAC_QOS_FLOW_POLICER_PTR                                  = 8,
        DS_MAC_QOS_FWD_PTR                                           = 9,
        DS_MAC_QOS_PRIORITY                                          = 10,
        DS_MAC_QOS_PRIORITY_VALID                                    = 11,
        DS_MAC_QOS_QOS_POLICY                                        = 12,
        DS_MAC_QOS_RANDOM_LOG_EN                                     = 13,
        DS_MAC_QOS_RANDOM_THRESHOLD_SHIFT                            = 14,
        DS_MAC_QOS_STATS_MODE                                        = 15,
        DS_MAC_QOS_STATS_PTR                                         = 16,

        DS_IPV4_QOS_ACL_LOG_ID                                       = 0,
        DS_IPV4_QOS_COLOR                                            = 1,
        DS_IPV4_QOS_DENY_BRIDGE                                      = 2,
        DS_IPV4_QOS_DENY_LEARNING                                    = 3,
        DS_IPV4_QOS_DENY_REPLACE_COS                                 = 4,
        DS_IPV4_QOS_DENY_REPLACE_DSCP                                = 5,
        DS_IPV4_QOS_DENY_ROUTE                                       = 6,
        DS_IPV4_QOS_DISCARD_PACKET                                   = 7,
        DS_IPV4_QOS_FLOW_POLICER_PTR                                 = 8,
        DS_IPV4_QOS_FWD_PTR                                          = 9,
        DS_IPV4_QOS_PRIORITY                                         = 10,
        DS_IPV4_QOS_PRIORITY_VALID                                   = 11,
        DS_IPV4_QOS_QOS_POLICY                                       = 12,
        DS_IPV4_QOS_RANDOM_LOG_EN                                    = 13,
        DS_IPV4_QOS_RANDOM_THRESHOLD_SHIFT                           = 14,
        DS_IPV4_QOS_STATS_MODE                                       = 15,
        DS_IPV4_QOS_STATS_PTR                                        = 16,

        DS_MPLS_QOS_ACL_LOG_ID                                       = 0,
        DS_MPLS_QOS_COLOR                                            = 1,
        DS_MPLS_QOS_DENY_BRIDGE                                      = 2,
        DS_MPLS_QOS_DENY_LEARNING                                    = 3,
        DS_MPLS_QOS_DENY_REPLACE_COS                                 = 4,
        DS_MPLS_QOS_DENY_REPLACE_DSCP                                = 5,
        DS_MPLS_QOS_DENY_ROUTE                                       = 6,
        DS_MPLS_QOS_DISCARD_PACKET                                   = 7,
        DS_MPLS_QOS_FLOW_POLICER_PTR                                 = 8,
        DS_MPLS_QOS_FWD_PTR                                          = 9,
        DS_MPLS_QOS_PRIORITY                                         = 10,
        DS_MPLS_QOS_PRIORITY_VALID                                   = 11,
        DS_MPLS_QOS_QOS_POLICY                                       = 12,
        DS_MPLS_QOS_RANDOM_LOG_EN                                    = 13,
        DS_MPLS_QOS_RANDOM_THRESHOLD_SHIFT                           = 14,
        DS_MPLS_QOS_STATS_MODE                                       = 15,
        DS_MPLS_QOS_STATS_PTR                                        = 16,

        DS_IPV6_QOS_ACL_LOG_ID                                       = 0,
        DS_IPV6_QOS_COLOR                                            = 1,
        DS_IPV6_QOS_DENY_BRIDGE                                      = 2,
        DS_IPV6_QOS_DENY_LEARNING                                    = 3,
        DS_IPV6_QOS_DENY_REPLACE_COS                                 = 4,
        DS_IPV6_QOS_DENY_REPLACE_DSCP                                = 5,
        DS_IPV6_QOS_DENY_ROUTE                                       = 6,
        DS_IPV6_QOS_DISCARD_PACKET                                   = 7,
        DS_IPV6_QOS_FLOW_POLICER_PTR                                 = 8,
        DS_IPV6_QOS_FWD_PTR                                          = 9,
        DS_IPV6_QOS_PRIORITY                                         = 10,
        DS_IPV6_QOS_PRIORITY_VALID                                   = 11,
        DS_IPV6_QOS_QOS_POLICY                                       = 12,
        DS_IPV6_QOS_RANDOM_LOG_EN                                    = 13,
        DS_IPV6_QOS_RANDOM_THRESHOLD_SHIFT                           = 14,
        DS_IPV6_QOS_STATS_MODE                                       = 15,
        DS_IPV6_QOS_STATS_PTR                                        = 16,

        DS_IPV4_UCAST_DA_BIDI_PIM_GROUP                              = 0,
        DS_IPV4_UCAST_DA_BIDI_PIM_GROUP_VALID                        = 1,
        DS_IPV4_UCAST_DA_DENY_PBR                                    = 2,
        DS_IPV4_UCAST_DA_DS_FWD_PTR                                  = 3,
        DS_IPV4_UCAST_DA_EQUAL_COST_PATH_NUM2                        = 4,
        DS_IPV4_UCAST_DA_EQUAL_COST_PATH_NUM                         = 5,
        DS_IPV4_UCAST_DA_EXCEP_SUB_INDEX                             = 6,
        DS_IPV4_UCAST_DA_EXP3_CTL_EN                                 = 7,
        DS_IPV4_UCAST_DA_ICMP_CHECK_EN                               = 8,
        DS_IPV4_UCAST_DA_IP_DA_EXCEPTION_EN                          = 9,
        DS_IPV4_UCAST_DA_ISATAP_CHECK_EN                             = 10,
        DS_IPV4_UCAST_DA_L3_IF_TYPE                                  = 11,
        DS_IPV4_UCAST_DA_MCAST_RPF_FAIL_CPU_EN                       = 12,
        DS_IPV4_UCAST_DA_PAYLOAD_SELECT                              = 13,
        DS_IPV4_UCAST_DA_PRIORITY_PATH_EN                            = 14,
        DS_IPV4_UCAST_DA_TTL_CHECK_EN                                = 15,
        DS_IPV4_UCAST_DA_TUNNEL_GRE_OPTIONS                          = 16,
        DS_IPV4_UCAST_DA_TUNNEL_PACKET_TYPE                          = 17,
        DS_IPV4_UCAST_DA_TUNNEL_PAYLOAD_OFFSET                       = 18,
        DS_IPV4_UCAST_DA_TUNNEL_PAYLOAD_OFFSET_TYPE                  = 19,
        DS_IPV4_UCAST_DA_VPLS_EN                                     = 20,
        DS_IPV4_UCAST_DA_VRF_ID                                      = 21,

        DS_IPV4_MCAST_DA_BIDI_PIM_GROUP                              = 0,
        DS_IPV4_MCAST_DA_BIDI_PIM_GROUP_VALID                        = 1,
        DS_IPV4_MCAST_DA_DENY_PBR                                    = 2,
        DS_IPV4_MCAST_DA_DS_FWD_PTR                                  = 3,
        DS_IPV4_MCAST_DA_EQUAL_COST_PATH_NUM2                        = 4,
        DS_IPV4_MCAST_DA_EQUAL_COST_PATH_NUM                         = 5,
        DS_IPV4_MCAST_DA_EXCEP_SUB_INDEX                             = 6,
        DS_IPV4_MCAST_DA_EXP3_CTL_EN                                 = 7,
        DS_IPV4_MCAST_DA_ICMP_CHECK_EN                               = 8,
        DS_IPV4_MCAST_DA_IP_DA_EXCEPTION_EN                          = 9,
        DS_IPV4_MCAST_DA_ISATAP_CHECK_EN                             = 10,
        DS_IPV4_MCAST_DA_L3_IF_TYPE                                  = 11,
        DS_IPV4_MCAST_DA_MCAST_RPF_FAIL_CPU_EN                       = 12,
        DS_IPV4_MCAST_DA_PAYLOAD_SELECT                              = 13,
        DS_IPV4_MCAST_DA_PRIORITY_PATH_EN                            = 14,
        DS_IPV4_MCAST_DA_TTL_CHECK_EN                                = 15,
        DS_IPV4_MCAST_DA_TUNNEL_GRE_OPTIONS                          = 16,
        DS_IPV4_MCAST_DA_TUNNEL_PACKET_TYPE                          = 17,
        DS_IPV4_MCAST_DA_TUNNEL_PAYLOAD_OFFSET                       = 18,
        DS_IPV4_MCAST_DA_TUNNEL_PAYLOAD_OFFSET_TYPE                  = 19,
        DS_IPV4_MCAST_DA_VPLS_EN                                     = 20,
        DS_IPV4_MCAST_DA_VRF_ID                                      = 21,

        DS_IPV6_UCAST_DA_BIDI_PIM_GROUP                              = 0,
        DS_IPV6_UCAST_DA_BIDI_PIM_GROUP_VALID                        = 1,
        DS_IPV6_UCAST_DA_DENY_PBR                                    = 2,
        DS_IPV6_UCAST_DA_DS_FWD_PTR                                  = 3,
        DS_IPV6_UCAST_DA_EQUAL_COST_PATH_NUM2                        = 4,
        DS_IPV6_UCAST_DA_EQUAL_COST_PATH_NUM                         = 5,
        DS_IPV6_UCAST_DA_EXCEP_SUB_INDEX                             = 6,
        DS_IPV6_UCAST_DA_EXP3_CTL_EN                                 = 7,
        DS_IPV6_UCAST_DA_ICMP_CHECK_EN                               = 8,
        DS_IPV6_UCAST_DA_IP_DA_EXCEPTION_EN                          = 9,
        DS_IPV6_UCAST_DA_ISATAP_CHECK_EN                             = 10,
        DS_IPV6_UCAST_DA_L3_IF_TYPE                                  = 11,
        DS_IPV6_UCAST_DA_MCAST_RPF_FAIL_CPU_EN                       = 12,
        DS_IPV6_UCAST_DA_PAYLOAD_SELECT                              = 13,
        DS_IPV6_UCAST_DA_PRIORITY_PATH_EN                            = 14,
        DS_IPV6_UCAST_DA_TTL_CHECK_EN                                = 15,
        DS_IPV6_UCAST_DA_TUNNEL_GRE_OPTIONS                          = 16,
        DS_IPV6_UCAST_DA_TUNNEL_PACKET_TYPE                          = 17,
        DS_IPV6_UCAST_DA_TUNNEL_PAYLOAD_OFFSET                       = 18,
        DS_IPV6_UCAST_DA_TUNNEL_PAYLOAD_OFFSET_TYPE                  = 19,
        DS_IPV6_UCAST_DA_VPLS_EN                                     = 20,
        DS_IPV6_UCAST_DA_VRF_ID                                      = 21,

        DS_IPV6_MCAST_DA_BIDI_PIM_GROUP                              = 0,
        DS_IPV6_MCAST_DA_BIDI_PIM_GROUP_VALID                        = 1,
        DS_IPV6_MCAST_DA_DENY_PBR                                    = 2,
        DS_IPV6_MCAST_DA_DS_FWD_PTR                                  = 3,
        DS_IPV6_MCAST_DA_EQUAL_COST_PATH_NUM2                        = 4,
        DS_IPV6_MCAST_DA_EQUAL_COST_PATH_NUM                         = 5,
        DS_IPV6_MCAST_DA_EXCEP_SUB_INDEX                             = 6,
        DS_IPV6_MCAST_DA_EXP3_CTL_EN                                 = 7,
        DS_IPV6_MCAST_DA_ICMP_CHECK_EN                               = 8,
        DS_IPV6_MCAST_DA_IP_DA_EXCEPTION_EN                          = 9,
        DS_IPV6_MCAST_DA_ISATAP_CHECK_EN                             = 10,
        DS_IPV6_MCAST_DA_L3_IF_TYPE                                  = 11,
        DS_IPV6_MCAST_DA_MCAST_RPF_FAIL_CPU_EN                       = 12,
        DS_IPV6_MCAST_DA_PAYLOAD_SELECT                              = 13,
        DS_IPV6_MCAST_DA_PRIORITY_PATH_EN                            = 14,
        DS_IPV6_MCAST_DA_TTL_CHECK_EN                                = 15,
        DS_IPV6_MCAST_DA_TUNNEL_GRE_OPTIONS                          = 16,
        DS_IPV6_MCAST_DA_TUNNEL_PACKET_TYPE                          = 17,
        DS_IPV6_MCAST_DA_TUNNEL_PAYLOAD_OFFSET                       = 18,
        DS_IPV6_MCAST_DA_TUNNEL_PAYLOAD_OFFSET_TYPE                  = 19,
        DS_IPV6_MCAST_DA_VPLS_EN                                     = 20,
        DS_IPV6_MCAST_DA_VRF_ID                                      = 21,

        DS_IPV4_UCAST_PBR_DUAL_DA_BIDI_PIM_GROUP                     = 0,
        DS_IPV4_UCAST_PBR_DUAL_DA_BIDI_PIM_GROUP_VALID               = 1,
        DS_IPV4_UCAST_PBR_DUAL_DA_DENY_PBR                           = 2,
        DS_IPV4_UCAST_PBR_DUAL_DA_DS_FWD_PTR                         = 3,
        DS_IPV4_UCAST_PBR_DUAL_DA_EQUAL_COST_PATH_NUM2               = 4,
        DS_IPV4_UCAST_PBR_DUAL_DA_EQUAL_COST_PATH_NUM                = 5,
        DS_IPV4_UCAST_PBR_DUAL_DA_EXCEP_SUB_INDEX                    = 6,
        DS_IPV4_UCAST_PBR_DUAL_DA_EXP3_CTL_EN                        = 7,
        DS_IPV4_UCAST_PBR_DUAL_DA_ICMP_CHECK_EN                      = 8,
        DS_IPV4_UCAST_PBR_DUAL_DA_IP_DA_EXCEPTION_EN                 = 9,
        DS_IPV4_UCAST_PBR_DUAL_DA_ISATAP_CHECK_EN                    = 10,
        DS_IPV4_UCAST_PBR_DUAL_DA_L3_IF_TYPE                         = 11,
        DS_IPV4_UCAST_PBR_DUAL_DA_MCAST_RPF_FAIL_CPU_EN              = 12,
        DS_IPV4_UCAST_PBR_DUAL_DA_PAYLOAD_SELECT                     = 13,
        DS_IPV4_UCAST_PBR_DUAL_DA_PRIORITY_PATH_EN                   = 14,
        DS_IPV4_UCAST_PBR_DUAL_DA_TTL_CHECK_EN                       = 15,
        DS_IPV4_UCAST_PBR_DUAL_DA_TUNNEL_GRE_OPTIONS                 = 16,
        DS_IPV4_UCAST_PBR_DUAL_DA_TUNNEL_PACKET_TYPE                 = 17,
        DS_IPV4_UCAST_PBR_DUAL_DA_TUNNEL_PAYLOAD_OFFSET              = 18,
        DS_IPV4_UCAST_PBR_DUAL_DA_TUNNEL_PAYLOAD_OFFSET_TYPE         = 19,
        DS_IPV4_UCAST_PBR_DUAL_DA_VPLS_EN                            = 20,
        DS_IPV4_UCAST_PBR_DUAL_DA_VRF_ID                             = 21,

        DS_IPV6_UCAST_PBR_DUAL_DA_BIDI_PIM_GROUP                     = 0,
        DS_IPV6_UCAST_PBR_DUAL_DA_BIDI_PIM_GROUP_VALID               = 1,
        DS_IPV6_UCAST_PBR_DUAL_DA_DENY_PBR                           = 2,
        DS_IPV6_UCAST_PBR_DUAL_DA_DS_FWD_PTR                         = 3,
        DS_IPV6_UCAST_PBR_DUAL_DA_EQUAL_COST_PATH_NUM2               = 4,
        DS_IPV6_UCAST_PBR_DUAL_DA_EQUAL_COST_PATH_NUM                = 5,
        DS_IPV6_UCAST_PBR_DUAL_DA_EXCEP_SUB_INDEX                    = 6,
        DS_IPV6_UCAST_PBR_DUAL_DA_EXP3_CTL_EN                        = 7,
        DS_IPV6_UCAST_PBR_DUAL_DA_ICMP_CHECK_EN                      = 8,
        DS_IPV6_UCAST_PBR_DUAL_DA_IP_DA_EXCEPTION_EN                 = 9,
        DS_IPV6_UCAST_PBR_DUAL_DA_ISATAP_CHECK_EN                    = 10,
        DS_IPV6_UCAST_PBR_DUAL_DA_L3_IF_TYPE                         = 11,
        DS_IPV6_UCAST_PBR_DUAL_DA_MCAST_RPF_FAIL_CPU_EN              = 12,
        DS_IPV6_UCAST_PBR_DUAL_DA_PAYLOAD_SELECT                     = 13,
        DS_IPV6_UCAST_PBR_DUAL_DA_PRIORITY_PATH_EN                   = 14,
        DS_IPV6_UCAST_PBR_DUAL_DA_TTL_CHECK_EN                       = 15,
        DS_IPV6_UCAST_PBR_DUAL_DA_TUNNEL_GRE_OPTIONS                 = 16,
        DS_IPV6_UCAST_PBR_DUAL_DA_TUNNEL_PACKET_TYPE                 = 17,
        DS_IPV6_UCAST_PBR_DUAL_DA_TUNNEL_PAYLOAD_OFFSET              = 18,
        DS_IPV6_UCAST_PBR_DUAL_DA_TUNNEL_PAYLOAD_OFFSET_TYPE         = 19,
        DS_IPV6_UCAST_PBR_DUAL_DA_VPLS_EN                            = 20,
        DS_IPV6_UCAST_PBR_DUAL_DA_VRF_ID                             = 21,

        DS_IPV4_UCAST_SA_CHECK_EN                                    = 0,
        DS_IPV4_UCAST_SA_IF_ID0                                      = 1,
        DS_IPV4_UCAST_SA_IF_ID1                                      = 2,
        DS_IPV4_UCAST_SA_IF_ID2                                      = 3,
        DS_IPV4_UCAST_SA_IF_ID3                                      = 4,
        DS_IPV4_UCAST_SA_IF_ID_VALID0                                = 5,
        DS_IPV4_UCAST_SA_IF_ID_VALID1                                = 6,
        DS_IPV4_UCAST_SA_IF_ID_VALID2                                = 7,
        DS_IPV4_UCAST_SA_IF_ID_VALID3                                = 8,
        DS_IPV4_UCAST_SA_IPSA_MORE_RPF_IF                            = 9,

        DS_IPV6_UCAST_SA_CHECK_EN                                    = 0,
        DS_IPV6_UCAST_SA_IF_ID0                                      = 1,
        DS_IPV6_UCAST_SA_IF_ID1                                      = 2,
        DS_IPV6_UCAST_SA_IF_ID2                                      = 3,
        DS_IPV6_UCAST_SA_IF_ID3                                      = 4,
        DS_IPV6_UCAST_SA_IF_ID_VALID0                                = 5,
        DS_IPV6_UCAST_SA_IF_ID_VALID1                                = 6,
        DS_IPV6_UCAST_SA_IF_ID_VALID2                                = 7,
        DS_IPV6_UCAST_SA_IF_ID_VALID3                                = 8,
        DS_IPV6_UCAST_SA_IPSA_MORE_RPF_IF                            = 9,

        DS_IPV4_MCAST_RPF_CHECK_EN                                   = 0,
        DS_IPV4_MCAST_RPF_IF_ID0                                     = 1,
        DS_IPV4_MCAST_RPF_IF_ID1                                     = 2,
        DS_IPV4_MCAST_RPF_IF_ID2                                     = 3,
        DS_IPV4_MCAST_RPF_IF_ID3                                     = 4,
        DS_IPV4_MCAST_RPF_IF_ID_VALID0                               = 5,
        DS_IPV4_MCAST_RPF_IF_ID_VALID1                               = 6,
        DS_IPV4_MCAST_RPF_IF_ID_VALID2                               = 7,
        DS_IPV4_MCAST_RPF_IF_ID_VALID3                               = 8,
        DS_IPV4_MCAST_RPF_IPSA_MORE_RPF_IF                           = 9,

        DS_IPV6_MCAST_RPF_CHECK_EN                                   = 0,
        DS_IPV6_MCAST_RPF_IF_ID0                                     = 1,
        DS_IPV6_MCAST_RPF_IF_ID1                                     = 2,
        DS_IPV6_MCAST_RPF_IF_ID2                                     = 3,
        DS_IPV6_MCAST_RPF_IF_ID3                                     = 4,
        DS_IPV6_MCAST_RPF_IF_ID_VALID0                               = 5,
        DS_IPV6_MCAST_RPF_IF_ID_VALID1                               = 6,
        DS_IPV6_MCAST_RPF_IF_ID_VALID2                               = 7,
        DS_IPV6_MCAST_RPF_IF_ID_VALID3                               = 8,
        DS_IPV6_MCAST_RPF_IPSA_MORE_RPF_IF                           = 9,

        DS_IPV4_SA_NAT_FORCE_IP_SA_FWD                               = 0,
        DS_IPV4_SA_NAT_IPV4_EMBED_MODE                               = 1,
        DS_IPV4_SA_NAT_IP_SA                                         = 2,
        DS_IPV4_SA_NAT_IP_SA_FWD_PTR_VALID                           = 3,
        DS_IPV4_SA_NAT_IP_SA_MODE                                    = 4,
        DS_IPV4_SA_NAT_IP_SA_PREFIX                                  = 5,
        DS_IPV4_SA_NAT_IP_SA_PREFIX_LEN                              = 6,
        DS_IPV4_SA_NAT_L4_SOURCE_PORT                                = 7,
        DS_IPV4_SA_NAT_REPLACE_IP_SA                                 = 8,
        DS_IPV4_SA_NAT_REPLACE_L4_SOURCE_PORT                        = 9,

        DS_IPV6_SA_NAT_FORCE_IP_SA_FWD                               = 0,
        DS_IPV6_SA_NAT_IPV4_EMBED_MODE                               = 1,
        DS_IPV6_SA_NAT_IP_SA                                         = 2,
        DS_IPV6_SA_NAT_IP_SA_FWD_PTR_VALID                           = 3,
        DS_IPV6_SA_NAT_IP_SA_MODE                                    = 4,
        DS_IPV6_SA_NAT_IP_SA_PREFIX                                  = 5,
        DS_IPV6_SA_NAT_IP_SA_PREFIX_LEN                              = 6,
        DS_IPV6_SA_NAT_L4_SOURCE_PORT                                = 7,
        DS_IPV6_SA_NAT_REPLACE_IP_SA                                 = 8,
        DS_IPV6_SA_NAT_REPLACE_L4_SOURCE_PORT                        = 9,

        DS_USER_ID_VLAN_APS_SELECT_VALID                             = 0,
        DS_USER_ID_VLAN_BINDING_DATAH                                = 1,
        DS_USER_ID_VLAN_BINDING_DATAL                                = 2,
        DS_USER_ID_VLAN_BINDING_DATAM                                = 3,
        DS_USER_ID_VLAN_BINDING_EN                                   = 4,
        DS_USER_ID_VLAN_BINDING_MAC_SA                               = 5,
        DS_USER_ID_VLAN_BY_PASS_ALL                                  = 6,
        DS_USER_ID_VLAN_DS_FWD_PTR_VALID                             = 7,
        DS_USER_ID_VLAN_EXCEPTION_EN                                 = 8,
        DS_USER_ID_VLAN_SRC_COMMUNICATE_PORT                         = 9,
        DS_USER_ID_VLAN_SRC_QUEUE_SELECT                             = 10,
        DS_USER_ID_VLAN_USER_VLAN_PTR                                = 11,
        DS_USER_ID_VLAN_VPLS_PORT_TYPE                               = 12,

        DS_USER_ID_MAC_APS_SELECT_VALID                              = 0,
        DS_USER_ID_MAC_BINDING_DATAH                                 = 1,
        DS_USER_ID_MAC_BINDING_DATAL                                 = 2,
        DS_USER_ID_MAC_BINDING_DATAM                                 = 3,
        DS_USER_ID_MAC_BINDING_EN                                    = 4,
        DS_USER_ID_MAC_BINDING_MAC_SA                                = 5,
        DS_USER_ID_MAC_BY_PASS_ALL                                   = 6,
        DS_USER_ID_MAC_DS_FWD_PTR_VALID                              = 7,
        DS_USER_ID_MAC_EXCEPTION_EN                                  = 8,
        DS_USER_ID_MAC_SRC_COMMUNICATE_PORT                          = 9,
        DS_USER_ID_MAC_SRC_QUEUE_SELECT                              = 10,
        DS_USER_ID_MAC_USER_VLAN_PTR                                 = 11,
        DS_USER_ID_MAC_VPLS_PORT_TYPE                                = 12,

        DS_USER_ID_IPV4_APS_SELECT_VALID                             = 0,
        DS_USER_ID_IPV4_BINDING_DATAH                                = 1,
        DS_USER_ID_IPV4_BINDING_DATAL                                = 2,
        DS_USER_ID_IPV4_BINDING_DATAM                                = 3,
        DS_USER_ID_IPV4_BINDING_EN                                   = 4,
        DS_USER_ID_IPV4_BINDING_MAC_SA                               = 5,
        DS_USER_ID_IPV4_BY_PASS_ALL                                  = 6,
        DS_USER_ID_IPV4_DS_FWD_PTR_VALID                             = 7,
        DS_USER_ID_IPV4_EXCEPTION_EN                                 = 8,
        DS_USER_ID_IPV4_SRC_COMMUNICATE_PORT                         = 9,
        DS_USER_ID_IPV4_SRC_QUEUE_SELECT                             = 10,
        DS_USER_ID_IPV4_USER_VLAN_PTR                                = 11,
        DS_USER_ID_IPV4_VPLS_PORT_TYPE                               = 12,

        DS_USER_ID_IPV6_APS_SELECT_VALID                             = 0,
        DS_USER_ID_IPV6_BINDING_DATAH                                = 1,
        DS_USER_ID_IPV6_BINDING_DATAL                                = 2,
        DS_USER_ID_IPV6_BINDING_DATAM                                = 3,
        DS_USER_ID_IPV6_BINDING_EN                                   = 4,
        DS_USER_ID_IPV6_BINDING_MAC_SA                               = 5,
        DS_USER_ID_IPV6_BY_PASS_ALL                                  = 6,
        DS_USER_ID_IPV6_DS_FWD_PTR_VALID                             = 7,
        DS_USER_ID_IPV6_EXCEPTION_EN                                 = 8,
        DS_USER_ID_IPV6_SRC_COMMUNICATE_PORT                         = 9,
        DS_USER_ID_IPV6_SRC_QUEUE_SELECT                             = 10,
        DS_USER_ID_IPV6_USER_VLAN_PTR                                = 11,
        DS_USER_ID_IPV6_VPLS_PORT_TYPE                               = 12,

        DS_L2_EDIT_ETH4W_DERIVE_MCAST_MAC                            = 0,
        DS_L2_EDIT_ETH4W_MAC_DAH                                     = 1,
        DS_L2_EDIT_ETH4W_MAC_DAL                                     = 2,
        DS_L2_EDIT_ETH4W_MAC_SA_VALID                                = 3,
        DS_L2_EDIT_ETH4W_OUTPUT_CVLANID_VALID                        = 4,
        DS_L2_EDIT_ETH4W_OUTPUT_VLANID_IS_SVLAN                      = 5,
        DS_L2_EDIT_ETH4W_OUTPUT_VLAN_ID                              = 6,
        DS_L2_EDIT_ETH4W_OUTPUT_VLAN_ID_VALID                        = 7,
        DS_L2_EDIT_ETH4W_OVERWRITE_ETHER_TYPE                        = 8,
        DS_L2_EDIT_ETH4W_PACKET_TYPE                                 = 9,
        DS_L2_EDIT_ETH4W_TYPE                                        = 10,

        DS_L2_EDIT_ETH8W_DERIVE_MCAST_MAC                            = 0,
        DS_L2_EDIT_ETH8W_MAC_DAH                                     = 1,
        DS_L2_EDIT_ETH8W_MAC_DAL                                     = 2,
        DS_L2_EDIT_ETH8W_MAC_SAH                                     = 3,
        DS_L2_EDIT_ETH8W_MAC_SAL                                     = 4,
        DS_L2_EDIT_ETH8W_MAC_SA_VALID                                = 5,
        DS_L2_EDIT_ETH8W_OUTPUT_CVLAN_IDH                            = 6,
        DS_L2_EDIT_ETH8W_OUTPUT_CVLAN_IDL                            = 7,
        DS_L2_EDIT_ETH8W_OUTPUT_CVLAN_IDM                            = 8,
        DS_L2_EDIT_ETH8W_OUTPUT_CVLAN_ID_VALID                       = 9,
        DS_L2_EDIT_ETH8W_OUTPUT_VLANID_IS_SVLAN                      = 10,
        DS_L2_EDIT_ETH8W_OUTPUT_VLAN_ID                              = 11,
        DS_L2_EDIT_ETH8W_OUTPUT_VLAN_ID_VALID                        = 12,
        DS_L2_EDIT_ETH8W_OVERWRITE_ETHER_TYPE                        = 13,
        DS_L2_EDIT_ETH8W_PACKET_TYPE                                 = 14,
        DS_L2_EDIT_ETH8W_TYPE                                        = 15,

        DS_L2_EDIT_FLEX4W_PACKET_TYPE                                = 0,
        DS_L2_EDIT_FLEX4W_REWRITE_BYTE_NUM                           = 1,
        DS_L2_EDIT_FLEX4W_REWRITE_STRINGH                            = 2,
        DS_L2_EDIT_FLEX4W_REWRITE_STRINGL                            = 3,

        DS_L2_EDIT_FLEX8W_PACKET_TYPE                                = 0,
        DS_L2_EDIT_FLEX8W_REWRITE_BYTE_NUM                           = 1,
        DS_L2_EDIT_FLEX8W_REWRITE_STRING0                            = 2,
        DS_L2_EDIT_FLEX8W_REWRITE_STRING1                            = 3,
        DS_L2_EDIT_FLEX8W_REWRITE_STRING2                            = 4,
        DS_L2_EDIT_FLEX8W_REWRITE_STRING3                            = 5,

        DS_L2_EDIT_LOOPBACK_LB_DEST_MAP                              = 0,
        DS_L2_EDIT_LOOPBACK_LB_LENGTH_ADJUST_TYPE                    = 1,
        DS_L2_EDIT_LOOPBACK_LB_NEXT_HOP_EXT                          = 2,
        DS_L2_EDIT_LOOPBACK_LB_NEXT_HOP_PTR                          = 3,

        DS_L2_EDIT_PBB8W_BTAG_CFI                                    = 0,
        DS_L2_EDIT_PBB8W_BTAG_COS                                    = 1,
        DS_L2_EDIT_PBB8W_BVLAN_ID                                    = 2,
        DS_L2_EDIT_PBB8W_BVLAN_TAGGED                                = 3,
        DS_L2_EDIT_PBB8W_BVLAN_TAG_DISABLE                           = 4,
        DS_L2_EDIT_PBB8W_BVLAN_VALID                                 = 5,
        DS_L2_EDIT_PBB8W_COPY_NCA_RES                                = 6,
        DS_L2_EDIT_PBB8W_DERIVE_BTAG_COS                             = 7,
        DS_L2_EDIT_PBB8W_DERIVE_ITAG_COS                             = 8,
        DS_L2_EDIT_PBB8W_DERIVE_MAC_DA                               = 9,
        DS_L2_EDIT_PBB8W_ISID_VALID                                  = 10,
        DS_L2_EDIT_PBB8W_ITAG_CFI                                    = 11,
        DS_L2_EDIT_PBB8W_ITAG_COS                                    = 12,
        DS_L2_EDIT_PBB8W_I_SID                                       = 13,
        DS_L2_EDIT_PBB8W_MAC_DA310                                   = 14,
        DS_L2_EDIT_PBB8W_MAC_DA4732                                  = 15,
        DS_L2_EDIT_PBB8W_MAC_DA_VALID                                = 16,
        DS_L2_EDIT_PBB8W_MAC_SA_VALID                                = 17,
        DS_L2_EDIT_PBB8W_NCA                                         = 18,
        DS_L2_EDIT_PBB8W_PBB_HEADER_OP_TYPE                          = 19,
        DS_L2_EDIT_PBB8W_RES1                                        = 20,
        DS_L2_EDIT_PBB8W_RES2                                        = 21,

        DS_L2_EDIT_PBB4W_BTAG_CFI                                    = 0,
        DS_L2_EDIT_PBB4W_BTAG_COS                                    = 1,
        DS_L2_EDIT_PBB4W_BVLAN_ID                                    = 2,
        DS_L2_EDIT_PBB4W_BVLAN_TAGGED                                = 3,
        DS_L2_EDIT_PBB4W_BVLAN_TAG_DISABLE                           = 4,
        DS_L2_EDIT_PBB4W_BVLAN_VALID                                 = 5,
        DS_L2_EDIT_PBB4W_COPY_NCA_RES                                = 6,
        DS_L2_EDIT_PBB4W_DERIVE_ITAG_COS                             = 7,
        DS_L2_EDIT_PBB4W_DERIVE_MAC_DA                               = 8,
        DS_L2_EDIT_PBB4W_ISID_VALID                                  = 9,
        DS_L2_EDIT_PBB4W_ITAG_CFI                                    = 10,
        DS_L2_EDIT_PBB4W_ITAG_COS                                    = 11,
        DS_L2_EDIT_PBB4W_I_SID                                       = 12,
        DS_L2_EDIT_PBB4W_MACDA_VALID                                 = 13,
        DS_L2_EDIT_PBB4W_MAC_SA_VALID                                = 14,
        DS_L2_EDIT_PBB4W_MAP_BTAG_COS                                = 15,
        DS_L2_EDIT_PBB4W_NCA                                         = 16,
        DS_L2_EDIT_PBB4W_PBB_HEADER_OP_TYPE                          = 17,
        DS_L2_EDIT_PBB4W_RES1                                        = 18,
        DS_L2_EDIT_PBB4W_RES2                                        = 19,

        DS_L3EDIT_MPLS4W_DERIVE_EXP0                                 = 0,
        DS_L3EDIT_MPLS4W_DERIVE_EXP1                                 = 1,
        DS_L3EDIT_MPLS4W_EXP0                                        = 2,
        DS_L3EDIT_MPLS4W_EXP1                                        = 3,
        DS_L3EDIT_MPLS4W_LABEL0                                      = 4,
        DS_L3EDIT_MPLS4W_LABEL1                                      = 5,
        DS_L3EDIT_MPLS4W_LABEL_VALID1                                = 6,
        DS_L3EDIT_MPLS4W_MAP_TTL0                                    = 7,
        DS_L3EDIT_MPLS4W_MAP_TTL1                                    = 8,
        DS_L3EDIT_MPLS4W_MARTINI_ENCAP_VALID                         = 9,
        DS_L3EDIT_MPLS4W_MCAST_LABEL0                                = 10,
        DS_L3EDIT_MPLS4W_MCAST_LABEL1                                = 11,
        DS_L3EDIT_MPLS4W_TTL0                                        = 12,
        DS_L3EDIT_MPLS4W_TTL1                                        = 13,

        DS_L3EDIT_MPLS8W_DERIVE_EXP0                                 = 0,
        DS_L3EDIT_MPLS8W_DERIVE_EXP1                                 = 1,
        DS_L3EDIT_MPLS8W_DERIVE_EXP2                                 = 2,
        DS_L3EDIT_MPLS8W_DERIVE_EXP3                                 = 3,
        DS_L3EDIT_MPLS8W_EXP0                                        = 4,
        DS_L3EDIT_MPLS8W_EXP1                                        = 5,
        DS_L3EDIT_MPLS8W_EXP2                                        = 6,
        DS_L3EDIT_MPLS8W_EXP3                                        = 7,
        DS_L3EDIT_MPLS8W_LABEL0                                      = 8,
        DS_L3EDIT_MPLS8W_LABEL1                                      = 9,
        DS_L3EDIT_MPLS8W_LABEL2                                      = 10,
        DS_L3EDIT_MPLS8W_LABEL3                                      = 11,
        DS_L3EDIT_MPLS8W_LABEL_VALID1                                = 12,
        DS_L3EDIT_MPLS8W_LABEL_VALID2                                = 13,
        DS_L3EDIT_MPLS8W_LABEL_VALID3                                = 14,
        DS_L3EDIT_MPLS8W_MAP_TTL0                                    = 15,
        DS_L3EDIT_MPLS8W_MAP_TTL1                                    = 16,
        DS_L3EDIT_MPLS8W_MAP_TTL2                                    = 17,
        DS_L3EDIT_MPLS8W_MAP_TTL3                                    = 18,
        DS_L3EDIT_MPLS8W_MARTINI_ENCAP_VALID                         = 19,
        DS_L3EDIT_MPLS8W_MCAST_LABEL0                                = 20,
        DS_L3EDIT_MPLS8W_MCAST_LABEL1                                = 21,
        DS_L3EDIT_MPLS8W_MCAST_LABEL2                                = 22,
        DS_L3EDIT_MPLS8W_MCAST_LABEL3                                = 23,
        DS_L3EDIT_MPLS8W_TTL0                                        = 24,
        DS_L3EDIT_MPLS8W_TTL1                                        = 25,
        DS_L3EDIT_MPLS8W_TTL2                                        = 26,
        DS_L3EDIT_MPLS8W_TTL3                                        = 27,

        DS_L3EDIT_NAT4W_IPDA104                                      = 0,
        DS_L3EDIT_NAT4W_IPDA105                                      = 1,
        DS_L3EDIT_NAT4W_IPDA3932                                     = 2,
        DS_L3EDIT_NAT4W_IPDA                                         = 3,
        DS_L3EDIT_NAT4W_IPDA_PREFIX_LEN                              = 4,
        DS_L3EDIT_NAT4W_IPV4_EMBED_MODE                              = 5,
        DS_L3EDIT_NAT4W_L4_DEST_PORT                                 = 6,
        DS_L3EDIT_NAT4W_NAT_MODE                                     = 7,
        DS_L3EDIT_NAT4W_REPLACE_IPDA                                 = 8,
        DS_L3EDIT_NAT4W_REPLACE_L4_DEST_PORT                         = 9,
        DS_L3EDIT_NAT4W_USE_PORT                                     = 10,

        DS_L3EDIT_NAT8W_IPDA104                                      = 0,
        DS_L3EDIT_NAT8W_IPDA105                                      = 1,
        DS_L3EDIT_NAT8W_IPDA3932                                     = 2,
        DS_L3EDIT_NAT8W_IPDA7140                                     = 3,
        DS_L3EDIT_NAT8W_IPDA10372                                    = 4,
        DS_L3EDIT_NAT8W_IPDA108106                                   = 5,
        DS_L3EDIT_NAT8W_IPDA111109                                   = 6,
        DS_L3EDIT_NAT8W_IPDA                                         = 7,
        DS_L3EDIT_NAT8W_IPDA_PREFIX_LEN                              = 8,
        DS_L3EDIT_NAT8W_IPDA_USE_PORT                                = 9,
        DS_L3EDIT_NAT8W_IPV4_EMBED_MODE                              = 10,
        DS_L3EDIT_NAT8W_L4_DEST_PORT                                 = 11,
        DS_L3EDIT_NAT8W_NAT_MODE                                     = 12,
        DS_L3EDIT_NAT8W_REPLACE_IPDA                                 = 13,
        DS_L3EDIT_NAT8W_REPLACE_L4_DEST_PORT                         = 14,

        DS_L3EDIT_TUNNEL_V4_COPY_DONT_FRAG                           = 0,
        DS_L3EDIT_TUNNEL_V4_DERIVE_DSCP                              = 1,
        DS_L3EDIT_TUNNEL_V4_DONT_FRAG                                = 2,
        DS_L3EDIT_TUNNEL_V4_DSCP                                     = 3,
        DS_L3EDIT_TUNNEL_V4_GRE_FLAGS                                = 4,
        DS_L3EDIT_TUNNEL_V4_GRE_KEY_UDP_DEST_PORT                    = 5,
        DS_L3EDIT_TUNNEL_V4_GRE_PROTOCOL_UDP_SRC_PORT                = 6,
        DS_L3EDIT_TUNNEL_V4_GRE_SEQUENCE_ID108                       = 7,
        DS_L3EDIT_TUNNEL_V4_GRE_VERSION                              = 8,
        DS_L3EDIT_TUNNEL_V4_INNER_HEADER_TYPE                        = 9,
        DS_L3EDIT_TUNNEL_V4_INNER_HEADER_VALID                       = 10,
        DS_L3EDIT_TUNNEL_V4_IP_DA                                    = 11,
        DS_L3EDIT_TUNNEL_V4_IP_IDENTIFIC_TYPE                        = 12,
        DS_L3EDIT_TUNNEL_V4_IP_PROTOCOL_TYPE                         = 13,
        DS_L3EDIT_TUNNEL_V4_IP_SA                                    = 14,
        DS_L3EDIT_TUNNEL_V4_IS_ATP_TUNNEL                            = 15,
        DS_L3EDIT_TUNNEL_V4_MAP_TTL                                  = 16,
        DS_L3EDIT_TUNNEL_V4_MTU_CHECK_EN                             = 17,
        DS_L3EDIT_TUNNEL_V4_T6TO4_TUNNEL                             = 18,
        DS_L3EDIT_TUNNEL_V4_T6TO4_TUNNEL_SA                          = 19,
        DS_L3EDIT_TUNNEL_V4_TTL                                      = 20,
        DS_L3EDIT_TUNNEL_V4_VPLS_PORT_CHK_EN                         = 21,

        DS_L3EDIT_TUNNEL_V6_DERIVE_DSCP                              = 0,
        DS_L3EDIT_TUNNEL_V6_FLOW_LABEL                               = 1,
        DS_L3EDIT_TUNNEL_V6_GRE_FLAGS                                = 2,
        DS_L3EDIT_TUNNEL_V6_GRE_KEY150                               = 3,
        DS_L3EDIT_TUNNEL_V6_GRE_KEY3116                              = 4,
        DS_L3EDIT_TUNNEL_V6_GRE_PROTOCOL                             = 5,
        DS_L3EDIT_TUNNEL_V6_GRE_SEQUENCE_ID108                       = 6,
        DS_L3EDIT_TUNNEL_V6_GRE_VERSION                              = 7,
        DS_L3EDIT_TUNNEL_V6_INNER_HEADER_TYPE                        = 8,
        DS_L3EDIT_TUNNEL_V6_INNER_HEADER_VALID                       = 9,
        DS_L3EDIT_TUNNEL_V6_IPDA_INDEX                               = 10,
        DS_L3EDIT_TUNNEL_V6_IPSA_INDEX                               = 11,
        DS_L3EDIT_TUNNEL_V6_IP_PROTOCOL_TYPE                         = 12,
        DS_L3EDIT_TUNNEL_V6_MAP_TTL                                  = 13,
        DS_L3EDIT_TUNNEL_V6_MTU_CHECK_EN                             = 14,
        DS_L3EDIT_TUNNEL_V6_NEW_FLOW_LABEL_VALID                     = 15,
        DS_L3EDIT_TUNNEL_V6_TOS                                      = 16,
        DS_L3EDIT_TUNNEL_V6_TTL                                      = 17,
        DS_L3EDIT_TUNNEL_V6_VPLS_DEST_PORT11TO0                      = 18,
        DS_L3EDIT_TUNNEL_V6_VPLS_DEST_PORT12                         = 19,
        DS_L3EDIT_TUNNEL_V6_VPLS_PORT_CHK_EN                         = 20,

        DS_L3EDIT_FLEX_PACKET_TYPE                                   = 0,
        DS_L3EDIT_FLEX_REWRITE_BYTE_NUM                              = 1,
        DS_L3EDIT_FLEX_REWRITE_STRING0                               = 2,
        DS_L3EDIT_FLEX_REWRITE_STRING1                               = 3,
        DS_L3EDIT_FLEX_REWRITE_STRING2                               = 4,
        DS_L3EDIT_FLEX_REWRITE_STRING3                               = 5,

        DS_L3EDIT_LOOP_BACK_DEST_MAP                                 = 0,
        DS_L3EDIT_LOOP_BACK_LENGTH_ADJUST_TYPE                       = 1,
        DS_L3EDIT_LOOP_BACK_NEXT_HOP_EXT                             = 2,
        DS_L3EDIT_LOOP_BACK_NEXT_HOP_PTR                             = 3,

        DS_MET_ENTRY_APS_BRG_EN                                      = 0,
        DS_MET_ENTRY_APS_BRG_MISMATCH_DISCARD                        = 1,
        DS_MET_ENTRY_APS_BRG_PROTECT_PATH                            = 2,
        DS_MET_ENTRY_END_LOCAL_REP                                   = 3,
        DS_MET_ENTRY_IS_LINK_AGGREGATION                             = 4,
        DS_MET_ENTRY_LENGTH_ADJUST_TYPE                              = 5,
        DS_MET_ENTRY_NEXTHOP_EXT                                     = 6,
        DS_MET_ENTRY_NEXT_MET_ENTRY_PTR                              = 7,
        DS_MET_ENTRY_PORT_CHECK_DISCARD                              = 8,
        DS_MET_ENTRY_REMOTE_BAY                                      = 9,
        DS_MET_ENTRY_REPLICATION_CTL                                 = 10,
        DS_MET_ENTRY_UCAST_ID_LOWER                                  = 11,
        DS_MET_ENTRY_UCAST_ID_UPPER                                  = 12,

        DS_MPLS_APS_SELECT_VALID                                     = 0,
        DS_MPLS_DS_FWD_PTR                                           = 1,
        DS_MPLS_EQUAL_COST_PATH_NUM2                                 = 2,
        DS_MPLS_EQUAL_COST_PATH_NUM10                                = 3,
        DS_MPLS_FLOW_POLICER_PTR7TO0                                 = 4,
        DS_MPLS_FLOW_POLICER_PTR10TO8                                = 5,
        DS_MPLS_FLOW_POLICER_PTR11                                   = 6,
        DS_MPLS_FLOW_POLICER_PTR15TO12                               = 7,
        DS_MPLS_IS_VC_LABEL                                          = 8,
        DS_MPLS_LLSP_PRIORITY                                        = 9,
        DS_MPLS_LLSP_VALID                                           = 10,
        DS_MPLS_OAM_CHECK                                            = 11,
        DS_MPLS_OFFSET_BYTES                                         = 12,
        DS_MPLS_OVER_WRITE_PRIORITY                                  = 13,
        DS_MPLS_PACKET_TYPE                                          = 14,
        DS_MPLS_PRIORITY_PATH_EN                                     = 15,
        DS_MPLS_SBIT                                                 = 16,
        DS_MPLS_SCONTINUE                                            = 17,
        DS_MPLS_STATS_PTR_MODE                                       = 18,
        DS_MPLS_S_BIT_CHECK_EN                                       = 19,
        DS_MPLS_TTL_CHECK_MODE                                       = 20,
        DS_MPLS_TTL_DECREASE_MODE                                    = 21,
        DS_MPLS_TTL_THRESHHOLD                                       = 22,
        DS_MPLS_USE_LABEL_EXP                                        = 23,
        DS_MPLS_USE_LABEL_TTL                                        = 24,

        DS_NEXTHOP_BY_PASS_ALL                                       = 0,
        DS_NEXTHOP_COPY_CTAG_COS                                     = 1,
        DS_NEXTHOP_CVLAN_TAGGED                                      = 2,
        DS_NEXTHOP_DERIVE_STAG_COS                                   = 3,
        DS_NEXTHOP_DEST_VLAN_PTR                                     = 4,
        DS_NEXTHOP_L2EDIT_PTR                                        = 5,
        DS_NEXTHOP_L2_REWRITE_TYPE                                   = 6,
        DS_NEXTHOP_L3EDIT_PTR                                        = 7,
        DS_NEXTHOP_L3_REWRITE_TYPE                                   = 8,
        DS_NEXTHOP_MTU_CHECK_EN                                      = 9,
        DS_NEXTHOP_OUTPUT_CVLAN_ID_VALID                             = 10,
        DS_NEXTHOP_OUTPUT_SVLAN_ID_VALID                             = 11,
        DS_NEXTHOP_PAYLOAD_OPERATION                                 = 12,
        DS_NEXTHOP_REPLACE_CTAG_COS                                  = 13,
        DS_NEXTHOP_REPLACE_DSCP                                      = 14,
        DS_NEXTHOP_SERVICE_ACL_QOS_EN                                = 15,
        DS_NEXTHOP_SERVICE_POLICER_VLD                               = 16,
        DS_NEXTHOP_STAG_CFI                                          = 17,
        DS_NEXTHOP_STAG_COS                                          = 18,
        DS_NEXTHOP_SVLAN_TAGGED                                      = 19,
        DS_NEXTHOP_TAGGED_MODE                                       = 20,

        DS_NEXTHOP8W_BY_PASS_ALL                                     = 0,
        DS_NEXTHOP8W_COMMUNITY_PORT                                  = 1,
        DS_NEXTHOP8W_COPY_CTAG_COS                                   = 2,
        DS_NEXTHOP8W_CVLAN_TAGGED                                    = 3,
        DS_NEXTHOP8W_DERIVE_STAG_COS                                 = 4,
        DS_NEXTHOP8W_DEST_VLAN_PTR                                   = 5,
        DS_NEXTHOP8W_L2EDIT_PTR11TO0                                 = 6,
        DS_NEXTHOP8W_L2EDIT_PTR18TO12                                = 7,
        DS_NEXTHOP8W_L2_REWRITE_TYPE                                 = 8,
        DS_NEXTHOP8W_L3EDIT_PTR18                                    = 9,
        DS_NEXTHOP8W_L3EDIT_PTR19                                    = 10,
        DS_NEXTHOP8W_L3EDIT_PTR170                                   = 11,
        DS_NEXTHOP8W_L3_REWRITE_TYPE                                 = 12,
        DS_NEXTHOP8W_MTU_CHECK_EN                                    = 13,
        DS_NEXTHOP8W_OUTPUT_CVLAN_ID_EXT                             = 14,
        DS_NEXTHOP8W_OUTPUT_CVLAN_ID_VALID                           = 15,
        DS_NEXTHOP8W_OUTPUT_CVLAN_ID_VALID_EXT                       = 16,
        DS_NEXTHOP8W_OUTPUT_SVLAN_ID_EXT                             = 17,
        DS_NEXTHOP8W_OUTPUT_SVLAN_ID_VALID                           = 18,
        DS_NEXTHOP8W_OUTPUT_SVLAN_ID_VALID_EXT                       = 19,
        DS_NEXTHOP8W_PAYLOAD_OPERATION                               = 20,
        DS_NEXTHOP8W_REPLACE_CTAG_COS                                = 21,
        DS_NEXTHOP8W_REPLACE_DSCP                                    = 22,
        DS_NEXTHOP8W_SERVICE_ACL_QOS_EN                              = 23,
        DS_NEXTHOP8W_SERVICE_ID                                      = 24,
        DS_NEXTHOP8W_SERVICE_ID_EN                                   = 25,
        DS_NEXTHOP8W_SERVICE_POLICER_VALID                           = 26,
        DS_NEXTHOP8W_STAG_CFI                                        = 27,
        DS_NEXTHOP8W_STAG_COS                                        = 28,
        DS_NEXTHOP8W_SVLAN_TAGGED                                    = 29,
        DS_NEXTHOP8W_SVLAN_TPID                                      = 30,
        DS_NEXTHOP8W_SVLAN_TPID_EN                                   = 31,
        DS_NEXTHOP8W_TAGGED_MODE                                     = 32,
        DS_NEXTHOP8W_TUNNEL_MTU_CHECK                                = 33,
        DS_NEXTHOP8W_TUNNEL_UPDATE_DISABLE                           = 34,
        DS_NEXTHOP8W_VPLS_DEST_PORT                                  = 35,
        DS_NEXTHOP8W_VPLS_PORT_CHECK                                 = 36,

        DS_POLICER_COLOR_BLIND_MODE                                  = 0,
        DS_POLICER_COLOR_DROP_CODE                                   = 1,
        DS_POLICER_COMMIT_COUNT_LOWER                                = 2,
        DS_POLICER_COMMIT_COUNT_UPPER                                = 3,
        DS_POLICER_OLD_TS                                            = 4,
        DS_POLICER_PEAK_COUNT                                        = 5,
        DS_POLICER_PROFILE                                           = 6,
        DS_POLICER_SR_TCM_MODE                                       = 7,
        DS_POLICER_STATS_EN                                          = 8,
        DS_POLICER_USE_LAYER3_LENGTH                                 = 9,

        DS_FORWARDING_STATS_BYTE_COUNT_LOWER                         = 0,
        DS_FORWARDING_STATS_BYTE_COUNT_UPPER0                        = 1,
        DS_FORWARDING_STATS_BYTE_COUNT_UPPER                         = 2,
        DS_FORWARDING_STATS_PACKET_COUNT                             = 3,
        DS_FORWARDING_STATS_USE_LAYER3_LENGTH                        = 4,

        DS_VLAN_ARP_EXCEPTION_TYPE                                   = 0,
        DS_VLAN_BRG_DIS                                              = 1,
        DS_VLAN_DHCP_EXCEPTION_TYPE                                  = 2,
        DS_VLAN_ETHER_OAMV                                           = 3,
        DS_VLAN_E_ETHER_OAMV                                         = 4,
        DS_VLAN_E_MD_LEVEL                                           = 5,
        DS_VLAN_IF_ID                                                = 6,
        DS_VLAN_IGMP_SNOOP_EN                                        = 7,
        DS_VLAN_LEARN_DIS                                            = 8,
        DS_VLAN_MAC_SEC_VLAN_DIS                                     = 9,
        DS_VLAN_MD_LEVEL                                             = 10,
        DS_VLAN_PFM                                                  = 11,
        DS_VLAN_REC_EN                                               = 12,
        DS_VLAN_REPLACE_DSCP                                         = 13,
        DS_VLAN_ROUTE_DISABLE                                        = 14,
        DS_VLAN_SRC_QUE_SELECT                                       = 15,
        DS_VLAN_STP_ID6                                              = 16,
        DS_VLAN_STP_ID                                               = 17,
        DS_VLAN_TRANS_EN                                             = 18,
        DS_VLAN_V4_MCAST_EN                                          = 19,
        DS_VLAN_V4_UCAST_EN                                          = 20,
        DS_VLAN_V4_UCAST_SA_TYPE                                     = 21,
        DS_VLAN_V6_MCAST_EN                                          = 22,
        DS_VLAN_V6_UCAST_EN                                          = 23,
        DS_VLAN_V6_UCAST_SA_TYPE                                     = 24,
        DS_VLAN_VLAN_CROSS_CONNECT                                   = 25,
        DS_VLAN_VLAN_SEC_EXP_EN                                      = 26,
        DS_VLAN_VRF_ID                                               = 27,

        DS_VLAN_STATUS_VLANID_VALIDH                                 = 0,
        DS_VLAN_STATUS_VLANID_VALIDL                                 = 1,

        DS_MAC_APS_SELECT_PROTECT_PATH                               = 0,
        DS_MAC_APS_SELECT_VALID                                      = 1,
        DS_MAC_BRG_APS_SELECT_VALID                                  = 2,
        DS_MAC_EQUAL_COST_PATH_NUM10                                 = 3,
        DS_MAC_ESP_KEY_OR_OAM                                        = 4,
        DS_MAC_EXCEPTION_SUB_INDEX                                   = 5,
        DS_MAC_FWD_PTR                                               = 6,
        DS_MAC_GLOBAL_SRC_PORT                                       = 7,
        DS_MAC_LEARN_EN                                              = 8,
        DS_MAC_LEARN_SOURCE0                                         = 9,
        DS_MAC_LEARN_SOURCE1                                         = 10,
        DS_MAC_MAC_DA_EXCEPTION_EN                                   = 11,
        DS_MAC_MAC_KNOWN                                             = 12,
        DS_MAC_MAC_SA_EXCEPTION_EN                                   = 13,
        DS_MAC_MCAST_DISCARD                                         = 14,
        DS_MAC_PRIORITY_PATH_EN                                      = 15,
        DS_MAC_PROTO_EXCEPTION_EN                                    = 16,
        DS_MAC_SOURCE_PORT_CHECK_EN                                  = 17,
        DS_MAC_SRC_DISCARD                                           = 18,
        DS_MAC_SRC_MISMATCH_DISCARD                                  = 19,
        DS_MAC_SRC_MISMATCH_LEARN_EN                                 = 20,
        DS_MAC_STORM_CTL_EN                                          = 21,
        DS_MAC_UCAST_DISCARD                                         = 22,

        DS_FWD_APS_SELECT_GROUP_VALID                                = 0,
        DS_FWD_APS_TYPE                                              = 1,
        DS_FWD_CRITICAL_PACKET                                       = 2,
        DS_FWD_DEST_MAP                                              = 3,
        DS_FWD_LENGTH_ADJUST_TYPE                                    = 4,
        DS_FWD_NEXT_HOP_EXT                                          = 5,
        DS_FWD_NEXT_HOP_PTR                                          = 6,
        DS_FWD_SEND_LOCAL_PHY_PORT                                   = 7,
        DS_FWD_SEQUENCE_NUMBER_CHK_EN                                = 8,
        DS_FWD_STATS_PTR_LOWER                                       = 9,
        DS_FWD_STATS_PTR_UPPER                                       = 10,
        DS_FWD_STATS_VALID                                           = 11,

        DS_ETH_OAM_CHAN_ACTIVE_MAX_MDLVL                             = 0,
        DS_ETH_OAM_CHAN_MEM_INDEX0                                   = 1,
        DS_ETH_OAM_CHAN_MEM_INDEX1                                   = 2,
        DS_ETH_OAM_CHAN_MEM_ON_REMOTE_CHIP                           = 3,
        DS_ETH_OAM_CHAN_MEP_INDEX2                                   = 4,
        DS_ETH_OAM_CHAN_MEP_INDEX3                                   = 5,
        DS_ETH_OAM_CHAN_MEP_INDEX4                                   = 6,
        DS_ETH_OAM_CHAN_MEP_INDEX5                                   = 7,
        DS_ETH_OAM_CHAN_MEP_INDEX6                                   = 8,
        DS_ETH_OAM_CHAN_MEP_INDEX7                                   = 9,
        DS_ETH_OAM_CHAN_OAM_DEST_CHIP_ID1_TO0                        = 10,
        DS_ETH_OAM_CHAN_OAM_DEST_CHIP_ID4_TO2                        = 11,
        DS_ETH_OAM_CHAN_PASSIVE_MAX_MD_LVL                           = 12,
        DS_ETH_OAM_CHAN_PASSIVE_VALID                                = 13,

        DS_MPLS_PBT_OAM_CHAN_MD_LVL                                  = 0,
        DS_MPLS_PBT_OAM_CHAN_MD_LVL_CHECK_VALID                      = 1,
        DS_MPLS_PBT_OAM_CHAN_MEP_IDEX                                = 2,
        DS_MPLS_PBT_OAM_CHAN_MEP_ON_REMOTE_CHIP                      = 3,
        DS_MPLS_PBT_OAM_CHAN_RMEP_ID                                 = 4,
        DS_MPLS_PBT_OAM_CHAN_RMEP_ID_CHECK_VALID                     = 5,

        DS_RMEP_CHAN_RMEP_INDEX0                                     = 0,

        DS_ETH_MEP_ACTIVE                                            = 0,
        DS_ETH_MEP_CCI_EN                                            = 1,
        DS_ETH_MEP_CCI_WHILE                                         = 2,
        DS_ETH_MEP_CCM_SEP_NUM                                       = 3,
        DS_ETH_MEP_DEST_CHIP                                         = 4,
        DS_ETH_MEP_DEST_ID                                           = 5,
        DS_ETH_MEP_D_MEG_LVL                                         = 6,
        DS_ETH_MEP_D_MEG_LVL_TIMER                                   = 7,
        DS_ETH_MEP_D_MISMERGE                                        = 8,
        DS_ETH_MEP_D_MISMERGE_TIMER                                  = 9,
        DS_ETH_MEP_D_UNEXP_MEP                                       = 10,
        DS_ETH_MEP_D_UNEXP_MEP_TIMER                                 = 11,
        DS_ETH_MEP_ENABLE_PM                                         = 12,
        DS_ETH_MEP_IS_MPLS                                           = 13,
        DS_ETH_MEP_IS_REMOTE                                         = 14,
        DS_ETH_MEP_IS_UP                                             = 15,
        DS_ETH_MEP_MA_ID_CHECK_DISABLE                               = 16,
        DS_ETH_MEP_MA_INDEX                                          = 17,
        DS_ETH_MEP_MEP_ID                                            = 18,
        DS_ETH_MEP_MEP_PRIMARY_VID                                   = 19,
        DS_ETH_MEP_MEP_TYPE                                          = 20,
        DS_ETH_MEP_PORT_ID                                           = 21,
        DS_ETH_MEP_PRESENT_RDI                                       = 22,
        DS_ETH_MEP_PRESENT_TRAFFIC                                   = 23,
        DS_ETH_MEP_PRESENT_TRAFFIC_CHECK_EN                          = 24,
        DS_ETH_MEP_RMEP_LAST_RDI                                     = 25,
        DS_ETH_MEP_SEQ_NUM_EN                                        = 26,
        DS_ETH_MEP_SHARE_MAC_EN                                      = 27,
        DS_ETH_MEP_TPID_TYPE                                         = 28,
        DS_ETH_MEP_TX_WITH_SEND_ID                                   = 29,

        DS_ETH_RMEP_ACTIVE                                           = 0,
        DS_ETH_RMEP_CCM_SEP_NUM                                      = 1,
        DS_ETH_RMEP_CNT_SHIFT_WHILE                                  = 2,
        DS_ETH_RMEP_D_LOC                                            = 3,
        DS_ETH_RMEP_D_UNEXP_PERIOD                                   = 4,
        DS_ETH_RMEP_D_UNEXP_PERIOD_TIMER                             = 5,
        DS_ETH_RMEP_EXP_CCM_NUM                                      = 6,
        DS_ETH_RMEP_FIRST_PKT_RX                                     = 7,
        DS_ETH_RMEP_IS_MPLS                                          = 8,
        DS_ETH_RMEP_IS_REMOTE                                        = 9,
        DS_ETH_RMEP_MAC_ADDR_UPDATE_DISABLE                          = 10,
        DS_ETH_RMEP_MEP_INDEX                                        = 11,
        DS_ETH_RMEP_RMEP_LAST_INTF_STATUS                            = 12,
        DS_ETH_RMEP_RMEP_LAST_PORT_STATUS                            = 13,
        DS_ETH_RMEP_RMEP_LAST_RDI                                    = 14,
        DS_ETH_RMEP_RMEP_MAC_SA31_TO0                                = 15,
        DS_ETH_RMEP_RMEP_MAC_SA47_TO32                               = 16,
        DS_ETH_RMEP_RMEP_WHILE                                       = 17,
        DS_ETH_RMEP_SEQ_NUM_EN                                       = 18,
        DS_ETH_RMEP_SEQ_NUM_FAIL_COUNTER                             = 19,

        DS_MPLS_MEP_ACTIVE                                           = 0,
        DS_MPLS_MEP_CCI_EN                                           = 1,
        DS_MPLS_MEP_CCI_WHILE                                        = 2,
        DS_MPLS_MEP_DEST_CHIP                                        = 3,
        DS_MPLS_MEP_DEST_ID                                          = 4,
        DS_MPLS_MEP_D_EXCESS                                         = 5,
        DS_MPLS_MEP_D_LOCV                                           = 6,
        DS_MPLS_MEP_D_TTSI_MISMATCH                                  = 7,
        DS_MPLS_MEP_D_TTSI_MISMERGE                                  = 8,
        DS_MPLS_MEP_EXPECTEDCVH                                      = 9,
        DS_MPLS_MEP_EXPECTED_CV                                      = 10,
        DS_MPLS_MEP_FIRST_PKT_RX                                     = 11,
        DS_MPLS_MEP_IS_AVAILABLE                                     = 12,
        DS_MPLS_MEP_IS_MPLS                                          = 13,
        DS_MPLS_MEP_IS_REMOTE                                        = 14,
        DS_MPLS_MEP_IS_UP                                            = 15,
        DS_MPLS_MEP_MA_INDEX                                         = 16,
        DS_MPLS_MEP_MEP_TYPE                                         = 17,
        DS_MPLS_MEP_NEAR_END_FSM_UP_DISABLE                          = 18,
        DS_MPLS_MEP_PERIOD                                           = 19,
        DS_MPLS_MEP_RECV_FDI                                         = 20,
        DS_MPLS_MEP_T1_VALID                                         = 21,
        DS_MPLS_MEP_T1_WHILE                                         = 22,
        DS_MPLS_MEP_T2_PENDING_VALID                                 = 23,
        DS_MPLS_MEP_TEN_CYCLE_EXPECTEDCV                             = 24,
        DS_MPLS_MEP_TEN_UNEXPCV                                      = 25,
        DS_MPLS_MEP_TRI_CYCLE_UNEXPCV                                = 26,

        DS_MPLS_RMEP_ACTIVE                                          = 0,
        DS_MPLS_RMEP_BDI_TX                                          = 1,
        DS_MPLS_RMEP_BDI_WHILE                                       = 2,
        DS_MPLS_RMEP_CCI_WHILE                                       = 3,
        DS_MPLS_RMEP_DEFECT_LOCATION                                 = 4,
        DS_MPLS_RMEP_DEFECT_TYPE                                     = 5,
        DS_MPLS_RMEP_DEST_CHIP                                       = 6,
        DS_MPLS_RMEP_DEST_ID                                         = 7,
        DS_MPLS_RMEP_FAR_END_FSM_UP_DISABLE                          = 8,
        DS_MPLS_RMEP_IS_AVAILABLE                                    = 9,
        DS_MPLS_RMEP_IS_MPLS                                         = 10,
        DS_MPLS_RMEP_IS_REMOTE                                       = 11,
        DS_MPLS_RMEP_MA_INDEX                                        = 12,
        DS_MPLS_RMEP_PERIOD                                          = 13,
        DS_MPLS_RMEP_RMEP_WHILE                                      = 14,
        DS_MPLS_RMEP_RX_BDI                                          = 15,
        DS_MPLS_RMEP_T3_CYCLE                                        = 16,
        DS_MPLS_RMEP_T3_VALID                                        = 17,
        DS_MPLS_RMEP_T3_WHILE                                        = 18,
        DS_MPLS_RMEP_T4_VALID                                        = 19,
        DS_MPLS_RMEP_TEN_BDILOOP                                     = 20,
        DS_MPLS_RMEP_TEN_BDI                                         = 21,
        DS_MPLS_RMEP_TRI_BDI_LOOP                                    = 22,
        DS_MPLS_RMEP_TRI_CYCLE_BDI                                   = 23,

        DS_MAC_KEY_CFI                                               = 0,
        DS_MAC_KEY_COS                                               = 1,
        DS_MAC_KEY_GBL_SRC_PORT                                      = 2,
        DS_MAC_KEY_LAYER2_HEADER_PROTOCOL                            = 3,
        DS_MAC_KEY_LAYER2_TYPE                                       = 4,
        DS_MAC_KEY_LAYER3_TYPE                                       = 5,
        DS_MAC_KEY_MAPPED_MAC_DA_LOWER                               = 6,
        DS_MAC_KEY_MAPPED_MAC_DA_UPPER                               = 7,
        DS_MAC_KEY_MAPPED_VLAN_ID                                    = 8,
        DS_MAC_KEY_TABLE_ID0                                         = 9,
        DS_MAC_KEY_TABLE_ID1                                         = 10,
        DS_MAC_KEY_VLAN_ID1                                          = 11,
        DS_MAC_KEY_VLAN_ID2                                          = 12,
        DS_MAC_KEY_VLAN_PTRH                                         = 13,
        DS_MAC_KEY_VLAN_PTRL                                         = 14,

        DS_MAC_HASH_KEY0_MAPPED_MACH                                 = 0,
        DS_MAC_HASH_KEY0_MAPPED_MACL                                 = 1,
        DS_MAC_HASH_KEY0_MAPPED_VLANID                               = 2,

        DS_MAC_HASH_KEY1_MAPPED_MACH                                 = 0,
        DS_MAC_HASH_KEY1_MAPPED_MACL                                 = 1,
        DS_MAC_HASH_KEY1_MAPPED_VLANID                               = 2,

        DS_ACL_MAC_KEY_ACL_LABELH                                    = 0,
        DS_ACL_MAC_KEY_ACL_LABELL                                    = 1,
        DS_ACL_MAC_KEY_COS                                           = 2,
        DS_ACL_MAC_KEY_CTAG_CFI                                      = 3,
        DS_ACL_MAC_KEY_CTAG_COS                                      = 4,
        DS_ACL_MAC_KEY_CVLAN_ID4TO0                                  = 5,
        DS_ACL_MAC_KEY_CVLAN_ID11TO5                                 = 6,
        DS_ACL_MAC_KEY_ETHER_TYPE                                    = 7,
        DS_ACL_MAC_KEY_IS_IP_KEY                                     = 8,
        DS_ACL_MAC_KEY_IS_LABEL                                      = 9,
        DS_ACL_MAC_KEY_L2_QOS_LABEL                                  = 10,
        DS_ACL_MAC_KEY_L3_QOS_LABEL                                  = 11,
        DS_ACL_MAC_KEY_LAYER2_TYPE                                   = 12,
        DS_ACL_MAC_KEY_LAYER3_TYPE                                   = 13,
        DS_ACL_MAC_KEY_MAC_DAH                                       = 14,
        DS_ACL_MAC_KEY_MAC_DAL                                       = 15,
        DS_ACL_MAC_KEY_MAC_SAH                                       = 16,
        DS_ACL_MAC_KEY_MAC_SAL                                       = 17,
        DS_ACL_MAC_KEY_QOS_LABEL                                     = 18,
        DS_ACL_MAC_KEY_STAG_CFI                                      = 19,
        DS_ACL_MAC_KEY_STAG_COS                                      = 20,
        DS_ACL_MAC_KEY_SVLAN_ID                                      = 21,
        DS_ACL_MAC_KEY_TABLEID0                                      = 22,
        DS_ACL_MAC_KEY_TABLEID1                                      = 23,
        DS_ACL_MAC_KEY_TABLEID2                                      = 24,
        DS_ACL_MAC_KEY_TABLEID3                                      = 25,
        DS_ACL_MAC_KEY_VLAN_PTR                                      = 26,

        DS_QOS_MAC_KEY_ACL_LABELH                                    = 0,
        DS_QOS_MAC_KEY_ACL_LABELL                                    = 1,
        DS_QOS_MAC_KEY_COS                                           = 2,
        DS_QOS_MAC_KEY_CTAG_CFI                                      = 3,
        DS_QOS_MAC_KEY_CTAG_COS                                      = 4,
        DS_QOS_MAC_KEY_CVLAN_ID4TO0                                  = 5,
        DS_QOS_MAC_KEY_CVLAN_ID11TO5                                 = 6,
        DS_QOS_MAC_KEY_ETHER_TYPE                                    = 7,
        DS_QOS_MAC_KEY_IS_IP_KEY                                     = 8,
        DS_QOS_MAC_KEY_IS_LABEL                                      = 9,
        DS_QOS_MAC_KEY_L2_QOS_LABEL                                  = 10,
        DS_QOS_MAC_KEY_L3_QOS_LABEL                                  = 11,
        DS_QOS_MAC_KEY_LAYER2_TYPE                                   = 12,
        DS_QOS_MAC_KEY_LAYER3_TYPE                                   = 13,
        DS_QOS_MAC_KEY_MAC_DAH                                       = 14,
        DS_QOS_MAC_KEY_MAC_DAL                                       = 15,
        DS_QOS_MAC_KEY_MAC_SAH                                       = 16,
        DS_QOS_MAC_KEY_MAC_SAL                                       = 17,
        DS_QOS_MAC_KEY_QOS_LABEL                                     = 18,
        DS_QOS_MAC_KEY_STAG_CFI                                      = 19,
        DS_QOS_MAC_KEY_STAG_COS                                      = 20,
        DS_QOS_MAC_KEY_SVLAN_ID                                      = 21,
        DS_QOS_MAC_KEY_TABLEID0                                      = 22,
        DS_QOS_MAC_KEY_TABLEID1                                      = 23,
        DS_QOS_MAC_KEY_TABLEID2                                      = 24,
        DS_QOS_MAC_KEY_TABLEID3                                      = 25,
        DS_QOS_MAC_KEY_VLAN_PTR                                      = 26,

        DS_ACL_IPV4_KEY_ACL_LABEL_LOWER                              = 0,
        DS_ACL_IPV4_KEY_ACL_LABEL_UPPER                              = 1,
        DS_ACL_IPV4_KEY_COS                                          = 2,
        DS_ACL_IPV4_KEY_CTAG_CFI                                     = 3,
        DS_ACL_IPV4_KEY_CTAG_COS                                     = 4,
        DS_ACL_IPV4_KEY_CVLAN_ID                                     = 5,
        DS_ACL_IPV4_KEY_DSCP                                         = 6,
        DS_ACL_IPV4_KEY_FRAG_INFO                                    = 7,
        DS_ACL_IPV4_KEY_IP_DA                                        = 8,
        DS_ACL_IPV4_KEY_IP_HEADER_ERROR                              = 9,
        DS_ACL_IPV4_KEY_IP_OPTIONS                                   = 10,
        DS_ACL_IPV4_KEY_IP_SA                                        = 11,
        DS_ACL_IPV4_KEY_IS_APPLICATION                               = 12,
        DS_ACL_IPV4_KEY_IS_IP_KEY                                    = 13,
        DS_ACL_IPV4_KEY_IS_LABEL                                     = 14,
        DS_ACL_IPV4_KEY_IS_MPLS_KEY                                  = 15,
        DS_ACL_IPV4_KEY_IS_TCP                                       = 16,
        DS_ACL_IPV4_KEY_IS_UDP                                       = 17,
        DS_ACL_IPV4_KEY_L2_QOS_LABEL                                 = 18,
        DS_ACL_IPV4_KEY_L3_QOS_LABEL                                 = 19,
        DS_ACL_IPV4_KEY_L4INFO_MAPPED                                = 20,
        DS_ACL_IPV4_KEY_L4_DEST_PORT                                 = 21,
        DS_ACL_IPV4_KEY_L4_SOURCE_PORT                               = 22,
        DS_ACL_IPV4_KEY_LAYER2_TYPE                                  = 23,
        DS_ACL_IPV4_KEY_LAYER3_TYPE                                  = 24,
        DS_ACL_IPV4_KEY_MACDA_LOWER                                  = 25,
        DS_ACL_IPV4_KEY_MACDA_UPPER                                  = 26,
        DS_ACL_IPV4_KEY_MAC_SA_LOWER                                 = 27,
        DS_ACL_IPV4_KEY_MAC_SA_UPPER                                 = 28,
        DS_ACL_IPV4_KEY_QOS_LABEL                                    = 29,
        DS_ACL_IPV4_KEY_ROUTED_PACKET                                = 30,
        DS_ACL_IPV4_KEY_STAG_CFI                                     = 31,
        DS_ACL_IPV4_KEY_STAG_COS                                     = 32,
        DS_ACL_IPV4_KEY_SVLAN_ID                                     = 33,
        DS_ACL_IPV4_KEY_TABLEID0                                     = 34,
        DS_ACL_IPV4_KEY_TABLEID1                                     = 35,
        DS_ACL_IPV4_KEY_TABLEID2                                     = 36,
        DS_ACL_IPV4_KEY_TABLEID3                                     = 37,

        DS_QOS_IPV4_KEY_ACL_LABEL_LOWER                              = 0,
        DS_QOS_IPV4_KEY_ACL_LABEL_UPPER                              = 1,
        DS_QOS_IPV4_KEY_COS                                          = 2,
        DS_QOS_IPV4_KEY_CTAG_CFI                                     = 3,
        DS_QOS_IPV4_KEY_CTAG_COS                                     = 4,
        DS_QOS_IPV4_KEY_CVLAN_ID                                     = 5,
        DS_QOS_IPV4_KEY_DSCP                                         = 6,
        DS_QOS_IPV4_KEY_FRAG_INFO                                    = 7,
        DS_QOS_IPV4_KEY_IP_DA                                        = 8,
        DS_QOS_IPV4_KEY_IP_HEADER_ERROR                              = 9,
        DS_QOS_IPV4_KEY_IP_OPTIONS                                   = 10,
        DS_QOS_IPV4_KEY_IP_SA                                        = 11,
        DS_QOS_IPV4_KEY_IS_APPLICATION                               = 12,
        DS_QOS_IPV4_KEY_IS_IP_KEY                                    = 13,
        DS_QOS_IPV4_KEY_IS_LABEL                                     = 14,
        DS_QOS_IPV4_KEY_IS_MPLS_KEY                                  = 15,
        DS_QOS_IPV4_KEY_IS_TCP                                       = 16,
        DS_QOS_IPV4_KEY_IS_UDP                                       = 17,
        DS_QOS_IPV4_KEY_L2_QOS_LABEL                                 = 18,
        DS_QOS_IPV4_KEY_L3_QOS_LABEL                                 = 19,
        DS_QOS_IPV4_KEY_L4INFO_MAPPED                                = 20,
        DS_QOS_IPV4_KEY_L4_DEST_PORT                                 = 21,
        DS_QOS_IPV4_KEY_L4_SOURCE_PORT                               = 22,
        DS_QOS_IPV4_KEY_LAYER2_TYPE                                  = 23,
        DS_QOS_IPV4_KEY_LAYER3_TYPE                                  = 24,
        DS_QOS_IPV4_KEY_MACDA_LOWER                                  = 25,
        DS_QOS_IPV4_KEY_MACDA_UPPER                                  = 26,
        DS_QOS_IPV4_KEY_MAC_SA_LOWER                                 = 27,
        DS_QOS_IPV4_KEY_MAC_SA_UPPER                                 = 28,
        DS_QOS_IPV4_KEY_QOS_LABEL                                    = 29,
        DS_QOS_IPV4_KEY_ROUTED_PACKET                                = 30,
        DS_QOS_IPV4_KEY_STAG_CFI                                     = 31,
        DS_QOS_IPV4_KEY_STAG_COS                                     = 32,
        DS_QOS_IPV4_KEY_SVLAN_ID                                     = 33,
        DS_QOS_IPV4_KEY_TABLEID0                                     = 34,
        DS_QOS_IPV4_KEY_TABLEID1                                     = 35,
        DS_QOS_IPV4_KEY_TABLEID2                                     = 36,
        DS_QOS_IPV4_KEY_TABLEID3                                     = 37,

        DS_ACL_MPLS_KEY_ACL_LABEL_LOWER                              = 0,
        DS_ACL_MPLS_KEY_ACL_LABEL_UPPER                              = 1,
        DS_ACL_MPLS_KEY_COS                                          = 2,
        DS_ACL_MPLS_KEY_CTAG_CFI                                     = 3,
        DS_ACL_MPLS_KEY_CTAG_COS                                     = 4,
        DS_ACL_MPLS_KEY_CVLAN_ID                                     = 5,
        DS_ACL_MPLS_KEY_IS_IP_KEY                                    = 6,
        DS_ACL_MPLS_KEY_IS_LABEL                                     = 7,
        DS_ACL_MPLS_KEY_IS_MPLS_KEY                                  = 8,
        DS_ACL_MPLS_KEY_L2_QOS_LABEL                                 = 9,
        DS_ACL_MPLS_KEY_L3_QOS_LABEL                                 = 10,
        DS_ACL_MPLS_KEY_LAYER2_TYPE                                  = 11,
        DS_ACL_MPLS_KEY_MACDA_LOWER                                  = 12,
        DS_ACL_MPLS_KEY_MACDA_UPPER                                  = 13,
        DS_ACL_MPLS_KEY_MAC_SA_LOWER                                 = 14,
        DS_ACL_MPLS_KEY_MAC_SA_UPPER                                 = 15,
        DS_ACL_MPLS_KEY_MPLS_LABEL0                                  = 16,
        DS_ACL_MPLS_KEY_MPLS_LABEL1                                  = 17,
        DS_ACL_MPLS_KEY_MPLS_LABEL2                                  = 18,
        DS_ACL_MPLS_KEY_MPLS_LABEL327TO0                             = 19,
        DS_ACL_MPLS_KEY_MPLS_LABEL331TO28                            = 20,
        DS_ACL_MPLS_KEY_QOS_LABEL                                    = 21,
        DS_ACL_MPLS_KEY_ROUTE_PKT                                    = 22,
        DS_ACL_MPLS_KEY_STAG_CFI                                     = 23,
        DS_ACL_MPLS_KEY_STAG_COS                                     = 24,
        DS_ACL_MPLS_KEY_SVLAN_ID                                     = 25,
        DS_ACL_MPLS_KEY_TABLEID0                                     = 26,
        DS_ACL_MPLS_KEY_TABLEID1                                     = 27,
        DS_ACL_MPLS_KEY_TABLEID2                                     = 28,
        DS_ACL_MPLS_KEY_TABLEID3                                     = 29,

        DS_QOS_MPLS_KEY_ACL_LABEL_LOWER                              = 0,
        DS_QOS_MPLS_KEY_ACL_LABEL_UPPER                              = 1,
        DS_QOS_MPLS_KEY_COS                                          = 2,
        DS_QOS_MPLS_KEY_CTAG_CFI                                     = 3,
        DS_QOS_MPLS_KEY_CTAG_COS                                     = 4,
        DS_QOS_MPLS_KEY_CVLAN_ID                                     = 5,
        DS_QOS_MPLS_KEY_IS_IP_KEY                                    = 6,
        DS_QOS_MPLS_KEY_IS_LABEL                                     = 7,
        DS_QOS_MPLS_KEY_IS_MPLS_KEY                                  = 8,
        DS_QOS_MPLS_KEY_L2_QOS_LABEL                                 = 9,
        DS_QOS_MPLS_KEY_L3_QOS_LABEL                                 = 10,
        DS_QOS_MPLS_KEY_LAYER2_TYPE                                  = 11,
        DS_QOS_MPLS_KEY_MACDA_LOWER                                  = 12,
        DS_QOS_MPLS_KEY_MACDA_UPPER                                  = 13,
        DS_QOS_MPLS_KEY_MAC_SA_LOWER                                 = 14,
        DS_QOS_MPLS_KEY_MAC_SA_UPPER                                 = 15,
        DS_QOS_MPLS_KEY_MPLS_LABEL0                                  = 16,
        DS_QOS_MPLS_KEY_MPLS_LABEL1                                  = 17,
        DS_QOS_MPLS_KEY_MPLS_LABEL2                                  = 18,
        DS_QOS_MPLS_KEY_MPLS_LABEL327TO0                             = 19,
        DS_QOS_MPLS_KEY_MPLS_LABEL331TO28                            = 20,
        DS_QOS_MPLS_KEY_QOS_LABEL                                    = 21,
        DS_QOS_MPLS_KEY_ROUTE_PKT                                    = 22,
        DS_QOS_MPLS_KEY_STAG_CFI                                     = 23,
        DS_QOS_MPLS_KEY_STAG_COS                                     = 24,
        DS_QOS_MPLS_KEY_SVLAN_ID                                     = 25,
        DS_QOS_MPLS_KEY_TABLEID0                                     = 26,
        DS_QOS_MPLS_KEY_TABLEID1                                     = 27,
        DS_QOS_MPLS_KEY_TABLEID2                                     = 28,
        DS_QOS_MPLS_KEY_TABLEID3                                     = 29,

        DS_ACL_IPV6_KEY_ACLQOS_IPV6KEY_TABLEID7                      = 0,
        DS_ACL_IPV6_KEY_ACL_LABEL_LOWER                              = 1,
        DS_ACL_IPV6_KEY_ACL_LABEL_MIDDLE                             = 2,
        DS_ACL_IPV6_KEY_ACL_LABEL_UPPER                              = 3,
        DS_ACL_IPV6_KEY_COS                                          = 4,
        DS_ACL_IPV6_KEY_CTAG_CFI                                     = 5,
        DS_ACL_IPV6_KEY_CTAG_COS                                     = 6,
        DS_ACL_IPV6_KEY_CVLAN_ID                                     = 7,
        DS_ACL_IPV6_KEY_DSCP                                         = 8,
        DS_ACL_IPV6_KEY_ETHER_TYPE                                   = 9,
        DS_ACL_IPV6_KEY_FRAG_INFO                                    = 10,
        DS_ACL_IPV6_KEY_IPV6_EXTENSION_HEADERS                       = 11,
        DS_ACL_IPV6_KEY_IPV6_FLOW_LABEL                              = 12,
        DS_ACL_IPV6_KEY_IP_DA31TO0                                   = 13,
        DS_ACL_IPV6_KEY_IP_DA63TO32                                  = 14,
        DS_ACL_IPV6_KEY_IP_DA71TO64                                  = 15,
        DS_ACL_IPV6_KEY_IP_DA103TO72                                 = 16,
        DS_ACL_IPV6_KEY_IP_DA127TO104                                = 17,
        DS_ACL_IPV6_KEY_IP_HEAD_ERROR                                = 18,
        DS_ACL_IPV6_KEY_IP_OPTIONS                                   = 19,
        DS_ACL_IPV6_KEY_IP_SA31TO0                                   = 20,
        DS_ACL_IPV6_KEY_IP_SA63TO32                                  = 21,
        DS_ACL_IPV6_KEY_IP_SA71TO64                                  = 22,
        DS_ACL_IPV6_KEY_IP_SA103TO72                                 = 23,
        DS_ACL_IPV6_KEY_IP_SA127TO104                                = 24,
        DS_ACL_IPV6_KEY_IS_APPLICATION                               = 25,
        DS_ACL_IPV6_KEY_IS_LABEL                                     = 26,
        DS_ACL_IPV6_KEY_IS_TCP                                       = 27,
        DS_ACL_IPV6_KEY_IS_UDP                                       = 28,
        DS_ACL_IPV6_KEY_L2_QOS_LABEL                                 = 29,
        DS_ACL_IPV6_KEY_L3_QOS_LABEL                                 = 30,
        DS_ACL_IPV6_KEY_L4DESTPORT_OR_L4INFO5TO0                     = 31,
        DS_ACL_IPV6_KEY_L4DESTPORT_OR_L4INFO15TO6                    = 32,
        DS_ACL_IPV6_KEY_L4INFO_MAPPED                                = 33,
        DS_ACL_IPV6_KEY_L4_DESTPORT                                  = 34,
        DS_ACL_IPV6_KEY_L4_SOURCE_PORT3TO0                           = 35,
        DS_ACL_IPV6_KEY_L4_SOURCE_PORT11TO4                          = 36,
        DS_ACL_IPV6_KEY_L4_SOURCE_PORT15TO12                         = 37,
        DS_ACL_IPV6_KEY_LAYER2_TYPE                                  = 38,
        DS_ACL_IPV6_KEY_LAYER3_TYPE                                  = 39,
        DS_ACL_IPV6_KEY_MAC_DA_LOWER                                 = 40,
        DS_ACL_IPV6_KEY_MAC_DA_UPPER                                 = 41,
        DS_ACL_IPV6_KEY_MAC_SA_LOWER                                 = 42,
        DS_ACL_IPV6_KEY_MAC_SA_UPPER                                 = 43,
        DS_ACL_IPV6_KEY_QOS_LABEL_LOWER                              = 44,
        DS_ACL_IPV6_KEY_QOS_LABEL_UPPER                              = 45,
        DS_ACL_IPV6_KEY_ROUTED_PACKET                                = 46,
        DS_ACL_IPV6_KEY_STAG_CFI                                     = 47,
        DS_ACL_IPV6_KEY_STAG_COS                                     = 48,
        DS_ACL_IPV6_KEY_SVLAN_ID                                     = 49,
        DS_ACL_IPV6_KEY_TABLEID0                                     = 50,
        DS_ACL_IPV6_KEY_TABLEID1                                     = 51,
        DS_ACL_IPV6_KEY_TABLEID2                                     = 52,
        DS_ACL_IPV6_KEY_TABLEID3                                     = 53,
        DS_ACL_IPV6_KEY_TABLEID4                                     = 54,
        DS_ACL_IPV6_KEY_TABLEID5                                     = 55,
        DS_ACL_IPV6_KEY_TABLEID6                                     = 56,
        DS_ACL_IPV6_KEY_VLAN_PTR                                     = 57,

        DS_QOS_IPV6_KEY_ACLQOS_IPV6KEY_TABLEID7                      = 0,
        DS_QOS_IPV6_KEY_ACL_LABEL_LOWER                              = 1,
        DS_QOS_IPV6_KEY_ACL_LABEL_MIDDLE                             = 2,
        DS_QOS_IPV6_KEY_ACL_LABEL_UPPER                              = 3,
        DS_QOS_IPV6_KEY_COS                                          = 4,
        DS_QOS_IPV6_KEY_CTAG_CFI                                     = 5,
        DS_QOS_IPV6_KEY_CTAG_COS                                     = 6,
        DS_QOS_IPV6_KEY_CVLAN_ID                                     = 7,
        DS_QOS_IPV6_KEY_DSCP                                         = 8,
        DS_QOS_IPV6_KEY_ETHER_TYPE                                   = 9,
        DS_QOS_IPV6_KEY_FRAG_INFO                                    = 10,
        DS_QOS_IPV6_KEY_IPV6_EXTENSION_HEADERS                       = 11,
        DS_QOS_IPV6_KEY_IPV6_FLOW_LABEL                              = 12,
        DS_QOS_IPV6_KEY_IP_DA31TO0                                   = 13,
        DS_QOS_IPV6_KEY_IP_DA63TO32                                  = 14,
        DS_QOS_IPV6_KEY_IP_DA71TO64                                  = 15,
        DS_QOS_IPV6_KEY_IP_DA103TO72                                 = 16,
        DS_QOS_IPV6_KEY_IP_DA127TO104                                = 17,
        DS_QOS_IPV6_KEY_IP_HEAD_ERROR                                = 18,
        DS_QOS_IPV6_KEY_IP_OPTIONS                                   = 19,
        DS_QOS_IPV6_KEY_IP_SA31TO0                                   = 20,
        DS_QOS_IPV6_KEY_IP_SA63TO32                                  = 21,
        DS_QOS_IPV6_KEY_IP_SA71TO64                                  = 22,
        DS_QOS_IPV6_KEY_IP_SA103TO72                                 = 23,
        DS_QOS_IPV6_KEY_IP_SA127TO104                                = 24,
        DS_QOS_IPV6_KEY_IS_APPLICATION                               = 25,
        DS_QOS_IPV6_KEY_IS_LABEL                                     = 26,
        DS_QOS_IPV6_KEY_IS_TCP                                       = 27,
        DS_QOS_IPV6_KEY_IS_UDP                                       = 28,
        DS_QOS_IPV6_KEY_L2_QOS_LABEL                                 = 29,
        DS_QOS_IPV6_KEY_L3_QOS_LABEL                                 = 30,
        DS_QOS_IPV6_KEY_L4DESTPORT_OR_L4INFO5TO0                     = 31,
        DS_QOS_IPV6_KEY_L4DESTPORT_OR_L4INFO15TO6                    = 32,
        DS_QOS_IPV6_KEY_L4INFO_MAPPED                                = 33,
        DS_QOS_IPV6_KEY_L4_DESTPORT                                  = 34,
        DS_QOS_IPV6_KEY_L4_SOURCE_PORT3TO0                           = 35,
        DS_QOS_IPV6_KEY_L4_SOURCE_PORT11TO4                          = 36,
        DS_QOS_IPV6_KEY_L4_SOURCE_PORT15TO12                         = 37,
        DS_QOS_IPV6_KEY_LAYER2_TYPE                                  = 38,
        DS_QOS_IPV6_KEY_LAYER3_TYPE                                  = 39,
        DS_QOS_IPV6_KEY_MAC_DA_LOWER                                 = 40,
        DS_QOS_IPV6_KEY_MAC_DA_UPPER                                 = 41,
        DS_QOS_IPV6_KEY_MAC_SA_LOWER                                 = 42,
        DS_QOS_IPV6_KEY_MAC_SA_UPPER                                 = 43,
        DS_QOS_IPV6_KEY_QOS_LABEL_LOWER                              = 44,
        DS_QOS_IPV6_KEY_QOS_LABEL_UPPER                              = 45,
        DS_QOS_IPV6_KEY_ROUTED_PACKET                                = 46,
        DS_QOS_IPV6_KEY_STAG_CFI                                     = 47,
        DS_QOS_IPV6_KEY_STAG_COS                                     = 48,
        DS_QOS_IPV6_KEY_SVLAN_ID                                     = 49,
        DS_QOS_IPV6_KEY_TABLEID0                                     = 50,
        DS_QOS_IPV6_KEY_TABLEID1                                     = 51,
        DS_QOS_IPV6_KEY_TABLEID2                                     = 52,
        DS_QOS_IPV6_KEY_TABLEID3                                     = 53,
        DS_QOS_IPV6_KEY_TABLEID4                                     = 54,
        DS_QOS_IPV6_KEY_TABLEID5                                     = 55,
        DS_QOS_IPV6_KEY_TABLEID6                                     = 56,
        DS_QOS_IPV6_KEY_VLAN_PTR                                     = 57,

        DS_IPV4_UCAST_ROUTE_KEY_DSCP                                 = 0,
        DS_IPV4_UCAST_ROUTE_KEY_FRAG_INFO                            = 1,
        DS_IPV4_UCAST_ROUTE_KEY_IP_DA                                = 2,
        DS_IPV4_UCAST_ROUTE_KEY_IP_OPTIONS                           = 3,
        DS_IPV4_UCAST_ROUTE_KEY_IP_SA                                = 4,
        DS_IPV4_UCAST_ROUTE_KEY_IS_APPLICATION                       = 5,
        DS_IPV4_UCAST_ROUTE_KEY_IS_TCP                               = 6,
        DS_IPV4_UCAST_ROUTE_KEY_IS_UDP                               = 7,
        DS_IPV4_UCAST_ROUTE_KEY_L4INFO_MAPPED                        = 8,
        DS_IPV4_UCAST_ROUTE_KEY_L4_DEST_PORT                         = 9,
        DS_IPV4_UCAST_ROUTE_KEY_L4_SOURCE_PORT                       = 10,
        DS_IPV4_UCAST_ROUTE_KEY_LAYER4_TYPE                          = 11,
        DS_IPV4_UCAST_ROUTE_KEY_LKP_MODE                             = 12,
        DS_IPV4_UCAST_ROUTE_KEY_PBR_LABEL                            = 13,
        DS_IPV4_UCAST_ROUTE_KEY_TABLE_ID0                            = 14,
        DS_IPV4_UCAST_ROUTE_KEY_TABLE_ID1                            = 15,
        DS_IPV4_UCAST_ROUTE_KEY_VRF_IDH                              = 16,
        DS_IPV4_UCAST_ROUTE_KEY_VRF_IDL                              = 17,

        DS_IPV4_MCAST_ROUTE_KEY_DSCP                                 = 0,
        DS_IPV4_MCAST_ROUTE_KEY_FRAG_INFO                            = 1,
        DS_IPV4_MCAST_ROUTE_KEY_IP_DA                                = 2,
        DS_IPV4_MCAST_ROUTE_KEY_IP_OPTIONS                           = 3,
        DS_IPV4_MCAST_ROUTE_KEY_IP_SA                                = 4,
        DS_IPV4_MCAST_ROUTE_KEY_IS_APPLICATION                       = 5,
        DS_IPV4_MCAST_ROUTE_KEY_IS_TCP                               = 6,
        DS_IPV4_MCAST_ROUTE_KEY_IS_UDP                               = 7,
        DS_IPV4_MCAST_ROUTE_KEY_L4INFO_MAPPED                        = 8,
        DS_IPV4_MCAST_ROUTE_KEY_L4_DEST_PORT                         = 9,
        DS_IPV4_MCAST_ROUTE_KEY_L4_SOURCE_PORT                       = 10,
        DS_IPV4_MCAST_ROUTE_KEY_LAYER4_TYPE                          = 11,
        DS_IPV4_MCAST_ROUTE_KEY_LKP_MODE                             = 12,
        DS_IPV4_MCAST_ROUTE_KEY_PBR_LABEL                            = 13,
        DS_IPV4_MCAST_ROUTE_KEY_TABLE_ID0                            = 14,
        DS_IPV4_MCAST_ROUTE_KEY_TABLE_ID1                            = 15,
        DS_IPV4_MCAST_ROUTE_KEY_VRF_IDH                              = 16,
        DS_IPV4_MCAST_ROUTE_KEY_VRF_IDL                              = 17,

        DS_IPV4_NAT_KEY_DSCP                                         = 0,
        DS_IPV4_NAT_KEY_FRAG_INFO                                    = 1,
        DS_IPV4_NAT_KEY_IP_DA                                        = 2,
        DS_IPV4_NAT_KEY_IP_OPTIONS                                   = 3,
        DS_IPV4_NAT_KEY_IP_SA                                        = 4,
        DS_IPV4_NAT_KEY_IS_APPLICATION                               = 5,
        DS_IPV4_NAT_KEY_IS_TCP                                       = 6,
        DS_IPV4_NAT_KEY_IS_UDP                                       = 7,
        DS_IPV4_NAT_KEY_L4INFO_MAPPED                                = 8,
        DS_IPV4_NAT_KEY_L4_DEST_PORT                                 = 9,
        DS_IPV4_NAT_KEY_L4_SOURCE_PORT                               = 10,
        DS_IPV4_NAT_KEY_LAYER4_TYPE                                  = 11,
        DS_IPV4_NAT_KEY_LKP_MODE                                     = 12,
        DS_IPV4_NAT_KEY_PBR_LABEL                                    = 13,
        DS_IPV4_NAT_KEY_TABLE_ID0                                    = 14,
        DS_IPV4_NAT_KEY_TABLE_ID1                                    = 15,
        DS_IPV4_NAT_KEY_VRF_IDH                                      = 16,
        DS_IPV4_NAT_KEY_VRF_IDL                                      = 17,

        DS_IPV4_PBR_DUALDA_KEY_DSCP                                  = 0,
        DS_IPV4_PBR_DUALDA_KEY_FRAG_INFO                             = 1,
        DS_IPV4_PBR_DUALDA_KEY_IP_DA                                 = 2,
        DS_IPV4_PBR_DUALDA_KEY_IP_OPTIONS                            = 3,
        DS_IPV4_PBR_DUALDA_KEY_IP_SA                                 = 4,
        DS_IPV4_PBR_DUALDA_KEY_IS_APPLICATION                        = 5,
        DS_IPV4_PBR_DUALDA_KEY_IS_TCP                                = 6,
        DS_IPV4_PBR_DUALDA_KEY_IS_UDP                                = 7,
        DS_IPV4_PBR_DUALDA_KEY_L4INFO_MAPPED                         = 8,
        DS_IPV4_PBR_DUALDA_KEY_L4_DEST_PORT                          = 9,
        DS_IPV4_PBR_DUALDA_KEY_L4_SOURCE_PORT                        = 10,
        DS_IPV4_PBR_DUALDA_KEY_LAYER4_TYPE                           = 11,
        DS_IPV4_PBR_DUALDA_KEY_LKP_MODE                              = 12,
        DS_IPV4_PBR_DUALDA_KEY_PBR_LABEL                             = 13,
        DS_IPV4_PBR_DUALDA_KEY_TABLE_ID0                             = 14,
        DS_IPV4_PBR_DUALDA_KEY_TABLE_ID1                             = 15,
        DS_IPV4_PBR_DUALDA_KEY_VRF_IDH                               = 16,
        DS_IPV4_PBR_DUALDA_KEY_VRF_IDL                               = 17,

        DS_IPV4_UCAST_HASH_KEY0_KEY_MAPPED_IP                        = 0,
        DS_IPV4_UCAST_HASH_KEY0_KEY_VRFID                            = 1,

        DS_IPV4_UCAST_HASH_KEY1_KEY_MAPPED_IP                        = 0,
        DS_IPV4_UCAST_HASH_KEY1_KEY_VRFID                            = 1,

        DS_IPV4_MCAST_HASH_KEY0_KEY_MAPPED_IP                        = 0,
        DS_IPV4_MCAST_HASH_KEY0_KEY_VRFID                            = 1,

        DS_IPV4_MCAST_HASH_KEY1_KEY_MAPPED_IP                        = 0,
        DS_IPV4_MCAST_HASH_KEY1_KEY_VRFID                            = 1,

        DS_IPV6_UCAST_ROUTE_KEY_CTAG_CFI                             = 0,
        DS_IPV6_UCAST_ROUTE_KEY_CTAG_COS                             = 1,
        DS_IPV6_UCAST_ROUTE_KEY_CVLAN_ID                             = 2,
        DS_IPV6_UCAST_ROUTE_KEY_DSCP                                 = 3,
        DS_IPV6_UCAST_ROUTE_KEY_DS_VLAN_PTR                          = 4,
        DS_IPV6_UCAST_ROUTE_KEY_ETHER_TYPEH                          = 5,
        DS_IPV6_UCAST_ROUTE_KEY_ETHER_TYPEL                          = 6,
        DS_IPV6_UCAST_ROUTE_KEY_FRAG_INFO                            = 7,
        DS_IPV6_UCAST_ROUTE_KEY_IPV6_EXTENSION_HEADERS               = 8,
        DS_IPV6_UCAST_ROUTE_KEY_IPV6_FLOW_LABELH                     = 9,
        DS_IPV6_UCAST_ROUTE_KEY_IPV6_FLOW_LABELL                     = 10,
        DS_IPV6_UCAST_ROUTE_KEY_IPV6_RTK_TABLE_ID7                   = 11,
        DS_IPV6_UCAST_ROUTE_KEY_IP_DA0                               = 12,
        DS_IPV6_UCAST_ROUTE_KEY_IP_DA1                               = 13,
        DS_IPV6_UCAST_ROUTE_KEY_IP_DA2                               = 14,
        DS_IPV6_UCAST_ROUTE_KEY_IP_DA3                               = 15,
        DS_IPV6_UCAST_ROUTE_KEY_IP_DA4                               = 16,
        DS_IPV6_UCAST_ROUTE_KEY_IP_HEADER_ERROR                      = 17,
        DS_IPV6_UCAST_ROUTE_KEY_IP_OPTIONS                           = 18,
        DS_IPV6_UCAST_ROUTE_KEY_IP_SA0                               = 19,
        DS_IPV6_UCAST_ROUTE_KEY_IP_SA1                               = 20,
        DS_IPV6_UCAST_ROUTE_KEY_IP_SA2                               = 21,
        DS_IPV6_UCAST_ROUTE_KEY_IP_SA3                               = 22,
        DS_IPV6_UCAST_ROUTE_KEY_IP_SA4                               = 23,
        DS_IPV6_UCAST_ROUTE_KEY_IS_APPLICATION                       = 24,
        DS_IPV6_UCAST_ROUTE_KEY_IS_TCP                               = 25,
        DS_IPV6_UCAST_ROUTE_KEY_IS_UDP                               = 26,
        DS_IPV6_UCAST_ROUTE_KEY_L4_DEST_PORT                         = 27,
        DS_IPV6_UCAST_ROUTE_KEY_L4_INFO_MAPPED                       = 28,
        DS_IPV6_UCAST_ROUTE_KEY_L4_SOURCE_PORT                       = 29,
        DS_IPV6_UCAST_ROUTE_KEY_LAYER2_TYPE                          = 30,
        DS_IPV6_UCAST_ROUTE_KEY_LAYER3_TYPE                          = 31,
        DS_IPV6_UCAST_ROUTE_KEY_LAYER4_TYPE                          = 32,
        DS_IPV6_UCAST_ROUTE_KEY_MAC_DAH                              = 33,
        DS_IPV6_UCAST_ROUTE_KEY_MAC_DAL                              = 34,
        DS_IPV6_UCAST_ROUTE_KEY_MAC_SAH                              = 35,
        DS_IPV6_UCAST_ROUTE_KEY_MAC_SAL                              = 36,
        DS_IPV6_UCAST_ROUTE_KEY_PBR_LABEL                            = 37,
        DS_IPV6_UCAST_ROUTE_KEY_SCVLAN_ID                            = 38,
        DS_IPV6_UCAST_ROUTE_KEY_STAG_CFI                             = 39,
        DS_IPV6_UCAST_ROUTE_KEY_STAG_COS                             = 40,
        DS_IPV6_UCAST_ROUTE_KEY_TABLE_ID0                            = 41,
        DS_IPV6_UCAST_ROUTE_KEY_TABLE_ID1                            = 42,
        DS_IPV6_UCAST_ROUTE_KEY_TABLE_ID2                            = 43,
        DS_IPV6_UCAST_ROUTE_KEY_TABLE_ID3                            = 44,
        DS_IPV6_UCAST_ROUTE_KEY_TABLE_ID4                            = 45,
        DS_IPV6_UCAST_ROUTE_KEY_TABLE_ID5                            = 46,
        DS_IPV6_UCAST_ROUTE_KEY_TABLE_ID6                            = 47,
        DS_IPV6_UCAST_ROUTE_KEY_VRF_IDH                              = 48,
        DS_IPV6_UCAST_ROUTE_KEY_VRF_IDL                              = 49,

        DS_IPV6_NAT_KEY_CTAG_CFI                                     = 0,
        DS_IPV6_NAT_KEY_CTAG_COS                                     = 1,
        DS_IPV6_NAT_KEY_CVLAN_ID                                     = 2,
        DS_IPV6_NAT_KEY_DSCP                                         = 3,
        DS_IPV6_NAT_KEY_DS_VLAN_PTR                                  = 4,
        DS_IPV6_NAT_KEY_ETHER_TYPEH                                  = 5,
        DS_IPV6_NAT_KEY_ETHER_TYPEL                                  = 6,
        DS_IPV6_NAT_KEY_FRAG_INFO                                    = 7,
        DS_IPV6_NAT_KEY_IPV6_EXTENSION_HEADERS                       = 8,
        DS_IPV6_NAT_KEY_IPV6_FLOW_LABELH                             = 9,
        DS_IPV6_NAT_KEY_IPV6_FLOW_LABELL                             = 10,
        DS_IPV6_NAT_KEY_IPV6_RTK_TABLE_ID7                           = 11,
        DS_IPV6_NAT_KEY_IP_DA0                                       = 12,
        DS_IPV6_NAT_KEY_IP_DA1                                       = 13,
        DS_IPV6_NAT_KEY_IP_DA2                                       = 14,
        DS_IPV6_NAT_KEY_IP_DA3                                       = 15,
        DS_IPV6_NAT_KEY_IP_DA4                                       = 16,
        DS_IPV6_NAT_KEY_IP_HEADER_ERROR                              = 17,
        DS_IPV6_NAT_KEY_IP_OPTIONS                                   = 18,
        DS_IPV6_NAT_KEY_IP_SA0                                       = 19,
        DS_IPV6_NAT_KEY_IP_SA1                                       = 20,
        DS_IPV6_NAT_KEY_IP_SA2                                       = 21,
        DS_IPV6_NAT_KEY_IP_SA3                                       = 22,
        DS_IPV6_NAT_KEY_IP_SA4                                       = 23,
        DS_IPV6_NAT_KEY_IS_APPLICATION                               = 24,
        DS_IPV6_NAT_KEY_IS_TCP                                       = 25,
        DS_IPV6_NAT_KEY_IS_UDP                                       = 26,
        DS_IPV6_NAT_KEY_L4_DEST_PORT                                 = 27,
        DS_IPV6_NAT_KEY_L4_INFO_MAPPED                               = 28,
        DS_IPV6_NAT_KEY_L4_SOURCE_PORT                               = 29,
        DS_IPV6_NAT_KEY_LAYER2_TYPE                                  = 30,
        DS_IPV6_NAT_KEY_LAYER3_TYPE                                  = 31,
        DS_IPV6_NAT_KEY_LAYER4_TYPE                                  = 32,
        DS_IPV6_NAT_KEY_MAC_DAH                                      = 33,
        DS_IPV6_NAT_KEY_MAC_DAL                                      = 34,
        DS_IPV6_NAT_KEY_MAC_SAH                                      = 35,
        DS_IPV6_NAT_KEY_MAC_SAL                                      = 36,
        DS_IPV6_NAT_KEY_PBR_LABEL                                    = 37,
        DS_IPV6_NAT_KEY_SCVLAN_ID                                    = 38,
        DS_IPV6_NAT_KEY_STAG_CFI                                     = 39,
        DS_IPV6_NAT_KEY_STAG_COS                                     = 40,
        DS_IPV6_NAT_KEY_TABLE_ID0                                    = 41,
        DS_IPV6_NAT_KEY_TABLE_ID1                                    = 42,
        DS_IPV6_NAT_KEY_TABLE_ID2                                    = 43,
        DS_IPV6_NAT_KEY_TABLE_ID3                                    = 44,
        DS_IPV6_NAT_KEY_TABLE_ID4                                    = 45,
        DS_IPV6_NAT_KEY_TABLE_ID5                                    = 46,
        DS_IPV6_NAT_KEY_TABLE_ID6                                    = 47,
        DS_IPV6_NAT_KEY_VRF_IDH                                      = 48,
        DS_IPV6_NAT_KEY_VRF_IDL                                      = 49,

        DS_IPV6_PBR_DUALDA_KEY_CTAG_CFI                              = 0,
        DS_IPV6_PBR_DUALDA_KEY_CTAG_COS                              = 1,
        DS_IPV6_PBR_DUALDA_KEY_CVLAN_ID                              = 2,
        DS_IPV6_PBR_DUALDA_KEY_DSCP                                  = 3,
        DS_IPV6_PBR_DUALDA_KEY_DS_VLAN_PTR                           = 4,
        DS_IPV6_PBR_DUALDA_KEY_ETHER_TYPEH                           = 5,
        DS_IPV6_PBR_DUALDA_KEY_ETHER_TYPEL                           = 6,
        DS_IPV6_PBR_DUALDA_KEY_FRAG_INFO                             = 7,
        DS_IPV6_PBR_DUALDA_KEY_IPV6_EXTENSION_HEADERS                = 8,
        DS_IPV6_PBR_DUALDA_KEY_IPV6_FLOW_LABELH                      = 9,
        DS_IPV6_PBR_DUALDA_KEY_IPV6_FLOW_LABELL                      = 10,
        DS_IPV6_PBR_DUALDA_KEY_IPV6_RTK_TABLE_ID7                    = 11,
        DS_IPV6_PBR_DUALDA_KEY_IP_DA0                                = 12,
        DS_IPV6_PBR_DUALDA_KEY_IP_DA1                                = 13,
        DS_IPV6_PBR_DUALDA_KEY_IP_DA2                                = 14,
        DS_IPV6_PBR_DUALDA_KEY_IP_DA3                                = 15,
        DS_IPV6_PBR_DUALDA_KEY_IP_DA4                                = 16,
        DS_IPV6_PBR_DUALDA_KEY_IP_HEADER_ERROR                       = 17,
        DS_IPV6_PBR_DUALDA_KEY_IP_OPTIONS                            = 18,
        DS_IPV6_PBR_DUALDA_KEY_IP_SA0                                = 19,
        DS_IPV6_PBR_DUALDA_KEY_IP_SA1                                = 20,
        DS_IPV6_PBR_DUALDA_KEY_IP_SA2                                = 21,
        DS_IPV6_PBR_DUALDA_KEY_IP_SA3                                = 22,
        DS_IPV6_PBR_DUALDA_KEY_IP_SA4                                = 23,
        DS_IPV6_PBR_DUALDA_KEY_IS_APPLICATION                        = 24,
        DS_IPV6_PBR_DUALDA_KEY_IS_TCP                                = 25,
        DS_IPV6_PBR_DUALDA_KEY_IS_UDP                                = 26,
        DS_IPV6_PBR_DUALDA_KEY_L4_DEST_PORT                          = 27,
        DS_IPV6_PBR_DUALDA_KEY_L4_INFO_MAPPED                        = 28,
        DS_IPV6_PBR_DUALDA_KEY_L4_SOURCE_PORT                        = 29,
        DS_IPV6_PBR_DUALDA_KEY_LAYER2_TYPE                           = 30,
        DS_IPV6_PBR_DUALDA_KEY_LAYER3_TYPE                           = 31,
        DS_IPV6_PBR_DUALDA_KEY_LAYER4_TYPE                           = 32,
        DS_IPV6_PBR_DUALDA_KEY_MAC_DAH                               = 33,
        DS_IPV6_PBR_DUALDA_KEY_MAC_DAL                               = 34,
        DS_IPV6_PBR_DUALDA_KEY_MAC_SAH                               = 35,
        DS_IPV6_PBR_DUALDA_KEY_MAC_SAL                               = 36,
        DS_IPV6_PBR_DUALDA_KEY_PBR_LABEL                             = 37,
        DS_IPV6_PBR_DUALDA_KEY_SCVLAN_ID                             = 38,
        DS_IPV6_PBR_DUALDA_KEY_STAG_CFI                              = 39,
        DS_IPV6_PBR_DUALDA_KEY_STAG_COS                              = 40,
        DS_IPV6_PBR_DUALDA_KEY_TABLE_ID0                             = 41,
        DS_IPV6_PBR_DUALDA_KEY_TABLE_ID1                             = 42,
        DS_IPV6_PBR_DUALDA_KEY_TABLE_ID2                             = 43,
        DS_IPV6_PBR_DUALDA_KEY_TABLE_ID3                             = 44,
        DS_IPV6_PBR_DUALDA_KEY_TABLE_ID4                             = 45,
        DS_IPV6_PBR_DUALDA_KEY_TABLE_ID5                             = 46,
        DS_IPV6_PBR_DUALDA_KEY_TABLE_ID6                             = 47,
        DS_IPV6_PBR_DUALDA_KEY_VRF_IDH                               = 48,
        DS_IPV6_PBR_DUALDA_KEY_VRF_IDL                               = 49,

        DS_IPV6_MCAST_ROUTE_KEY_CTAG_CFI                             = 0,
        DS_IPV6_MCAST_ROUTE_KEY_CTAG_COS                             = 1,
        DS_IPV6_MCAST_ROUTE_KEY_CVLAN_ID                             = 2,
        DS_IPV6_MCAST_ROUTE_KEY_DSCP                                 = 3,
        DS_IPV6_MCAST_ROUTE_KEY_DS_VLAN_PTR                          = 4,
        DS_IPV6_MCAST_ROUTE_KEY_ETHER_TYPEH                          = 5,
        DS_IPV6_MCAST_ROUTE_KEY_ETHER_TYPEL                          = 6,
        DS_IPV6_MCAST_ROUTE_KEY_FRAG_INFO                            = 7,
        DS_IPV6_MCAST_ROUTE_KEY_IPV6_EXTENSION_HEADERS               = 8,
        DS_IPV6_MCAST_ROUTE_KEY_IPV6_FLOW_LABELH                     = 9,
        DS_IPV6_MCAST_ROUTE_KEY_IPV6_FLOW_LABELL                     = 10,
        DS_IPV6_MCAST_ROUTE_KEY_IPV6_RTK_TABLE_ID7                   = 11,
        DS_IPV6_MCAST_ROUTE_KEY_IP_DA0                               = 12,
        DS_IPV6_MCAST_ROUTE_KEY_IP_DA1                               = 13,
        DS_IPV6_MCAST_ROUTE_KEY_IP_DA2                               = 14,
        DS_IPV6_MCAST_ROUTE_KEY_IP_DA3                               = 15,
        DS_IPV6_MCAST_ROUTE_KEY_IP_DA4                               = 16,
        DS_IPV6_MCAST_ROUTE_KEY_IP_HEADER_ERROR                      = 17,
        DS_IPV6_MCAST_ROUTE_KEY_IP_OPTIONS                           = 18,
        DS_IPV6_MCAST_ROUTE_KEY_IP_SA0                               = 19,
        DS_IPV6_MCAST_ROUTE_KEY_IP_SA1                               = 20,
        DS_IPV6_MCAST_ROUTE_KEY_IP_SA2                               = 21,
        DS_IPV6_MCAST_ROUTE_KEY_IP_SA3                               = 22,
        DS_IPV6_MCAST_ROUTE_KEY_IP_SA4                               = 23,
        DS_IPV6_MCAST_ROUTE_KEY_IS_APPLICATION                       = 24,
        DS_IPV6_MCAST_ROUTE_KEY_IS_TCP                               = 25,
        DS_IPV6_MCAST_ROUTE_KEY_IS_UDP                               = 26,
        DS_IPV6_MCAST_ROUTE_KEY_L4_DEST_PORT                         = 27,
        DS_IPV6_MCAST_ROUTE_KEY_L4_INFO_MAPPED                       = 28,
        DS_IPV6_MCAST_ROUTE_KEY_L4_SOURCE_PORT                       = 29,
        DS_IPV6_MCAST_ROUTE_KEY_LAYER2_TYPE                          = 30,
        DS_IPV6_MCAST_ROUTE_KEY_LAYER3_TYPE                          = 31,
        DS_IPV6_MCAST_ROUTE_KEY_LAYER4_TYPE                          = 32,
        DS_IPV6_MCAST_ROUTE_KEY_MAC_DAH                              = 33,
        DS_IPV6_MCAST_ROUTE_KEY_MAC_DAL                              = 34,
        DS_IPV6_MCAST_ROUTE_KEY_MAC_SAH                              = 35,
        DS_IPV6_MCAST_ROUTE_KEY_MAC_SAL                              = 36,
        DS_IPV6_MCAST_ROUTE_KEY_PBR_LABEL                            = 37,
        DS_IPV6_MCAST_ROUTE_KEY_SCVLAN_ID                            = 38,
        DS_IPV6_MCAST_ROUTE_KEY_STAG_CFI                             = 39,
        DS_IPV6_MCAST_ROUTE_KEY_STAG_COS                             = 40,
        DS_IPV6_MCAST_ROUTE_KEY_TABLE_ID0                            = 41,
        DS_IPV6_MCAST_ROUTE_KEY_TABLE_ID1                            = 42,
        DS_IPV6_MCAST_ROUTE_KEY_TABLE_ID2                            = 43,
        DS_IPV6_MCAST_ROUTE_KEY_TABLE_ID3                            = 44,
        DS_IPV6_MCAST_ROUTE_KEY_TABLE_ID4                            = 45,
        DS_IPV6_MCAST_ROUTE_KEY_TABLE_ID5                            = 46,
        DS_IPV6_MCAST_ROUTE_KEY_TABLE_ID6                            = 47,
        DS_IPV6_MCAST_ROUTE_KEY_VRF_IDH                              = 48,
        DS_IPV6_MCAST_ROUTE_KEY_VRF_IDL                              = 49,

        DS_IPV6_UCAST_HASH_KEY0_KEY_IPDA0                            = 0,
        DS_IPV6_UCAST_HASH_KEY0_KEY_IPDA1                            = 1,
        DS_IPV6_UCAST_HASH_KEY0_KEY_IPDA2                            = 2,
        DS_IPV6_UCAST_HASH_KEY0_KEY_IPDA3                            = 3,
        DS_IPV6_UCAST_HASH_KEY0_VRFID0                               = 4,
        DS_IPV6_UCAST_HASH_KEY0_VRFID1                               = 5,
        DS_IPV6_UCAST_HASH_KEY0_VRFID2                               = 6,
        DS_IPV6_UCAST_HASH_KEY0_VRFID3                               = 7,

        DS_IPV6_MCAST_HASH_KEY0_KEY_IPDA0                            = 0,
        DS_IPV6_MCAST_HASH_KEY0_KEY_IPDA1                            = 1,
        DS_IPV6_MCAST_HASH_KEY0_KEY_IPDA2                            = 2,
        DS_IPV6_MCAST_HASH_KEY0_KEY_IPDA3                            = 3,
        DS_IPV6_MCAST_HASH_KEY0_VRFID0                               = 4,
        DS_IPV6_MCAST_HASH_KEY0_VRFID1                               = 5,
        DS_IPV6_MCAST_HASH_KEY0_VRFID2                               = 6,
        DS_IPV6_MCAST_HASH_KEY0_VRFID3                               = 7,

        DS_IPV6_UCAST_HASH_KEY1_KEY_IPDA0                            = 0,
        DS_IPV6_UCAST_HASH_KEY1_KEY_IPDA1                            = 1,
        DS_IPV6_UCAST_HASH_KEY1_KEY_IPDA2                            = 2,
        DS_IPV6_UCAST_HASH_KEY1_KEY_IPDA3                            = 3,
        DS_IPV6_UCAST_HASH_KEY1_VRFID0                               = 4,
        DS_IPV6_UCAST_HASH_KEY1_VRFID1                               = 5,
        DS_IPV6_UCAST_HASH_KEY1_VRFID2                               = 6,
        DS_IPV6_UCAST_HASH_KEY1_VRFID3                               = 7,

        DS_IPV6_MCAST_HASH_KEY1_KEY_IPDA0                            = 0,
        DS_IPV6_MCAST_HASH_KEY1_KEY_IPDA1                            = 1,
        DS_IPV6_MCAST_HASH_KEY1_KEY_IPDA2                            = 2,
        DS_IPV6_MCAST_HASH_KEY1_KEY_IPDA3                            = 3,
        DS_IPV6_MCAST_HASH_KEY1_VRFID0                               = 4,
        DS_IPV6_MCAST_HASH_KEY1_VRFID1                               = 5,
        DS_IPV6_MCAST_HASH_KEY1_VRFID2                               = 6,
        DS_IPV6_MCAST_HASH_KEY1_VRFID3                               = 7,

        DS_USER_ID_VLAN_KEY_CUSTOMER_ID                              = 0,
        DS_USER_ID_VLAN_KEY_CVLAN_IDH                                = 1,
        DS_USER_ID_VLAN_KEY_CVLAN_IDL                                = 2,
        DS_USER_ID_VLAN_KEY_FROM_SGMAC                               = 3,
        DS_USER_ID_VLAN_KEY_GLOBAL_SRC_PORT                          = 4,
        DS_USER_ID_VLAN_KEY_SVLAN_ID                                 = 5,
        DS_USER_ID_VLAN_KEY_TABLE_ID                                 = 6,
        DS_USER_ID_VLAN_KEY_USER_ID_LABEL                            = 7,

        DS_USER_ID_MAC_KEY_CFI1                                      = 0,
        DS_USER_ID_MAC_KEY_CFI2                                      = 1,
        DS_USER_ID_MAC_KEY_COS1                                      = 2,
        DS_USER_ID_MAC_KEY_COS2                                      = 3,
        DS_USER_ID_MAC_KEY_EXP2                                      = 4,
        DS_USER_ID_MAC_KEY_EXP_SUB_IDX                               = 5,
        DS_USER_ID_MAC_KEY_FROM_SGMAC                                = 6,
        DS_USER_ID_MAC_KEY_LAYER2_TYPE                               = 7,
        DS_USER_ID_MAC_KEY_LAYER3_TYPE                               = 8,
        DS_USER_ID_MAC_KEY_MAC_DA_LOWER                              = 9,
        DS_USER_ID_MAC_KEY_MAC_DA_UPPER                              = 10,
        DS_USER_ID_MAC_KEY_MAC_SA_LOWER                              = 11,
        DS_USER_ID_MAC_KEY_MAC_SA_UPPER                              = 12,
        DS_USER_ID_MAC_KEY_TABLE_ID0                                 = 13,
        DS_USER_ID_MAC_KEY_TABLE_ID1                                 = 14,
        DS_USER_ID_MAC_KEY_USER_ID_LABEL                             = 15,
        DS_USER_ID_MAC_KEY_VLAN_ID1                                  = 16,
        DS_USER_ID_MAC_KEY_VLAN_ID27TO0                              = 17,
        DS_USER_ID_MAC_KEY_VLAN_ID211TO8                             = 18,

        DS_USER_ID_IPV4_KEY_CTAG_CFI                                 = 0,
        DS_USER_ID_IPV4_KEY_CTAG_COS                                 = 1,
        DS_USER_ID_IPV4_KEY_CVLAN_ID                                 = 2,
        DS_USER_ID_IPV4_KEY_DSCP                                     = 3,
        DS_USER_ID_IPV4_KEY_ETHER_TYPE_LOWER                         = 4,
        DS_USER_ID_IPV4_KEY_ETHER_TYPE_UPPER                         = 5,
        DS_USER_ID_IPV4_KEY_EXP2                                     = 6,
        DS_USER_ID_IPV4_KEY_EXP_SUB_IDX                              = 7,
        DS_USER_ID_IPV4_KEY_FRAG_INFO                                = 8,
        DS_USER_ID_IPV4_KEY_FROM_SGMAC                               = 9,
        DS_USER_ID_IPV4_KEY_IP_DA                                    = 10,
        DS_USER_ID_IPV4_KEY_IP_HEADER_ERROR                          = 11,
        DS_USER_ID_IPV4_KEY_IP_OPTIONS                               = 12,
        DS_USER_ID_IPV4_KEY_IP_SA                                    = 13,
        DS_USER_ID_IPV4_KEY_IS_APPLICATION                           = 14,
        DS_USER_ID_IPV4_KEY_IS_TCP                                   = 15,
        DS_USER_ID_IPV4_KEY_IS_UDP                                   = 16,
        DS_USER_ID_IPV4_KEY_L4DEST_PORT                              = 17,
        DS_USER_ID_IPV4_KEY_L4INFO_MAPPED                            = 18,
        DS_USER_ID_IPV4_KEY_L4SOURCE_PORT                            = 19,
        DS_USER_ID_IPV4_KEY_LAYER2_TYPE                              = 20,
        DS_USER_ID_IPV4_KEY_LAYER3_TYPE                              = 21,
        DS_USER_ID_IPV4_KEY_MAC_DA_LOWER                             = 22,
        DS_USER_ID_IPV4_KEY_MAC_DA_UPPER                             = 23,
        DS_USER_ID_IPV4_KEY_MAC_SA_LOWER                             = 24,
        DS_USER_ID_IPV4_KEY_MAC_SA_UPPER                             = 25,
        DS_USER_ID_IPV4_KEY_ROUTED_PACKET                            = 26,
        DS_USER_ID_IPV4_KEY_STAG_CFI                                 = 27,
        DS_USER_ID_IPV4_KEY_STAG_COS                                 = 28,
        DS_USER_ID_IPV4_KEY_SVLAN_ID                                 = 29,
        DS_USER_ID_IPV4_KEY_TABLE_ID0                                = 30,
        DS_USER_ID_IPV4_KEY_TABLE_ID1                                = 31,
        DS_USER_ID_IPV4_KEY_TABLE_ID2                                = 32,
        DS_USER_ID_IPV4_KEY_TABLE_ID3                                = 33,
        DS_USER_ID_IPV4_KEY_USER_ID_LABEL                            = 34,

        DS_USER_ID_IPV6_KEY_CTAG_CFI                                 = 0,
        DS_USER_ID_IPV6_KEY_CTAG_COS                                 = 1,
        DS_USER_ID_IPV6_KEY_CVLAN_ID                                 = 2,
        DS_USER_ID_IPV6_KEY_DSCP                                     = 3,
        DS_USER_ID_IPV6_KEY_ETHER_TYPE7TO0                           = 4,
        DS_USER_ID_IPV6_KEY_ETHER_TYPE15TO8                          = 5,
        DS_USER_ID_IPV6_KEY_EXP2                                     = 6,
        DS_USER_ID_IPV6_KEY_EXP_SUB_IDX                              = 7,
        DS_USER_ID_IPV6_KEY_FRAG_INFO                                = 8,
        DS_USER_ID_IPV6_KEY_FROM_SGMAC                               = 9,
        DS_USER_ID_IPV6_KEY_IPV6_EXTERNSION_HEADERS                  = 10,
        DS_USER_ID_IPV6_KEY_IPV6_FLOW_LABEL                          = 11,
        DS_USER_ID_IPV6_KEY_IP_DA31_TO0                              = 12,
        DS_USER_ID_IPV6_KEY_IP_DA63_TO32                             = 13,
        DS_USER_ID_IPV6_KEY_IP_DA71_TO64                             = 14,
        DS_USER_ID_IPV6_KEY_IP_DA103_TO72                            = 15,
        DS_USER_ID_IPV6_KEY_IP_DA127_TO104                           = 16,
        DS_USER_ID_IPV6_KEY_IP_HEADER_ERROR                          = 17,
        DS_USER_ID_IPV6_KEY_IP_OPTIONS                               = 18,
        DS_USER_ID_IPV6_KEY_IP_SA31_TO0                              = 19,
        DS_USER_ID_IPV6_KEY_IP_SA63_TO32                             = 20,
        DS_USER_ID_IPV6_KEY_IP_SA71_TO64                             = 21,
        DS_USER_ID_IPV6_KEY_IP_SA103_TO72                            = 22,
        DS_USER_ID_IPV6_KEY_IP_SA127_TO104                           = 23,
        DS_USER_ID_IPV6_KEY_IS_APP                                   = 24,
        DS_USER_ID_IPV6_KEY_IS_TCP                                   = 25,
        DS_USER_ID_IPV6_KEY_IS_UDP                                   = 26,
        DS_USER_ID_IPV6_KEY_L4DEST_PORT                              = 27,
        DS_USER_ID_IPV6_KEY_L4INFO_MAPPED                            = 28,
        DS_USER_ID_IPV6_KEY_L4SOURCE_PORT                            = 29,
        DS_USER_ID_IPV6_KEY_LAYER2_TYPE                              = 30,
        DS_USER_ID_IPV6_KEY_LAYER3_TYPE                              = 31,
        DS_USER_ID_IPV6_KEY_MAC_DA_LOWER                             = 32,
        DS_USER_ID_IPV6_KEY_MAC_DA_UPPER                             = 33,
        DS_USER_ID_IPV6_KEY_MAC_SA_LOWER                             = 34,
        DS_USER_ID_IPV6_KEY_MAC_SA_UPPER                             = 35,
        DS_USER_ID_IPV6_KEY_ROUTED_PACKET                            = 36,
        DS_USER_ID_IPV6_KEY_STAG_CFI                                 = 37,
        DS_USER_ID_IPV6_KEY_STAG_COS                                 = 38,
        DS_USER_ID_IPV6_KEY_SVLAN_ID                                 = 39,
        DS_USER_ID_IPV6_KEY_TABLE_ID0                                = 40,
        DS_USER_ID_IPV6_KEY_TABLE_ID1                                = 41,
        DS_USER_ID_IPV6_KEY_TABLE_ID2                                = 42,
        DS_USER_ID_IPV6_KEY_TABLE_ID3                                = 43,
        DS_USER_ID_IPV6_KEY_TABLE_ID4                                = 44,
        DS_USER_ID_IPV6_KEY_TABLE_ID5                                = 45,
        DS_USER_ID_IPV6_KEY_TABLE_ID6                                = 46,
        DS_USER_ID_IPV6_KEY_TABLE_ID7                                = 47,
        DS_USER_ID_IPV6_KEY_USER_ID_LABEL                            = 48,

        DS_ETH_OAM_KEY_IS_UP                                         = 0,
        DS_ETH_OAM_KEY_OAM_LOOKUP_TYPE                               = 1,
        DS_ETH_OAM_KEY_PORT                                          = 2,
        DS_ETH_OAM_KEY_TABLE_ID                                      = 3,
        DS_ETH_OAM_KEY_VLAN_PTR                                      = 4,

        DS_ETH_OAM_HASH_KEY0_GLOBAL_SRC_PORT0                        = 0,
        DS_ETH_OAM_HASH_KEY0_GLOBAL_SRC_PORT1                        = 1,
        DS_ETH_OAM_HASH_KEY0_GLOBAL_SRC_PORT2                        = 2,
        DS_ETH_OAM_HASH_KEY0_GLOBAL_SRC_PORT3                        = 3,
        DS_ETH_OAM_HASH_KEY0_INVALID0                                = 4,
        DS_ETH_OAM_HASH_KEY0_INVALID1                                = 5,
        DS_ETH_OAM_HASH_KEY0_INVALID2                                = 6,
        DS_ETH_OAM_HASH_KEY0_INVALID3                                = 7,
        DS_ETH_OAM_HASH_KEY0_IS_UP0                                  = 8,
        DS_ETH_OAM_HASH_KEY0_IS_UP1                                  = 9,
        DS_ETH_OAM_HASH_KEY0_IS_UP2                                  = 10,
        DS_ETH_OAM_HASH_KEY0_IS_UP3                                  = 11,
        DS_ETH_OAM_HASH_KEY0_OAM_HASH_TYPE0                          = 12,
        DS_ETH_OAM_HASH_KEY0_OAM_HASH_TYPE1                          = 13,
        DS_ETH_OAM_HASH_KEY0_OAM_HASH_TYPE2                          = 14,
        DS_ETH_OAM_HASH_KEY0_OAM_HASH_TYPE3                          = 15,
        DS_ETH_OAM_HASH_KEY0_VLAN_PTR0                               = 16,
        DS_ETH_OAM_HASH_KEY0_VLAN_PTR1                               = 17,
        DS_ETH_OAM_HASH_KEY0_VLAN_PTR2                               = 18,
        DS_ETH_OAM_HASH_KEY0_VLAN_PTR3                               = 19,

        DS_ETH_OAM_HASH_KEY1_GLOBAL_SRC_PORT0                        = 0,
        DS_ETH_OAM_HASH_KEY1_GLOBAL_SRC_PORT1                        = 1,
        DS_ETH_OAM_HASH_KEY1_GLOBAL_SRC_PORT2                        = 2,
        DS_ETH_OAM_HASH_KEY1_GLOBAL_SRC_PORT3                        = 3,
        DS_ETH_OAM_HASH_KEY1_INVALID0                                = 4,
        DS_ETH_OAM_HASH_KEY1_INVALID1                                = 5,
        DS_ETH_OAM_HASH_KEY1_INVALID2                                = 6,
        DS_ETH_OAM_HASH_KEY1_INVALID3                                = 7,
        DS_ETH_OAM_HASH_KEY1_IS_UP0                                  = 8,
        DS_ETH_OAM_HASH_KEY1_IS_UP1                                  = 9,
        DS_ETH_OAM_HASH_KEY1_IS_UP2                                  = 10,
        DS_ETH_OAM_HASH_KEY1_IS_UP3                                  = 11,
        DS_ETH_OAM_HASH_KEY1_OAM_HASH_TYPE0                          = 12,
        DS_ETH_OAM_HASH_KEY1_OAM_HASH_TYPE1                          = 13,
        DS_ETH_OAM_HASH_KEY1_OAM_HASH_TYPE2                          = 14,
        DS_ETH_OAM_HASH_KEY1_OAM_HASH_TYPE3                          = 15,
        DS_ETH_OAM_HASH_KEY1_VLAN_PTR0                               = 16,
        DS_ETH_OAM_HASH_KEY1_VLAN_PTR1                               = 17,
        DS_ETH_OAM_HASH_KEY1_VLAN_PTR2                               = 18,
        DS_ETH_OAM_HASH_KEY1_VLAN_PTR3                               = 19,

        DS_PBT_OAM_KEY_ESP_ID                                        = 0,
        DS_PBT_OAM_KEY_OAM_LOOKUP_TYPE                               = 1,
        DS_PBT_OAM_KEY_PBT_OAM_PORT                                  = 2,
        DS_PBT_OAM_KEY_TABLE_ID                                      = 3,

        DS_PBT_OAM_HASH_KEY0_ESP_ID0                                 = 0,
        DS_PBT_OAM_HASH_KEY0_ESP_ID1                                 = 1,
        DS_PBT_OAM_HASH_KEY0_ESP_ID2                                 = 2,
        DS_PBT_OAM_HASH_KEY0_ESP_ID3                                 = 3,
        DS_PBT_OAM_HASH_KEY0_INVALID0                                = 4,
        DS_PBT_OAM_HASH_KEY0_INVALID1                                = 5,
        DS_PBT_OAM_HASH_KEY0_INVALID2                                = 6,
        DS_PBT_OAM_HASH_KEY0_INVALID3                                = 7,
        DS_PBT_OAM_HASH_KEY0_OAM_LOOKUP_TYPE0                        = 8,
        DS_PBT_OAM_HASH_KEY0_OAM_LOOKUP_TYPE1                        = 9,
        DS_PBT_OAM_HASH_KEY0_OAM_LOOKUP_TYPE2                        = 10,
        DS_PBT_OAM_HASH_KEY0_OAM_LOOKUP_TYPE3                        = 11,
        DS_PBT_OAM_HASH_KEY0_PBT_OAM_PORT0                           = 12,
        DS_PBT_OAM_HASH_KEY0_PBT_OAM_PORT1                           = 13,
        DS_PBT_OAM_HASH_KEY0_PBT_OAM_PORT2                           = 14,
        DS_PBT_OAM_HASH_KEY0_PBT_OAM_PORT3                           = 15,

        DS_PBT_OAM_HASH_KEY1_ESP_ID0                                 = 0,
        DS_PBT_OAM_HASH_KEY1_ESP_ID1                                 = 1,
        DS_PBT_OAM_HASH_KEY1_ESP_ID2                                 = 2,
        DS_PBT_OAM_HASH_KEY1_ESP_ID3                                 = 3,
        DS_PBT_OAM_HASH_KEY1_INVALID0                                = 4,
        DS_PBT_OAM_HASH_KEY1_INVALID1                                = 5,
        DS_PBT_OAM_HASH_KEY1_INVALID2                                = 6,
        DS_PBT_OAM_HASH_KEY1_INVALID3                                = 7,
        DS_PBT_OAM_HASH_KEY1_OAM_LOOKUP_TYPE0                        = 8,
        DS_PBT_OAM_HASH_KEY1_OAM_LOOKUP_TYPE1                        = 9,
        DS_PBT_OAM_HASH_KEY1_OAM_LOOKUP_TYPE2                        = 10,
        DS_PBT_OAM_HASH_KEY1_OAM_LOOKUP_TYPE3                        = 11,
        DS_PBT_OAM_HASH_KEY1_PBT_OAM_PORT0                           = 12,
        DS_PBT_OAM_HASH_KEY1_PBT_OAM_PORT1                           = 13,
        DS_PBT_OAM_HASH_KEY1_PBT_OAM_PORT2                           = 14,
        DS_PBT_OAM_HASH_KEY1_PBT_OAM_PORT3                           = 15,

        DS_MPLS_OAM_LABEL_KEY_MPLS_LABLE                             = 0,
        DS_MPLS_OAM_LABEL_KEY_OAM_LOOKUP_TYPE                        = 1,
        DS_MPLS_OAM_LABEL_KEY_TABLE_ID                               = 2,

        DS_MPLS_OAM_LABEL_HASH_KEY0_INVALID0                         = 0,
        DS_MPLS_OAM_LABEL_HASH_KEY0_INVALID1                         = 1,
        DS_MPLS_OAM_LABEL_HASH_KEY0_INVALID2                         = 2,
        DS_MPLS_OAM_LABEL_HASH_KEY0_INVALID3                         = 3,
        DS_MPLS_OAM_LABEL_HASH_KEY0_MPLS_LABEL0                      = 4,
        DS_MPLS_OAM_LABEL_HASH_KEY0_MPLS_LABEL1                      = 5,
        DS_MPLS_OAM_LABEL_HASH_KEY0_MPLS_LABEL2                      = 6,
        DS_MPLS_OAM_LABEL_HASH_KEY0_MPLS_LABEL3                      = 7,
        DS_MPLS_OAM_LABEL_HASH_KEY0_OAM_LOOK_UP_TYPE0                = 8,
        DS_MPLS_OAM_LABEL_HASH_KEY0_OAM_LOOK_UP_TYPE1                = 9,
        DS_MPLS_OAM_LABEL_HASH_KEY0_OAM_LOOK_UP_TYPE2                = 10,
        DS_MPLS_OAM_LABEL_HASH_KEY0_OAM_LOOK_UP_TYPE3                = 11,

        DS_MPLS_OAM_LABEL_HASH_KEY1_INVALID0                         = 0,
        DS_MPLS_OAM_LABEL_HASH_KEY1_INVALID1                         = 1,
        DS_MPLS_OAM_LABEL_HASH_KEY1_INVALID2                         = 2,
        DS_MPLS_OAM_LABEL_HASH_KEY1_INVALID3                         = 3,
        DS_MPLS_OAM_LABEL_HASH_KEY1_MPLS_LABEL0                      = 4,
        DS_MPLS_OAM_LABEL_HASH_KEY1_MPLS_LABEL1                      = 5,
        DS_MPLS_OAM_LABEL_HASH_KEY1_MPLS_LABEL2                      = 6,
        DS_MPLS_OAM_LABEL_HASH_KEY1_MPLS_LABEL3                      = 7,
        DS_MPLS_OAM_LABEL_HASH_KEY1_OAM_LOOK_UP_TYPE0                = 8,
        DS_MPLS_OAM_LABEL_HASH_KEY1_OAM_LOOK_UP_TYPE1                = 9,
        DS_MPLS_OAM_LABEL_HASH_KEY1_OAM_LOOK_UP_TYPE2                = 10,
        DS_MPLS_OAM_LABEL_HASH_KEY1_OAM_LOOK_UP_TYPE3                = 11,

        DS_MPLS_OAM_IPV4_TTSI_KEY_LSP_ID                             = 0,
        DS_MPLS_OAM_IPV4_TTSI_KEY_LSR_ID                             = 1,
        DS_MPLS_OAM_IPV4_TTSI_KEY_OAM_LOOKUP_TYPE                    = 2,
        DS_MPLS_OAM_IPV4_TTSI_KEY_TABLE_ID                           = 3,

        DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0_INVALID0                     = 0,
        DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0_INVALID1                     = 1,
        DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0_LSP_ID0                      = 2,
        DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0_LSP_ID1                      = 3,
        DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0_LSR_ID0                      = 4,
        DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0_LSR_ID1                      = 5,
        DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0_OAM_LOOKUP_TYPE0             = 6,
        DS_MPLS_OAM_IPV4_TTSI_HASH_KEY0_OAM_LOOKUP_TYPE1             = 7,

        DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1_INVALID0                     = 0,
        DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1_INVALID1                     = 1,
        DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1_LSP_ID0                      = 2,
        DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1_LSP_ID1                      = 3,
        DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1_LSR_ID0                      = 4,
        DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1_LSR_ID1                      = 5,
        DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1_OAM_LOOKUP_TYPE0             = 6,
        DS_MPLS_OAM_IPV4_TTSI_HASH_KEY1_OAM_LOOKUP_TYPE1             = 7,

        DS_ETH_OAM_RMEP_KEY_MEP_INDEX                                = 0,
        DS_ETH_OAM_RMEP_KEY_OAM_LOOKUP_TYPE                          = 1,
        DS_ETH_OAM_RMEP_KEY_RMEP_ID                                  = 2,
        DS_ETH_OAM_RMEP_KEY_TABLE_ID                                 = 3,

        DS_ETH_OAM_RMEP_HASH_KEY0_INVALID0                           = 0,
        DS_ETH_OAM_RMEP_HASH_KEY0_INVALID1                           = 1,
        DS_ETH_OAM_RMEP_HASH_KEY0_INVALID2                           = 2,
        DS_ETH_OAM_RMEP_HASH_KEY0_INVALID3                           = 3,
        DS_ETH_OAM_RMEP_HASH_KEY0_MEP_INDEX0                         = 4,
        DS_ETH_OAM_RMEP_HASH_KEY0_MEP_INDEX1                         = 5,
        DS_ETH_OAM_RMEP_HASH_KEY0_MEP_INDEX2                         = 6,
        DS_ETH_OAM_RMEP_HASH_KEY0_MEP_INDEX3                         = 7,
        DS_ETH_OAM_RMEP_HASH_KEY0_OAM_LOOKUP_TYPE0                   = 8,
        DS_ETH_OAM_RMEP_HASH_KEY0_OAM_LOOKUP_TYPE1                   = 9,
        DS_ETH_OAM_RMEP_HASH_KEY0_OAM_LOOKUP_TYPE2                   = 10,
        DS_ETH_OAM_RMEP_HASH_KEY0_OAM_LOOKUP_TYPE3                   = 11,
        DS_ETH_OAM_RMEP_HASH_KEY0_RMEP_ID0                           = 12,
        DS_ETH_OAM_RMEP_HASH_KEY0_RMEP_ID1                           = 13,
        DS_ETH_OAM_RMEP_HASH_KEY0_RMEP_ID2                           = 14,
        DS_ETH_OAM_RMEP_HASH_KEY0_RMEP_ID3                           = 15,

        DS_ETH_OAM_RMEP_HASH_KEY1_INVALID0                           = 0,
        DS_ETH_OAM_RMEP_HASH_KEY1_INVALID1                           = 1,
        DS_ETH_OAM_RMEP_HASH_KEY1_INVALID2                           = 2,
        DS_ETH_OAM_RMEP_HASH_KEY1_INVALID3                           = 3,
        DS_ETH_OAM_RMEP_HASH_KEY1_MEP_INDEX0                         = 4,
        DS_ETH_OAM_RMEP_HASH_KEY1_MEP_INDEX1                         = 5,
        DS_ETH_OAM_RMEP_HASH_KEY1_MEP_INDEX2                         = 6,
        DS_ETH_OAM_RMEP_HASH_KEY1_MEP_INDEX3                         = 7,
        DS_ETH_OAM_RMEP_HASH_KEY1_OAM_LOOKUP_TYPE0                   = 8,
        DS_ETH_OAM_RMEP_HASH_KEY1_OAM_LOOKUP_TYPE1                   = 9,
        DS_ETH_OAM_RMEP_HASH_KEY1_OAM_LOOKUP_TYPE2                   = 10,
        DS_ETH_OAM_RMEP_HASH_KEY1_OAM_LOOKUP_TYPE3                   = 11,
        DS_ETH_OAM_RMEP_HASH_KEY1_RMEP_ID0                           = 12,
        DS_ETH_OAM_RMEP_HASH_KEY1_RMEP_ID1                           = 13,
        DS_ETH_OAM_RMEP_HASH_KEY1_RMEP_ID2                           = 14,
        DS_ETH_OAM_RMEP_HASH_KEY1_RMEP_ID3                           = 15,

        MAX_FIELD_NUM                                                = 14145
};
typedef enum fields_id_e fld_id_t;

#endif /*end of _DRV_ENUM_H_*/

