`begin_keywords "1800-2017"
`line 1 "../src/merl_azadi-II_azadi_tic_1.0/rtl/tic_top.sv" 1

module tic_top(

`line 4 "../src/merl_azadi-II_azadi_tic_1.0/rtl/tic_top.sv" 0
  input logic clk_i,
  input logic rst_ni,

`line 7 "../src/merl_azadi-II_azadi_tic_1.0/rtl/tic_top.sv" 0
  input  tlul_pkg::tlul_h2d_t tl_i,
  output tlul_pkg::tlul_d2h_t tl_o,
  input  logic  [3:0]         int_src,
  output logic                intr_o
);

`line 13 "../src/merl_azadi-II_azadi_tic_1.0/rtl/tic_top.sv" 0
  localparam int AW = 4;
  localparam int DW = 32;

`line 16 "../src/merl_azadi-II_azadi_tic_1.0/rtl/tic_top.sv" 0
  logic         re;
  logic         we;
  logic [3:0]   be;
  logic [3:0]   addr;
  logic [31:0]  wdata;
  logic [31:0]  rdata;

`line 23 "../src/merl_azadi-II_azadi_tic_1.0/rtl/tic_top.sv" 0
  tic u_tic(
    .clk_i    (clk_i),
    .rst_ni   (rst_ni),
    .re_i     (re),
    .we_i     (we),
    .be_i     (be),
    .addr_i   (addr),
    .wdata_i  (wdata),
    .rdata_o  (rdata),
    .int_src  (int_src),
    .intr_o   (intr_o)
  );

`line 36 "../src/merl_azadi-II_azadi_tic_1.0/rtl/tic_top.sv" 0
  tlul_adapter_reg #(
    .RegAw(AW),
    .RegDw(DW)
  ) u_reg_if (
    .clk_i,
    .rst_ni,

`line 43 "../src/merl_azadi-II_azadi_tic_1.0/rtl/tic_top.sv" 0
    .tl_i    (tl_i),
    .tl_o    (tl_o),

`line 46 "../src/merl_azadi-II_azadi_tic_1.0/rtl/tic_top.sv" 0
    .we_o    (we),
    .re_o    (re),
    .addr_o  (addr),
    .wdata_o (wdata),
    .be_o    (be),
    .rdata_i (rdata),
    .error_i ('0)
  );

`line 55 "../src/merl_azadi-II_azadi_tic_1.0/rtl/tic_top.sv" 0
endmodule 

`line 57 "../src/merl_azadi-II_azadi_tic_1.0/rtl/tic_top.sv" 2
