# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CRC/CRC_FSM.vhd" \
"../../../../CRC/CRC_top.vhd" \
"../../../../Destuffer/Destuffer_FSM.vhd" \
"../../../../CANController.srcs/sources_1/new/SerialDataProcessor.vhd" \
"../../../../Destuffer/Top_destuffer.vhd" \
"../../../../CANController.srcs/sources_1/new/bit_sample_clock.vhd" \
"../../../../Destuffer/counter.vhd" \
"../../../../CANController.srcs/sources_1/new/hex2sevenseg.vhd" \
"../../../../CRC/mux21.vhd" \
"../../../../CANController.srcs/sources_1/new/my_genpulse.vhd" \
"../../../../CRC/my_rege.vhd" \
"../../../../CRC/reg.vhd" \
"../../../../CANController.srcs/sources_1/new/serializer.vhd" \
"../../../../Destuffer/shift_reg.vhd" \
"../../../../CANController.srcs/sources_1/new/top_level.vhd" \
"../../../../CANController.srcs/sim_1/new/top_level_tb.vhd" \

# Do not sort compile order
nosort
