<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - doc-coverage.info - ROOT-Sim/src/arch/x86/disassemble.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">ROOT-Sim/src/arch/x86</a> - disassemble.c</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">doc-coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">1</td>
            <td class="headerCovTableEntry">1</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2020-02-28 13:00:44</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<span class="lineNum">       1 </span><span class="lineCov">          1 : /**</span>
<span class="lineNum">       2 </span>            :  * @file arch/x86/disassemble.c
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * @brief x86 ISA disassembler
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * This is an x86 ISA disassembler. The disassembly (which is table-based)
<span class="lineNum">       7 </span>            :  * extracts every possible information from an instruction, given a
<span class="lineNum">       8 </span>            :  * pointer to it.
<span class="lineNum">       9 </span>            :  *
<span class="lineNum">      10 </span>            :  * This is a complete disassembler until SSE2 instructions. Newer
<span class="lineNum">      11 </span>            :  * instructions support is far from complete. Although it has been
<span class="lineNum">      12 </span>            :  * extensively tested (it has correctly disassembled the Linux kernel and
<span class="lineNum">      13 </span>            :  * Photoshop), it is extremely possible that some bugs are hidden somewhere.
<span class="lineNum">      14 </span>            :  *
<span class="lineNum">      15 </span>            :  * @copyright
<span class="lineNum">      16 </span>            :  * Copyright (C) 2008-2019 HPDCS Group
<span class="lineNum">      17 </span>            :  * https://hpdcs.github.io
<span class="lineNum">      18 </span>            :  *
<span class="lineNum">      19 </span>            :  * This file is part of ROOT-Sim (ROme OpTimistic Simulator).
<span class="lineNum">      20 </span>            :  *
<span class="lineNum">      21 </span>            :  * ROOT-Sim is free software; you can redistribute it and/or modify it under the
<span class="lineNum">      22 </span>            :  * terms of the GNU General Public License as published by the Free Software
<span class="lineNum">      23 </span>            :  * Foundation; only version 3 of the License applies.
<span class="lineNum">      24 </span>            :  *
<span class="lineNum">      25 </span>            :  * ROOT-Sim is distributed in the hope that it will be useful, but WITHOUT ANY
<span class="lineNum">      26 </span>            :  * WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
<span class="lineNum">      27 </span>            :  * A PARTICULAR PURPOSE. See the GNU General Public License for more details.
<span class="lineNum">      28 </span>            :  *
<span class="lineNum">      29 </span>            :  * You should have received a copy of the GNU General Public License along with
<span class="lineNum">      30 </span>            :  * ROOT-Sim; if not, write to the Free Software Foundation, Inc.,
<span class="lineNum">      31 </span>            :  * 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA
<span class="lineNum">      32 </span>            :  *
<span class="lineNum">      33 </span>            :  * @author Alessandro Pellegrini
<span class="lineNum">      34 </span>            :  * @author Davide Cingolani
<span class="lineNum">      35 </span>            :  * @author Simone Economo
<span class="lineNum">      36 </span>            :  * @author Fernando Visca
<span class="lineNum">      37 </span>            :  * @author Alice Porfirio
<span class="lineNum">      38 </span>            :  *
<span class="lineNum">      39 </span>            :  * @date September 19, 2008
<span class="lineNum">      40 </span>            :  */
<span class="lineNum">      41 </span>            : 
<span class="lineNum">      42 </span>            : #if defined(__x86_64__) &amp;&amp; defined(HAVE_ECS)
<span class="lineNum">      43 </span>            : 
<span class="lineNum">      44 </span>            : #include &lt;stdio.h&gt;
<span class="lineNum">      45 </span>            : #include &lt;string.h&gt;
<span class="lineNum">      46 </span>            : #include &lt;stdlib.h&gt;
<span class="lineNum">      47 </span>            : #include &lt;stdint.h&gt;
<span class="lineNum">      48 </span>            : #include &lt;stdbool.h&gt;
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span>            : #include &lt;arch/x86/disassemble.h&gt;
<span class="lineNum">      51 </span>            : 
<span class="lineNum">      52 </span>            : /* Prototipi delle funzioni */
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span>            : /* 0fxx - escape a due byte */
<span class="lineNum">      55 </span>            : void esc_0f_opcode(struct disassembly_state *state);
<span class="lineNum">      56 </span>            : 
<span class="lineNum">      57 </span>            : /* Escape al coprocessore */
<span class="lineNum">      58 </span>            : void d8_opcode(struct disassembly_state *state);
<span class="lineNum">      59 </span>            : void d9_opcode(struct disassembly_state *state);
<span class="lineNum">      60 </span>            : void da_opcode(struct disassembly_state *state);
<span class="lineNum">      61 </span>            : void db_opcode(struct disassembly_state *state);
<span class="lineNum">      62 </span>            : void dc_opcode(struct disassembly_state *state);
<span class="lineNum">      63 </span>            : void dd_opcode(struct disassembly_state *state);
<span class="lineNum">      64 </span>            : void de_opcode(struct disassembly_state *state);
<span class="lineNum">      65 </span>            : void df_opcode(struct disassembly_state *state);
<span class="lineNum">      66 </span>            : 
<span class="lineNum">      67 </span>            : /* Vari gruppi */
<span class="lineNum">      68 </span>            : void immed_grp_1(struct disassembly_state *state); /* opcodes 80-83 */
<span class="lineNum">      69 </span>            : void shift_grp_2(struct disassembly_state *state); /* opcodes C0-C1, D0-D3 */
<span class="lineNum">      70 </span>            : void unary_grp_3(struct disassembly_state *state); /* opcodes F6-F7 */
<span class="lineNum">      71 </span>            : void grp_4(struct disassembly_state *state);       /* opcode FE */
<span class="lineNum">      72 </span>            : void grp_5(struct disassembly_state *state);       /* opcode FF */
<span class="lineNum">      73 </span>            : void grp_6(struct disassembly_state *state);       /* opcode 0F00 */
<span class="lineNum">      74 </span>            : void grp_7(struct disassembly_state *state);       /* opcode 0F01 */
<span class="lineNum">      75 </span>            : void grp_8(struct disassembly_state *state);       /* opcode 0FBA */
<span class="lineNum">      76 </span>            : void grp_9(struct disassembly_state *state);       /* opcode 0FC7 */
<span class="lineNum">      77 </span>            : void grp_10(struct disassembly_state *state);      /* opcode 0FB9 */
<span class="lineNum">      78 </span>            : void grp_11(struct disassembly_state *state);      /* opcodes C6-C7 */
<span class="lineNum">      79 </span>            : void grp_12(struct disassembly_state *state);      /* opcode 0F71 */
<span class="lineNum">      80 </span>            : void grp_13(struct disassembly_state *state);      /* opcode 0F72 */
<span class="lineNum">      81 </span>            : void grp_14(struct disassembly_state *state);      /* opcode 0F73 */
<span class="lineNum">      82 </span>            : void grp_15(struct disassembly_state *state);      /* opcode 0FAE */
<span class="lineNum">      83 </span>            : void grp_16(struct disassembly_state *state);      /* opcode OF18 */
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span>            : /* escape MMX/SSE/SSE2 */
<span class="lineNum">      86 </span>            : void esc_0f10_17 (struct disassembly_state *state);
<span class="lineNum">      87 </span>            : void esc_0f28_2f (struct disassembly_state *state);
<span class="lineNum">      88 </span>            : void esc_0f50_70 (struct disassembly_state *state);
<span class="lineNum">      89 </span>            : void esc_0f74_76 (struct disassembly_state *state);
<span class="lineNum">      90 </span>            : void esc_0f7e_7f (struct disassembly_state *state);
<span class="lineNum">      91 </span>            : void esc_0fc2 (struct disassembly_state *state);
<span class="lineNum">      92 </span>            : void esc_0fc4_c6 (struct disassembly_state *state);
<span class="lineNum">      93 </span>            : void esc_0fd1_ef (struct disassembly_state *state);
<span class="lineNum">      94 </span>            : void esc_0ff1_fe (struct disassembly_state *state);
<span class="lineNum">      95 </span>            : 
<span class="lineNum">      96 </span>            : 
<span class="lineNum">      97 </span>            : /* Un array di opcode, dove l'indice è il primo byte dell'opcode */
<span class="lineNum">      98 </span>            : insn one_byte_opcode_table[] = {
<span class="lineNum">      99 </span>            :   /* 00 */
<span class="lineNum">     100 </span>            :   { &quot;add&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMWR | I_MEMRD | I_ALU },
<span class="lineNum">     101 </span>            :   /* 01 */
<span class="lineNum">     102 </span>            :   { &quot;add&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMWR | I_MEMRD | I_ALU },
<span class="lineNum">     103 </span>            :   /* 02 */
<span class="lineNum">     104 </span>            :   { &quot;add&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMRD | I_ALU },
<span class="lineNum">     105 </span>            :   /* 03 */
<span class="lineNum">     106 </span>            :   { &quot;add&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_ALU },
<span class="lineNum">     107 </span>            :   /* 04 */
<span class="lineNum">     108 </span>            :   { &quot;add&quot;, { R_AL, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, I_ALU },
<span class="lineNum">     109 </span>            :   /* 05 */
<span class="lineNum">     110 </span>            :   { &quot;add&quot;, { R_AX, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, I_ALU },
<span class="lineNum">     111 </span>            :   /* 06 */
<span class="lineNum">     112 </span>            :   { &quot;push&quot;, { R_ES, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     113 </span>            :   /* 07 */
<span class="lineNum">     114 </span>            :   { &quot;pop&quot;, { R_ES, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     115 </span>            :   /* 08 */
<span class="lineNum">     116 </span>            :   { &quot;or&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMWR | I_MEMRD | I_ALU },
<span class="lineNum">     117 </span>            :   /* 09 */
<span class="lineNum">     118 </span>            :   { &quot;or&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMWR | I_MEMRD | I_ALU },
<span class="lineNum">     119 </span>            :   /* 0A */
<span class="lineNum">     120 </span>            :   { &quot;or&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMRD | I_ALU },
<span class="lineNum">     121 </span>            :   /* 0B */
<span class="lineNum">     122 </span>            :   { &quot;or&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_ALU },
<span class="lineNum">     123 </span>            :   /* 0C */
<span class="lineNum">     124 </span>            :   { &quot;or&quot;, { R_AL, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, I_ALU },
<span class="lineNum">     125 </span>            :   /* 0D */
<span class="lineNum">     126 </span>            :   { &quot;or&quot;, { R_AX, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, I_ALU },
<span class="lineNum">     127 </span>            :   /* 0E */
<span class="lineNum">     128 </span>            :   { &quot;push&quot;, { R_CS, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     129 </span>            :   /* 0F */
<span class="lineNum">     130 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f_opcode, 0 },
<span class="lineNum">     131 </span>            :   /* 10 */
<span class="lineNum">     132 </span>            :   { &quot;adc&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMWR | I_ALU },
<span class="lineNum">     133 </span>            :   /* 11 */
<span class="lineNum">     134 </span>            :   { &quot;adc&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMWR | I_ALU },
<span class="lineNum">     135 </span>            :   /* 12 */
<span class="lineNum">     136 </span>            :   { &quot;adc&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMRD | I_ALU },
<span class="lineNum">     137 </span>            :   /* 13 */
<span class="lineNum">     138 </span>            :   { &quot;adc&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_ALU },
<span class="lineNum">     139 </span>            :   /* 14 */
<span class="lineNum">     140 </span>            :   { &quot;adc&quot;, { R_AL, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, I_ALU },
<span class="lineNum">     141 </span>            :   /* 15 */
<span class="lineNum">     142 </span>            :   { &quot;adc&quot;, { R_AX, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, I_ALU },
<span class="lineNum">     143 </span>            :   /* 16 */
<span class="lineNum">     144 </span>            :   { &quot;push&quot;, { R_SS, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     145 </span>            :   /* 17 */
<span class="lineNum">     146 </span>            :   { &quot;pop&quot;, { R_SS, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     147 </span>            :   /* 18 */
<span class="lineNum">     148 </span>            :   { &quot;sbb&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMWR | I_ALU },
<span class="lineNum">     149 </span>            :   /* 19 */
<span class="lineNum">     150 </span>            :   { &quot;sbb&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMWR | I_ALU },
<span class="lineNum">     151 </span>            :   /* 1A */
<span class="lineNum">     152 </span>            :   { &quot;sbb&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMWR | I_ALU },
<span class="lineNum">     153 </span>            :   /* 1B */
<span class="lineNum">     154 </span>            :   { &quot;sbb&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_ALU },
<span class="lineNum">     155 </span>            :   /* 1C */
<span class="lineNum">     156 </span>            :   { &quot;sbb&quot;, { R_AL, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, I_ALU },
<span class="lineNum">     157 </span>            :   /* 1D */
<span class="lineNum">     158 </span>            :   { &quot;sbb&quot;, { R_AX, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, I_ALU },
<span class="lineNum">     159 </span>            :   /* 1E */
<span class="lineNum">     160 </span>            :   { &quot;push&quot;, { R_DS, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     161 </span>            :   /* 1F */
<span class="lineNum">     162 </span>            :   { &quot;pop&quot;, { R_DS, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     163 </span>            :   /* 20 */
<span class="lineNum">     164 </span>            :   { &quot;and&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMWR | I_ALU },
<span class="lineNum">     165 </span>            :   /* 21 */
<span class="lineNum">     166 </span>            :   { &quot;and&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMWR | I_ALU },
<span class="lineNum">     167 </span>            :   /* 22 */
<span class="lineNum">     168 </span>            :   { &quot;and&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMRD | I_ALU },
<span class="lineNum">     169 </span>            :   /* 23 */
<span class="lineNum">     170 </span>            :   { &quot;and&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_ALU },
<span class="lineNum">     171 </span>            :   /* 24 */
<span class="lineNum">     172 </span>            :   { &quot;and&quot;, { R_AL, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, I_ALU },
<span class="lineNum">     173 </span>            :   /* 25 */
<span class="lineNum">     174 </span>            :   { &quot;and&quot;, { R_AX, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, I_ALU },
<span class="lineNum">     175 </span>            :   /* 26 */
<span class="lineNum">     176 </span>            :   { &quot;es&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     177 </span>            :   /* 27 */
<span class="lineNum">     178 </span>            :   { &quot;daa&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     179 </span>            :   /* 28 */
<span class="lineNum">     180 </span>            :   { &quot;sub&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMWR | I_ALU },
<span class="lineNum">     181 </span>            :   /* 29 */
<span class="lineNum">     182 </span>            :   { &quot;sub&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMWR | I_ALU },
<span class="lineNum">     183 </span>            :   /* 2A */
<span class="lineNum">     184 </span>            :   { &quot;sub&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMRD | I_ALU },
<span class="lineNum">     185 </span>            :   /* 2B */
<span class="lineNum">     186 </span>            :   { &quot;sub&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_ALU },
<span class="lineNum">     187 </span>            :   /* 2C */
<span class="lineNum">     188 </span>            :   { &quot;sub&quot;, { R_AL, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, I_ALU },
<span class="lineNum">     189 </span>            :   /* 2D */
<span class="lineNum">     190 </span>            :   { &quot;sub&quot;, { R_AX, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, I_ALU },
<span class="lineNum">     191 </span>            :   /* 2E */
<span class="lineNum">     192 </span>            :   { &quot;cs&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     193 </span>            :   /* 2F */
<span class="lineNum">     194 </span>            :   { &quot;das&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     195 </span>            :   /* 30 */
<span class="lineNum">     196 </span>            :   { &quot;xor&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMWR | I_ALU },
<span class="lineNum">     197 </span>            :   /* 31 */
<span class="lineNum">     198 </span>            :   { &quot;xor&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMWR | I_ALU },
<span class="lineNum">     199 </span>            :   /* 32 */
<span class="lineNum">     200 </span>            :   { &quot;xor&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMRD | I_ALU },
<span class="lineNum">     201 </span>            :   /* 33 */
<span class="lineNum">     202 </span>            :   { &quot;xor&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_ALU },
<span class="lineNum">     203 </span>            :   /* 34 */
<span class="lineNum">     204 </span>            :   { &quot;xor&quot;, { R_AL, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, I_ALU },
<span class="lineNum">     205 </span>            :   /* 35 */
<span class="lineNum">     206 </span>            :   { &quot;xor&quot;, { R_AX, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, I_ALU },
<span class="lineNum">     207 </span>            :   /* 36 */
<span class="lineNum">     208 </span>            :   { &quot;ss&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     209 </span>            :   /* 37 */
<span class="lineNum">     210 </span>            :   { &quot;aaa&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     211 </span>            :   /* 38 */
<span class="lineNum">     212 </span>            :   { &quot;cmp&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMRD | I_ALU | I_CTRL },
<span class="lineNum">     213 </span>            :   /* 39 */
<span class="lineNum">     214 </span>            :   { &quot;cmp&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_ALU | I_CTRL },
<span class="lineNum">     215 </span>            :   /* 3A */
<span class="lineNum">     216 </span>            :   { &quot;cmp&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMRD | I_ALU | I_CTRL },
<span class="lineNum">     217 </span>            :   /* 3B */
<span class="lineNum">     218 </span>            :   { &quot;cmp&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_ALU | I_CTRL },
<span class="lineNum">     219 </span>            :   /* 3C */
<span class="lineNum">     220 </span>            :   { &quot;cmp&quot;, { R_AL, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, I_ALU | I_CTRL },
<span class="lineNum">     221 </span>            :   /* 3D */
<span class="lineNum">     222 </span>            :   { &quot;cmp&quot;, { R_AX, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, I_ALU | I_CTRL },
<span class="lineNum">     223 </span>            :   /* 3E */
<span class="lineNum">     224 </span>            :   { &quot;ds&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     225 </span>            :   /* 3F */
<span class="lineNum">     226 </span>            :   { &quot;aas&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     227 </span>            :   /* 40 - La riga 40-4f è per il byte REX */
<span class="lineNum">     228 </span>            :   { &quot;inc&quot;, { R_AX, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     229 </span>            :   /* 41 */
<span class="lineNum">     230 </span>            :   { &quot;inc&quot;, { R_CX, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     231 </span>            :   /* 42 */
<span class="lineNum">     232 </span>            :   { &quot;inc&quot;, { R_DX, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     233 </span>            :   /* 43 */
<span class="lineNum">     234 </span>            :   { &quot;inc&quot;, { R_BX, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     235 </span>            :   /* 44 */
<span class="lineNum">     236 </span>            :   { &quot;inc&quot;, { R_SP, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     237 </span>            :   /* 45 */
<span class="lineNum">     238 </span>            :   { &quot;inc&quot;, { R_BP, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     239 </span>            :   /* 46 */
<span class="lineNum">     240 </span>            :   { &quot;inc&quot;, { R_SI, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     241 </span>            :   /* 47 */
<span class="lineNum">     242 </span>            :   { &quot;inc&quot;, { R_DI, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     243 </span>            :   /* 48 */
<span class="lineNum">     244 </span>            :   { &quot;dec&quot;, { R_AX, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     245 </span>            :   /* 49 */
<span class="lineNum">     246 </span>            :   { &quot;dec&quot;, { R_CX, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     247 </span>            :   /* 4A */
<span class="lineNum">     248 </span>            :   { &quot;dec&quot;, { R_DX, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     249 </span>            :   /* 4B */
<span class="lineNum">     250 </span>            :   { &quot;dec&quot;, { R_BX, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     251 </span>            :   /* 4C */
<span class="lineNum">     252 </span>            :   { &quot;dec&quot;, { R_SP, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     253 </span>            :   /* 4D */
<span class="lineNum">     254 </span>            :   { &quot;dec&quot;, { R_BP, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     255 </span>            :   /* 4E */
<span class="lineNum">     256 </span>            :   { &quot;dec&quot;, { R_SI, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     257 </span>            :   /* 4F */
<span class="lineNum">     258 </span>            :   { &quot;dec&quot;, { R_DI, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     259 </span>            :   /* 50 */
<span class="lineNum">     260 </span>            :   { &quot;push&quot;, { R_AX, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     261 </span>            :   /* 51 */
<span class="lineNum">     262 </span>            :   { &quot;push&quot;, { R_CX, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     263 </span>            :   /* 52 */
<span class="lineNum">     264 </span>            :   { &quot;push&quot;, { R_DX, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     265 </span>            :   /* 53 */
<span class="lineNum">     266 </span>            :   { &quot;push&quot;, { R_BX, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     267 </span>            :   /* 54 */
<span class="lineNum">     268 </span>            :   { &quot;push&quot;, { R_SP, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     269 </span>            :   /* 55 */
<span class="lineNum">     270 </span>            :   { &quot;push&quot;, { R_BP, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     271 </span>            :   /* 56 */
<span class="lineNum">     272 </span>            :   { &quot;push&quot;, { R_SI, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     273 </span>            :   /* 57 */
<span class="lineNum">     274 </span>            :   { &quot;push&quot;, { R_DI, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     275 </span>            :   /* 58 */
<span class="lineNum">     276 </span>            :   { &quot;pop&quot;, { R_AX, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     277 </span>            :   /* 59 */
<span class="lineNum">     278 </span>            :   { &quot;pop&quot;, { R_CX, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     279 </span>            :   /* 5A */
<span class="lineNum">     280 </span>            :   { &quot;pop&quot;, { R_DX, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     281 </span>            :   /* 5B */
<span class="lineNum">     282 </span>            :   { &quot;pop&quot;, { R_BX, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     283 </span>            :   /* 5C */
<span class="lineNum">     284 </span>            :   { &quot;pop&quot;, { R_SP, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     285 </span>            :   /* 5D */
<span class="lineNum">     286 </span>            :   { &quot;pop&quot;, { R_BP, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     287 </span>            :   /* 5E */
<span class="lineNum">     288 </span>            :   { &quot;pop&quot;, { R_SI, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     289 </span>            :   /* 5F */
<span class="lineNum">     290 </span>            :   { &quot;pop&quot;, { R_DI, ADDR_0, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     291 </span>            :   /* 60 */
<span class="lineNum">     292 </span>            :   { &quot;pusha&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     293 </span>            :   /* 61 */
<span class="lineNum">     294 </span>            :   { &quot;popa&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     295 </span>            :   /* 62 */
<span class="lineNum">     296 </span>            :   { &quot;bound&quot;, { ADDR_G, ADDR_M, ADDR_0 }, { OP_V, OP_A, OP_0 }, NULL, I_MEMRD | I_CTRL | I_ALU },
<span class="lineNum">     297 </span>            :   /* 63 */
<span class="lineNum">     298 </span>            :   { &quot;arpl&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_W, OP_W, OP_0 }, NULL, I_MEMRD | I_MEMWR | I_CTRL | I_ALU },
<span class="lineNum">     299 </span>            :   /* 64 */
<span class="lineNum">     300 </span>            :   { &quot;fs&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     301 </span>            :   /* 65 */
<span class="lineNum">     302 </span>            :   { &quot;gs&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     303 </span>            :   /* 66 - cambia la dimensione dell'operando */
<span class="lineNum">     304 </span>            :   { &quot;opd-size&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     305 </span>            :   /* 67 - cambia la dimensione dell'operando */
<span class="lineNum">     306 </span>            :   { &quot;addr-size&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     307 </span>            :   /* 68 */
<span class="lineNum">     308 </span>            :   { &quot;push&quot;, { ADDR_I, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     309 </span>            :   /* 69 */
<span class="lineNum">     310 </span>            :   { &quot;imul&quot;, { ADDR_G, ADDR_E, ADDR_I }, { OP_V, OP_V, OP_V }, NULL, I_MEMRD | I_ALU },
<span class="lineNum">     311 </span>            :   /* 6A */
<span class="lineNum">     312 </span>            :   { &quot;push&quot;, { ADDR_I, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     313 </span>            :   /* 6B */
<span class="lineNum">     314 </span>            :   { &quot;imul&quot;, { ADDR_G, ADDR_E, ADDR_I }, { OP_V, OP_V, OP_B }, NULL, I_MEMRD | I_ALU },
<span class="lineNum">     315 </span>            :   /* 6C - SDM pgg 3-328-330 e 3-519-521 */
<span class="lineNum">     316 </span>            :   { &quot;insb&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_MEMWR | I_STRING },
<span class="lineNum">     317 </span>            :   /* 6D */
<span class="lineNum">     318 </span>            :   { &quot;insw&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_MEMWR | I_STRING },
<span class="lineNum">     319 </span>            :   /* 6E */
<span class="lineNum">     320 </span>            :   { &quot;outsb&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_MEMRD | I_STRING },
<span class="lineNum">     321 </span>            :   /* 6F */
<span class="lineNum">     322 </span>            :   { &quot;outsw&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_MEMRD | I_STRING },
<span class="lineNum">     323 </span>            :   /* 70 */
<span class="lineNum">     324 </span>            :   { &quot;jo&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     325 </span>            :   /* 71 */
<span class="lineNum">     326 </span>            :   { &quot;jno&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     327 </span>            :   /* 72 - quest'istruzione è jb/jnae/jc ed equivale a jump if carry set */
<span class="lineNum">     328 </span>            :   { &quot;jc&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     329 </span>            :   /* 73 - quest'istruzione è jnb/jnae/jnc ed equivale a jump if carry clear */
<span class="lineNum">     330 </span>            :   { &quot;jnc&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     331 </span>            :   /* 74 */
<span class="lineNum">     332 </span>            :   { &quot;jz&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     333 </span>            :   /* 75 */
<span class="lineNum">     334 </span>            :   { &quot;jnz&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     335 </span>            :   /* 76 */
<span class="lineNum">     336 </span>            :   { &quot;jbe&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     337 </span>            :   /* 77 */
<span class="lineNum">     338 </span>            :   { &quot;ja&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     339 </span>            :   /* 78 */
<span class="lineNum">     340 </span>            :   { &quot;js&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     341 </span>            :   /* 79 */
<span class="lineNum">     342 </span>            :   { &quot;jns&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     343 </span>            :   /* 7A */
<span class="lineNum">     344 </span>            :   { &quot;jp&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     345 </span>            :   /* 7B */
<span class="lineNum">     346 </span>            :   { &quot;jnp&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     347 </span>            :   /* 7C */
<span class="lineNum">     348 </span>            :   { &quot;jl&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     349 </span>            :   /* 7D */
<span class="lineNum">     350 </span>            :   { &quot;jge&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     351 </span>            :   /* 7E */
<span class="lineNum">     352 </span>            :   { &quot;jle&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     353 </span>            :   /* 7F */
<span class="lineNum">     354 </span>            :   { &quot;jg&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     355 </span>            :   /* 80 */
<span class="lineNum">     356 </span>            :   { NULL, { ADDR_E, ADDR_I, ADDR_0 }, { OP_B, OP_B, OP_0 }, immed_grp_1, 0 },
<span class="lineNum">     357 </span>            :   /* 81 */
<span class="lineNum">     358 </span>            :   { NULL, { ADDR_E, ADDR_I, ADDR_0 }, { OP_V, OP_V, OP_0 }, immed_grp_1, 0 },
<span class="lineNum">     359 </span>            :   /* 82 */
<span class="lineNum">     360 </span>            :   { NULL, { ADDR_E, ADDR_I, ADDR_0 }, { OP_B, OP_B, OP_0 }, immed_grp_1, 0 },
<span class="lineNum">     361 </span>            :   /* 83 */
<span class="lineNum">     362 </span>            :   { NULL, { ADDR_E, ADDR_I, ADDR_0 }, { OP_V, OP_B, OP_0 }, immed_grp_1, 0 },
<span class="lineNum">     363 </span>            :   /* 84 */
<span class="lineNum">     364 </span>            :   { &quot;test&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_CTRL | I_ALU | I_MEMRD },
<span class="lineNum">     365 </span>            :   /* 85 */
<span class="lineNum">     366 </span>            :   { &quot;test&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CTRL | I_ALU | I_MEMRD },
<span class="lineNum">     367 </span>            :   /* 86 */
<span class="lineNum">     368 </span>            :   { &quot;xchg&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMRD | I_MEMWR },
<span class="lineNum">     369 </span>            :   /* 87 */
<span class="lineNum">     370 </span>            :   { &quot;xchg&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_MEMWR },
<span class="lineNum">     371 </span>            :   /* 88 */
<span class="lineNum">     372 </span>            :   { &quot;mov&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMWR },
<span class="lineNum">     373 </span>            :   /* 89 */
<span class="lineNum">     374 </span>            :   { &quot;mov&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMWR },
<span class="lineNum">     375 </span>            :   /* 8A */
<span class="lineNum">     376 </span>            :   { &quot;mov&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMRD },
<span class="lineNum">     377 </span>            :   /* 8B */
<span class="lineNum">     378 </span>            :   { &quot;mov&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD },
<span class="lineNum">     379 </span>            :   /* 8C */
<span class="lineNum">     380 </span>            :   { &quot;mov&quot;, { ADDR_E, ADDR_S, ADDR_0 }, { OP_W, OP_W, OP_0 }, NULL, I_MEMWR },
<span class="lineNum">     381 </span>            :   /* 8D */
<span class="lineNum">     382 </span>            :   { &quot;lea&quot;, { ADDR_G, ADDR_M, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_MEMIND },
<span class="lineNum">     383 </span>            :   /* 8E */
<span class="lineNum">     384 </span>            :   { &quot;mov&quot;, { ADDR_S, ADDR_E, ADDR_0 }, { OP_W, OP_W, OP_0 }, NULL, I_MEMRD },
<span class="lineNum">     385 </span>            :   /* 8F */
<span class="lineNum">     386 </span>            :   { &quot;pop&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_PUSHPOP | I_MEMWR },
<span class="lineNum">     387 </span>            :   /* 90 */
<span class="lineNum">     388 </span>            :   { &quot;nop&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     389 </span>            :   /* 91 */
<span class="lineNum">     390 </span>            :   { &quot;xchg&quot;, { R_AX, R_CX, ADDR_0 }, { OP_E, OP_E, OP_0 }, NULL, 0 },
<span class="lineNum">     391 </span>            :   /* 92 */
<span class="lineNum">     392 </span>            :   { &quot;xchg&quot;, { R_AX, R_DX, ADDR_0 }, { OP_E, OP_E, OP_0 }, NULL, 0 },
<span class="lineNum">     393 </span>            :   /* 93 */
<span class="lineNum">     394 </span>            :   { &quot;xchg&quot;, { R_AX, R_BX, ADDR_0 }, { OP_E, OP_E, OP_0 }, NULL, 0 },
<span class="lineNum">     395 </span>            :   /* 94 */
<span class="lineNum">     396 </span>            :   { &quot;xchg&quot;, { R_AX, R_SP, ADDR_0 }, { OP_E, OP_E, OP_0 }, NULL, 0 },
<span class="lineNum">     397 </span>            :   /* 95 */
<span class="lineNum">     398 </span>            :   { &quot;xchg&quot;, { R_AX, R_BP, ADDR_0 }, { OP_E, OP_E, OP_0 }, NULL, 0 },
<span class="lineNum">     399 </span>            :   /* 96 */
<span class="lineNum">     400 </span>            :   { &quot;xchg&quot;, { R_AX, R_SI, ADDR_0 }, { OP_E, OP_E, OP_0 }, NULL, 0 },
<span class="lineNum">     401 </span>            :   /* 97 */
<span class="lineNum">     402 </span>            :   { &quot;xchg&quot;, { R_AX, R_DI, ADDR_0 }, { OP_E, OP_E, OP_0 }, NULL, 0 },
<span class="lineNum">     403 </span>            :   /* 98 - cbw/cwde dipendono dall'opsize */
<span class="lineNum">     404 </span>            :   { &quot;cbw&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     405 </span>            :   /* 99 - cwd/cdq dipendono dall'opsize */
<span class="lineNum">     406 </span>            :   { &quot;cwd&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     407 </span>            :   /* 9A */
<span class="lineNum">     408 </span>            :   { &quot;callf&quot;, { ADDR_A, ADDR_0, ADDR_0 }, { OP_P, OP_0, OP_0 }, NULL, I_CALL},
<span class="lineNum">     409 </span>            :   /* 9B */
<span class="lineNum">     410 </span>            :   { &quot;fwait&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_FPU | I_CTRL },
<span class="lineNum">     411 </span>            :   /* 9C */
<span class="lineNum">     412 </span>            :   { &quot;pushf&quot;, { ADDR_F, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_PUSHPOP | I_CTRL },
<span class="lineNum">     413 </span>            :   /* 9D */
<span class="lineNum">     414 </span>            :   { &quot;popf&quot;, { ADDR_F, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_PUSHPOP | I_CTRL },
<span class="lineNum">     415 </span>            :   /* 9E */
<span class="lineNum">     416 </span>            :   { &quot;sahf&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_CTRL },
<span class="lineNum">     417 </span>            :   /* 9F */
<span class="lineNum">     418 </span>            :   { &quot;lahf&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_CTRL },
<span class="lineNum">     419 </span>            :   /* A0 */
<span class="lineNum">     420 </span>            :   { &quot;mov&quot;, { R_AL, ADDR_O, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, I_MEMRD },
<span class="lineNum">     421 </span>            :   /* A1 */
<span class="lineNum">     422 </span>            :   { &quot;mov&quot;, { R_AX, ADDR_O, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, I_MEMRD },
<span class="lineNum">     423 </span>            :   /* A2 */
<span class="lineNum">     424 </span>            :   { &quot;mov&quot;, { ADDR_O, R_AL, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_MEMWR },
<span class="lineNum">     425 </span>            :   /* A3 */
<span class="lineNum">     426 </span>            :   { &quot;mov&quot;, { ADDR_O, R_AX, ADDR_0 }, { OP_V, OP_E, OP_0 }, NULL, I_MEMWR },
<span class="lineNum">     427 </span>            :   /* A4 */
<span class="lineNum">     428 </span>            :   { &quot;movs&quot;, { ADDR_X, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_STRING | I_MEMRD | I_MEMWR },
<span class="lineNum">     429 </span>            :   /* A5 */
<span class="lineNum">     430 </span>            :   { &quot;movs&quot;, { ADDR_Y, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_STRING | I_MEMRD | I_MEMWR },
<span class="lineNum">     431 </span>            :   /* A6 */
<span class="lineNum">     432 </span>            :   { &quot;cmps&quot;, { ADDR_X, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_STRING | I_CTRL | I_ALU | I_MEMRD },
<span class="lineNum">     433 </span>            :   /* A7 */
<span class="lineNum">     434 </span>            :   { &quot;cmps&quot;, { ADDR_Y, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_STRING | I_CTRL | I_ALU | I_MEMRD },
<span class="lineNum">     435 </span>            :   /* A8 */
<span class="lineNum">     436 </span>            :   { &quot;test&quot;, { R_AL, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, I_CTRL | I_ALU },
<span class="lineNum">     437 </span>            :   /* A9 */
<span class="lineNum">     438 </span>            :   { &quot;test&quot;, { R_AX, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, I_CTRL | I_ALU},
<span class="lineNum">     439 </span>            :   /* AA - stosb e stosw sono etichette per stos m8,16,32 */
<span class="lineNum">     440 </span>            :   { &quot;stos&quot;, { ADDR_X, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_STRING | I_MEMWR },
<span class="lineNum">     441 </span>            :   /* AB - viene presentato come Yv, eAX, ma entrambi sono opzionali */
<span class="lineNum">     442 </span>            :   { &quot;stos&quot;, { ADDR_Y, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_STRING | I_MEMWR },
<span class="lineNum">     443 </span>            : /*   { &quot;stosw&quot;, { ADDR_Y, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, false }, */
<span class="lineNum">     444 </span>            :   /* AC */
<span class="lineNum">     445 </span>            :   { &quot;lods&quot;, { ADDR_X, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_STRING | I_MEMRD },
<span class="lineNum">     446 </span>            :   /* AD */
<span class="lineNum">     447 </span>            :   { &quot;lods&quot;, { ADDR_Y, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_STRING | I_MEMRD },
<span class="lineNum">     448 </span>            :   /* AE */
<span class="lineNum">     449 </span>            :   { &quot;scas&quot;, { ADDR_X, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_STRING | I_MEMRD | I_ALU | I_CTRL },
<span class="lineNum">     450 </span>            :   /* AF */
<span class="lineNum">     451 </span>            :   { &quot;scas&quot;, { ADDR_Y, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_STRING | I_MEMRD | I_ALU | I_CTRL },
<span class="lineNum">     452 </span>            :   /* B0 */
<span class="lineNum">     453 </span>            :   { &quot;mov&quot;, { R_AL, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, 0 },
<span class="lineNum">     454 </span>            :   /* B1 */
<span class="lineNum">     455 </span>            :   { &quot;mov&quot;, { R_CL, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, 0 },
<span class="lineNum">     456 </span>            :   /* B2 */
<span class="lineNum">     457 </span>            :   { &quot;mov&quot;, { R_DL, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, 0 },
<span class="lineNum">     458 </span>            :   /* B3 */
<span class="lineNum">     459 </span>            :   { &quot;mov&quot;, { R_BL, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, 0 },
<span class="lineNum">     460 </span>            :   /* B4 */
<span class="lineNum">     461 </span>            :   { &quot;mov&quot;, { R_AH, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, 0 },
<span class="lineNum">     462 </span>            :   /* B5 */
<span class="lineNum">     463 </span>            :   { &quot;mov&quot;, { R_CH, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, 0 },
<span class="lineNum">     464 </span>            :   /* B6 */
<span class="lineNum">     465 </span>            :   { &quot;mov&quot;, { R_DH, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, 0 },
<span class="lineNum">     466 </span>            :   /* B7 */
<span class="lineNum">     467 </span>            :   { &quot;mov&quot;, { R_BH, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, 0 },
<span class="lineNum">     468 </span>            :   /* B8 */
<span class="lineNum">     469 </span>            :   { &quot;mov&quot;, { R_AX, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, 0 },
<span class="lineNum">     470 </span>            :   /* B9 */
<span class="lineNum">     471 </span>            :   { &quot;mov&quot;, { R_CX, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, 0 },
<span class="lineNum">     472 </span>            :   /* BA */
<span class="lineNum">     473 </span>            :   { &quot;mov&quot;, { R_DX, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, 0 },
<span class="lineNum">     474 </span>            :   /* BB */
<span class="lineNum">     475 </span>            :   { &quot;mov&quot;, { R_BX, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, 0 },
<span class="lineNum">     476 </span>            :   /* BC */
<span class="lineNum">     477 </span>            :   { &quot;mov&quot;, { R_SP, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, 0 },
<span class="lineNum">     478 </span>            :   /* BD */
<span class="lineNum">     479 </span>            :   { &quot;mov&quot;, { R_BP, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, 0 },
<span class="lineNum">     480 </span>            :   /* BE */
<span class="lineNum">     481 </span>            :   { &quot;mov&quot;, { R_SI, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, 0 },
<span class="lineNum">     482 </span>            :   /* BF */
<span class="lineNum">     483 </span>            :   { &quot;mov&quot;, { R_DI, ADDR_I, ADDR_0 }, { OP_E, OP_V, OP_0 }, NULL, 0 },
<span class="lineNum">     484 </span>            :   /* C0 */
<span class="lineNum">     485 </span>            :   { NULL, { ADDR_E, ADDR_I, ADDR_0 }, { OP_B, OP_B, OP_0 }, shift_grp_2, 0 },
<span class="lineNum">     486 </span>            :   /* C1 */
<span class="lineNum">     487 </span>            :   { NULL, { ADDR_E, ADDR_I, ADDR_0 }, { OP_V, OP_B, OP_0 }, shift_grp_2, 0 },
<span class="lineNum">     488 </span>            :   /* C2 */
<span class="lineNum">     489 </span>            :   { &quot;ret&quot;, { ADDR_I, ADDR_0, ADDR_0 }, { OP_W, OP_0, OP_0 }, NULL, I_RET},
<span class="lineNum">     490 </span>            :   /* C3 */
<span class="lineNum">     491 </span>            :   { &quot;ret&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_RET},
<span class="lineNum">     492 </span>            :   /* C4 */
<span class="lineNum">     493 </span>            :   { &quot;les&quot;, { ADDR_G, ADDR_M, ADDR_0 }, { OP_V, OP_P, OP_0 }, NULL, I_MEMRD },
<span class="lineNum">     494 </span>            :   /* C5 */
<span class="lineNum">     495 </span>            :   { &quot;lds&quot;, { ADDR_G, ADDR_M, ADDR_0 }, { OP_V, OP_P, OP_0 }, NULL, I_MEMRD },
<span class="lineNum">     496 </span>            :   /* C6 */
<span class="lineNum">     497 </span>            :   { NULL, { ADDR_E, ADDR_I, ADDR_0 }, { OP_B, OP_B, OP_0 }, grp_11, 0 },
<span class="lineNum">     498 </span>            :   /* C7 */
<span class="lineNum">     499 </span>            :   { NULL, { ADDR_E, ADDR_I, ADDR_0 }, { OP_V, OP_V, OP_0 }, grp_11, 0 },
<span class="lineNum">     500 </span>            :   /* C8 */
<span class="lineNum">     501 </span>            :   { &quot;enter&quot;, { ADDR_I, ADDR_I, ADDR_0 }, { OP_W, OP_B, OP_0 }, NULL, 0 },
<span class="lineNum">     502 </span>            :   /* C9 */
<span class="lineNum">     503 </span>            :   { &quot;leave&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_RET },
<span class="lineNum">     504 </span>            :   /* CA */
<span class="lineNum">     505 </span>            :   { &quot;retf&quot;, { ADDR_I, ADDR_0, ADDR_0 }, { OP_W, OP_0, OP_0 }, NULL, I_RET},
<span class="lineNum">     506 </span>            :   /* CB */
<span class="lineNum">     507 </span>            :   { &quot;retf&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_RET},
<span class="lineNum">     508 </span>            :   /* CC */
<span class="lineNum">     509 </span>            :   { &quot;int\t3&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     510 </span>            :   /* CD */
<span class="lineNum">     511 </span>            :   { &quot;int&quot;, { ADDR_I, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     512 </span>            :   /* CE */
<span class="lineNum">     513 </span>            :   { &quot;into&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     514 </span>            :   /* CF */
<span class="lineNum">     515 </span>            :   { &quot;iret&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_RET },
<span class="lineNum">     516 </span>            :   /* D0 */
<span class="lineNum">     517 </span>            :   { NULL, { ADDR_E, IMMED_1, ADDR_0 }, { OP_B, OP_0, OP_0 }, shift_grp_2, I_MEMWR },
<span class="lineNum">     518 </span>            :   /* D1 */
<span class="lineNum">     519 </span>            :   { NULL, { ADDR_E, IMMED_1, ADDR_0 }, { OP_V, OP_0, OP_0 }, shift_grp_2, I_MEMWR },
<span class="lineNum">     520 </span>            :   /* D2 */
<span class="lineNum">     521 </span>            :   { NULL, { ADDR_E, R_CL, ADDR_0 }, { OP_B, OP_0, OP_0 }, shift_grp_2, I_MEMWR },
<span class="lineNum">     522 </span>            :   /* D3 */
<span class="lineNum">     523 </span>            :   { NULL, { ADDR_E, R_CL, ADDR_0 }, { OP_V, OP_0, OP_0 }, shift_grp_2, I_MEMWR },
<span class="lineNum">     524 </span>            :   /* D4 */
<span class="lineNum">     525 </span>            :   { &quot;aam&quot;, { ADDR_I, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     526 </span>            :   /* D5 */
<span class="lineNum">     527 </span>            :   { &quot;aad&quot;, { ADDR_I, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_ALU },
<span class="lineNum">     528 </span>            :   /* D6 - istruzione non legale */
<span class="lineNum">     529 </span>            :   { &quot;ill_d6&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     530 </span>            :   /* D7 */
<span class="lineNum">     531 </span>            :   { &quot;xlatb&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_MEMRD },
<span class="lineNum">     532 </span>            :   /* D8 */
<span class="lineNum">     533 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, d8_opcode, 0 },
<span class="lineNum">     534 </span>            :   /* D9 */
<span class="lineNum">     535 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, d9_opcode, 0 },
<span class="lineNum">     536 </span>            :   /* DA */
<span class="lineNum">     537 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, da_opcode, 0 },
<span class="lineNum">     538 </span>            :   /* DB */
<span class="lineNum">     539 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, db_opcode, 0 },
<span class="lineNum">     540 </span>            :   /* DC */
<span class="lineNum">     541 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, dc_opcode, 0 },
<span class="lineNum">     542 </span>            :   /* DD */
<span class="lineNum">     543 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, dd_opcode, 0 },
<span class="lineNum">     544 </span>            :   /* DE */
<span class="lineNum">     545 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, de_opcode, 0 },
<span class="lineNum">     546 </span>            :   /* DF */
<span class="lineNum">     547 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, df_opcode, 0 },
<span class="lineNum">     548 </span>            :   /* E0 */
<span class="lineNum">     549 </span>            :   { &quot;loopne&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     550 </span>            :   /* E1 */
<span class="lineNum">     551 </span>            :   { &quot;loope&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     552 </span>            :   /* E2 */
<span class="lineNum">     553 </span>            :   { &quot;loop&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     554 </span>            :   /* E3 */
<span class="lineNum">     555 </span>            :   { &quot;jcxz&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP | I_CONDITIONAL },
<span class="lineNum">     556 </span>            :   /* E4 */
<span class="lineNum">     557 </span>            :   { &quot;in&quot;, { R_AL, ADDR_I, ADDR_0 }, { OP_0, OP_B, OP_0 }, NULL, 0 },
<span class="lineNum">     558 </span>            :   /* E5 */
<span class="lineNum">     559 </span>            :   { &quot;in&quot;, { R_AX, ADDR_I, ADDR_0 }, { OP_E, OP_B, OP_0 }, NULL, 0 },
<span class="lineNum">     560 </span>            :   /* E6 */
<span class="lineNum">     561 </span>            :   { &quot;out&quot;, { ADDR_I, R_AL, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     562 </span>            :   /* E7 */
<span class="lineNum">     563 </span>            :   { &quot;out&quot;, { ADDR_I, R_AX, ADDR_0 }, { OP_B, OP_E, OP_0 }, NULL, 0 },
<span class="lineNum">     564 </span>            :   /* E8 */
<span class="lineNum">     565 </span>            :   { &quot;call&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CALL },
<span class="lineNum">     566 </span>            :   /* E9 - near jmp */
<span class="lineNum">     567 </span>            :   { &quot;jmp&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_JUMP },
<span class="lineNum">     568 </span>            :   /* EA - far jmp */
<span class="lineNum">     569 </span>            :   { &quot;jmp&quot;, { ADDR_A, ADDR_0, ADDR_0 }, { OP_P, OP_0, OP_0 }, NULL, I_JUMP },
<span class="lineNum">     570 </span>            :   /* EB - short jmp */
<span class="lineNum">     571 </span>            :   { &quot;jmp short&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_JUMP },
<span class="lineNum">     572 </span>            :   /* EC */
<span class="lineNum">     573 </span>            :   { &quot;in&quot;, { R_AL, R_DX, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     574 </span>            :   /* ED */
<span class="lineNum">     575 </span>            :   { &quot;in&quot;, { R_AX, R_DX, ADDR_0 }, { OP_E, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     576 </span>            :   /* EE */
<span class="lineNum">     577 </span>            :   { &quot;out&quot;, { R_DX, R_AL, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     578 </span>            :   /* EF */
<span class="lineNum">     579 </span>            :   { &quot;out&quot;, { R_DX, R_AX, ADDR_0 }, { OP_0, OP_E, OP_0 }, NULL, 0 },
<span class="lineNum">     580 </span>            :   /* F0 */
<span class="lineNum">     581 </span>            :   { &quot;lock&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     582 </span>            :   /* F1 */
<span class="lineNum">     583 </span>            :   { &quot;ill_f1&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     584 </span>            :   /* F2 */
<span class="lineNum">     585 </span>            :   { &quot;repne&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     586 </span>            :   /* F3 */
<span class="lineNum">     587 </span>            :   { &quot;repe&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     588 </span>            :   /* F4 */
<span class="lineNum">     589 </span>            :   { &quot;hlt&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     590 </span>            :   /* F5 */
<span class="lineNum">     591 </span>            :   { &quot;cmc&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_CTRL },
<span class="lineNum">     592 </span>            :   /* F6 */
<span class="lineNum">     593 </span>            :   { NULL, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, unary_grp_3, 0 },
<span class="lineNum">     594 </span>            :   /* F7 */
<span class="lineNum">     595 </span>            :   { NULL, { ADDR_E, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, unary_grp_3, 0 },
<span class="lineNum">     596 </span>            :   /* F8 */
<span class="lineNum">     597 </span>            :   { &quot;clc&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_CTRL },
<span class="lineNum">     598 </span>            :   /* F9 */
<span class="lineNum">     599 </span>            :   { &quot;stc&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_CTRL },
<span class="lineNum">     600 </span>            :   /* FA */
<span class="lineNum">     601 </span>            :   { &quot;cli&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_CTRL },
<span class="lineNum">     602 </span>            :   /* FB */
<span class="lineNum">     603 </span>            :   { &quot;sti&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_CTRL },
<span class="lineNum">     604 </span>            :   /* FC */
<span class="lineNum">     605 </span>            :   { &quot;cld&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_CTRL },
<span class="lineNum">     606 </span>            :   /* FD */
<span class="lineNum">     607 </span>            :   { &quot;std&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_CTRL },
<span class="lineNum">     608 </span>            :   /* FE - inc/dec */
<span class="lineNum">     609 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, grp_4, 0 },
<span class="lineNum">     610 </span>            :   /* FF - inc/dec */
<span class="lineNum">     611 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, grp_5, 0 },
<span class="lineNum">     612 </span>            : };
<span class="lineNum">     613 </span>            : 
<span class="lineNum">     614 </span>            : 
<span class="lineNum">     615 </span>            : /* tabella di escape opcode 0F */
<span class="lineNum">     616 </span>            : insn esc_0f_opcode_table[] = {
<span class="lineNum">     617 </span>            :   /* 00 - grp 6 */
<span class="lineNum">     618 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, grp_6, 0 },
<span class="lineNum">     619 </span>            :   /* 01 - grp 7 */
<span class="lineNum">     620 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, grp_7, 0 },
<span class="lineNum">     621 </span>            :   /* 02 */
<span class="lineNum">     622 </span>            :   { &quot;lar&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_W, OP_0 }, NULL, I_MEMRD | I_CTRL },        // [FV] Load Access Rights Byte
<span class="lineNum">     623 </span>            :   /* 03 */
<span class="lineNum">     624 </span>            :   { &quot;lsl&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_W, OP_0 }, NULL, I_MEMRD | I_CTRL },        // [FV] Load Segment Limit
<span class="lineNum">     625 </span>            :   /* 04 */
<span class="lineNum">     626 </span>            :   { &quot;ill_0f04&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     627 </span>            :   /* 05 */
<span class="lineNum">     628 </span>            :   { &quot;ill_0f05&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     629 </span>            :   /* 06 */
<span class="lineNum">     630 </span>            :   { &quot;clts&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     631 </span>            :   /* 07 */
<span class="lineNum">     632 </span>            :   { &quot;ill_0f07&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     633 </span>            :   /* 08 */
<span class="lineNum">     634 </span>            :   { &quot;invd&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     635 </span>            :   /* 09 */
<span class="lineNum">     636 </span>            :   { &quot;wbinvd&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     637 </span>            :   /* 0A */
<span class="lineNum">     638 </span>            :   { &quot;ill_0f0a&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     639 </span>            :   /* 0B */
<span class="lineNum">     640 </span>            :   { &quot;ud2&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     641 </span>            :   /* 0C */
<span class="lineNum">     642 </span>            :   { &quot;ill_0f0c&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     643 </span>            :   /* 0D */
<span class="lineNum">     644 </span>            :   { &quot;ill_0f0d&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     645 </span>            :   /* 0E */
<span class="lineNum">     646 </span>            :   { &quot;ill_0f0e&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     647 </span>            :   /* 0F */
<span class="lineNum">     648 </span>            :   { &quot;ill_0f0f&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     649 </span>            :   /* 10 */
<span class="lineNum">     650 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f10_17, 0 },
<span class="lineNum">     651 </span>            :   /* 11 */
<span class="lineNum">     652 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f10_17, 0 },
<span class="lineNum">     653 </span>            :   /* 12 */
<span class="lineNum">     654 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f10_17, 0 },
<span class="lineNum">     655 </span>            :   /* 13 */
<span class="lineNum">     656 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f10_17, 0 },
<span class="lineNum">     657 </span>            :   /* 14 */
<span class="lineNum">     658 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f10_17, 0 },
<span class="lineNum">     659 </span>            :   /* 15 */
<span class="lineNum">     660 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f10_17, 0 },
<span class="lineNum">     661 </span>            :   /* 16 */
<span class="lineNum">     662 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f10_17, 0 },
<span class="lineNum">     663 </span>            :   /* 17 */
<span class="lineNum">     664 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f10_17, 0 },
<span class="lineNum">     665 </span>            :   /* 18 - prefetch */
<span class="lineNum">     666 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, grp_16, 0 },
<span class="lineNum">     667 </span>            :   /* 19 */
<span class="lineNum">     668 </span>            :   { &quot;ill_0f19&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     669 </span>            :   /* 1A */
<span class="lineNum">     670 </span>            :   { &quot;ill_0f1a&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     671 </span>            :   /* 1B */
<span class="lineNum">     672 </span>            :   { &quot;ill_0f1b&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     673 </span>            :   /* 1C */
<span class="lineNum">     674 </span>            :   { &quot;ill_0f1c&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     675 </span>            :   /* 1D */
<span class="lineNum">     676 </span>            :   { &quot;ill_0f1d&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     677 </span>            :   /* 1E */
<span class="lineNum">     678 </span>            :   { &quot;ill_0f1e&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     679 </span>            :   /* 1F */
<span class="lineNum">     680 </span>            :   { &quot;nop&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     681 </span>            :   /* 20 */
<span class="lineNum">     682 </span>            :   { &quot;mov&quot;, { ADDR_R, ADDR_C, ADDR_0 }, { OP_D, OP_D, OP_0 }, NULL, I_CTRL },
<span class="lineNum">     683 </span>            :   /* 21 */
<span class="lineNum">     684 </span>            :   { &quot;mov&quot;, { ADDR_R, ADDR_D, ADDR_0 }, { OP_D, OP_D, OP_0 }, NULL, 0 },
<span class="lineNum">     685 </span>            :   /* 22 */
<span class="lineNum">     686 </span>            :   { &quot;mov&quot;, { ADDR_C, ADDR_R, ADDR_0 }, { OP_D, OP_D, OP_0 }, NULL, I_CTRL },
<span class="lineNum">     687 </span>            :   /* 23 */
<span class="lineNum">     688 </span>            :   { &quot;mov&quot;, { ADDR_D, ADDR_R, ADDR_0 }, { OP_D, OP_D, OP_0 }, NULL, 0 },
<span class="lineNum">     689 </span>            :   /* 24 */
<span class="lineNum">     690 </span>            :   { &quot;mov&quot;, { ADDR_R, ADDR_T, ADDR_0 }, { OP_D, OP_D, OP_0 }, NULL, 0 },       // [FV] Viene riportata Illegal
<span class="lineNum">     691 </span>            :   /* 25 */
<span class="lineNum">     692 </span>            :   { &quot;ill_0f25&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     693 </span>            :   /* 26 */
<span class="lineNum">     694 </span>            :   { &quot;mov&quot;, { ADDR_T, ADDR_R, ADDR_0 }, { OP_D, OP_D, OP_0 }, NULL, 0 },       // [FV] Viene riportata Illegal
<span class="lineNum">     695 </span>            :   /* 27 */
<span class="lineNum">     696 </span>            :   { &quot;ill_0f27&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     697 </span>            :   /* 28 */
<span class="lineNum">     698 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f28_2f, 0 },
<span class="lineNum">     699 </span>            :   /* 29 */
<span class="lineNum">     700 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f28_2f, 0 },
<span class="lineNum">     701 </span>            :   /* 2A */
<span class="lineNum">     702 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f28_2f, 0 },
<span class="lineNum">     703 </span>            :   /* 2B */
<span class="lineNum">     704 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f28_2f, 0 },
<span class="lineNum">     705 </span>            :   /* 2C */
<span class="lineNum">     706 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f28_2f, 0 },
<span class="lineNum">     707 </span>            :   /* 2D */
<span class="lineNum">     708 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f28_2f, 0 },
<span class="lineNum">     709 </span>            :   /* 2E */
<span class="lineNum">     710 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f28_2f, 0 },
<span class="lineNum">     711 </span>            :   /* 2F */
<span class="lineNum">     712 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f28_2f, 0 },
<span class="lineNum">     713 </span>            :   /* 30 */
<span class="lineNum">     714 </span>            :   { &quot;wrmsr&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     715 </span>            :   /* 31 */
<span class="lineNum">     716 </span>            :   { &quot;rdtsc&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     717 </span>            :   /* 32 */
<span class="lineNum">     718 </span>            :   { &quot;rdmsr&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     719 </span>            :   /* 33 */
<span class="lineNum">     720 </span>            :   { &quot;rdpmc&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     721 </span>            :   /* 34 */
<span class="lineNum">     722 </span>            :   { &quot;sysenter&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     723 </span>            :   /* 35 */
<span class="lineNum">     724 </span>            :   { &quot;sysexit&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     725 </span>            :   /* 36 */
<span class="lineNum">     726 </span>            :   { &quot;ill_0f36&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     727 </span>            :   /* 37 */
<span class="lineNum">     728 </span>            :   { &quot;ill_0f37&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     729 </span>            :   /* 38 */
<span class="lineNum">     730 </span>            :   { &quot;ill_0f38&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     731 </span>            :   /* 39 */
<span class="lineNum">     732 </span>            :   { &quot;ill_0f39&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     733 </span>            :   /* 3A */
<span class="lineNum">     734 </span>            :   { &quot;ill_0f3a&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     735 </span>            :   /* 3B */
<span class="lineNum">     736 </span>            :   { &quot;ill_0f3b&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     737 </span>            :   /* 3C */
<span class="lineNum">     738 </span>            :   { &quot;ill_0f3c&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     739 </span>            :   /* 3D */
<span class="lineNum">     740 </span>            :   { &quot;ill_0f3d&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     741 </span>            :   /* 3E */
<span class="lineNum">     742 </span>            :   { &quot;ill_0f3e&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     743 </span>            :   /* 3F */
<span class="lineNum">     744 </span>            :   { &quot;ill_0f3f&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     745 </span>            :   /* 40 */
<span class="lineNum">     746 </span>            :   { &quot;cmovo&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CONDITIONAL | I_MEMRD },
<span class="lineNum">     747 </span>            :   /* 41 */
<span class="lineNum">     748 </span>            :   { &quot;cmovno&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CONDITIONAL | I_MEMRD },
<span class="lineNum">     749 </span>            :   /* 42 - cmovb/cmovc/cmovnae */
<span class="lineNum">     750 </span>            :   { &quot;cmovb&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CONDITIONAL | I_MEMRD },
<span class="lineNum">     751 </span>            :   /* 43 - cmovae/cmovnb/cmovnc */
<span class="lineNum">     752 </span>            :   { &quot;cmovnb&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CONDITIONAL | I_MEMRD },
<span class="lineNum">     753 </span>            :   /* 44 - cmove/cmovz */
<span class="lineNum">     754 </span>            :   { &quot;cmove&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CONDITIONAL | I_MEMRD },
<span class="lineNum">     755 </span>            :   /* 45 - cmovne/cmovnz */
<span class="lineNum">     756 </span>            :   { &quot;cmovne&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CONDITIONAL | I_MEMRD },
<span class="lineNum">     757 </span>            :   /* 46 - cmovbe/cmovna */
<span class="lineNum">     758 </span>            :   { &quot;cmovna&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CONDITIONAL | I_MEMRD },
<span class="lineNum">     759 </span>            :   /* 47 - cmova/cmovnbe */
<span class="lineNum">     760 </span>            :   { &quot;cmova&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CONDITIONAL | I_MEMRD },
<span class="lineNum">     761 </span>            :   /* 48 */
<span class="lineNum">     762 </span>            :   { &quot;cmovs&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CONDITIONAL | I_MEMRD },
<span class="lineNum">     763 </span>            :   /* 49 */
<span class="lineNum">     764 </span>            :   { &quot;cmovns&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CONDITIONAL | I_MEMRD },
<span class="lineNum">     765 </span>            :   /* 4A - cmovp/cmovpe */
<span class="lineNum">     766 </span>            :   { &quot;cmovp&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CONDITIONAL | I_MEMRD },
<span class="lineNum">     767 </span>            :   /* 4B - cmovnp/cmovpo */
<span class="lineNum">     768 </span>            :   { &quot;cmovnp&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CONDITIONAL | I_MEMRD },
<span class="lineNum">     769 </span>            :   /* 4C - cmovl/cmovnge */
<span class="lineNum">     770 </span>            :   { &quot;cmovl&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CONDITIONAL | I_MEMRD },
<span class="lineNum">     771 </span>            :   /* 4D - cmovnl/cmovge */
<span class="lineNum">     772 </span>            :   { &quot;cmovge&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CONDITIONAL | I_MEMRD },
<span class="lineNum">     773 </span>            :   /* 4E - cmovle/cmovng */
<span class="lineNum">     774 </span>            :   { &quot;cmovle&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CONDITIONAL | I_MEMRD },
<span class="lineNum">     775 </span>            :   /* 4F - cmovnle/cmovg */
<span class="lineNum">     776 </span>            :   { &quot;cmovg&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_CONDITIONAL | I_MEMRD },
<span class="lineNum">     777 </span>            :   /* 50 */
<span class="lineNum">     778 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     779 </span>            :   /* 51 */
<span class="lineNum">     780 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     781 </span>            :   /* 52 */
<span class="lineNum">     782 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     783 </span>            :   /* 53 */
<span class="lineNum">     784 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     785 </span>            :   /* 54 */
<span class="lineNum">     786 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     787 </span>            :   /* 55 */
<span class="lineNum">     788 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     789 </span>            :   /* 56 */
<span class="lineNum">     790 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     791 </span>            :   /* 57 */
<span class="lineNum">     792 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     793 </span>            :   /* 58 */
<span class="lineNum">     794 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     795 </span>            :   /* 59 */
<span class="lineNum">     796 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     797 </span>            :   /* 5A */
<span class="lineNum">     798 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     799 </span>            :   /* 5B */
<span class="lineNum">     800 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     801 </span>            :   /* 5C */
<span class="lineNum">     802 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     803 </span>            :   /* 5D */
<span class="lineNum">     804 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     805 </span>            :   /* 5E */
<span class="lineNum">     806 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     807 </span>            :   /* 5F */
<span class="lineNum">     808 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     809 </span>            :   /* 60 */
<span class="lineNum">     810 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     811 </span>            :   /* 61 */
<span class="lineNum">     812 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     813 </span>            :   /* 62 */
<span class="lineNum">     814 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     815 </span>            :   /* 63 */
<span class="lineNum">     816 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     817 </span>            :   /* 64 */
<span class="lineNum">     818 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     819 </span>            :   /* 65 */
<span class="lineNum">     820 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     821 </span>            :   /* 66 */
<span class="lineNum">     822 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     823 </span>            :   /* 67 */
<span class="lineNum">     824 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     825 </span>            :   /* 68 */
<span class="lineNum">     826 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     827 </span>            :   /* 69 */
<span class="lineNum">     828 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     829 </span>            :   /* 6A */
<span class="lineNum">     830 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     831 </span>            :   /* 6B */
<span class="lineNum">     832 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     833 </span>            :   /* 6C */
<span class="lineNum">     834 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     835 </span>            :   /* 6D */
<span class="lineNum">     836 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     837 </span>            :   /* 6E */
<span class="lineNum">     838 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     839 </span>            :   /* 6F */
<span class="lineNum">     840 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     841 </span>            :   /* 70 */
<span class="lineNum">     842 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f50_70, 0 },
<span class="lineNum">     843 </span>            :   /* 71 */
<span class="lineNum">     844 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, grp_12, 0 },
<span class="lineNum">     845 </span>            :   /* 72 */
<span class="lineNum">     846 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, grp_13, 0 },
<span class="lineNum">     847 </span>            :   /* 73 */
<span class="lineNum">     848 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, grp_14, 0 },
<span class="lineNum">     849 </span>            :   /* 74 */
<span class="lineNum">     850 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f74_76, 0 },
<span class="lineNum">     851 </span>            :   /* 75 */
<span class="lineNum">     852 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f74_76, 0 },
<span class="lineNum">     853 </span>            :   /* 76 */
<span class="lineNum">     854 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f74_76, 0 },
<span class="lineNum">     855 </span>            :   /* 77 */
<span class="lineNum">     856 </span>            :   { &quot;emms&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_CTRL | I_FPU }, // [FV] Empty MMX Technology State
<span class="lineNum">     857 </span>            :   /* 78 */
<span class="lineNum">     858 </span>            :   { &quot;mmxud&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },     // [FV] Non gestita
<span class="lineNum">     859 </span>            :   /* 79 */
<span class="lineNum">     860 </span>            :   { &quot;mmxud&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },     // [FV] Non gestita
<span class="lineNum">     861 </span>            :   /* 7A */
<span class="lineNum">     862 </span>            :   { &quot;mmxud&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },     // [FV] Non gestita
<span class="lineNum">     863 </span>            :   /* 7B */
<span class="lineNum">     864 </span>            :   { &quot;mmxud&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },     // [FV] Non gestita
<span class="lineNum">     865 </span>            :   /* 7C */
<span class="lineNum">     866 </span>            :   { &quot;mmxud&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },     // [FV] Non gestita
<span class="lineNum">     867 </span>            :   /* 7D */
<span class="lineNum">     868 </span>            :   { &quot;mmxud&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },     // [FV] Non gestita
<span class="lineNum">     869 </span>            :   /* 7E */
<span class="lineNum">     870 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f7e_7f, 0 },
<span class="lineNum">     871 </span>            :   /* 7F */
<span class="lineNum">     872 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0f7e_7f, 0 },
<span class="lineNum">     873 </span>            :   /* 80 */
<span class="lineNum">     874 </span>            :   { &quot;jo&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_JUMP },
<span class="lineNum">     875 </span>            :   /* 81 */
<span class="lineNum">     876 </span>            :   { &quot;jno&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_JUMP },
<span class="lineNum">     877 </span>            :   /* 82 - jnae/jb/jc */
<span class="lineNum">     878 </span>            :   { &quot;jb&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_JUMP },
<span class="lineNum">     879 </span>            :   /* 83 - jae/jnb/jnc */
<span class="lineNum">     880 </span>            :   { &quot;jae&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_JUMP },
<span class="lineNum">     881 </span>            :   /* 84 - je/jz */
<span class="lineNum">     882 </span>            :   { &quot;je&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_JUMP },
<span class="lineNum">     883 </span>            :   /* 85 - jne/jnz */
<span class="lineNum">     884 </span>            :   { &quot;jne&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_JUMP },
<span class="lineNum">     885 </span>            :   /* 86 - jbe/jna */
<span class="lineNum">     886 </span>            :   { &quot;jbe&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_JUMP },
<span class="lineNum">     887 </span>            :   /* 87 - ja/jnbe */
<span class="lineNum">     888 </span>            :   { &quot;ja&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_JUMP },
<span class="lineNum">     889 </span>            :   /* 88 */
<span class="lineNum">     890 </span>            :   { &quot;js&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_JUMP },
<span class="lineNum">     891 </span>            :   /* 89 */
<span class="lineNum">     892 </span>            :   { &quot;jns&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_JUMP },
<span class="lineNum">     893 </span>            :   /* 8A - jp/jpe */
<span class="lineNum">     894 </span>            :   { &quot;jp&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_JUMP },
<span class="lineNum">     895 </span>            :   /* 8B - jnp/jpo */
<span class="lineNum">     896 </span>            :   { &quot;jnp&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_JUMP },
<span class="lineNum">     897 </span>            :   /* 8C - jl/jnge */
<span class="lineNum">     898 </span>            :   { &quot;jl&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_JUMP },
<span class="lineNum">     899 </span>            :   /* 8D - jnl/jge */
<span class="lineNum">     900 </span>            :   { &quot;jge&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_JUMP },
<span class="lineNum">     901 </span>            :   /* 8E - jle/jng */
<span class="lineNum">     902 </span>            :   { &quot;jle&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_JUMP },
<span class="lineNum">     903 </span>            :   /* 8F - jnle/jg */
<span class="lineNum">     904 </span>            :   { &quot;jg&quot;, { ADDR_J, ADDR_0, ADDR_0 }, { OP_V, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_JUMP },
<span class="lineNum">     905 </span>            :   /* 90 */
<span class="lineNum">     906 </span>            :   { &quot;seto&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_MEMWR },
<span class="lineNum">     907 </span>            :   /* 91 */
<span class="lineNum">     908 </span>            :   { &quot;setno&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_MEMWR },
<span class="lineNum">     909 </span>            :   /* 92 - setb/setc/setnae */
<span class="lineNum">     910 </span>            :   { &quot;setb&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_MEMWR },
<span class="lineNum">     911 </span>            :   /* 93 - setae/setnb/setnc */
<span class="lineNum">     912 </span>            :   { &quot;setae&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_MEMWR },
<span class="lineNum">     913 </span>            :   /* 94 - sete/setz */
<span class="lineNum">     914 </span>            :   { &quot;sete&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_MEMWR },
<span class="lineNum">     915 </span>            :   /* 95 - setne/setnz */
<span class="lineNum">     916 </span>            :   { &quot;setne&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_MEMWR },
<span class="lineNum">     917 </span>            :   /* 96 - setbe/setna */
<span class="lineNum">     918 </span>            :   { &quot;setbe&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_MEMWR },
<span class="lineNum">     919 </span>            :   /* 97 - seta/setnbe */
<span class="lineNum">     920 </span>            :   { &quot;seta&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_MEMWR },
<span class="lineNum">     921 </span>            :   /* 98 */
<span class="lineNum">     922 </span>            :   { &quot;sets&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_MEMWR },
<span class="lineNum">     923 </span>            :   /* 99 */
<span class="lineNum">     924 </span>            :   { &quot;setns&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_MEMWR },
<span class="lineNum">     925 </span>            :   /* 9A - setp/setpe */
<span class="lineNum">     926 </span>            :   { &quot;setp&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_MEMWR },
<span class="lineNum">     927 </span>            :   /* 9B - setnp/setpo */
<span class="lineNum">     928 </span>            :   { &quot;setnp&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_MEMWR },
<span class="lineNum">     929 </span>            :   /* 9C - setl/setnge */
<span class="lineNum">     930 </span>            :   { &quot;setl&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_MEMWR },
<span class="lineNum">     931 </span>            :   /* 9D - setnl/setge */
<span class="lineNum">     932 </span>            :   { &quot;setge&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_MEMWR },
<span class="lineNum">     933 </span>            :   /* 9E - setle/setng */
<span class="lineNum">     934 </span>            :   { &quot;setle&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_MEMWR },
<span class="lineNum">     935 </span>            :   /* 9F - setnle/setg */
<span class="lineNum">     936 </span>            :   { &quot;setg&quot;, { ADDR_E, ADDR_0, ADDR_0 }, { OP_B, OP_0, OP_0 }, NULL, I_CONDITIONAL | I_MEMWR },
<span class="lineNum">     937 </span>            :   /* A0 */
<span class="lineNum">     938 </span>            :   { &quot;push&quot;, { R_FS, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     939 </span>            :   /* A1 */
<span class="lineNum">     940 </span>            :   { &quot;pop&quot;, { R_FS, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     941 </span>            :   /* A2 */
<span class="lineNum">     942 </span>            :   { &quot;cpuid&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     943 </span>            :   /* A3 */
<span class="lineNum">     944 </span>            :   { &quot;bt&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_CTRL },
<span class="lineNum">     945 </span>            :   /* A4 */
<span class="lineNum">     946 </span>            :   { &quot;shld&quot;, { ADDR_E, ADDR_G, ADDR_I }, { OP_V, OP_V, OP_B }, NULL, I_MEMWR | I_MEMRD | I_ALU },
<span class="lineNum">     947 </span>            :   /* A5 */
<span class="lineNum">     948 </span>            :   { &quot;shld&quot;, { ADDR_E, ADDR_G, R_CL }, { OP_V, OP_V, OP_0 }, NULL, I_MEMWR | I_MEMRD| I_ALU },
<span class="lineNum">     949 </span>            :   /* A6 */
<span class="lineNum">     950 </span>            :   { &quot;ill_0fa6&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     951 </span>            :   /* A7 */
<span class="lineNum">     952 </span>            :   { &quot;ill_0fa7&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     953 </span>            :   /* A8 */
<span class="lineNum">     954 </span>            :   { &quot;push&quot;, { R_GS, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     955 </span>            :   /* A9 */
<span class="lineNum">     956 </span>            :   { &quot;pop&quot;, { R_GS, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, I_PUSHPOP },
<span class="lineNum">     957 </span>            :   /* AA */
<span class="lineNum">     958 </span>            :   { &quot;rsm&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     959 </span>            :   /* AB */
<span class="lineNum">     960 </span>            :   { &quot;bts&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_MEMWR | I_CTRL },
<span class="lineNum">     961 </span>            :   /* AC */
<span class="lineNum">     962 </span>            :   { &quot;shrd&quot;, { ADDR_E, ADDR_G, ADDR_I }, { OP_V, OP_V, OP_B }, NULL, I_MEMWR | I_MEMRD | I_ALU },
<span class="lineNum">     963 </span>            :   /* AD */
<span class="lineNum">     964 </span>            :   { &quot;shrd&quot;, { ADDR_E, ADDR_G, R_CL }, { OP_V, OP_V, OP_0 }, NULL, I_MEMWR | I_MEMRD | I_ALU },
<span class="lineNum">     965 </span>            :   /* AE */
<span class="lineNum">     966 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, grp_15, 0 },
<span class="lineNum">     967 </span>            :   /* AF */
<span class="lineNum">     968 </span>            :   { &quot;imul&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_ALU },
<span class="lineNum">     969 </span>            :   /* B0 */
<span class="lineNum">     970 </span>            :   { &quot;cmpxchg&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMRD | I_MEMWR | I_CTRL | I_CONDITIONAL | I_ALU },
<span class="lineNum">     971 </span>            :   /* B1 */
<span class="lineNum">     972 </span>            :   { &quot;cmpxchg&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_MEMWR | I_CTRL | I_CONDITIONAL | I_ALU },
<span class="lineNum">     973 </span>            :   /* B2 */
<span class="lineNum">     974 </span>            :   /* [FV] Mi pare fosse errata, riportava Mp, 00, 00 */
<span class="lineNum">     975 </span>            :   { &quot;lss&quot;, { ADDR_G, ADDR_M, ADDR_0 }, { OP_V, OP_P, OP_0 }, NULL, I_MEMRD },
<span class="lineNum">     976 </span>            :   /* B3 */
<span class="lineNum">     977 </span>            :   { &quot;btr&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_MEMWR | I_CTRL },
<span class="lineNum">     978 </span>            :   /* B4 */
<span class="lineNum">     979 </span>            :   /* [FV] Mi pare fosse errata, riportava Mp, 00, 00 */
<span class="lineNum">     980 </span>            :   { &quot;lfs&quot;, { ADDR_G, ADDR_M, ADDR_0 }, { OP_V, OP_P, OP_0 }, NULL, I_MEMRD },
<span class="lineNum">     981 </span>            :   /* B5 */
<span class="lineNum">     982 </span>            :   /* [FV] Mi pare fosse errata, riportava Mp, 00, 00 */
<span class="lineNum">     983 </span>            :   { &quot;lgs&quot;, { ADDR_G, ADDR_M, ADDR_0 }, { OP_V, OP_P, OP_0 }, NULL, I_MEMRD },
<span class="lineNum">     984 </span>            :   /* B6 */
<span class="lineNum">     985 </span>            :   { &quot;movzx&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_B, OP_0 }, NULL, I_MEMRD },
<span class="lineNum">     986 </span>            :   /* B7 */
<span class="lineNum">     987 </span>            :   { &quot;movzx&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_W, OP_0 }, NULL, I_MEMRD },
<span class="lineNum">     988 </span>            :   /* B8 */
<span class="lineNum">     989 </span>            :   { &quot;ill_0fb8&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">     990 </span>            :   /* B9 - è sia UD che group 10... boh! */
<span class="lineNum">     991 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, grp_10, 0 },
<span class="lineNum">     992 </span>            :   /* BA */
<span class="lineNum">     993 </span>            :   { NULL, { ADDR_E, ADDR_I, ADDR_0 }, { OP_V, OP_B, OP_0 }, grp_8, 0 },
<span class="lineNum">     994 </span>            :   /* BB */
<span class="lineNum">     995 </span>            :   { &quot;btc&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_MEMWR | I_CTRL | I_ALU },
<span class="lineNum">     996 </span>            :   /* BC */
<span class="lineNum">     997 </span>            :   { &quot;bsf&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_CTRL | I_ALU },
<span class="lineNum">     998 </span>            :   /* BD */
<span class="lineNum">     999 </span>            :   { &quot;bsr&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_CTRL | I_ALU },
<span class="lineNum">    1000 </span>            :   /* BE */
<span class="lineNum">    1001 </span>            :   { &quot;movsx&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_B, OP_0 }, NULL, I_MEMRD },
<span class="lineNum">    1002 </span>            :   /* BF */
<span class="lineNum">    1003 </span>            :   { &quot;movsx&quot;, { ADDR_G, ADDR_E, ADDR_0 }, { OP_V, OP_W, OP_0 }, NULL, I_MEMRD },
<span class="lineNum">    1004 </span>            :   /* C0 */
<span class="lineNum">    1005 </span>            :   { &quot;xadd&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_B, OP_B, OP_0 }, NULL, I_MEMRD | I_MEMWR | I_ALU },
<span class="lineNum">    1006 </span>            :   /* C1 */
<span class="lineNum">    1007 </span>            :   { &quot;xadd&quot;, { ADDR_E, ADDR_G, ADDR_0 }, { OP_V, OP_V, OP_0 }, NULL, I_MEMRD | I_MEMWR | I_ALU },
<span class="lineNum">    1008 </span>            :   /* C2 */
<span class="lineNum">    1009 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fc2, 0 },
<span class="lineNum">    1010 </span>            :   /* C3 */
<span class="lineNum">    1011 </span>            :   /* [FV] Forse era sbagliato, riportava Ed, Gd, 00: inserita OP_Y nella select_operand_size e nella format_addr_g */
<span class="lineNum">    1012 </span>            :   { &quot;movnti&quot;, { ADDR_M, ADDR_G, ADDR_0 }, { OP_Y, OP_Y, OP_0 }, NULL, I_MEMWR },
<span class="lineNum">    1013 </span>            :   /* C4 */
<span class="lineNum">    1014 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fc4_c6, 0 },
<span class="lineNum">    1015 </span>            :   /* C5 */
<span class="lineNum">    1016 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fc4_c6, 0 },
<span class="lineNum">    1017 </span>            :   /* C6 */
<span class="lineNum">    1018 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fc4_c6, 0 },
<span class="lineNum">    1019 </span>            :   /* C7 */
<span class="lineNum">    1020 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, grp_9, 0 },
<span class="lineNum">    1021 </span>            :   /* C8 */
<span class="lineNum">    1022 </span>            :   { &quot;bswap&quot;, { R_EAX, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    1023 </span>            :   /* C9 */
<span class="lineNum">    1024 </span>            :   { &quot;bswap&quot;, { R_ECX, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    1025 </span>            :   /* CA */
<span class="lineNum">    1026 </span>            :   { &quot;bswap&quot;, { R_EDX, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    1027 </span>            :   /* CB */
<span class="lineNum">    1028 </span>            :   { &quot;bswap&quot;, { R_EBX, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    1029 </span>            :   /* CC */
<span class="lineNum">    1030 </span>            :   { &quot;bswap&quot;, { R_ESP, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    1031 </span>            :   /* CD */
<span class="lineNum">    1032 </span>            :   { &quot;bswap&quot;, { R_EBP, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    1033 </span>            :   /* CE */
<span class="lineNum">    1034 </span>            :   { &quot;bswap&quot;, { R_ESI, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    1035 </span>            :   /* CF */
<span class="lineNum">    1036 </span>            :   { &quot;bswap&quot;, { R_EDI, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    1037 </span>            :   /* D0 */
<span class="lineNum">    1038 </span>            :   { &quot;ill_0fd0&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    1039 </span>            :   /* D1 */
<span class="lineNum">    1040 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1041 </span>            :   /* D2 */
<span class="lineNum">    1042 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1043 </span>            :   /* D3 */
<span class="lineNum">    1044 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1045 </span>            :   /* D4 */
<span class="lineNum">    1046 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1047 </span>            :   /* D5 */
<span class="lineNum">    1048 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1049 </span>            :   /* D6 */
<span class="lineNum">    1050 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1051 </span>            :   /* D7 */
<span class="lineNum">    1052 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1053 </span>            :   /* D8 */
<span class="lineNum">    1054 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1055 </span>            :   /* D9 */
<span class="lineNum">    1056 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1057 </span>            :   /* DA */
<span class="lineNum">    1058 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1059 </span>            :   /* DB */
<span class="lineNum">    1060 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1061 </span>            :   /* DC */
<span class="lineNum">    1062 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1063 </span>            :   /* DD */
<span class="lineNum">    1064 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1065 </span>            :   /* DE */
<span class="lineNum">    1066 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1067 </span>            :   /* DF */
<span class="lineNum">    1068 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1069 </span>            :   /* E0 */
<span class="lineNum">    1070 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1071 </span>            :   /* E1 */
<span class="lineNum">    1072 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1073 </span>            :   /* E2 */
<span class="lineNum">    1074 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1075 </span>            :   /* E3 */
<span class="lineNum">    1076 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1077 </span>            :   /* E4 */
<span class="lineNum">    1078 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1079 </span>            :   /* E5 */
<span class="lineNum">    1080 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1081 </span>            :   /* E6 */
<span class="lineNum">    1082 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1083 </span>            :   /* E7 */
<span class="lineNum">    1084 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1085 </span>            :   /* E8 */
<span class="lineNum">    1086 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1087 </span>            :   /* E9 */
<span class="lineNum">    1088 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1089 </span>            :   /* EA */
<span class="lineNum">    1090 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1091 </span>            :   /* EB */
<span class="lineNum">    1092 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1093 </span>            :   /* EC */
<span class="lineNum">    1094 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1095 </span>            :   /* ED */
<span class="lineNum">    1096 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1097 </span>            :   /* EE */
<span class="lineNum">    1098 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1099 </span>            :   /* EF */
<span class="lineNum">    1100 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0fd1_ef, 0 },
<span class="lineNum">    1101 </span>            :   /* F0 */
<span class="lineNum">    1102 </span>            :   { &quot;ill_0ff0&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    1103 </span>            :   /* F1 */
<span class="lineNum">    1104 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0ff1_fe, 0 },
<span class="lineNum">    1105 </span>            :   /* F2 */
<span class="lineNum">    1106 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0ff1_fe, 0 },
<span class="lineNum">    1107 </span>            :   /* F3 */
<span class="lineNum">    1108 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0ff1_fe, 0 },
<span class="lineNum">    1109 </span>            :   /* F4 */
<span class="lineNum">    1110 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0ff1_fe, 0 },
<span class="lineNum">    1111 </span>            :   /* F5 */
<span class="lineNum">    1112 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0ff1_fe, 0 },
<span class="lineNum">    1113 </span>            :   /* F6 */
<span class="lineNum">    1114 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0ff1_fe, 0 },
<span class="lineNum">    1115 </span>            :   /* F7 */
<span class="lineNum">    1116 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0ff1_fe, 0 },
<span class="lineNum">    1117 </span>            :   /* F8 */
<span class="lineNum">    1118 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0ff1_fe, 0 },
<span class="lineNum">    1119 </span>            :   /* F9 */
<span class="lineNum">    1120 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0ff1_fe, 0 },
<span class="lineNum">    1121 </span>            :   /* FA */
<span class="lineNum">    1122 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0ff1_fe, 0 },
<span class="lineNum">    1123 </span>            :   /* FB */
<span class="lineNum">    1124 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0ff1_fe, 0 },
<span class="lineNum">    1125 </span>            :   /* FC */
<span class="lineNum">    1126 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0ff1_fe, 0 },
<span class="lineNum">    1127 </span>            :   /* FD */
<span class="lineNum">    1128 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0ff1_fe, 0 },
<span class="lineNum">    1129 </span>            :   /* FE */
<span class="lineNum">    1130 </span>            :   { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, esc_0ff1_fe, 0 },
<span class="lineNum">    1131 </span>            :   /* FF */
<span class="lineNum">    1132 </span>            :   { &quot;ill_0fff&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    1133 </span>            : };
<span class="lineNum">    1134 </span>            : 
<span class="lineNum">    1135 </span>            : 
<span class="lineNum">    1136 </span>            : /* esc_0f_opcode
<span class="lineNum">    1137 </span>            :  * gestisce tutti gli opcode che iniziano con 0x0f
<span class="lineNum">    1138 </span>            :  */
<span class="lineNum">    1139 </span>            : void esc_0f_opcode(struct disassembly_state *state)
<span class="lineNum">    1140 </span>            : {
<span class="lineNum">    1141 </span>            :         unsigned char opcode;
<span class="lineNum">    1142 </span>            :         insn_table table = esc_0f_opcode_table;
<span class="lineNum">    1143 </span>            : 
<span class="lineNum">    1144 </span>            :         opcode = state-&gt;text[state-&gt;pos++];
<span class="lineNum">    1145 </span>            : 
<span class="lineNum">    1146 </span>            :         // Recupera gli operandi
<span class="lineNum">    1147 </span>            :         state-&gt;addr[0] = table[opcode].addr_method[0];
<span class="lineNum">    1148 </span>            :         state-&gt;addr[1] = table[opcode].addr_method[1];
<span class="lineNum">    1149 </span>            :         state-&gt;addr[2] = table[opcode].addr_method[2];
<span class="lineNum">    1150 </span>            : 
<span class="lineNum">    1151 </span>            :         state-&gt;op[0] = table[opcode].operand_type[0];
<span class="lineNum">    1152 </span>            :         state-&gt;op[1] = table[opcode].operand_type[1];
<span class="lineNum">    1153 </span>            :         state-&gt;op[2] = table[opcode].operand_type[2];
<span class="lineNum">    1154 </span>            : 
<span class="lineNum">    1155 </span>            :         state-&gt;opcode[1] = opcode;
<span class="lineNum">    1156 </span>            : 
<span class="lineNum">    1157 </span>            :         // Copia il mnemonico
<span class="lineNum">    1158 </span>            :         if(table[opcode].instruction != NULL) {
<span class="lineNum">    1159 </span>            :                 strcpy(state-&gt;instrument-&gt;mnemonic, table[opcode].instruction);
<span class="lineNum">    1160 </span>            :         }
<span class="lineNum">    1161 </span>            : 
<span class="lineNum">    1162 </span>            :         // Preset some flags
<span class="lineNum">    1163 </span>            :         state-&gt;instrument-&gt;flags = table[opcode].flags;
<span class="lineNum">    1164 </span>            : 
<span class="lineNum">    1165 </span>            :         // Controlla se è un escape opcode
<span class="lineNum">    1166 </span>            :         if(table[opcode].instruction == NULL) { // È un escape opcode
<span class="lineNum">    1167 </span>            :                 // Controllo di sicurezza
<span class="lineNum">    1168 </span>            :                 if(table[opcode].esc_function == NULL) {
<span class="lineNum">    1169 </span>            :                         fprintf(stderr, &quot;%s:%d: Errore interno\n&quot;, __FILE__, __LINE__);
<span class="lineNum">    1170 </span>            :                         abort();
<span class="lineNum">    1171 </span>            :                 } else {
<span class="lineNum">    1172 </span>            :                         table[opcode].esc_function(state);
<span class="lineNum">    1173 </span>            :                 }
<span class="lineNum">    1174 </span>            :         } else { // Istruzione normale
<span class="lineNum">    1175 </span>            :         }
<span class="lineNum">    1176 </span>            : }
<span class="lineNum">    1177 </span>            : 
<span class="lineNum">    1178 </span>            : 
<span class="lineNum">    1179 </span>            : /* read_modrm
<span class="lineNum">    1180 </span>            :  * Salva il byte successivo in state-&gt;modrm ed incrementa state-&gt;pos
<span class="lineNum">    1181 </span>            :  */
<span class="lineNum">    1182 </span>            : inline void read_modrm(struct disassembly_state *state)
<span class="lineNum">    1183 </span>            : {
<span class="lineNum">    1184 </span>            :         state-&gt;modrm = state-&gt;text[state-&gt;pos];
<span class="lineNum">    1185 </span>            :         state-&gt;pos++;
<span class="lineNum">    1186 </span>            :         state-&gt;read_modrm = true;
<span class="lineNum">    1187 </span>            : }
<span class="lineNum">    1188 </span>            : 
<span class="lineNum">    1189 </span>            : 
<span class="lineNum">    1190 </span>            : /* d8_opcode
<span class="lineNum">    1191 </span>            :  * x87 escape.
<span class="lineNum">    1192 </span>            :  */
<span class="lineNum">    1193 </span>            : void d8_opcode(struct disassembly_state *state)
<span class="lineNum">    1194 </span>            : {
<span class="lineNum">    1195 </span>            :         // [FV] Dichiaro i seguenti campi
<span class="lineNum">    1196 </span>            :         char *instructions[4][2] = {{&quot;fadd&quot;, &quot;fmul&quot;}, {&quot;fcom&quot;, &quot;fcomp&quot;}, {&quot;fsub&quot;, &quot;fsubr&quot;}, {&quot;fdiv&quot;, &quot;fdivr&quot;}};
<span class="lineNum">    1197 </span>            :         int row, col;
<span class="lineNum">    1198 </span>            :         enum addr_method floatingPointRegisters[8] = {R_ST0, R_ST1, R_ST2, R_ST3, R_ST4, R_ST5, R_ST6, R_ST7};
<span class="lineNum">    1199 </span>            : 
<span class="lineNum">    1200 </span>            :         read_modrm(state);
<span class="lineNum">    1201 </span>            : 
<span class="lineNum">    1202 </span>            :         // [FV] Sono tutte istruzioni I_FPU
<span class="lineNum">    1203 </span>            :         state-&gt;instrument-&gt;flags |= I_FPU;
<span class="lineNum">    1204 </span>            : 
<span class="lineNum">    1205 </span>            :         if(state-&gt;modrm &gt; 0xbf) {
<span class="lineNum">    1206 </span>            :                 row = (state-&gt;modrm &gt;&gt; 4) - 0xC;       // [FV] 0, 1, 2 o 3, a seconda (vedi tabelle manuale)
<span class="lineNum">    1207 </span>            :                 col = ((state-&gt;modrm &amp; 0x0F) &lt; 0x8) ? 0 : 1;
<span class="lineNum">    1208 </span>            : 
<span class="lineNum">    1209 </span>            :                 /* [FV]
<span class="lineNum">    1210 </span>            :                 switch(state-&gt;modrm &gt;&gt; 4) {
<span class="lineNum">    1211 </span>            :                         case 0xc: // (state-&gt;modrm &amp; 0x0f) &lt; 0x8 ? fadd : fmul
<span class="lineNum">    1212 </span>            :                         case 0xd: // (state-&gt;modrm &amp; 0x0f) &lt; 0x8 ? fcom : fcomp
<span class="lineNum">    1213 </span>            :                         case 0xe: // (state-&gt;modrm &amp; 0x0f) &lt; 0x8 ? fsub : fsubr
<span class="lineNum">    1214 </span>            :                         case 0xf: // (state-&gt;modrm &amp; 0x0f) &lt; 0x8 ? fdiv : fdivr
<span class="lineNum">    1215 </span>            :                                 break;
<span class="lineNum">    1216 </span>            :                 }
<span class="lineNum">    1217 </span>            :                 */
<span class="lineNum">    1218 </span>            : 
<span class="lineNum">    1219 </span>            :                 state-&gt;addr[0] = floatingPointRegisters[0];
<span class="lineNum">    1220 </span>            :                 state-&gt;addr[1] = floatingPointRegisters[state-&gt;modrm &amp; 0x07]; // [FV] Errore: nell'originale c'era 0x03!
<span class="lineNum">    1221 </span>            : 
<span class="lineNum">    1222 </span>            :                 /* [FV]
<span class="lineNum">    1223 </span>            :                 // Selettore registri
<span class="lineNum">    1224 </span>            :                 switch(state-&gt;modrm &amp; 0x03) { // In una tabella di lookup?
<span class="lineNum">    1225 </span>            :                         case 0x0:
<span class="lineNum">    1226 </span>            :                                 state-&gt;addr[1] = R_ST0;
<span class="lineNum">    1227 </span>            :                                 break;
<span class="lineNum">    1228 </span>            :                         case 0x1:
<span class="lineNum">    1229 </span>            :                                 state-&gt;addr[1] = R_ST1;
<span class="lineNum">    1230 </span>            :                                 break;
<span class="lineNum">    1231 </span>            :                         case 0x2:
<span class="lineNum">    1232 </span>            :                                 state-&gt;addr[1] = R_ST2;
<span class="lineNum">    1233 </span>            :                                 break;
<span class="lineNum">    1234 </span>            :                         case 0x3:
<span class="lineNum">    1235 </span>            :                                 state-&gt;addr[1] = R_ST3;
<span class="lineNum">    1236 </span>            :                                 break;
<span class="lineNum">    1237 </span>            :                         case 0x4:
<span class="lineNum">    1238 </span>            :                                 state-&gt;addr[1] = R_ST4;
<span class="lineNum">    1239 </span>            :                                 break;
<span class="lineNum">    1240 </span>            :                         case 0x5:
<span class="lineNum">    1241 </span>            :                                 state-&gt;addr[1] = R_ST5;
<span class="lineNum">    1242 </span>            :                                 break;
<span class="lineNum">    1243 </span>            :                         case 0x6:
<span class="lineNum">    1244 </span>            :                                 state-&gt;addr[1] = R_ST6;
<span class="lineNum">    1245 </span>            :                                 break;
<span class="lineNum">    1246 </span>            :                         case 0x7:
<span class="lineNum">    1247 </span>            :                                 state-&gt;addr[1] = R_ST7;
<span class="lineNum">    1248 </span>            :                 }*/
<span class="lineNum">    1249 </span>            :         } else {
<span class="lineNum">    1250 </span>            :                 // Il campo nnn del byte ModR/M seleziona l'istruzione
<span class="lineNum">    1251 </span>            :                 row = ((state-&gt;modrm &gt;&gt; 3) &amp; 0x07) / 2;
<span class="lineNum">    1252 </span>            :                 col = ((state-&gt;modrm &gt;&gt; 3) &amp; 0x07) % 2;
<span class="lineNum">    1253 </span>            : 
<span class="lineNum">    1254 </span>            :                 switch((state-&gt;modrm &gt;&gt; 3) &amp; 0x07) {
<span class="lineNum">    1255 </span>            :                         case 0x0: // fadd
<span class="lineNum">    1256 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fadd&quot;);
<span class="lineNum">    1257 </span>            :                                 break;
<span class="lineNum">    1258 </span>            :                         case 0x1: // fmul
<span class="lineNum">    1259 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fmul&quot;);
<span class="lineNum">    1260 </span>            :                                 break;
<span class="lineNum">    1261 </span>            :                         case 0x2: // fcom
<span class="lineNum">    1262 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fcom&quot;);
<span class="lineNum">    1263 </span>            :                                 break;
<span class="lineNum">    1264 </span>            :                         case 0x3: // fcomp
<span class="lineNum">    1265 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fcomp&quot;);
<span class="lineNum">    1266 </span>            :                                 break;
<span class="lineNum">    1267 </span>            :                         case 0x4: // fsub
<span class="lineNum">    1268 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fsub&quot;);
<span class="lineNum">    1269 </span>            :                                 break;
<span class="lineNum">    1270 </span>            :                         case 0x5: // fsubr
<span class="lineNum">    1271 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fsubr&quot;);
<span class="lineNum">    1272 </span>            :                                 break;
<span class="lineNum">    1273 </span>            :                         case 0x6: // fdiv
<span class="lineNum">    1274 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fdiv&quot;);
<span class="lineNum">    1275 </span>            :                                 break;
<span class="lineNum">    1276 </span>            :                         case 0x7: // fdivr
<span class="lineNum">    1277 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fdivr&quot;);
<span class="lineNum">    1278 </span>            :                                 break;
<span class="lineNum">    1279 </span>            :                 }
<span class="lineNum">    1280 </span>            : 
<span class="lineNum">    1281 </span>            :                 // L'operando è un float a 32 bit in memoria
<span class="lineNum">    1282 </span>            :                 state-&gt;addr[0] = ADDR_M;
<span class="lineNum">    1283 </span>            :                 state-&gt;op[0] = OP_D;
<span class="lineNum">    1284 </span>            :                 // [FV] Effettua lettura in memoria
<span class="lineNum">    1285 </span>            :                 state-&gt;instrument-&gt;flags |= I_MEMRD;
<span class="lineNum">    1286 </span>            :         }
<span class="lineNum">    1287 </span>            : 
<span class="lineNum">    1288 </span>            :         // [FV] Copio il mnemonico
<span class="lineNum">    1289 </span>            :         strcpy(state-&gt;instrument-&gt;mnemonic, instructions[row][col]);
<span class="lineNum">    1290 </span>            : 
<span class="lineNum">    1291 </span>            :         if(row == 1) {  // [FV] L'istruzione e' una FCOM od una FCOMP
<span class="lineNum">    1292 </span>            :                 state-&gt;instrument-&gt;flags |= I_CTRL;
<span class="lineNum">    1293 </span>            :                 if(col == 1)    // [FV] L'istruzione e' una FCOMP
<span class="lineNum">    1294 </span>            :                         state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1295 </span>            :         }
<span class="lineNum">    1296 </span>            : }
<span class="lineNum">    1297 </span>            : 
<span class="lineNum">    1298 </span>            : /* d9_opcode
<span class="lineNum">    1299 </span>            :  * x87 escape.
<span class="lineNum">    1300 </span>            :  */
<span class="lineNum">    1301 </span>            : void d9_opcode(struct disassembly_state *state)
<span class="lineNum">    1302 </span>            : {
<span class="lineNum">    1303 </span>            :         enum addr_method floatingPointRegisters[8] = {R_ST0, R_ST1, R_ST2, R_ST3, R_ST4, R_ST5, R_ST6, R_ST7};
<span class="lineNum">    1304 </span>            : 
<span class="lineNum">    1305 </span>            :         read_modrm(state);
<span class="lineNum">    1306 </span>            :         state-&gt;instrument-&gt;flags |= I_FPU;
<span class="lineNum">    1307 </span>            : 
<span class="lineNum">    1308 </span>            :         if(state-&gt;modrm &gt; 0xbf) {
<span class="lineNum">    1309 </span>            :                 switch(state-&gt;modrm &gt;&gt; 4) {
<span class="lineNum">    1310 </span>            :                         case 0xc:
<span class="lineNum">    1311 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, (state-&gt;modrm &lt; 0xc8) ? &quot;fld&quot; : &quot;fxch&quot;);
<span class="lineNum">    1312 </span>            :                                 state-&gt;addr[0] = floatingPointRegisters[state-&gt;modrm &amp; 0x07];
<span class="lineNum">    1313 </span>            :                                 if(state-&gt;modrm &lt; 0x8C)   // [FV] La FLD effettua push di un registro nello FPU register stack
<span class="lineNum">    1314 </span>            :                                         state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1315 </span>            :                                 break;
<span class="lineNum">    1316 </span>            : 
<span class="lineNum">    1317 </span>            :                         case 0xd:
<span class="lineNum">    1318 </span>            :                                 if(state-&gt;modrm == 0xd0) {
<span class="lineNum">    1319 </span>            :                                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fnop&quot;);
<span class="lineNum">    1320 </span>            :                                 } else {
<span class="lineNum">    1321 </span>            :                                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_d9&quot;);
<span class="lineNum">    1322 </span>            :                                         state-&gt;instrument-&gt;flags &amp;= ~I_FPU;
<span class="lineNum">    1323 </span>            :                                 }
<span class="lineNum">    1324 </span>            :                                 break; // TODO: Do we need a break here?!
<span class="lineNum">    1325 </span>            : 
<span class="lineNum">    1326 </span>            :                         case 0xe:
<span class="lineNum">    1327 </span>            :                                 switch(state-&gt;modrm &amp; 0x0f) {
<span class="lineNum">    1328 </span>            :                                         case 0x0: // fchs
<span class="lineNum">    1329 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fchs&quot;);
<span class="lineNum">    1330 </span>            :                                                 state-&gt;addr[0] = R_ST0;
<span class="lineNum">    1331 </span>            :                                                 break;
<span class="lineNum">    1332 </span>            :                                         case 0x1: // fabs
<span class="lineNum">    1333 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fabs&quot;);
<span class="lineNum">    1334 </span>            :                                                 state-&gt;addr[0] = R_ST0;
<span class="lineNum">    1335 </span>            :                                                 break;
<span class="lineNum">    1336 </span>            :                                         case 0x4: // ftst
<span class="lineNum">    1337 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fchs&quot;);
<span class="lineNum">    1338 </span>            :                                                 state-&gt;addr[0] = R_ST0;
<span class="lineNum">    1339 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_CTRL;
<span class="lineNum">    1340 </span>            :                                                 break;
<span class="lineNum">    1341 </span>            :                                         case 0x5: // fxam
<span class="lineNum">    1342 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fxam&quot;);
<span class="lineNum">    1343 </span>            :                                                 state-&gt;addr[0] = R_ST0;
<span class="lineNum">    1344 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_CTRL;
<span class="lineNum">    1345 </span>            :                                                 break;
<span class="lineNum">    1346 </span>            :                                         case 0x8: // fld1
<span class="lineNum">    1347 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fld1&quot;);
<span class="lineNum">    1348 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1349 </span>            :                                                 break;
<span class="lineNum">    1350 </span>            :                                         case 0x9: // fldl2t
<span class="lineNum">    1351 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fldl2t&quot;);
<span class="lineNum">    1352 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1353 </span>            :                                                 break;
<span class="lineNum">    1354 </span>            :                                         case 0xa: // fldl2e
<span class="lineNum">    1355 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fldl2e&quot;);
<span class="lineNum">    1356 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1357 </span>            :                                                 break;
<span class="lineNum">    1358 </span>            :                                         case 0xb: // fldpi
<span class="lineNum">    1359 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;flpi&quot;);
<span class="lineNum">    1360 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1361 </span>            :                                                 break;
<span class="lineNum">    1362 </span>            :                                         case 0xc: // fldlg2
<span class="lineNum">    1363 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fldlg2&quot;);
<span class="lineNum">    1364 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1365 </span>            :                                                 break;
<span class="lineNum">    1366 </span>            :                                         case 0xd: // fldln2
<span class="lineNum">    1367 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fldln2&quot;);
<span class="lineNum">    1368 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1369 </span>            :                                                 break;
<span class="lineNum">    1370 </span>            :                                         case 0xe: // fldz
<span class="lineNum">    1371 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fldz&quot;);
<span class="lineNum">    1372 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1373 </span>            :                                                 break;
<span class="lineNum">    1374 </span>            :                                         default: // ill_d9
<span class="lineNum">    1375 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_d9&quot;);
<span class="lineNum">    1376 </span>            :                                                 state-&gt;instrument-&gt;flags &amp;= ~I_FPU;
<span class="lineNum">    1377 </span>            :                                                 break;
<span class="lineNum">    1378 </span>            :                                 }
<span class="lineNum">    1379 </span>            :                                 break;
<span class="lineNum">    1380 </span>            : 
<span class="lineNum">    1381 </span>            :                         case 0xf:
<span class="lineNum">    1382 </span>            :                                 switch(state-&gt;modrm &amp; 0X0f) {
<span class="lineNum">    1383 </span>            :                                         case 0x00: // f2xm1
<span class="lineNum">    1384 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;f2xm1&quot;);
<span class="lineNum">    1385 </span>            :                                                 break;
<span class="lineNum">    1386 </span>            :                                         case 0x01: // fyl2x
<span class="lineNum">    1387 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fyl2x&quot;);
<span class="lineNum">    1388 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1389 </span>            :                                                 break;
<span class="lineNum">    1390 </span>            :                                         case 0x02: // fptan
<span class="lineNum">    1391 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fptan&quot;);
<span class="lineNum">    1392 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1393 </span>            :                                                 break;
<span class="lineNum">    1394 </span>            :                                         case 0x03: // fpatan
<span class="lineNum">    1395 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fpatan&quot;);
<span class="lineNum">    1396 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1397 </span>            :                                                 break;
<span class="lineNum">    1398 </span>            :                                         case 0x04: // fxtract
<span class="lineNum">    1399 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fxtract&quot;);
<span class="lineNum">    1400 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1401 </span>            :                                                 break;
<span class="lineNum">    1402 </span>            :                                         case 0x05: // fprem1
<span class="lineNum">    1403 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fprem1&quot;);
<span class="lineNum">    1404 </span>            :                                                 break;
<span class="lineNum">    1405 </span>            :                                         case 0x06: // fdecstp (Decrement Stack-Top Pointer)
<span class="lineNum">    1406 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fdecstp&quot;);
<span class="lineNum">    1407 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_CTRL;
<span class="lineNum">    1408 </span>            :                                                 break;
<span class="lineNum">    1409 </span>            :                                         case 0x07: // fincstp
<span class="lineNum">    1410 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fincstp&quot;);
<span class="lineNum">    1411 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_CTRL;
<span class="lineNum">    1412 </span>            :                                                 break;
<span class="lineNum">    1413 </span>            :                                         case 0x08: // fprem
<span class="lineNum">    1414 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fprem&quot;);
<span class="lineNum">    1415 </span>            :                                                 break;
<span class="lineNum">    1416 </span>            :                                         case 0x09: // fyl2xp1
<span class="lineNum">    1417 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fyl2xp1&quot;);
<span class="lineNum">    1418 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1419 </span>            :                                                 break;
<span class="lineNum">    1420 </span>            :                                         case 0x0a: // fsqrt
<span class="lineNum">    1421 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fsqrt&quot;);
<span class="lineNum">    1422 </span>            :                                                 break;
<span class="lineNum">    1423 </span>            :                                         case 0x0b: // fsincos
<span class="lineNum">    1424 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fsincos&quot;);
<span class="lineNum">    1425 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1426 </span>            :                                                 break;
<span class="lineNum">    1427 </span>            :                                         case 0x0c: // frndint
<span class="lineNum">    1428 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;frndint&quot;);
<span class="lineNum">    1429 </span>            :                                                 break;
<span class="lineNum">    1430 </span>            :                                         case 0x0d: // fscale
<span class="lineNum">    1431 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fscale&quot;);
<span class="lineNum">    1432 </span>            :                                                 break;
<span class="lineNum">    1433 </span>            :                                         case 0x0e: // fsin
<span class="lineNum">    1434 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fsin&quot;);
<span class="lineNum">    1435 </span>            :                                                 break;
<span class="lineNum">    1436 </span>            :                                         case 0x0f: // fcos
<span class="lineNum">    1437 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fcos&quot;);
<span class="lineNum">    1438 </span>            :                                                 break;
<span class="lineNum">    1439 </span>            :                                 }
<span class="lineNum">    1440 </span>            :                                 break;
<span class="lineNum">    1441 </span>            :                 }
<span class="lineNum">    1442 </span>            :         } else {
<span class="lineNum">    1443 </span>            :                 state-&gt;addr[0] = ADDR_M;
<span class="lineNum">    1444 </span>            :                 // [FV] state-&gt;op[0] = OP_B; // Non strettamente corretto, ma funziona!
<span class="lineNum">    1445 </span>            : 
<span class="lineNum">    1446 </span>            :                 // Il campo nnn del byte ModR/M seleziona l'istruzione
<span class="lineNum">    1447 </span>            :                 switch((state-&gt;modrm &gt;&gt; 3) &amp; 0x07) {
<span class="lineNum">    1448 </span>            : 
<span class="lineNum">    1449 </span>            :                         case 0x0: // fld
<span class="lineNum">    1450 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fld&quot;);
<span class="lineNum">    1451 </span>            :                                 state-&gt;op[0] = OP_D;
<span class="lineNum">    1452 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMRD | I_PUSHPOP;
<span class="lineNum">    1453 </span>            :                                 break;
<span class="lineNum">    1454 </span>            : 
<span class="lineNum">    1455 </span>            :                         case 0x2: // fst
<span class="lineNum">    1456 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fst&quot;);
<span class="lineNum">    1457 </span>            :                                 state-&gt;op[0] = OP_D;
<span class="lineNum">    1458 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR;
<span class="lineNum">    1459 </span>            :                                 break;
<span class="lineNum">    1460 </span>            : 
<span class="lineNum">    1461 </span>            :                         case 0x3: // fstp
<span class="lineNum">    1462 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fstp&quot;);
<span class="lineNum">    1463 </span>            :                                 state-&gt;op[0] = OP_D;
<span class="lineNum">    1464 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR | I_PUSHPOP;
<span class="lineNum">    1465 </span>            :                                 break;
<span class="lineNum">    1466 </span>            : 
<span class="lineNum">    1467 </span>            :                         case 0x4: // fldenv
<span class="lineNum">    1468 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fldenv&quot;);
<span class="lineNum">    1469 </span>            :                                 state-&gt;op[0] = OP_FS;
<span class="lineNum">    1470 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMRD;
<span class="lineNum">    1471 </span>            :                                 break;
<span class="lineNum">    1472 </span>            : 
<span class="lineNum">    1473 </span>            :                         case 0x5: // fldcw
<span class="lineNum">    1474 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fldcw&quot;);
<span class="lineNum">    1475 </span>            :                                 state-&gt;op[0] = OP_W;
<span class="lineNum">    1476 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMRD | I_CTRL;
<span class="lineNum">    1477 </span>            :                                 break;
<span class="lineNum">    1478 </span>            : 
<span class="lineNum">    1479 </span>            :                         case 0x6: // fstenv
<span class="lineNum">    1480 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fstenv&quot;);
<span class="lineNum">    1481 </span>            :                                 state-&gt;op[0] = OP_FS;
<span class="lineNum">    1482 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR;
<span class="lineNum">    1483 </span>            :                                 break;
<span class="lineNum">    1484 </span>            : 
<span class="lineNum">    1485 </span>            :                         case 0x7: // fstcw
<span class="lineNum">    1486 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fstcw&quot;);
<span class="lineNum">    1487 </span>            :                                 state-&gt;op[0] = OP_W;
<span class="lineNum">    1488 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR | I_CTRL;
<span class="lineNum">    1489 </span>            :                                 break;
<span class="lineNum">    1490 </span>            : 
<span class="lineNum">    1491 </span>            :                         default: // ill_d9
<span class="lineNum">    1492 </span>            :                                 state-&gt;addr[0] = ADDR_0;
<span class="lineNum">    1493 </span>            :                                 state-&gt;op[0] = OP_0;
<span class="lineNum">    1494 </span>            :                                 state-&gt;instrument-&gt;flags &amp;= ~I_FPU;
<span class="lineNum">    1495 </span>            :                 }
<span class="lineNum">    1496 </span>            :         }
<span class="lineNum">    1497 </span>            : }
<span class="lineNum">    1498 </span>            : 
<span class="lineNum">    1499 </span>            : /* da_opcode
<span class="lineNum">    1500 </span>            :  * x87 escape.
<span class="lineNum">    1501 </span>            :  */
<span class="lineNum">    1502 </span>            : void da_opcode(struct disassembly_state *state)
<span class="lineNum">    1503 </span>            : {
<span class="lineNum">    1504 </span>            :         enum addr_method floatingPointRegisters[8] = {R_ST0, R_ST1, R_ST2, R_ST3, R_ST4, R_ST5, R_ST6, R_ST7};
<span class="lineNum">    1505 </span>            : 
<span class="lineNum">    1506 </span>            :         read_modrm(state);
<span class="lineNum">    1507 </span>            :         state-&gt;instrument-&gt;flags |= I_FPU;
<span class="lineNum">    1508 </span>            : 
<span class="lineNum">    1509 </span>            :         if(state-&gt;modrm &gt; 0xbf) {
<span class="lineNum">    1510 </span>            : 
<span class="lineNum">    1511 </span>            :                 if(state-&gt;modrm == 0xe9) {
<span class="lineNum">    1512 </span>            :                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fucompp&quot;);
<span class="lineNum">    1513 </span>            :                         state-&gt;instrument-&gt;flags |= I_CTRL | I_PUSHPOP;
<span class="lineNum">    1514 </span>            :                         return;
<span class="lineNum">    1515 </span>            :                 }
<span class="lineNum">    1516 </span>            : 
<span class="lineNum">    1517 </span>            :                 switch(state-&gt;modrm &gt;&gt; 4) {
<span class="lineNum">    1518 </span>            : 
<span class="lineNum">    1519 </span>            :                         case 0xc:
<span class="lineNum">    1520 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, (state-&gt;modrm &lt; 0xc8) ? &quot;fcmovb&quot; : &quot;fcmove&quot;);
<span class="lineNum">    1521 </span>            :                                 break;
<span class="lineNum">    1522 </span>            : 
<span class="lineNum">    1523 </span>            :                         case 0xd: // (state-&gt;modrm &lt; 0xc8) ? fcmovbe : fcmovu
<span class="lineNum">    1524 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, (state-&gt;modrm &lt; 0xd8) ? &quot;fcmovbe&quot; : &quot;fcmovu&quot;);
<span class="lineNum">    1525 </span>            :                                 break;
<span class="lineNum">    1526 </span>            : 
<span class="lineNum">    1527 </span>            :                         default: // ill_da
<span class="lineNum">    1528 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_da&quot;);
<span class="lineNum">    1529 </span>            :                                 state-&gt;instrument-&gt;flags &amp;= ~I_FPU;
<span class="lineNum">    1530 </span>            :                                 return;
<span class="lineNum">    1531 </span>            :                 }
<span class="lineNum">    1532 </span>            : 
<span class="lineNum">    1533 </span>            : 
<span class="lineNum">    1534 </span>            : 
<span class="lineNum">    1535 </span>            :                 state-&gt;instrument-&gt;flags |= I_CONDITIONAL; // [FV] Testa EFLAGS
<span class="lineNum">    1536 </span>            :                 state-&gt;addr[0] = R_ST0;
<span class="lineNum">    1537 </span>            :                 state-&gt;addr[1] = floatingPointRegisters[state-&gt;modrm &amp; 0x07];
<span class="lineNum">    1538 </span>            :         } else {
<span class="lineNum">    1539 </span>            :                 // Md
<span class="lineNum">    1540 </span>            :                 state-&gt;addr[0] = ADDR_M;
<span class="lineNum">    1541 </span>            :                 state-&gt;op[0] = OP_D;
<span class="lineNum">    1542 </span>            :                 state-&gt;instrument-&gt;flags |= I_MEMRD;
<span class="lineNum">    1543 </span>            : 
<span class="lineNum">    1544 </span>            :                 switch((state-&gt;modrm &gt;&gt; 3) &amp; 0x07) {
<span class="lineNum">    1545 </span>            : 
<span class="lineNum">    1546 </span>            :                         case 0x0: // fiadd
<span class="lineNum">    1547 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fiadd&quot;);
<span class="lineNum">    1548 </span>            :                                 break;
<span class="lineNum">    1549 </span>            : 
<span class="lineNum">    1550 </span>            :                         case 0x1: // fimul
<span class="lineNum">    1551 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fimul&quot;);
<span class="lineNum">    1552 </span>            :                                 break;
<span class="lineNum">    1553 </span>            : 
<span class="lineNum">    1554 </span>            :                         case 0x2: // ficom
<span class="lineNum">    1555 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ficom&quot;);
<span class="lineNum">    1556 </span>            :                                 state-&gt;instrument-&gt;flags |= I_CTRL;
<span class="lineNum">    1557 </span>            :                                 break;
<span class="lineNum">    1558 </span>            : 
<span class="lineNum">    1559 </span>            :                         case 0x3: // ficomp
<span class="lineNum">    1560 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ficomp&quot;);
<span class="lineNum">    1561 </span>            :                                 state-&gt;instrument-&gt;flags |= I_CTRL | I_PUSHPOP;
<span class="lineNum">    1562 </span>            :                                 break;
<span class="lineNum">    1563 </span>            : 
<span class="lineNum">    1564 </span>            :                         case 0x4: // fisub
<span class="lineNum">    1565 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fisub&quot;);
<span class="lineNum">    1566 </span>            :                                 break;
<span class="lineNum">    1567 </span>            : 
<span class="lineNum">    1568 </span>            :                         case 0x5: // fisubr
<span class="lineNum">    1569 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fisubr&quot;);
<span class="lineNum">    1570 </span>            :                                 break;
<span class="lineNum">    1571 </span>            : 
<span class="lineNum">    1572 </span>            :                         case 0x6: // fidiv
<span class="lineNum">    1573 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fidiv&quot;);
<span class="lineNum">    1574 </span>            :                                 break;
<span class="lineNum">    1575 </span>            : 
<span class="lineNum">    1576 </span>            :                         case 0x7: // fidivr
<span class="lineNum">    1577 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fidivr&quot;);
<span class="lineNum">    1578 </span>            :                                 break;
<span class="lineNum">    1579 </span>            :                 }
<span class="lineNum">    1580 </span>            : 
<span class="lineNum">    1581 </span>            :         }
<span class="lineNum">    1582 </span>            : }
<span class="lineNum">    1583 </span>            : 
<span class="lineNum">    1584 </span>            : /* db_opcode
<span class="lineNum">    1585 </span>            :  * x87 escape.
<span class="lineNum">    1586 </span>            :  */
<span class="lineNum">    1587 </span>            : void db_opcode(struct disassembly_state *state)
<span class="lineNum">    1588 </span>            : {
<span class="lineNum">    1589 </span>            :         enum addr_method floatingPointRegisters[8] = {R_ST0, R_ST1, R_ST2, R_ST3, R_ST4, R_ST5, R_ST6, R_ST7};
<span class="lineNum">    1590 </span>            : 
<span class="lineNum">    1591 </span>            :         read_modrm(state);
<span class="lineNum">    1592 </span>            :         state-&gt;instrument-&gt;flags |= I_FPU;
<span class="lineNum">    1593 </span>            : 
<span class="lineNum">    1594 </span>            :         if(state-&gt;modrm &gt; 0xbf) {
<span class="lineNum">    1595 </span>            :                 if(state-&gt;modrm == 0xe2) {
<span class="lineNum">    1596 </span>            :                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fclex&quot;);
<span class="lineNum">    1597 </span>            :                         state-&gt;instrument-&gt;flags |= I_CTRL;
<span class="lineNum">    1598 </span>            :                         return;
<span class="lineNum">    1599 </span>            :                 } else if(state-&gt;modrm == 0xe3) {
<span class="lineNum">    1600 </span>            :                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;finit&quot;);
<span class="lineNum">    1601 </span>            :                         state-&gt;instrument-&gt;flags |= I_CTRL;
<span class="lineNum">    1602 </span>            :                         return;
<span class="lineNum">    1603 </span>            :                 } else if(state-&gt;modrm &gt; 0xf7 || (state-&gt;modrm &gt; 0xdf &amp;&amp; state-&gt;modrm &lt; 0xe8)) {      // [FV] Errore! C'era scritto &quot;&lt; 0xf0&quot;!
<span class="lineNum">    1604 </span>            :                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_db&quot;);
<span class="lineNum">    1605 </span>            :                         state-&gt;instrument-&gt;flags &amp;= ~I_FPU;
<span class="lineNum">    1606 </span>            :                 } else {
<span class="lineNum">    1607 </span>            :                         state-&gt;addr[0] = R_ST0;
<span class="lineNum">    1608 </span>            :                         state-&gt;addr[1] = floatingPointRegisters[state-&gt;modrm &amp;&amp; 0x07];
<span class="lineNum">    1609 </span>            : 
<span class="lineNum">    1610 </span>            :                         switch(state-&gt;modrm &gt;&gt; 4) {
<span class="lineNum">    1611 </span>            :                                 case 0xc:
<span class="lineNum">    1612 </span>            :                                         strcpy(state-&gt;instrument-&gt;mnemonic, (state-&gt;modrm &lt; 0xc8) ? &quot;fcmovnb&quot; : &quot;fcmovne&quot;);
<span class="lineNum">    1613 </span>            :                                         state-&gt;instrument-&gt;flags |= I_CONDITIONAL;
<span class="lineNum">    1614 </span>            :                                         break;
<span class="lineNum">    1615 </span>            :                                 case 0xd:
<span class="lineNum">    1616 </span>            :                                         strcpy(state-&gt;instrument-&gt;mnemonic, (state-&gt;modrm &lt; 0xc8) ? &quot;fcmovnbe&quot; : &quot;fcmovnu&quot;);
<span class="lineNum">    1617 </span>            :                                         state-&gt;instrument-&gt;flags |= I_CONDITIONAL;
<span class="lineNum">    1618 </span>            :                                         break;
<span class="lineNum">    1619 </span>            :                                 case 0xe:
<span class="lineNum">    1620 </span>            :                                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fucomi&quot;);
<span class="lineNum">    1621 </span>            :                                         state-&gt;instrument-&gt;flags |= I_CTRL;       // [FV] Affects EFLAGS register
<span class="lineNum">    1622 </span>            :                                         break;
<span class="lineNum">    1623 </span>            :                                 case 0xf: // fcomi
<span class="lineNum">    1624 </span>            :                                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fcomi&quot;);
<span class="lineNum">    1625 </span>            :                                         state-&gt;instrument-&gt;flags |= I_CTRL;       // [FV] Affects EFLAGS register
<span class="lineNum">    1626 </span>            :                                         break;
<span class="lineNum">    1627 </span>            :                         }
<span class="lineNum">    1628 </span>            :                 }
<span class="lineNum">    1629 </span>            :         } else {
<span class="lineNum">    1630 </span>            :                 state-&gt;addr[0] = ADDR_M;
<span class="lineNum">    1631 </span>            : 
<span class="lineNum">    1632 </span>            :                 switch((state-&gt;modrm &gt;&gt; 3) &amp; 0x07) {
<span class="lineNum">    1633 </span>            :                         case 0x0:
<span class="lineNum">    1634 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fild&quot;);
<span class="lineNum">    1635 </span>            :                                 state-&gt;op[0] = OP_W;
<span class="lineNum">    1636 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMRD | I_PUSHPOP;
<span class="lineNum">    1637 </span>            :                                 break;
<span class="lineNum">    1638 </span>            :                         case 0x1:       // [FV] Questo case mancava!!!
<span class="lineNum">    1639 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fisttp&quot;);
<span class="lineNum">    1640 </span>            :                                 state-&gt;op[0] = OP_W;
<span class="lineNum">    1641 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR | I_PUSHPOP;
<span class="lineNum">    1642 </span>            :                                 break;
<span class="lineNum">    1643 </span>            :                         case 0x2:
<span class="lineNum">    1644 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fist&quot;);
<span class="lineNum">    1645 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR;
<span class="lineNum">    1646 </span>            :                                 state-&gt;op[0] = OP_D;
<span class="lineNum">    1647 </span>            :                                 break;
<span class="lineNum">    1648 </span>            :                         case 0x3:
<span class="lineNum">    1649 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fistp&quot;);
<span class="lineNum">    1650 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR | I_PUSHPOP;
<span class="lineNum">    1651 </span>            :                                 state-&gt;op[0] = OP_D;
<span class="lineNum">    1652 </span>            :                                 break;
<span class="lineNum">    1653 </span>            :                         case 0x5:
<span class="lineNum">    1654 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fld&quot;);
<span class="lineNum">    1655 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMRD | I_PUSHPOP;
<span class="lineNum">    1656 </span>            :                                 state-&gt;op[0] = OP_M80;       // [FV] Riportava OP_Q...
<span class="lineNum">    1657 </span>            :                                 break;
<span class="lineNum">    1658 </span>            :                         case 0x7:
<span class="lineNum">    1659 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fstp&quot;);
<span class="lineNum">    1660 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR | I_PUSHPOP;
<span class="lineNum">    1661 </span>            :                                 state-&gt;op[0] = OP_M80;       // [FV] Riportava OP_Q...
<span class="lineNum">    1662 </span>            :                                 break;
<span class="lineNum">    1663 </span>            :                         default:
<span class="lineNum">    1664 </span>            :                                 state-&gt;addr[0] = ADDR_0;
<span class="lineNum">    1665 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_db&quot;);
<span class="lineNum">    1666 </span>            :                                 state-&gt;instrument-&gt;flags &amp;= ~I_FPU;
<span class="lineNum">    1667 </span>            :                 }
<span class="lineNum">    1668 </span>            :         }
<span class="lineNum">    1669 </span>            : }
<span class="lineNum">    1670 </span>            : 
<span class="lineNum">    1671 </span>            : /* dc_opcode
<span class="lineNum">    1672 </span>            :  * x87 escape.
<span class="lineNum">    1673 </span>            :  */
<span class="lineNum">    1674 </span>            : void dc_opcode(struct disassembly_state *state)
<span class="lineNum">    1675 </span>            : {
<span class="lineNum">    1676 </span>            :         enum addr_method floatingPointRegisters[8] = {R_ST0, R_ST1, R_ST2, R_ST3, R_ST4, R_ST5, R_ST6, R_ST7};
<span class="lineNum">    1677 </span>            : 
<span class="lineNum">    1678 </span>            :         read_modrm(state);
<span class="lineNum">    1679 </span>            :         state-&gt;instrument-&gt;flags |= I_FPU;
<span class="lineNum">    1680 </span>            : 
<span class="lineNum">    1681 </span>            :         if(state-&gt;modrm &gt; 0xbf) {
<span class="lineNum">    1682 </span>            :                 if(state-&gt;modrm &gt;&gt; 4 == 0xd) {
<span class="lineNum">    1683 </span>            :                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_dc&quot;);
<span class="lineNum">    1684 </span>            :                         state-&gt;instrument-&gt;flags &amp;= ~I_FPU;
<span class="lineNum">    1685 </span>            :                 } else {
<span class="lineNum">    1686 </span>            :                         state-&gt;addr[1] = R_ST0;
<span class="lineNum">    1687 </span>            :                         state-&gt;addr[0] = floatingPointRegisters[state-&gt;modrm &amp; 0x07];
<span class="lineNum">    1688 </span>            : 
<span class="lineNum">    1689 </span>            :                         switch(state-&gt;modrm &gt;&gt; 4) {
<span class="lineNum">    1690 </span>            :                                 case 0xc:
<span class="lineNum">    1691 </span>            :                                         strcpy(state-&gt;instrument-&gt;mnemonic, (state-&gt;modrm &lt; 0xc8) ? &quot;fadd&quot; : &quot;fmul&quot;);
<span class="lineNum">    1692 </span>            :                                         break;
<span class="lineNum">    1693 </span>            :                                 case 0xe:
<span class="lineNum">    1694 </span>            :                                         strcpy(state-&gt;instrument-&gt;mnemonic, (state-&gt;modrm &lt; 0xc8) ? &quot;fsubr&quot; : &quot;fsub&quot;);
<span class="lineNum">    1695 </span>            :                                         break;
<span class="lineNum">    1696 </span>            :                                 case 0xf:
<span class="lineNum">    1697 </span>            :                                         strcpy(state-&gt;instrument-&gt;mnemonic, (state-&gt;modrm &lt; 0xc8) ? &quot;fdivr&quot; : &quot;fdiv&quot;);
<span class="lineNum">    1698 </span>            :                                         break;
<span class="lineNum">    1699 </span>            :                         }
<span class="lineNum">    1700 </span>            :                 }
<span class="lineNum">    1701 </span>            :         } else {
<span class="lineNum">    1702 </span>            :                 state-&gt;addr[0] = ADDR_M;
<span class="lineNum">    1703 </span>            :                 state-&gt;op[0] = OP_Q;
<span class="lineNum">    1704 </span>            :                 state-&gt;instrument-&gt;flags |= I_MEMRD;
<span class="lineNum">    1705 </span>            : 
<span class="lineNum">    1706 </span>            :                 switch((state-&gt;modrm &gt;&gt; 3) &amp; 0x07) {
<span class="lineNum">    1707 </span>            :                         case 0x00:
<span class="lineNum">    1708 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fadd&quot;);
<span class="lineNum">    1709 </span>            :                                 break;
<span class="lineNum">    1710 </span>            :                         case 0x01:
<span class="lineNum">    1711 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fmul&quot;);
<span class="lineNum">    1712 </span>            :                                 break;
<span class="lineNum">    1713 </span>            :                         case 0x02:
<span class="lineNum">    1714 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fcom&quot;);
<span class="lineNum">    1715 </span>            :                                 state-&gt;instrument-&gt;flags |= I_CTRL;
<span class="lineNum">    1716 </span>            :                                 break;
<span class="lineNum">    1717 </span>            :                         case 0x03:
<span class="lineNum">    1718 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fcomp&quot;);
<span class="lineNum">    1719 </span>            :                                 state-&gt;instrument-&gt;flags |= I_CTRL | I_PUSHPOP;
<span class="lineNum">    1720 </span>            :                                 break;
<span class="lineNum">    1721 </span>            :                         case 0x04:
<span class="lineNum">    1722 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fsub&quot;);
<span class="lineNum">    1723 </span>            :                                 break;
<span class="lineNum">    1724 </span>            :                         case 0x05:
<span class="lineNum">    1725 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fsubr&quot;);
<span class="lineNum">    1726 </span>            :                                 break;
<span class="lineNum">    1727 </span>            :                         case 0x06:
<span class="lineNum">    1728 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fdiv&quot;);
<span class="lineNum">    1729 </span>            :                                 break;
<span class="lineNum">    1730 </span>            :                         case 0x07:
<span class="lineNum">    1731 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fdivr&quot;);
<span class="lineNum">    1732 </span>            :                                 break;
<span class="lineNum">    1733 </span>            :                 }
<span class="lineNum">    1734 </span>            :         }
<span class="lineNum">    1735 </span>            : }
<span class="lineNum">    1736 </span>            : 
<span class="lineNum">    1737 </span>            : /* dd_opcode
<span class="lineNum">    1738 </span>            :  * x87 escape.
<span class="lineNum">    1739 </span>            :  */
<span class="lineNum">    1740 </span>            : void dd_opcode(struct disassembly_state *state)
<span class="lineNum">    1741 </span>            : {
<span class="lineNum">    1742 </span>            :         enum addr_method floatingPointRegisters[8] = {R_ST0, R_ST1, R_ST2, R_ST3, R_ST4, R_ST5, R_ST6, R_ST7};
<span class="lineNum">    1743 </span>            : 
<span class="lineNum">    1744 </span>            :         read_modrm(state);
<span class="lineNum">    1745 </span>            :         state-&gt;instrument-&gt;flags |= I_FPU;
<span class="lineNum">    1746 </span>            : 
<span class="lineNum">    1747 </span>            :         if(state-&gt;modrm &gt; 0xbf) {
<span class="lineNum">    1748 </span>            :                 if((state-&gt;modrm &gt;= 0xc8 &amp;&amp; state-&gt;modrm &lt;= 0xcf) || state-&gt;modrm &gt;= 0xf0) {  // [FV] if(state-&gt;modrm &lt; 0xc8 || state-&gt;modrm &gt; 0xef) ???
<span class="lineNum">    1749 </span>            :                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_dd&quot;);
<span class="lineNum">    1750 </span>            :                         state-&gt;instrument-&gt;flags &amp;= ~I_FPU;
<span class="lineNum">    1751 </span>            :                         return;
<span class="lineNum">    1752 </span>            :                 }
<span class="lineNum">    1753 </span>            :                 else {
<span class="lineNum">    1754 </span>            :                         if(state-&gt;modrm &gt; 0xdf &amp;&amp; state-&gt;modrm &lt; 0xe8)
<span class="lineNum">    1755 </span>            :                                 state-&gt;addr[1] = R_ST0;
<span class="lineNum">    1756 </span>            : 
<span class="lineNum">    1757 </span>            :                         state-&gt;addr[0] = floatingPointRegisters[state-&gt;modrm &amp; 0x07];
<span class="lineNum">    1758 </span>            : 
<span class="lineNum">    1759 </span>            :                         switch(state-&gt;modrm &gt;&gt; 4) {
<span class="lineNum">    1760 </span>            :                                 case 0xc:
<span class="lineNum">    1761 </span>            :                                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ffree&quot;);
<span class="lineNum">    1762 </span>            :                                         break;
<span class="lineNum">    1763 </span>            :                                 case 0xd:
<span class="lineNum">    1764 </span>            :                                         if(state-&gt;modrm &lt; 0xd8) {
<span class="lineNum">    1765 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fst&quot;);
<span class="lineNum">    1766 </span>            :                                                 // [FV] state-&gt;instrument-&gt;to_instrument = true; - Perche'?
<span class="lineNum">    1767 </span>            :                                         } else { // fstp
<span class="lineNum">    1768 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fstp&quot;);
<span class="lineNum">    1769 </span>            :                                                 // [FV] state-&gt;instrument-&gt;to_instrument = true; - Perché?
<span class="lineNum">    1770 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1771 </span>            :                                         }
<span class="lineNum">    1772 </span>            :                                         break;
<span class="lineNum">    1773 </span>            :                                 case 0xe:
<span class="lineNum">    1774 </span>            :                                         if(state-&gt;modrm &lt; 0xe8) {
<span class="lineNum">    1775 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fucom&quot;);
<span class="lineNum">    1776 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_CTRL;
<span class="lineNum">    1777 </span>            :                                         } else {
<span class="lineNum">    1778 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fucomp&quot;);
<span class="lineNum">    1779 </span>            :                                                 state-&gt;instrument-&gt;flags |= I_PUSHPOP | I_CTRL;
<span class="lineNum">    1780 </span>            :                                         }
<span class="lineNum">    1781 </span>            :                                         break;
<span class="lineNum">    1782 </span>            :                         }
<span class="lineNum">    1783 </span>            :                 }
<span class="lineNum">    1784 </span>            :         } else {
<span class="lineNum">    1785 </span>            :                 state-&gt;addr[0] = ADDR_M;
<span class="lineNum">    1786 </span>            :                 state-&gt;op[0] = OP_Q; // [FV] C'era scritto OP_B...
<span class="lineNum">    1787 </span>            : 
<span class="lineNum">    1788 </span>            :                 switch((state-&gt;modrm &gt;&gt; 3) &amp; 0x07) {
<span class="lineNum">    1789 </span>            :                         case 0x0: // fld
<span class="lineNum">    1790 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fld&quot;);
<span class="lineNum">    1791 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMRD | I_PUSHPOP;
<span class="lineNum">    1792 </span>            :                                 break;
<span class="lineNum">    1793 </span>            :                         case 0x1: // [FV] Questo case mancava!!!
<span class="lineNum">    1794 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fisttp&quot;);
<span class="lineNum">    1795 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR | I_PUSHPOP;
<span class="lineNum">    1796 </span>            :                                 break;
<span class="lineNum">    1797 </span>            :                         case 0x2: // fst
<span class="lineNum">    1798 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fst&quot;);
<span class="lineNum">    1799 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR;
<span class="lineNum">    1800 </span>            :                                 break;
<span class="lineNum">    1801 </span>            :                         case 0x3: // fstp
<span class="lineNum">    1802 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fstp&quot;);
<span class="lineNum">    1803 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR | I_PUSHPOP;
<span class="lineNum">    1804 </span>            :                                 break;
<span class="lineNum">    1805 </span>            :                         case 0x4: // frstor
<span class="lineNum">    1806 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;frstor&quot;);
<span class="lineNum">    1807 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMRD | I_CTRL;
<span class="lineNum">    1808 </span>            :                                 state-&gt;op[0] = OP_FSR;
<span class="lineNum">    1809 </span>            :                                 break;
<span class="lineNum">    1810 </span>            :                         case 0x6: // fsave
<span class="lineNum">    1811 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fsave&quot;);
<span class="lineNum">    1812 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR | I_CTRL;
<span class="lineNum">    1813 </span>            :                                 state-&gt;op[0] = OP_FSR;
<span class="lineNum">    1814 </span>            :                                 break;
<span class="lineNum">    1815 </span>            :                         case 0x7: // fstsw
<span class="lineNum">    1816 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fstsw&quot;);
<span class="lineNum">    1817 </span>            :                                 state-&gt;op[0] = OP_W; // [FV]
<span class="lineNum">    1818 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR | I_CTRL;
<span class="lineNum">    1819 </span>            :                                 break;
<span class="lineNum">    1820 </span>            :                         default: // ill_dd
<span class="lineNum">    1821 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_dd&quot;);
<span class="lineNum">    1822 </span>            :                                 state-&gt;addr[0] = ADDR_0;
<span class="lineNum">    1823 </span>            :                                 state-&gt;op[0] = OP_0;
<span class="lineNum">    1824 </span>            :                                 state-&gt;instrument-&gt;flags &amp;= ~I_FPU;
<span class="lineNum">    1825 </span>            :                 }
<span class="lineNum">    1826 </span>            :         }
<span class="lineNum">    1827 </span>            : }
<span class="lineNum">    1828 </span>            : 
<span class="lineNum">    1829 </span>            : /* de_opcode
<span class="lineNum">    1830 </span>            :  * x87 escape.
<span class="lineNum">    1831 </span>            :  */
<span class="lineNum">    1832 </span>            : void de_opcode(struct disassembly_state *state)
<span class="lineNum">    1833 </span>            : {
<span class="lineNum">    1834 </span>            :         enum addr_method floatingPointRegisters[8] = {R_ST0, R_ST1, R_ST2, R_ST3, R_ST4, R_ST5, R_ST6, R_ST7};
<span class="lineNum">    1835 </span>            : 
<span class="lineNum">    1836 </span>            :         read_modrm(state);
<span class="lineNum">    1837 </span>            :         state-&gt;instrument-&gt;flags |= I_FPU;
<span class="lineNum">    1838 </span>            : 
<span class="lineNum">    1839 </span>            :         if(state-&gt;modrm &gt; 0xbf) {
<span class="lineNum">    1840 </span>            :                 state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1841 </span>            :                 if(state-&gt;modrm == 0xd9){ // fcompp
<span class="lineNum">    1842 </span>            :                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fcompp&quot;);
<span class="lineNum">    1843 </span>            :                         state-&gt;instrument-&gt;flags |= I_CTRL;
<span class="lineNum">    1844 </span>            :                 }
<span class="lineNum">    1845 </span>            :                 else if(state-&gt;modrm &gt;&gt; 4 == 0xd) {
<span class="lineNum">    1846 </span>            :                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_de&quot;);
<span class="lineNum">    1847 </span>            :                         state-&gt;instrument-&gt;flags &amp;= ~I_PUSHPOP &amp; ~I_FPU;
<span class="lineNum">    1848 </span>            :                 }
<span class="lineNum">    1849 </span>            :                 else {
<span class="lineNum">    1850 </span>            :                         state-&gt;addr[1] = R_ST0;
<span class="lineNum">    1851 </span>            :                         state-&gt;addr[0] = floatingPointRegisters[state-&gt;modrm &amp; 0x07];
<span class="lineNum">    1852 </span>            : 
<span class="lineNum">    1853 </span>            :                         switch(state-&gt;modrm &amp; 0xf8) {
<span class="lineNum">    1854 </span>            :                                 case 0xc0:
<span class="lineNum">    1855 </span>            :                                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;faddp&quot;);
<span class="lineNum">    1856 </span>            :                                         break;
<span class="lineNum">    1857 </span>            :                                 case 0xc8:
<span class="lineNum">    1858 </span>            :                                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fmulp&quot;);
<span class="lineNum">    1859 </span>            :                                         break;
<span class="lineNum">    1860 </span>            :                                 case 0xe0:
<span class="lineNum">    1861 </span>            :                                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fsubrp&quot;);
<span class="lineNum">    1862 </span>            :                                         break;
<span class="lineNum">    1863 </span>            :                                 case 0xe8:
<span class="lineNum">    1864 </span>            :                                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fsubp&quot;);
<span class="lineNum">    1865 </span>            :                                         break;
<span class="lineNum">    1866 </span>            :                                 case 0xf0:
<span class="lineNum">    1867 </span>            :                                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fdivrp&quot;);
<span class="lineNum">    1868 </span>            :                                         break;
<span class="lineNum">    1869 </span>            :                                 case 0xf8:
<span class="lineNum">    1870 </span>            :                                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fdivp&quot;);
<span class="lineNum">    1871 </span>            :                         }
<span class="lineNum">    1872 </span>            :                 }
<span class="lineNum">    1873 </span>            :         } else {
<span class="lineNum">    1874 </span>            :                 state-&gt;addr[0] = ADDR_M;
<span class="lineNum">    1875 </span>            :                 state-&gt;op[0] = OP_W;
<span class="lineNum">    1876 </span>            :                 state-&gt;instrument-&gt;flags |= I_MEMRD;
<span class="lineNum">    1877 </span>            : 
<span class="lineNum">    1878 </span>            :                 switch((state-&gt;modrm &gt;&gt; 3) &amp; 0x07) {
<span class="lineNum">    1879 </span>            :                         case 0x00:
<span class="lineNum">    1880 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fiadd&quot;);
<span class="lineNum">    1881 </span>            :                                 break;
<span class="lineNum">    1882 </span>            :                         case 0x01:
<span class="lineNum">    1883 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fimul&quot;);
<span class="lineNum">    1884 </span>            :                                 break;
<span class="lineNum">    1885 </span>            :                         case 0x02:
<span class="lineNum">    1886 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ficom&quot;);
<span class="lineNum">    1887 </span>            :                                 break;
<span class="lineNum">    1888 </span>            :                         case 0x03:
<span class="lineNum">    1889 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ficomp&quot;);
<span class="lineNum">    1890 </span>            :                                 state-&gt;instrument-&gt;flags |= I_PUSHPOP;
<span class="lineNum">    1891 </span>            :                                 break;
<span class="lineNum">    1892 </span>            :                         case 0x04:
<span class="lineNum">    1893 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fisub&quot;);
<span class="lineNum">    1894 </span>            :                                 break;
<span class="lineNum">    1895 </span>            :                         case 0x05:
<span class="lineNum">    1896 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fisubr&quot;);
<span class="lineNum">    1897 </span>            :                                 break;
<span class="lineNum">    1898 </span>            :                         case 0x06:
<span class="lineNum">    1899 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fidiv&quot;);
<span class="lineNum">    1900 </span>            :                                 break;
<span class="lineNum">    1901 </span>            :                         case 0x07:
<span class="lineNum">    1902 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fidivr&quot;);
<span class="lineNum">    1903 </span>            :                                 break;
<span class="lineNum">    1904 </span>            :                 }
<span class="lineNum">    1905 </span>            :         }
<span class="lineNum">    1906 </span>            : }
<span class="lineNum">    1907 </span>            : 
<span class="lineNum">    1908 </span>            : /* df_opcode
<span class="lineNum">    1909 </span>            :  * x87 escape.
<span class="lineNum">    1910 </span>            :  */
<span class="lineNum">    1911 </span>            : void df_opcode(struct disassembly_state *state)
<span class="lineNum">    1912 </span>            : {
<span class="lineNum">    1913 </span>            :         enum addr_method floatingPointRegisters[8] = {R_ST0, R_ST1, R_ST2, R_ST3, R_ST4, R_ST5, R_ST6, R_ST7};
<span class="lineNum">    1914 </span>            : 
<span class="lineNum">    1915 </span>            :         read_modrm(state);
<span class="lineNum">    1916 </span>            :         state-&gt;instrument-&gt;flags |= I_FPU;
<span class="lineNum">    1917 </span>            : 
<span class="lineNum">    1918 </span>            :         // TODO: da aggiungere che scrivono in memoria: fisttp
<span class="lineNum">    1919 </span>            :         // [FV] Fatto.
<span class="lineNum">    1920 </span>            : 
<span class="lineNum">    1921 </span>            :         if(state-&gt;modrm &gt; 0xbf) {
<span class="lineNum">    1922 </span>            :                 if(state-&gt;modrm == 0xe0) {
<span class="lineNum">    1923 </span>            :                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fstsw&quot;);
<span class="lineNum">    1924 </span>            :                         state-&gt;addr[0] = R_AX;
<span class="lineNum">    1925 </span>            :                         state-&gt;instrument-&gt;flags |= I_CTRL;
<span class="lineNum">    1926 </span>            :                 } else if(state-&gt;modrm &lt; 0xe8 || state-&gt;modrm &gt; 0xf7) {
<span class="lineNum">    1927 </span>            :                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_df&quot;);
<span class="lineNum">    1928 </span>            :                         state-&gt;instrument-&gt;flags &amp;= ~I_FPU;
<span class="lineNum">    1929 </span>            :                 }
<span class="lineNum">    1930 </span>            :                 else {
<span class="lineNum">    1931 </span>            :                         state-&gt;addr[0] = R_ST0;
<span class="lineNum">    1932 </span>            :                         state-&gt;addr[1] = floatingPointRegisters[state-&gt;modrm &amp; 0x07];
<span class="lineNum">    1933 </span>            :                         state-&gt;instrument-&gt;flags |= I_CTRL | I_PUSHPOP;   // [FV] EFALGS modificati
<span class="lineNum">    1934 </span>            :                         strcpy(state-&gt;instrument-&gt;mnemonic, (state-&gt;modrm &gt; 0xef) ? &quot;fcomip&quot; : &quot;fucomip&quot;);
<span class="lineNum">    1935 </span>            :                 }
<span class="lineNum">    1936 </span>            :         } else {
<span class="lineNum">    1937 </span>            :                 unsigned char enc = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    1938 </span>            :                 state-&gt;addr[0] = ADDR_M;
<span class="lineNum">    1939 </span>            : 
<span class="lineNum">    1940 </span>            :                 // Scrivono in memoria soltanto fist, fistp, fbstp
<span class="lineNum">    1941 </span>            :                 switch(enc) {
<span class="lineNum">    1942 </span>            :                         case 0x00:
<span class="lineNum">    1943 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fild&quot;);
<span class="lineNum">    1944 </span>            :                                 state-&gt;op[0] = OP_W;
<span class="lineNum">    1945 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMRD | I_PUSHPOP;
<span class="lineNum">    1946 </span>            :                                 break;
<span class="lineNum">    1947 </span>            :                         case 0x01:
<span class="lineNum">    1948 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fisttp&quot;);
<span class="lineNum">    1949 </span>            :                                 state-&gt;op[0] = OP_W;
<span class="lineNum">    1950 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR | I_PUSHPOP;
<span class="lineNum">    1951 </span>            :                                 break;
<span class="lineNum">    1952 </span>            :                         case 0x02: // fist
<span class="lineNum">    1953 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fist&quot;);
<span class="lineNum">    1954 </span>            :                                 state-&gt;op[0] = OP_W;
<span class="lineNum">    1955 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR;
<span class="lineNum">    1956 </span>            :                                 break;
<span class="lineNum">    1957 </span>            :                         case 0x03: // fistp
<span class="lineNum">    1958 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fistp&quot;);
<span class="lineNum">    1959 </span>            :                                 state-&gt;op[0] = OP_W;
<span class="lineNum">    1960 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR | I_PUSHPOP;
<span class="lineNum">    1961 </span>            :                                 break;
<span class="lineNum">    1962 </span>            :                         case 0x04:
<span class="lineNum">    1963 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fbld&quot;);
<span class="lineNum">    1964 </span>            :                                 state-&gt;op[0] = OP_M80;
<span class="lineNum">    1965 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMRD;
<span class="lineNum">    1966 </span>            :                                 break;
<span class="lineNum">    1967 </span>            :                         case 0x05:
<span class="lineNum">    1968 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fild&quot;);
<span class="lineNum">    1969 </span>            :                                 state-&gt;op[0] = OP_Q;
<span class="lineNum">    1970 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMRD | I_PUSHPOP;
<span class="lineNum">    1971 </span>            :                                 break;
<span class="lineNum">    1972 </span>            :                         case 0x06: // fbstp
<span class="lineNum">    1973 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fbstp&quot;);
<span class="lineNum">    1974 </span>            :                                 state-&gt;op[0] = OP_M80;
<span class="lineNum">    1975 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR | I_PUSHPOP;
<span class="lineNum">    1976 </span>            :                                 break;
<span class="lineNum">    1977 </span>            :                         case 0x07: // fistp
<span class="lineNum">    1978 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;fistp&quot;);
<span class="lineNum">    1979 </span>            :                                 state-&gt;op[0] = OP_Q;
<span class="lineNum">    1980 </span>            :                                 state-&gt;instrument-&gt;flags |= I_MEMWR | I_PUSHPOP;
<span class="lineNum">    1981 </span>            :                                 break;
<span class="lineNum">    1982 </span>            :                 }
<span class="lineNum">    1983 </span>            :         }
<span class="lineNum">    1984 </span>            : }
<span class="lineNum">    1985 </span>            : 
<span class="lineNum">    1986 </span>            : /* Estensioni per gli opcode SSE/SSE2 - per queste istruzioni un terzo byte
<span class="lineNum">    1987 </span>            :  * opzionale specifica l'istruzione ed i suoi operandi. */
<span class="lineNum">    1988 </span>            : 
<span class="lineNum">    1989 </span>            : /* sse_prefix_to_index
<span class="lineNum">    1990 </span>            :  * Converte un prefisso all'opcode SSE/SSE2 in un indice della tabella degli escape
<span class="lineNum">    1991 </span>            :  * opcode.
<span class="lineNum">    1992 </span>            :  */
<span class="lineNum">    1993 </span>            : int sse_prefix_to_index (unsigned char sse_prefix)
<span class="lineNum">    1994 </span>            : {
<span class="lineNum">    1995 </span>            :         int idx = 0;
<span class="lineNum">    1996 </span>            : 
<span class="lineNum">    1997 </span>            :         switch(sse_prefix) {
<span class="lineNum">    1998 </span>            :                 case 0x00:
<span class="lineNum">    1999 </span>            :                         idx = 0;
<span class="lineNum">    2000 </span>            :                         break;
<span class="lineNum">    2001 </span>            :                 case 0x66:
<span class="lineNum">    2002 </span>            :                         idx = 1;
<span class="lineNum">    2003 </span>            :                         break;
<span class="lineNum">    2004 </span>            :                 case 0xf2:
<span class="lineNum">    2005 </span>            :                         idx = 2;
<span class="lineNum">    2006 </span>            :                         break;
<span class="lineNum">    2007 </span>            :                 case 0xf3:
<span class="lineNum">    2008 </span>            :                         idx = 3;
<span class="lineNum">    2009 </span>            :                         break;
<span class="lineNum">    2010 </span>            :                 default:
<span class="lineNum">    2011 </span>            :                         fprintf(stderr, &quot;%s:%d: Unexpected SSE prefix: %d\n&quot;, __FILE__, __LINE__, sse_prefix);
<span class="lineNum">    2012 </span>            :         }
<span class="lineNum">    2013 </span>            : 
<span class="lineNum">    2014 </span>            :         return idx;
<span class="lineNum">    2015 </span>            : }
<span class="lineNum">    2016 </span>            : 
<span class="lineNum">    2017 </span>            : 
<span class="lineNum">    2018 </span>            : /* sse_esc
<span class="lineNum">    2019 </span>            :  * Processa gli opcode con gli escape SSE/SSE2. L'istruzione è in:
<span class="lineNum">    2020 </span>            :  * table[state-&gt;opcode[1] - base][sse_prefix_to_index (state-&gt;sse_prefix)]
<span class="lineNum">    2021 </span>            :  * Vengono riempite tutte le informazioni di interessa in state.
<span class="lineNum">    2022 </span>            :  */
<span class="lineNum">    2023 </span>            : void sse_esc(struct disassembly_state *state, insn table[][4], unsigned char base) {
<span class="lineNum">    2024 </span>            :         insn instruction;
<span class="lineNum">    2025 </span>            : 
<span class="lineNum">    2026 </span>            :         instruction = (table[state-&gt;opcode[1] - base][sse_prefix_to_index(state-&gt;sse_prefix)]);
<span class="lineNum">    2027 </span>            : 
<span class="lineNum">    2028 </span>            :         state-&gt;addr[0] = instruction.addr_method[0];
<span class="lineNum">    2029 </span>            :         state-&gt;addr[1] = instruction.addr_method[1];
<span class="lineNum">    2030 </span>            :         state-&gt;addr[2] = instruction.addr_method[2];
<span class="lineNum">    2031 </span>            : 
<span class="lineNum">    2032 </span>            :         state-&gt;op[0] = instruction.operand_type[0];
<span class="lineNum">    2033 </span>            :         state-&gt;op[1] = instruction.operand_type[1];
<span class="lineNum">    2034 </span>            :         state-&gt;op[2] = instruction.operand_type[2];
<span class="lineNum">    2035 </span>            : 
<span class="lineNum">    2036 </span>            :         state-&gt;instrument-&gt;flags = instruction.flags;
<span class="lineNum">    2037 </span>            : 
<span class="lineNum">    2038 </span>            : }
<span class="lineNum">    2039 </span>            : 
<span class="lineNum">    2040 </span>            : 
<span class="lineNum">    2041 </span>            : /* esc_0f10_17
<span class="lineNum">    2042 </span>            :  * Opcodes da 0f10 a 0f17.
<span class="lineNum">    2043 </span>            :  */
<span class="lineNum">    2044 </span>            : void esc_0f10_17 (struct disassembly_state *state)
<span class="lineNum">    2045 </span>            : {
<span class="lineNum">    2046 </span>            :   insn table[][4] = {
<span class="lineNum">    2047 </span>            :     /* 0F10 */
<span class="lineNum">    2048 </span>            :     {
<span class="lineNum">    2049 </span>            :       /* 00 */
<span class="lineNum">    2050 </span>            :       { &quot;movups&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMRD | I_SSE | I_XMM },
<span class="lineNum">    2051 </span>            :       /* 66 */
<span class="lineNum">    2052 </span>            :       { &quot;movupd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PD, OP_PD, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2053 </span>            :       /* F2 */
<span class="lineNum">    2054 </span>            :       { &quot;movsd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SD, OP_SD, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2055 </span>            :       /* F3 */
<span class="lineNum">    2056 </span>            :       { &quot;movss&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SS, OP_SS, OP_0 }, NULL, I_MEMRD | I_SSE | I_XMM }
<span class="lineNum">    2057 </span>            :     },
<span class="lineNum">    2058 </span>            :     /* 0F11 */
<span class="lineNum">    2059 </span>            :     {
<span class="lineNum">    2060 </span>            :       /* 00 */
<span class="lineNum">    2061 </span>            :       { &quot;movups&quot;, { ADDR_W, ADDR_V, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMWR | I_SSE | I_XMM },
<span class="lineNum">    2062 </span>            :       /* 66 */
<span class="lineNum">    2063 </span>            :       { &quot;movupd&quot;, { ADDR_W, ADDR_V, ADDR_0 }, { OP_PD, OP_PD, OP_0 }, NULL, I_MEMWR | I_SSE2 | I_XMM },
<span class="lineNum">    2064 </span>            :       /* F2 */
<span class="lineNum">    2065 </span>            :       { &quot;movsd&quot;, { ADDR_W, ADDR_V, ADDR_0 }, { OP_SD, OP_SD, OP_0 }, NULL, I_MEMWR | I_SSE2 | I_XMM },
<span class="lineNum">    2066 </span>            :       /* F3 */
<span class="lineNum">    2067 </span>            :       { &quot;movss&quot;, { ADDR_W, ADDR_V, ADDR_0 }, { OP_SS, OP_SS, OP_0 }, NULL, I_MEMWR | I_SSE | I_XMM }
<span class="lineNum">    2068 </span>            :     },
<span class="lineNum">    2069 </span>            :     /* 0F12 */
<span class="lineNum">    2070 </span>            :     {
<span class="lineNum">    2071 </span>            :       /* 00 - situazione strana */
<span class="lineNum">    2072 </span>            :       { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2073 </span>            :       /* 66 */
<span class="lineNum">    2074 </span>            :       { &quot;movlpd&quot;, { ADDR_V, ADDR_M, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM }, // [FV] Era segnata Vq, Ws?!
<span class="lineNum">    2075 </span>            :       /* F2 */
<span class="lineNum">    2076 </span>            :       { &quot;ill_f20f12&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2077 </span>            :       /* F3 */
<span class="lineNum">    2078 </span>            :       { &quot;ill_f20f13&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2079 </span>            :     },
<span class="lineNum">    2080 </span>            :     /* 0F13 */
<span class="lineNum">    2081 </span>            :     {
<span class="lineNum">    2082 </span>            :       /* 00 */
<span class="lineNum">    2083 </span>            :       { &quot;movlps&quot;, { ADDR_M, ADDR_V, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_MEMWR | I_SSE | I_XMM },  // [FV] Era segnata Vq, Wq?
<span class="lineNum">    2084 </span>            :       /* 66 */
<span class="lineNum">    2085 </span>            :       { &quot;movlpd&quot;, { ADDR_M, ADDR_V, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_MEMWR | I_SSE2 | I_XMM }, // [FV] Era segnata Vq, Wq?
<span class="lineNum">    2086 </span>            :       /* F2 */
<span class="lineNum">    2087 </span>            :       { &quot;ill_f20f13&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2088 </span>            :       /* F3 */
<span class="lineNum">    2089 </span>            :       { &quot;ill_f30f13&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2090 </span>            :     },
<span class="lineNum">    2091 </span>            :     /* 0F14 */
<span class="lineNum">    2092 </span>            :     {
<span class="lineNum">    2093 </span>            :       /* 00 */
<span class="lineNum">    2094 </span>            :       { &quot;unpcklps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_Q, OP_0 }, NULL, I_MEMRD | I_SSE | I_XMM },
<span class="lineNum">    2095 </span>            :       /* 66 */
<span class="lineNum">    2096 </span>            :       { &quot;unpcklpd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PD, OP_Q, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2097 </span>            :       /* F2 */
<span class="lineNum">    2098 </span>            :       { &quot;ill_f20f14&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2099 </span>            :       /* F3 */
<span class="lineNum">    2100 </span>            :       { &quot;ill_f30f14&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2101 </span>            :     },
<span class="lineNum">    2102 </span>            :     /* 0F15 */
<span class="lineNum">    2103 </span>            :     {
<span class="lineNum">    2104 </span>            :       /* 00 */
<span class="lineNum">    2105 </span>            :       { &quot;unpckhps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_Q, OP_0 }, NULL, I_MEMRD | I_SSE | I_XMM },
<span class="lineNum">    2106 </span>            :       /* 66 */
<span class="lineNum">    2107 </span>            :       { &quot;unpckhpd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PD, OP_Q, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2108 </span>            :       /* F2 */
<span class="lineNum">    2109 </span>            :       { &quot;ill_f20f15&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2110 </span>            :       /* F3 */
<span class="lineNum">    2111 </span>            :       { &quot;ill_f30f15&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2112 </span>            :     },
<span class="lineNum">    2113 </span>            :     /* 0F16 */
<span class="lineNum">    2114 </span>            :     {
<span class="lineNum">    2115 </span>            :       /* 00 - situazione strana */
<span class="lineNum">    2116 </span>            :       { NULL, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2117 </span>            :       /* 66 */
<span class="lineNum">    2118 </span>            :       { &quot;movhpd&quot;, { ADDR_V, ADDR_M, ADDR_0 }, { OP_DQ, OP_Q, OP_0 }, NULL, I_MEMRD | I_SSE2 },        // [FV] Era riportato Vq, Wq!?
<span class="lineNum">    2119 </span>            :       /* F2 */
<span class="lineNum">    2120 </span>            :       { &quot;ill_f20f16&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2121 </span>            :       /* F3 */
<span class="lineNum">    2122 </span>            :       { &quot;ill_f30f16&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2123 </span>            :     },
<span class="lineNum">    2124 </span>            :     /* 0F17 */
<span class="lineNum">    2125 </span>            :     {
<span class="lineNum">    2126 </span>            :       /* 00 */
<span class="lineNum">    2127 </span>            :       { &quot;movhps&quot;, { ADDR_M, ADDR_V, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_MEMWR | I_SSE },  // [FV] Riportava addr[0] = ADDR_W!
<span class="lineNum">    2128 </span>            :       /* 66 */
<span class="lineNum">    2129 </span>            :       { &quot;movhpd&quot;, { ADDR_M, ADDR_V, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_MEMWR | I_SSE2 }, // [FV] Riportava addr[0] = ADDR_W!
<span class="lineNum">    2130 </span>            :       /* F2 */
<span class="lineNum">    2131 </span>            :       { &quot;ill_f20f17&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2132 </span>            :       /* F3 */
<span class="lineNum">    2133 </span>            :       { &quot;ill_f30f17&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2134 </span>            :     }
<span class="lineNum">    2135 </span>            :   };
<span class="lineNum">    2136 </span>            : 
<span class="lineNum">    2137 </span>            :         if((state-&gt;opcode[1] == 0x12 || state-&gt;opcode[1] == 0x16) &amp;&amp; state-&gt;sse_prefix == 0) {
<span class="lineNum">    2138 </span>            :                 unsigned char opcode = state-&gt;opcode[1];
<span class="lineNum">    2139 </span>            :                 int idx = 0;
<span class="lineNum">    2140 </span>            :                 insn tbl[] = {
<span class="lineNum">    2141 </span>            :                   /* 0f12 */
<span class="lineNum">    2142 </span>            :                   /* mem-&gt;reg only */
<span class="lineNum">    2143 </span>            :                   // [FV] Riportava Wq, Vq ed era segnata da non instrumentare !?
<span class="lineNum">    2144 </span>            :                   { &quot;movlps&quot;, { ADDR_V, ADDR_M, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_MEMWR | I_SSE },
<span class="lineNum">    2145 </span>            :                   /* reg-&gt;reg only */
<span class="lineNum">    2146 </span>            :                   { &quot;movhlps&quot;, { ADDR_V, ADDR_V, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, 0 /* [FV] I_SSE3 */ },
<span class="lineNum">    2147 </span>            :                   /* 0f16 */
<span class="lineNum">    2148 </span>            :                   /* mem-&gt;reg only */
<span class="lineNum">    2149 </span>            :                   // [FV] Riportava Vq, Wq
<span class="lineNum">    2150 </span>            :                   { &quot;movhps&quot;, { ADDR_V, ADDR_M, ADDR_0 }, { OP_DQ, OP_Q, OP_0 }, NULL, I_MEMRD | I_SSE },
<span class="lineNum">    2151 </span>            :                   /* reg-&gt;reg only */
<span class="lineNum">    2152 </span>            :                   // [FV] Riportava Vq, Vq
<span class="lineNum">    2153 </span>            :                   { &quot;movlhps&quot;, { ADDR_V, ADDR_V, ADDR_0 }, { OP_DQ, OP_Q, OP_0 }, NULL, I_SSE }
<span class="lineNum">    2154 </span>            :                 };
<span class="lineNum">    2155 </span>            : 
<span class="lineNum">    2156 </span>            :                 read_modrm(state);
<span class="lineNum">    2157 </span>            : 
<span class="lineNum">    2158 </span>            :                 if(state-&gt;modrm &gt;&gt; 6 == 0x3) { // reg-&gt;reg
<span class="lineNum">    2159 </span>            :                         if(opcode == 0x12)
<span class="lineNum">    2160 </span>            :                                 idx = 1;
<span class="lineNum">    2161 </span>            :                         else
<span class="lineNum">    2162 </span>            :                                 idx = 3;
<span class="lineNum">    2163 </span>            :                 } else { // mem-&gt;reg
<span class="lineNum">    2164 </span>            :                         if(opcode == 0x12)
<span class="lineNum">    2165 </span>            :                                 idx = 0;
<span class="lineNum">    2166 </span>            :                         else
<span class="lineNum">    2167 </span>            :                                 idx = 2;
<span class="lineNum">    2168 </span>            :                 }
<span class="lineNum">    2169 </span>            : 
<span class="lineNum">    2170 </span>            :                 state-&gt;addr[0] = tbl[idx].addr_method[0];
<span class="lineNum">    2171 </span>            :                 state-&gt;addr[1] = tbl[idx].addr_method[1];
<span class="lineNum">    2172 </span>            :                 state-&gt;addr[2] = tbl[idx].addr_method[2];
<span class="lineNum">    2173 </span>            : 
<span class="lineNum">    2174 </span>            :                 state-&gt;op[0] = tbl[idx].operand_type[0];
<span class="lineNum">    2175 </span>            :                 state-&gt;op[1] = tbl[idx].operand_type[1];
<span class="lineNum">    2176 </span>            :                 state-&gt;op[2] = tbl[idx].operand_type[2];
<span class="lineNum">    2177 </span>            : 
<span class="lineNum">    2178 </span>            :                 return;
<span class="lineNum">    2179 </span>            :         }
<span class="lineNum">    2180 </span>            : 
<span class="lineNum">    2181 </span>            :         sse_esc(state, table, 0x10);
<span class="lineNum">    2182 </span>            : }
<span class="lineNum">    2183 </span>            : 
<span class="lineNum">    2184 </span>            : void esc_0f28_2f (struct disassembly_state *state)
<span class="lineNum">    2185 </span>            : {
<span class="lineNum">    2186 </span>            :   insn table[][4] = {
<span class="lineNum">    2187 </span>            :     /* 0F28 */
<span class="lineNum">    2188 </span>            :     {
<span class="lineNum">    2189 </span>            :       /* 00 */
<span class="lineNum">    2190 </span>            :       { &quot;movaps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMRD | I_SSE | I_XMM },
<span class="lineNum">    2191 </span>            :       /* 66 */
<span class="lineNum">    2192 </span>            :       { &quot;movapd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PD, OP_PD, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2193 </span>            :       /* F2 */
<span class="lineNum">    2194 </span>            :       { &quot;ill_f20f28&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2195 </span>            :       /* F3 */
<span class="lineNum">    2196 </span>            :       { &quot;ill_f30f28&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2197 </span>            :     },
<span class="lineNum">    2198 </span>            :     /* 0F29 */
<span class="lineNum">    2199 </span>            :     {
<span class="lineNum">    2200 </span>            :       /* 00 */
<span class="lineNum">    2201 </span>            :       { &quot;movaps&quot;, { ADDR_W, ADDR_V, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMWR | I_SSE | I_XMM },
<span class="lineNum">    2202 </span>            :       /* 66 */
<span class="lineNum">    2203 </span>            :       { &quot;movapd&quot;, { ADDR_W, ADDR_V, ADDR_0 }, { OP_PD, OP_PD, OP_0 }, NULL, I_MEMWR | I_SSE2 | I_XMM },
<span class="lineNum">    2204 </span>            :       /* F2 */
<span class="lineNum">    2205 </span>            :       { &quot;ill_f20f29&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2206 </span>            :       /* F3 */
<span class="lineNum">    2207 </span>            :       { &quot;ill_f30f29&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2208 </span>            :     },
<span class="lineNum">    2209 </span>            :     /* 0F2A */
<span class="lineNum">    2210 </span>            :     {
<span class="lineNum">    2211 </span>            :       /* 00 */
<span class="lineNum">    2212 </span>            :       { &quot;cvtpi2ps&quot;, { ADDR_V, ADDR_Q, ADDR_0 }, { OP_PS, OP_PI, OP_0 }, NULL, I_MEMRD | I_MMX | I_XMM },      // [FV] Invece di OP_PI riportava OP_Q
<span class="lineNum">    2213 </span>            :       /* 66 */
<span class="lineNum">    2214 </span>            :       { &quot;cvtpi2pd&quot;, { ADDR_V, ADDR_Q, ADDR_0 }, { OP_PD, OP_PI, OP_0 }, NULL, I_MEMRD | I_MMX | I_XMM },      // [FV] Riportava Vpd, Qdq!?
<span class="lineNum">    2215 </span>            :       /* F2 */
<span class="lineNum">    2216 </span>            :       { &quot;cvtsi2sd&quot;, { ADDR_V, ADDR_E, ADDR_0 }, { OP_SD, OP_Y, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM },      // [FV] Riportava Vsd, Ed
<span class="lineNum">    2217 </span>            :       /* F3 */
<span class="lineNum">    2218 </span>            :       { &quot;cvtsi2ss&quot;, { ADDR_V, ADDR_E, ADDR_0 }, { OP_SS, OP_Y, OP_0 }, NULL, I_MEMRD | I_SSE | I_XMM }        // [FV] Riportava Vss, Ed
<span class="lineNum">    2219 </span>            :     },
<span class="lineNum">    2220 </span>            :     /* 0F2B */
<span class="lineNum">    2221 </span>            :     {
<span class="lineNum">    2222 </span>            :       /* 00 */
<span class="lineNum">    2223 </span>            :       { &quot;movntps&quot;, { ADDR_M, ADDR_V, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMWR | I_SSE | I_XMM },       // [FV] Era segnato Wps, Vps
<span class="lineNum">    2224 </span>            :       /* 66 */
<span class="lineNum">    2225 </span>            :       { &quot;movntpd&quot;, { ADDR_M, ADDR_V, ADDR_0 }, { OP_PD, OP_PD, OP_0 }, NULL, I_MEMWR | I_SSE2 | I_XMM },      // [FV] Era segnato Wpd, Vpd
<span class="lineNum">    2226 </span>            :       /* F2 */
<span class="lineNum">    2227 </span>            :       { &quot;ill_f20f2b&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2228 </span>            :       /* F3 */
<span class="lineNum">    2229 </span>            :       { &quot;ill_f30f2b&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2230 </span>            :     },
<span class="lineNum">    2231 </span>            :     /* 0F2C */
<span class="lineNum">    2232 </span>            :     {
<span class="lineNum">    2233 </span>            :       /* 00 */
<span class="lineNum">    2234 </span>            :       { &quot;cvttps2pi&quot;, { ADDR_P, ADDR_W, ADDR_0 }, { OP_PI, OP_PS, OP_0 }, NULL, I_MEMRD | I_MMX | I_XMM },     // [FV] Riportava Qq, Wps
<span class="lineNum">    2235 </span>            :       /* 66 */
<span class="lineNum">    2236 </span>            :       { &quot;cvttpd2pi&quot;, { ADDR_P, ADDR_W, ADDR_0 }, { OP_PI, OP_PD, OP_0}, NULL, I_MEMRD | I_MMX | I_XMM },      // [FV] Riportava Qdq, Wpd
<span class="lineNum">    2237 </span>            :       /* F2 */
<span class="lineNum">    2238 </span>            :       { &quot;cvttsd2si&quot;, { ADDR_G, ADDR_W, ADDR_0 }, { OP_Y, OP_SD, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM },     // [FV] Riportava Gd, Wsd
<span class="lineNum">    2239 </span>            :       /* F3 */
<span class="lineNum">    2240 </span>            :       { &quot;cvttss2si&quot;, { ADDR_G, ADDR_W, ADDR_0 }, { OP_Y, OP_SS, OP_0 }, NULL, I_MEMRD | I_SSE | I_XMM }       // [FV] Riportava Gd, Wss
<span class="lineNum">    2241 </span>            :     },
<span class="lineNum">    2242 </span>            :     /* 0F2D */
<span class="lineNum">    2243 </span>            :     {
<span class="lineNum">    2244 </span>            :       /* 00 */
<span class="lineNum">    2245 </span>            :       { &quot;cvtps2pi&quot;, { ADDR_P, ADDR_W, ADDR_0 }, { OP_PI, OP_PS, OP_0 }, NULL, I_MEMRD | I_MMX | I_XMM },      // [FV] Riportava Qq, Wps
<span class="lineNum">    2246 </span>            :       /* 66 */
<span class="lineNum">    2247 </span>            :       { &quot;cvtpd2pi&quot;, { ADDR_P, ADDR_W, ADDR_0 }, { OP_PI, OP_PD, OP_0}, NULL, I_MEMRD | I_MMX | I_XMM },       // [FV] Riportava Qdq, Wpd (Mi pare sia Ppi ma il manuale riporta Qpi ?!?)
<span class="lineNum">    2248 </span>            :       /* F2 */
<span class="lineNum">    2249 </span>            :       { &quot;cvtsd2si&quot;, { ADDR_G, ADDR_W, ADDR_0 }, { OP_Y, OP_SD, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM },      // [FV] Riportava Gd, Wsd
<span class="lineNum">    2250 </span>            :       /* F3 */
<span class="lineNum">    2251 </span>            :       { &quot;cvtss2si&quot;, { ADDR_G, ADDR_W, ADDR_0 }, { OP_Y, OP_SS, OP_0 }, NULL, I_MEMRD | I_SSE | I_XMM }        // [FV] Riportava Gd, Wss
<span class="lineNum">    2252 </span>            :     },
<span class="lineNum">    2253 </span>            :     /* OF2E */
<span class="lineNum">    2254 </span>            :     {
<span class="lineNum">    2255 </span>            :       /* 00 */
<span class="lineNum">    2256 </span>            :       { &quot;ucomiss&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SS, OP_SS, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE | I_XMM },
<span class="lineNum">    2257 </span>            :       /* 66 */
<span class="lineNum">    2258 </span>            :       { &quot;ucomisd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SD, OP_SD, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2259 </span>            :       /* F2 */
<span class="lineNum">    2260 </span>            :       { &quot;ill_f20f2e&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2261 </span>            :       /* F3 */
<span class="lineNum">    2262 </span>            :       { &quot;ill_f30f2e&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2263 </span>            :     },
<span class="lineNum">    2264 </span>            :     /* 0F2F */
<span class="lineNum">    2265 </span>            :     {
<span class="lineNum">    2266 </span>            :       /* 00 */
<span class="lineNum">    2267 </span>            :       { &quot;comiss&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE | I_XMM },
<span class="lineNum">    2268 </span>            :       /* 66 */
<span class="lineNum">    2269 </span>            :       { &quot;comisd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SD, OP_SD, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2270 </span>            :       /* F2 */
<span class="lineNum">    2271 </span>            :       { &quot;ill_f20f2f&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2272 </span>            :       /* F3 */
<span class="lineNum">    2273 </span>            :       { &quot;ill_f30f2f&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2274 </span>            :     }
<span class="lineNum">    2275 </span>            :   };
<span class="lineNum">    2276 </span>            : 
<span class="lineNum">    2277 </span>            :   sse_esc(state, table, 0x28);
<span class="lineNum">    2278 </span>            : }
<span class="lineNum">    2279 </span>            : 
<span class="lineNum">    2280 </span>            : void esc_0f50_70 (struct disassembly_state *state)
<span class="lineNum">    2281 </span>            : {
<span class="lineNum">    2282 </span>            : 
<span class="lineNum">    2283 </span>            :         // TODO: 66 0f 3a 17: EXTRACTPS scrive in memoria
<span class="lineNum">    2284 </span>            :         //       66 0f 3a 14: PEXTRB
<span class="lineNum">    2285 </span>            :         //       66 0f 3a 16: PEXTRD
<span class="lineNum">    2286 </span>            :         //       66 0f 3a 16: PEXTRQ
<span class="lineNum">    2287 </span>            :         //       66 0f 3a 15: PEXTRW
<span class="lineNum">    2288 </span>            : 
<span class="lineNum">    2289 </span>            :   insn table[][4] = {
<span class="lineNum">    2290 </span>            :     /* 0F50 */
<span class="lineNum">    2291 </span>            :     {
<span class="lineNum">    2292 </span>            :       /* 00 */
<span class="lineNum">    2293 </span>            :       { &quot;movmskps&quot;, { ADDR_G, ADDR_V, ADDR_0 }, { OP_Y, OP_PS, OP_0 }, NULL, I_SSE }, // [FV] Riportava Ed, Vps
<span class="lineNum">    2294 </span>            :       /* 66 */
<span class="lineNum">    2295 </span>            :       { &quot;movmskpd&quot;, { ADDR_G, ADDR_V, ADDR_0 }, { OP_Y, OP_PD, OP_0 }, NULL, I_SSE2 },        // [FV] Riportava Ed, Vpd
<span class="lineNum">    2296 </span>            :       /* F2 */
<span class="lineNum">    2297 </span>            :       { &quot;ill_f20f50&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2298 </span>            :       /* F3 */
<span class="lineNum">    2299 </span>            :       { &quot;ill_f30f50&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2300 </span>            :     },
<span class="lineNum">    2301 </span>            :     /* 0F51 */
<span class="lineNum">    2302 </span>            :     {
<span class="lineNum">    2303 </span>            :       /* 00 */
<span class="lineNum">    2304 </span>            :       { &quot;sqrtps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMRD | I_SSE | I_XMM },
<span class="lineNum">    2305 </span>            :       /* 66 */
<span class="lineNum">    2306 </span>            :       { &quot;sqrtpd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PD, OP_PD, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2307 </span>            :       /* F2 */
<span class="lineNum">    2308 </span>            :       { &quot;sqrtsd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SD, OP_SD, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2309 </span>            :       /* F3 */
<span class="lineNum">    2310 </span>            :       { &quot;sqrtss&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SS, OP_SS, OP_0 }, NULL, I_MEMRD | I_SSE | I_XMM }
<span class="lineNum">    2311 </span>            :     },
<span class="lineNum">    2312 </span>            :     /* 0F52 */
<span class="lineNum">    2313 </span>            :     {
<span class="lineNum">    2314 </span>            :       /* 00 */
<span class="lineNum">    2315 </span>            :       { &quot;rsqrtps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMRD | I_SSE | I_XMM },
<span class="lineNum">    2316 </span>            :       /* 66 */
<span class="lineNum">    2317 </span>            :       { &quot;ill_660f52&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2318 </span>            :       /* F2 */
<span class="lineNum">    2319 </span>            :       { &quot;ill_f20f52&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2320 </span>            :       /* F3 */
<span class="lineNum">    2321 </span>            :       { &quot;rsqrtss&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SS, OP_SS, OP_0 }, NULL, I_MEMRD | I_SSE | I_XMM }
<span class="lineNum">    2322 </span>            :     },
<span class="lineNum">    2323 </span>            :     /* 0F53 */
<span class="lineNum">    2324 </span>            :     {
<span class="lineNum">    2325 </span>            :       /* 00 */
<span class="lineNum">    2326 </span>            :       { &quot;rcpps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMRD | I_SSE | I_XMM },
<span class="lineNum">    2327 </span>            :       /* 66 */
<span class="lineNum">    2328 </span>            :       { &quot;ill_660f52&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2329 </span>            :       /* F2 */
<span class="lineNum">    2330 </span>            :       { &quot;ill_f20f52&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2331 </span>            :       /* F3 */
<span class="lineNum">    2332 </span>            :       { &quot;rcpss&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SS, OP_SS, OP_0 }, NULL, I_MEMRD | I_SSE | I_XMM }
<span class="lineNum">    2333 </span>            :     },
<span class="lineNum">    2334 </span>            :     /* 0F54 */
<span class="lineNum">    2335 </span>            :     {
<span class="lineNum">    2336 </span>            :       /* 00 */
<span class="lineNum">    2337 </span>            :       { &quot;andps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE | I_XMM },
<span class="lineNum">    2338 </span>            :       /* 66 */
<span class="lineNum">    2339 </span>            :       { &quot;andpd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PD, OP_PD, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE2 | I_XMM },        // [FV] Il manuale riporta Wpd, Vpd
<span class="lineNum">    2340 </span>            :       /* F2 */
<span class="lineNum">    2341 </span>            :       { &quot;ill_f20f54&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2342 </span>            :       /* F3 */
<span class="lineNum">    2343 </span>            :       { &quot;ill_f30f54&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2344 </span>            :     },
<span class="lineNum">    2345 </span>            :     /* 0F55 */
<span class="lineNum">    2346 </span>            :     {
<span class="lineNum">    2347 </span>            :       /* 00 */
<span class="lineNum">    2348 </span>            :       { &quot;andnps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE | I_XMM },
<span class="lineNum">    2349 </span>            :       /* 66 */
<span class="lineNum">    2350 </span>            :       { &quot;andnpd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PD, OP_PD, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE2 | I_XMM },       // [FV] Il manuale riporta Wpd, Vpd
<span class="lineNum">    2351 </span>            :       /* F2 */
<span class="lineNum">    2352 </span>            :       { &quot;ill_f20f55&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2353 </span>            :       /* F3 */
<span class="lineNum">    2354 </span>            :       { &quot;ill_f30f55&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2355 </span>            :     },
<span class="lineNum">    2356 </span>            :     /* 0F56 */
<span class="lineNum">    2357 </span>            :     {
<span class="lineNum">    2358 </span>            :       /* 00 */
<span class="lineNum">    2359 </span>            :       { &quot;orps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE | I_XMM },
<span class="lineNum">    2360 </span>            :       /* 66 */
<span class="lineNum">    2361 </span>            :       { &quot;orpd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PD, OP_PD, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE2 | I_XMM }, // [FV] Il manuale riporta Wpd, Vpd
<span class="lineNum">    2362 </span>            :       /* F2 */
<span class="lineNum">    2363 </span>            :       { &quot;ill_f20f56&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2364 </span>            :       /* F3 */
<span class="lineNum">    2365 </span>            :       { &quot;ill_f30f56&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2366 </span>            :     },
<span class="lineNum">    2367 </span>            :     /* 0F57 */
<span class="lineNum">    2368 </span>            :     {
<span class="lineNum">    2369 </span>            :       /* 00 */
<span class="lineNum">    2370 </span>            :       { &quot;xorps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE | I_XMM },
<span class="lineNum">    2371 </span>            :       /* 66 */
<span class="lineNum">    2372 </span>            :       { &quot;xorpd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PD, OP_PD, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE2 | I_XMM },        // [FV] Il manuale riporta Wpd, Vpd (controllare altre istanze, se presenti...)
<span class="lineNum">    2373 </span>            :       /* F2 */
<span class="lineNum">    2374 </span>            :       { &quot;ill_f20f57&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2375 </span>            :       /* F3 */
<span class="lineNum">    2376 </span>            :       { &quot;ill_f30f57&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2377 </span>            :     },
<span class="lineNum">    2378 </span>            :     /* 0F58 */
<span class="lineNum">    2379 </span>            :     {
<span class="lineNum">    2380 </span>            :       /* 00 */
<span class="lineNum">    2381 </span>            :       { &quot;addps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE | I_XMM },
<span class="lineNum">    2382 </span>            :       /* 66 */
<span class="lineNum">    2383 </span>            :       { &quot;addpd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PD, OP_PD, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE2 | I_XMM },
<span class="lineNum">    2384 </span>            :       /* F2 */
<span class="lineNum">    2385 </span>            :       { &quot;addsd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SD, OP_SD, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE2 | I_XMM },
<span class="lineNum">    2386 </span>            :       /* F3 */
<span class="lineNum">    2387 </span>            :       { &quot;addss&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SS, OP_SS, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE | I_XMM }
<span class="lineNum">    2388 </span>            :     },
<span class="lineNum">    2389 </span>            :     /* 0F59 */
<span class="lineNum">    2390 </span>            :     {
<span class="lineNum">    2391 </span>            :       /* 00 */
<span class="lineNum">    2392 </span>            :       { &quot;mulps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE | I_XMM },
<span class="lineNum">    2393 </span>            :       /* 66 */
<span class="lineNum">    2394 </span>            :       { &quot;mulpd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PD, OP_PD, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE2 | I_XMM },
<span class="lineNum">    2395 </span>            :       /* F2 */
<span class="lineNum">    2396 </span>            :       { &quot;mulsd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SD, OP_SD, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE2 | I_XMM },
<span class="lineNum">    2397 </span>            :       /* F3 */
<span class="lineNum">    2398 </span>            :       { &quot;mulss&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SS, OP_SS, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE | I_XMM }
<span class="lineNum">    2399 </span>            :     },
<span class="lineNum">    2400 </span>            :     /* 0F5A */
<span class="lineNum">    2401 </span>            :     {
<span class="lineNum">    2402 </span>            :       /* 00 */
<span class="lineNum">    2403 </span>            :       { &quot;cvtps2pd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PD, OP_PS, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2404 </span>            :       /* 66 */
<span class="lineNum">    2405 </span>            :       { &quot;cvtpd2ps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PD, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2406 </span>            :       /* F2 */
<span class="lineNum">    2407 </span>            :       { &quot;cvtsd2ss&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SS, OP_SD, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2408 </span>            :       /* F3 */
<span class="lineNum">    2409 </span>            :       { &quot;cvtss2sd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SD, OP_SS, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM }
<span class="lineNum">    2410 </span>            :     },
<span class="lineNum">    2411 </span>            :     /* 0F5B */
<span class="lineNum">    2412 </span>            :     {
<span class="lineNum">    2413 </span>            :       /* 00 */
<span class="lineNum">    2414 </span>            :       { &quot;cvtdq2ps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_DQ, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2415 </span>            :       /* 66 */
<span class="lineNum">    2416 </span>            :       { &quot;cvtps2dq&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_PS, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2417 </span>            :       /* F2 */
<span class="lineNum">    2418 </span>            :       { &quot;ill_f20f5b&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2419 </span>            :       /* F3 */
<span class="lineNum">    2420 </span>            :       { &quot;cvttps2dq&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_PS, OP_0}, NULL, I_MEMRD | I_SSE2 | I_XMM }
<span class="lineNum">    2421 </span>            :     },
<span class="lineNum">    2422 </span>            :     /* 0F5C */
<span class="lineNum">    2423 </span>            :     {
<span class="lineNum">    2424 </span>            :       /* 00 */
<span class="lineNum">    2425 </span>            :       { &quot;subps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE | I_XMM },
<span class="lineNum">    2426 </span>            :       /* 66 */
<span class="lineNum">    2427 </span>            :       { &quot;subpd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PD, OP_PD, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE2 | I_XMM },
<span class="lineNum">    2428 </span>            :       /* F2 */
<span class="lineNum">    2429 </span>            :       { &quot;subsd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SD, OP_SD, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE2 | I_XMM },
<span class="lineNum">    2430 </span>            :       /* F3 */
<span class="lineNum">    2431 </span>            :       { &quot;subss&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SS, OP_SS, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE | I_XMM }
<span class="lineNum">    2432 </span>            :     },
<span class="lineNum">    2433 </span>            :     /* 0F5D */
<span class="lineNum">    2434 </span>            :     {
<span class="lineNum">    2435 </span>            :       /* 00 */
<span class="lineNum">    2436 </span>            :       { &quot;minps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE | I_XMM },
<span class="lineNum">    2437 </span>            :       /* 66 */
<span class="lineNum">    2438 </span>            :       { &quot;minpd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PD, OP_PD, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE2 | I_XMM },
<span class="lineNum">    2439 </span>            :       /* F2 */
<span class="lineNum">    2440 </span>            :       { &quot;minsd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SD, OP_SD, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE2 | I_XMM },
<span class="lineNum">    2441 </span>            :       /* F3 */
<span class="lineNum">    2442 </span>            :       { &quot;minss&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SS, OP_SS, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE | I_XMM }
<span class="lineNum">    2443 </span>            :     },
<span class="lineNum">    2444 </span>            :     /* 0F5E */
<span class="lineNum">    2445 </span>            :     {
<span class="lineNum">    2446 </span>            :       /* 00 */
<span class="lineNum">    2447 </span>            :       { &quot;divps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE | I_XMM },
<span class="lineNum">    2448 </span>            :       /* 66 */
<span class="lineNum">    2449 </span>            :       { &quot;divpd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PD, OP_PD, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE2 | I_XMM },
<span class="lineNum">    2450 </span>            :       /* F2 */
<span class="lineNum">    2451 </span>            :       { &quot;divsd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SD, OP_SD, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE2 | I_XMM },
<span class="lineNum">    2452 </span>            :       /* F3 */
<span class="lineNum">    2453 </span>            :       { &quot;divss&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SS, OP_SS, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE | I_XMM }
<span class="lineNum">    2454 </span>            :     },
<span class="lineNum">    2455 </span>            :     /* 0F5F */
<span class="lineNum">    2456 </span>            :     {
<span class="lineNum">    2457 </span>            :       /* 00 */
<span class="lineNum">    2458 </span>            :       { &quot;maxps&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PS, OP_PS, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE | I_XMM },
<span class="lineNum">    2459 </span>            :       /* 66 */
<span class="lineNum">    2460 </span>            :       { &quot;maxpd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_PD, OP_PD, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE2 | I_XMM },
<span class="lineNum">    2461 </span>            :       /* F2 */
<span class="lineNum">    2462 </span>            :       { &quot;maxsd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SD, OP_SD, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE2 | I_XMM },
<span class="lineNum">    2463 </span>            :       /* F3 */
<span class="lineNum">    2464 </span>            :       { &quot;maxss&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_SS, OP_SS, OP_0 }, NULL, I_MEMRD | I_ALU | I_SSE | I_XMM }
<span class="lineNum">    2465 </span>            :     },
<span class="lineNum">    2466 </span>            :     /* 0F60 */
<span class="lineNum">    2467 </span>            :     {
<span class="lineNum">    2468 </span>            :       /* 00 */
<span class="lineNum">    2469 </span>            :       { &quot;punpcklbw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_D, OP_0 }, NULL, I_MEMRD | I_MMX },
<span class="lineNum">    2470 </span>            :       /* 66 */
<span class="lineNum">    2471 </span>            :       { &quot;punpcklbw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0}, NULL, I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2472 </span>            :       /* F2 */
<span class="lineNum">    2473 </span>            :       { &quot;ill_f20f60&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2474 </span>            :       /* F3 */
<span class="lineNum">    2475 </span>            :       { &quot;ill_f30f60&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2476 </span>            :     },
<span class="lineNum">    2477 </span>            :     /* 0F61 */
<span class="lineNum">    2478 </span>            :     {
<span class="lineNum">    2479 </span>            :       /* 00 */
<span class="lineNum">    2480 </span>            :       { &quot;punpcklwd&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_D, OP_0 }, NULL, I_MEMRD | I_MMX },
<span class="lineNum">    2481 </span>            :       /* 66 */
<span class="lineNum">    2482 </span>            :       { &quot;punpcklwd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0}, NULL, I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2483 </span>            :       /* F2 */
<span class="lineNum">    2484 </span>            :       { &quot;ill_f20f61&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2485 </span>            :       /* F3 */
<span class="lineNum">    2486 </span>            :       { &quot;ill_f30f61&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2487 </span>            :     },
<span class="lineNum">    2488 </span>            :     /* 0F62 */
<span class="lineNum">    2489 </span>            :     {
<span class="lineNum">    2490 </span>            :       /* 00 */
<span class="lineNum">    2491 </span>            :       { &quot;punpckldq&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_D, OP_0 }, NULL, I_MEMRD | I_MMX },
<span class="lineNum">    2492 </span>            :       /* 66 */
<span class="lineNum">    2493 </span>            :       { &quot;punpckldq&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0}, NULL, I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2494 </span>            :       /* F2 */
<span class="lineNum">    2495 </span>            :       { &quot;ill_f20f62&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2496 </span>            :       /* F3 */
<span class="lineNum">    2497 </span>            :       { &quot;ill_f30f62&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2498 </span>            :     },
<span class="lineNum">    2499 </span>            :     /* 0F63 */
<span class="lineNum">    2500 </span>            :     {
<span class="lineNum">    2501 </span>            :       /* 00 */
<span class="lineNum">    2502 </span>            :       { &quot;packsswb&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_MEMRD | I_MMX },
<span class="lineNum">    2503 </span>            :       /* 66 */
<span class="lineNum">    2504 </span>            :       { &quot;packsswb&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0}, NULL, I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2505 </span>            :       /* F2 */
<span class="lineNum">    2506 </span>            :       { &quot;ill_f20f63&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2507 </span>            :       /* F3 */
<span class="lineNum">    2508 </span>            :       { &quot;ill_f30f63&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2509 </span>            :     },
<span class="lineNum">    2510 </span>            :     /* 0F64 */
<span class="lineNum">    2511 </span>            :     {
<span class="lineNum">    2512 </span>            :       /* 00 */
<span class="lineNum">    2513 </span>            :       { &quot;pcmpgtb&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_MMX },
<span class="lineNum">    2514 </span>            :       /* 66 */
<span class="lineNum">    2515 </span>            :       { &quot;pcmpgtb&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2516 </span>            :       /* F2 */
<span class="lineNum">    2517 </span>            :       { &quot;ill_f20f64&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2518 </span>            :       /* F3 */
<span class="lineNum">    2519 </span>            :       { &quot;ill_f30f64&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2520 </span>            :     },
<span class="lineNum">    2521 </span>            :     /* 0F65 */
<span class="lineNum">    2522 </span>            :     {
<span class="lineNum">    2523 </span>            :       /* 00 */
<span class="lineNum">    2524 </span>            :       { &quot;pcmpgtw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_MMX },
<span class="lineNum">    2525 </span>            :       /* 66 */
<span class="lineNum">    2526 </span>            :       { &quot;pcmpgtw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2527 </span>            :       /* F2 */
<span class="lineNum">    2528 </span>            :       { &quot;ill_f20f65&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2529 </span>            :       /* F3 */
<span class="lineNum">    2530 </span>            :       { &quot;ill_f30f65&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2531 </span>            :     },
<span class="lineNum">    2532 </span>            :     /* 0F66 */
<span class="lineNum">    2533 </span>            :     {
<span class="lineNum">    2534 </span>            :       /* 00 */
<span class="lineNum">    2535 </span>            :       { &quot;pcmpgtd&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_MMX },
<span class="lineNum">    2536 </span>            :       /* 66 */
<span class="lineNum">    2537 </span>            :       { &quot;pcmpgtd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2538 </span>            :       /* F2 */
<span class="lineNum">    2539 </span>            :       { &quot;ill_f20f66&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2540 </span>            :       /* F3 */
<span class="lineNum">    2541 </span>            :       { &quot;ill_f30f66&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2542 </span>            :     },
<span class="lineNum">    2543 </span>            :     /* 0F67 */
<span class="lineNum">    2544 </span>            :     {
<span class="lineNum">    2545 </span>            :       /* 00 */
<span class="lineNum">    2546 </span>            :       { &quot;packuswb&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, 0 },
<span class="lineNum">    2547 </span>            :       /* 66 */
<span class="lineNum">    2548 </span>            :       { &quot;packuswb&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0}, NULL, 0 },
<span class="lineNum">    2549 </span>            :       /* F2 */
<span class="lineNum">    2550 </span>            :       { &quot;ill_f20f67&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2551 </span>            :       /* F3 */
<span class="lineNum">    2552 </span>            :       { &quot;ill_f30f67&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2553 </span>            :     },
<span class="lineNum">    2554 </span>            :     /* 0F68 */
<span class="lineNum">    2555 </span>            :     {
<span class="lineNum">    2556 </span>            :       /* 00 */
<span class="lineNum">    2557 </span>            :       { &quot;punpckhbw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_D, OP_0 }, NULL, I_MEMRD | I_MMX },
<span class="lineNum">    2558 </span>            :       /* 66 */
<span class="lineNum">    2559 </span>            :       { &quot;punpckhbw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0}, NULL, I_MEMRD | I_XMM | I_SSE2 },     // [FV] Riportava Pdq, Qdq!
<span class="lineNum">    2560 </span>            :       /* F2 */
<span class="lineNum">    2561 </span>            :       { &quot;ill_f20f68&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2562 </span>            :       /* F3 */
<span class="lineNum">    2563 </span>            :       { &quot;ill_f30f68&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2564 </span>            :     },
<span class="lineNum">    2565 </span>            :     /* 0F69 */
<span class="lineNum">    2566 </span>            :     {
<span class="lineNum">    2567 </span>            :       /* 00 */
<span class="lineNum">    2568 </span>            :       { &quot;punpckhwd&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_D, OP_0 }, NULL, I_MEMRD | I_MMX },
<span class="lineNum">    2569 </span>            :       /* 66 */
<span class="lineNum">    2570 </span>            :       { &quot;punpckhwd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0}, NULL, I_MEMRD | I_XMM | I_SSE2 },     // [FV] Riportava Pdq, Qdq!
<span class="lineNum">    2571 </span>            :       /* F2 */
<span class="lineNum">    2572 </span>            :       { &quot;ill_f20f69&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2573 </span>            :       /* F3 */
<span class="lineNum">    2574 </span>            :       { &quot;ill_f30f69&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2575 </span>            :     },
<span class="lineNum">    2576 </span>            :     /* 0F6A */
<span class="lineNum">    2577 </span>            :     {
<span class="lineNum">    2578 </span>            :       /* 00 */
<span class="lineNum">    2579 </span>            :       { &quot;punpckhdq&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_D, OP_0 }, NULL, I_MEMRD | I_MMX },
<span class="lineNum">    2580 </span>            :       /* 66 */
<span class="lineNum">    2581 </span>            :       { &quot;punpckhdq&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0}, NULL, I_MEMRD | I_XMM | I_SSE2 },     // [FV] Riportava Pdq, Qdq!
<span class="lineNum">    2582 </span>            :       /* F2 */
<span class="lineNum">    2583 </span>            :       { &quot;ill_f20f6a&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2584 </span>            :       /* F3 */
<span class="lineNum">    2585 </span>            :       { &quot;ill_f30f6a&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2586 </span>            :     },
<span class="lineNum">    2587 </span>            :     /* 0F6B */
<span class="lineNum">    2588 </span>            :     {
<span class="lineNum">    2589 </span>            :       /* 00 */
<span class="lineNum">    2590 </span>            :       { &quot;packssdw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_D, OP_0 }, NULL, I_MEMRD | I_MMX },
<span class="lineNum">    2591 </span>            :       /* 66 */
<span class="lineNum">    2592 </span>            :       { &quot;packssdw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_DQ, OP_DQ, OP_0}, NULL, I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2593 </span>            :       /* F2 */
<span class="lineNum">    2594 </span>            :       { &quot;ill_f20f6b&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2595 </span>            :       /* F3 */
<span class="lineNum">    2596 </span>            :       { &quot;ill_f30f6b&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2597 </span>            :     },
<span class="lineNum">    2598 </span>            :     /* 0F6C */
<span class="lineNum">    2599 </span>            :     {
<span class="lineNum">    2600 </span>            :       /* 00 */
<span class="lineNum">    2601 </span>            :       { &quot;ill_0f6c&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2602 </span>            :       /* 66 */
<span class="lineNum">    2603 </span>            :       { &quot;punpcklqdq&quot;, { ADDR_V, ADDR_W, ADDR_0}, { OP_DQ, OP_DQ, OP_0}, NULL, I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2604 </span>            :       /* F2 */
<span class="lineNum">    2605 </span>            :       { &quot;ill_f20f6c&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2606 </span>            :       /* F3 */
<span class="lineNum">    2607 </span>            :       { &quot;ill_f30f6c&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2608 </span>            :     },
<span class="lineNum">    2609 </span>            :     /* 0F6D */
<span class="lineNum">    2610 </span>            :     {
<span class="lineNum">    2611 </span>            :       /* 00 */
<span class="lineNum">    2612 </span>            :       { &quot;ill_0f6d&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2613 </span>            :       /* 66 */
<span class="lineNum">    2614 </span>            :       { &quot;punpckhqdq&quot;, { ADDR_V, ADDR_W, ADDR_0}, { OP_DQ, OP_DQ, OP_0}, NULL, I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2615 </span>            :       /* F2 */
<span class="lineNum">    2616 </span>            :       { &quot;ill_f20f6d&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2617 </span>            :       /* F3 */
<span class="lineNum">    2618 </span>            :       { &quot;ill_f30f6d&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2619 </span>            :     },
<span class="lineNum">    2620 </span>            :     /* 0F6E */
<span class="lineNum">    2621 </span>            :     {
<span class="lineNum">    2622 </span>            :       /* 00 */
<span class="lineNum">    2623 </span>            :       { &quot;movd&quot;, { ADDR_P, ADDR_E, ADDR_0 }, { OP_D, OP_Y, OP_0 }, NULL, I_MEMRD | I_MMX | I_SSE2 },   // [FV] Riportava Pd, Ed ed era segnata da instrumentare!?
<span class="lineNum">    2624 </span>            :       /* 66 */
<span class="lineNum">    2625 </span>            :       { &quot;movd&quot;, { ADDR_V, ADDR_E, ADDR_0 }, { OP_Y, OP_Y, OP_0 }, NULL, I_MEMRD | I_XMM | I_SSE2 },   // [FV] Riportava Vdq, Ed
<span class="lineNum">    2626 </span>            :       /* F2 */
<span class="lineNum">    2627 </span>            :       { &quot;ill_f20f6e&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2628 </span>            :       /* F3 */
<span class="lineNum">    2629 </span>            :       { &quot;ill_f30f6e&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2630 </span>            :     },
<span class="lineNum">    2631 </span>            :     /* 0F6F */
<span class="lineNum">    2632 </span>            :     {
<span class="lineNum">    2633 </span>            :       /* 00 */
<span class="lineNum">    2634 </span>            :       { &quot;movq&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_MEMRD | I_MMX },
<span class="lineNum">    2635 </span>            :       /* 66 */
<span class="lineNum">    2636 </span>            :       { &quot;movdqa&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2637 </span>            :       /* F2 */
<span class="lineNum">    2638 </span>            :       { &quot;ill_f20f6f&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2639 </span>            :       /* F3 */
<span class="lineNum">    2640 </span>            :       { &quot;movdqu&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2641 </span>            :     },
<span class="lineNum">    2642 </span>            :     /* 0F70 */
<span class="lineNum">    2643 </span>            :     {
<span class="lineNum">    2644 </span>            :       /* 00 */
<span class="lineNum">    2645 </span>            :       { &quot;pshufw&quot;, { ADDR_P, ADDR_Q, ADDR_I }, { OP_Q, OP_Q, OP_B }, NULL, I_MEMRD | I_MMX },
<span class="lineNum">    2646 </span>            :       /* 66 */
<span class="lineNum">    2647 </span>            :       { &quot;pshufd&quot;, { ADDR_V, ADDR_W, ADDR_I }, { OP_DQ, OP_DQ, OP_B }, NULL, I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2648 </span>            :       /* F2 */
<span class="lineNum">    2649 </span>            :       { &quot;pshuflw&quot;, { ADDR_V, ADDR_W, ADDR_I }, { OP_DQ, OP_DQ, OP_B }, NULL, I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2650 </span>            :       /* F3 */
<span class="lineNum">    2651 </span>            :       { &quot;pshufhw&quot;, { ADDR_V, ADDR_W, ADDR_I }, { OP_DQ, OP_DQ, OP_B }, NULL, I_MEMRD | I_XMM | I_SSE2 }
<span class="lineNum">    2652 </span>            :     }
<span class="lineNum">    2653 </span>            :   };
<span class="lineNum">    2654 </span>            : 
<span class="lineNum">    2655 </span>            :   sse_esc(state, table, 0x50);
<span class="lineNum">    2656 </span>            : }
<span class="lineNum">    2657 </span>            : 
<span class="lineNum">    2658 </span>            : void esc_0f74_76 (struct disassembly_state *state)
<span class="lineNum">    2659 </span>            : {
<span class="lineNum">    2660 </span>            :   insn table[][4] = {
<span class="lineNum">    2661 </span>            :     /* 0F74 */
<span class="lineNum">    2662 </span>            :     {
<span class="lineNum">    2663 </span>            :       /* 00 */
<span class="lineNum">    2664 </span>            :       { &quot;pcmpeqb&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_CTRL | I_MEMRD | I_MMX },
<span class="lineNum">    2665 </span>            :       /* 66 */
<span class="lineNum">    2666 </span>            :       { &quot;pcmpeqb&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_CTRL | I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2667 </span>            :       /* F2 */
<span class="lineNum">    2668 </span>            :       { &quot;ill_f20f74&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2669 </span>            :       /* F3 */
<span class="lineNum">    2670 </span>            :       { &quot;ill_f30f74&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2671 </span>            :     },
<span class="lineNum">    2672 </span>            :     /* 0F75 */
<span class="lineNum">    2673 </span>            :     {
<span class="lineNum">    2674 </span>            :       /* 00 */
<span class="lineNum">    2675 </span>            :       { &quot;pcmpeqw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_CTRL | I_MEMRD | I_MMX },
<span class="lineNum">    2676 </span>            :       /* 66 */
<span class="lineNum">    2677 </span>            :       { &quot;pcmpeqw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_CTRL | I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2678 </span>            :       /* F2 */
<span class="lineNum">    2679 </span>            :       { &quot;ill_f20f75&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2680 </span>            :       /* F3 */
<span class="lineNum">    2681 </span>            :       { &quot;ill_f30f75&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2682 </span>            :     },
<span class="lineNum">    2683 </span>            :     /* 0F76 */
<span class="lineNum">    2684 </span>            :     {
<span class="lineNum">    2685 </span>            :       /* 00 */
<span class="lineNum">    2686 </span>            :       { &quot;pcmpeqd&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_CTRL | I_MEMRD | I_MMX },
<span class="lineNum">    2687 </span>            :       /* 66 */
<span class="lineNum">    2688 </span>            :       { &quot;pcmpeqd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_CTRL | I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2689 </span>            :       /* F2 */
<span class="lineNum">    2690 </span>            :       { &quot;ill_f20f76&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2691 </span>            :       /* F3 */
<span class="lineNum">    2692 </span>            :       { &quot;ill_f30f76&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2693 </span>            :     }
<span class="lineNum">    2694 </span>            :   };
<span class="lineNum">    2695 </span>            : 
<span class="lineNum">    2696 </span>            :   sse_esc(state, table, 0x74);
<span class="lineNum">    2697 </span>            : }
<span class="lineNum">    2698 </span>            : 
<span class="lineNum">    2699 </span>            : void esc_0f7e_7f (struct disassembly_state *state)
<span class="lineNum">    2700 </span>            : {
<span class="lineNum">    2701 </span>            :   insn table[][4] = {
<span class="lineNum">    2702 </span>            :     /* OF7E */
<span class="lineNum">    2703 </span>            :     {
<span class="lineNum">    2704 </span>            :       /* 00 */
<span class="lineNum">    2705 </span>            :       { &quot;movd&quot;, { ADDR_E, ADDR_P, ADDR_0 }, { OP_Y, OP_D, OP_0 }, NULL, I_MEMWR | I_MMX | I_SSE2 },   // [FV] Riportava Ed, Pd
<span class="lineNum">    2706 </span>            :       /* 66 */
<span class="lineNum">    2707 </span>            :       { &quot;movd&quot;, { ADDR_E, ADDR_V, ADDR_0 }, { OP_Y, OP_Y, OP_0 }, NULL, I_MEMWR | I_XMM | I_SSE2 },   // [FV] Riportava Ed, Vdq
<span class="lineNum">    2708 </span>            :       /* F2 */
<span class="lineNum">    2709 </span>            :       { &quot;ill_f20f7e&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2710 </span>            :       /* F3 */
<span class="lineNum">    2711 </span>            :       { &quot;movq&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_MEMRD | I_XMM }
<span class="lineNum">    2712 </span>            :     },
<span class="lineNum">    2713 </span>            :     /* 0F7F */
<span class="lineNum">    2714 </span>            :     {
<span class="lineNum">    2715 </span>            :       /* 00 */
<span class="lineNum">    2716 </span>            :       { &quot;movq&quot;, { ADDR_Q, ADDR_P, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_MEMWR | I_MMX },
<span class="lineNum">    2717 </span>            :       /* 66 */
<span class="lineNum">    2718 </span>            :       { &quot;movdqa&quot;, { ADDR_W, ADDR_V, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_MEMWR | I_XMM | I_SSE2 },
<span class="lineNum">    2719 </span>            :       /* F2 */
<span class="lineNum">    2720 </span>            :       { &quot;ill_f20f7f&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2721 </span>            :       /* F3 */
<span class="lineNum">    2722 </span>            :       { &quot;movdqu&quot;, { ADDR_W, ADDR_V, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_MEMWR | I_XMM | I_SSE2 }
<span class="lineNum">    2723 </span>            :     }
<span class="lineNum">    2724 </span>            :   };
<span class="lineNum">    2725 </span>            : 
<span class="lineNum">    2726 </span>            :   sse_esc(state, table, 0x7e);
<span class="lineNum">    2727 </span>            : }
<span class="lineNum">    2728 </span>            : 
<span class="lineNum">    2729 </span>            : void esc_0fc2 (struct disassembly_state *state)
<span class="lineNum">    2730 </span>            : {
<span class="lineNum">    2731 </span>            :   insn table[][4] = {
<span class="lineNum">    2732 </span>            :     /* 0FC2 */
<span class="lineNum">    2733 </span>            :     {
<span class="lineNum">    2734 </span>            :       /* 00 */
<span class="lineNum">    2735 </span>            :       { &quot;cmpps&quot;, { ADDR_V, ADDR_W, ADDR_I }, { OP_PS, OP_PS, OP_B }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE | I_XMM },
<span class="lineNum">    2736 </span>            :       /* 66 */
<span class="lineNum">    2737 </span>            :       { &quot;cmppd&quot;, { ADDR_V, ADDR_W, ADDR_I }, { OP_PD, OP_PD, OP_B }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2738 </span>            :       /* F2 */
<span class="lineNum">    2739 </span>            :       { &quot;cmpsd&quot;, { ADDR_V, ADDR_W, ADDR_I }, { OP_SD, OP_SD, OP_B }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2740 </span>            :       /* F3 */
<span class="lineNum">    2741 </span>            :       { &quot;cmpss&quot;, { ADDR_V, ADDR_W, ADDR_I }, { OP_SS, OP_SS, OP_B }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE | I_XMM },
<span class="lineNum">    2742 </span>            :     }
<span class="lineNum">    2743 </span>            :   };
<span class="lineNum">    2744 </span>            : 
<span class="lineNum">    2745 </span>            :   sse_esc(state, table, 0xc2);
<span class="lineNum">    2746 </span>            : }
<span class="lineNum">    2747 </span>            : 
<span class="lineNum">    2748 </span>            : void esc_0fc4_c6 (struct disassembly_state *state)
<span class="lineNum">    2749 </span>            : {
<span class="lineNum">    2750 </span>            :   insn table[][4] = {
<span class="lineNum">    2751 </span>            :     /* 0FC4 */
<span class="lineNum">    2752 </span>            :     {
<span class="lineNum">    2753 </span>            :       /* 00 */
<span class="lineNum">    2754 </span>            :       { &quot;pinsrw&quot;, { ADDR_P, ADDR_E, ADDR_I }, { OP_Q, OP_D, OP_B }, NULL, I_MEMRD | I_SSE | I_MMX },
<span class="lineNum">    2755 </span>            :       /* 66 */
<span class="lineNum">    2756 </span>            :       { &quot;pinsrw&quot;, { ADDR_V, ADDR_E, ADDR_I }, { OP_DQ, OP_D, OP_B }, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2757 </span>            :       /* F2 */
<span class="lineNum">    2758 </span>            :       { &quot;ill_f20fc4&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2759 </span>            :       /* F3 */
<span class="lineNum">    2760 </span>            :       { &quot;ill_f30fc4&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2761 </span>            :     },
<span class="lineNum">    2762 </span>            :     /* 0FC5 */
<span class="lineNum">    2763 </span>            :     {
<span class="lineNum">    2764 </span>            :       /* 00 */
<span class="lineNum">    2765 </span>            :       { &quot;pextrw&quot;, { ADDR_G, ADDR_N, ADDR_I }, { OP_D, OP_Q, OP_B }, NULL, I_SSE | I_MMX },    // [FV] Riportava Gd, Nq, Ib
<span class="lineNum">    2766 </span>            :       /* 66 */
<span class="lineNum">    2767 </span>            :       { &quot;pextrw&quot;, { ADDR_G, ADDR_U, ADDR_I }, { OP_D, OP_DQ, OP_B }, NULL, I_SSE2 | I_XMM },  // [FV] Riportava Gd, Vdq, Ib
<span class="lineNum">    2768 </span>            :       /* F2 */
<span class="lineNum">    2769 </span>            :       { &quot;ill_f20fc5&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2770 </span>            :       /* F3 */
<span class="lineNum">    2771 </span>            :       { &quot;ill_f30fc5&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2772 </span>            :     },
<span class="lineNum">    2773 </span>            :     /* 0FC6 */
<span class="lineNum">    2774 </span>            :     {
<span class="lineNum">    2775 </span>            :       /* 00 */
<span class="lineNum">    2776 </span>            :       { &quot;shufps&quot;, { ADDR_V, ADDR_W, ADDR_I }, { OP_PS, OP_PS, OP_B }, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2777 </span>            :       /* 66 */
<span class="lineNum">    2778 </span>            :       { &quot;shufpd&quot;, { ADDR_V, ADDR_W, ADDR_I }, { OP_PD, OP_PD, OP_B }, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2779 </span>            :       /* F2 */
<span class="lineNum">    2780 </span>            :       { &quot;ill_f20fc6&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2781 </span>            :       /* F3 */
<span class="lineNum">    2782 </span>            :       { &quot;ill_f30fc6&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2783 </span>            :     }
<span class="lineNum">    2784 </span>            :   };
<span class="lineNum">    2785 </span>            : 
<span class="lineNum">    2786 </span>            :   sse_esc(state, table, 0xc4);
<span class="lineNum">    2787 </span>            : }
<span class="lineNum">    2788 </span>            : 
<span class="lineNum">    2789 </span>            : void esc_0fd1_ef (struct disassembly_state *state)
<span class="lineNum">    2790 </span>            : {
<span class="lineNum">    2791 </span>            :   insn table[][4] = {
<span class="lineNum">    2792 </span>            :     /* 0FD1 */
<span class="lineNum">    2793 </span>            :     {
<span class="lineNum">    2794 </span>            :       /* 00 */
<span class="lineNum">    2795 </span>            :       { &quot;psrlw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    2796 </span>            :       /* 66 */
<span class="lineNum">    2797 </span>            :       { &quot;psrlw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2798 </span>            :       /* F2 */
<span class="lineNum">    2799 </span>            :       { &quot;ill_f20fd1&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2800 </span>            :       /* F3 */
<span class="lineNum">    2801 </span>            :       { &quot;ill_f30fd1&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2802 </span>            :     },
<span class="lineNum">    2803 </span>            :     /* 0FD2 */
<span class="lineNum">    2804 </span>            :     {
<span class="lineNum">    2805 </span>            :       /* 00 */
<span class="lineNum">    2806 </span>            :       { &quot;psrld&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    2807 </span>            :       /* 66 */
<span class="lineNum">    2808 </span>            :       { &quot;psrld&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2809 </span>            :       /* F2 */
<span class="lineNum">    2810 </span>            :       { &quot;ill_f20fd2&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2811 </span>            :       /* F3 */
<span class="lineNum">    2812 </span>            :       { &quot;ill_f30fd2&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2813 </span>            :     },
<span class="lineNum">    2814 </span>            :     /* 0FD3 */
<span class="lineNum">    2815 </span>            :     {
<span class="lineNum">    2816 </span>            :       /* 00 */
<span class="lineNum">    2817 </span>            :       { &quot;psrlq&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    2818 </span>            :       /* 66 */
<span class="lineNum">    2819 </span>            :       { &quot;psrlq&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_XMM | I_SSE2 },
<span class="lineNum">    2820 </span>            :       /* F2 */
<span class="lineNum">    2821 </span>            :       { &quot;ill_f20fd3&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2822 </span>            :       /* F3 */
<span class="lineNum">    2823 </span>            :       { &quot;ill_f30fd3&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2824 </span>            :     },
<span class="lineNum">    2825 </span>            :     /* 0FD4 */
<span class="lineNum">    2826 </span>            :     {
<span class="lineNum">    2827 </span>            :       /* 00 */
<span class="lineNum">    2828 </span>            :       { &quot;paddq&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_MMX },
<span class="lineNum">    2829 </span>            :       /* 66 */
<span class="lineNum">    2830 </span>            :       { &quot;paddq&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2831 </span>            :       /* F2 */
<span class="lineNum">    2832 </span>            :       { &quot;ill_f20fd4&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2833 </span>            :       /* F3 */
<span class="lineNum">    2834 </span>            :       { &quot;ill_f30fd4&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2835 </span>            :     },
<span class="lineNum">    2836 </span>            :     /* 0FD5 */
<span class="lineNum">    2837 </span>            :     {
<span class="lineNum">    2838 </span>            :       /* 00 */
<span class="lineNum">    2839 </span>            :       { &quot;pmulw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    2840 </span>            :       /* 66 */
<span class="lineNum">    2841 </span>            :       { &quot;pmulw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_MMX },
<span class="lineNum">    2842 </span>            :       /* F2 */
<span class="lineNum">    2843 </span>            :       { &quot;ill_f20fd5&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2844 </span>            :       /* F3 */
<span class="lineNum">    2845 </span>            :       { &quot;ill_f30fd5&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2846 </span>            :     },
<span class="lineNum">    2847 </span>            :     /* 0FD6 */
<span class="lineNum">    2848 </span>            :     {
<span class="lineNum">    2849 </span>            :       /* 00 */
<span class="lineNum">    2850 </span>            :       { &quot;ill_0fd6&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2851 </span>            :       /* 66 */
<span class="lineNum">    2852 </span>            :       { &quot;movq&quot;, { ADDR_W, ADDR_V, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_MEMWR | I_XMM },
<span class="lineNum">    2853 </span>            :       /* F2 */
<span class="lineNum">    2854 </span>            :       { &quot;movdq2q&quot;, { ADDR_P, ADDR_U, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_MMX | I_XMM },   // [FV] Riportava Pq, Wq ed era segnata da instrumentare !?
<span class="lineNum">    2855 </span>            :       /* F3 */
<span class="lineNum">    2856 </span>            :       { &quot;movq2dq&quot;, { ADDR_V, ADDR_N, ADDR_0 }, { OP_DQ, OP_Q, OP_0 }, NULL, I_MMX | I_XMM }   // [FV] Riportava Vdq, Qq ed era segnata da instrumentare !?
<span class="lineNum">    2857 </span>            :     },
<span class="lineNum">    2858 </span>            :     /* 0FD7 */
<span class="lineNum">    2859 </span>            :     {
<span class="lineNum">    2860 </span>            :       /* 00 */
<span class="lineNum">    2861 </span>            :       { &quot;pmovmskb&quot;, { ADDR_G, ADDR_N, ADDR_0 }, { OP_D, OP_Q, OP_0 }, NULL, I_MMX | I_SSE },  // [FV] Riportava Gd, Pq
<span class="lineNum">    2862 </span>            :       /* 66 */
<span class="lineNum">    2863 </span>            :       { &quot;pmovmksb&quot;, { ADDR_G, ADDR_U, ADDR_0 }, { OP_D, OP_DQ, OP_0 }, NULL, I_XMM | I_SSE2 },        // [FV] Riportava Gd, Vdq
<span class="lineNum">    2864 </span>            :       /* F2 */
<span class="lineNum">    2865 </span>            :       { &quot;ill_f20fd7&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2866 </span>            :       /* F3 */
<span class="lineNum">    2867 </span>            :       { &quot;ill_f30fd7&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2868 </span>            :     },
<span class="lineNum">    2869 </span>            :     /* 0FD8 */
<span class="lineNum">    2870 </span>            :     {
<span class="lineNum">    2871 </span>            :       /* 00 */
<span class="lineNum">    2872 </span>            :       { &quot;psubusb&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    2873 </span>            :       /* 66 */
<span class="lineNum">    2874 </span>            :       { &quot;psubusb&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2875 </span>            :       /* F2 */
<span class="lineNum">    2876 </span>            :       { &quot;ill_f20fd8&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2877 </span>            :       /* F3 */
<span class="lineNum">    2878 </span>            :       { &quot;ill_f30fd8&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2879 </span>            :     },
<span class="lineNum">    2880 </span>            :     /* 0FD9 */
<span class="lineNum">    2881 </span>            :     {
<span class="lineNum">    2882 </span>            :       /* 00 */
<span class="lineNum">    2883 </span>            :       { &quot;psubusw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    2884 </span>            :       /* 66 */
<span class="lineNum">    2885 </span>            :       { &quot;psubusw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2886 </span>            :       /* F2 */
<span class="lineNum">    2887 </span>            :       { &quot;ill_f20fd9&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2888 </span>            :       /* F3 */
<span class="lineNum">    2889 </span>            :       { &quot;ill_f30fd9&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2890 </span>            :     },
<span class="lineNum">    2891 </span>            :     /* 0FDA */
<span class="lineNum">    2892 </span>            :     {
<span class="lineNum">    2893 </span>            :       /* 00 */
<span class="lineNum">    2894 </span>            :       { &quot;pminub&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE | I_MMX },
<span class="lineNum">    2895 </span>            :       /* 66 */
<span class="lineNum">    2896 </span>            :       { &quot;pminub&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2897 </span>            :       /* F2 */
<span class="lineNum">    2898 </span>            :       { &quot;ill_f20fda&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2899 </span>            :       /* F3 */
<span class="lineNum">    2900 </span>            :       { &quot;ill_f30fda&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2901 </span>            :     },
<span class="lineNum">    2902 </span>            :     /* 0FDB */
<span class="lineNum">    2903 </span>            :     {
<span class="lineNum">    2904 </span>            :       /* 00 */
<span class="lineNum">    2905 </span>            :       { &quot;pand&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    2906 </span>            :       /* 66 */
<span class="lineNum">    2907 </span>            :       { &quot;pand&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2908 </span>            :       /* F2 */
<span class="lineNum">    2909 </span>            :       { &quot;ill_f20fdb&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2910 </span>            :       /* F3 */
<span class="lineNum">    2911 </span>            :       { &quot;ill_f30fdb&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2912 </span>            :     },
<span class="lineNum">    2913 </span>            :     /* 0FDC */
<span class="lineNum">    2914 </span>            :     {
<span class="lineNum">    2915 </span>            :       /* 00 */
<span class="lineNum">    2916 </span>            :       { &quot;paddusb&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    2917 </span>            :       /* 66 */
<span class="lineNum">    2918 </span>            :       { &quot;paddusb&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2919 </span>            :       /* F2 */
<span class="lineNum">    2920 </span>            :       { &quot;ill_f20fdc&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2921 </span>            :       /* F3 */
<span class="lineNum">    2922 </span>            :       { &quot;ill_f30fdc&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2923 </span>            :     },
<span class="lineNum">    2924 </span>            :     /* 0FDD */
<span class="lineNum">    2925 </span>            :     {
<span class="lineNum">    2926 </span>            :       /* 00 */
<span class="lineNum">    2927 </span>            :       { &quot;paddusw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    2928 </span>            :       /* 66 */
<span class="lineNum">    2929 </span>            :       { &quot;paddusw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2930 </span>            :       /* F2 */
<span class="lineNum">    2931 </span>            :       { &quot;ill_f20fdd&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2932 </span>            :       /* F3 */
<span class="lineNum">    2933 </span>            :       { &quot;ill_f30fdd&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2934 </span>            :     },
<span class="lineNum">    2935 </span>            :     /* 0FDE */
<span class="lineNum">    2936 </span>            :     {
<span class="lineNum">    2937 </span>            :       /* 00 */
<span class="lineNum">    2938 </span>            :       { &quot;pmaxub&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE | I_MMX },
<span class="lineNum">    2939 </span>            :       /* 66 */
<span class="lineNum">    2940 </span>            :       { &quot;pmaxub&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2941 </span>            :       /* F2 */
<span class="lineNum">    2942 </span>            :       { &quot;ill_f20fde&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2943 </span>            :       /* F3 */
<span class="lineNum">    2944 </span>            :       { &quot;ill_f30fde&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2945 </span>            :     },
<span class="lineNum">    2946 </span>            :     /* 0FDF */
<span class="lineNum">    2947 </span>            :     {
<span class="lineNum">    2948 </span>            :       /* 00 */
<span class="lineNum">    2949 </span>            :       { &quot;pandn&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    2950 </span>            :       /* 66 */
<span class="lineNum">    2951 </span>            :       { &quot;pandn&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2952 </span>            :       /* F2 */
<span class="lineNum">    2953 </span>            :       { &quot;ill_f20fdf&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2954 </span>            :       /* F3 */
<span class="lineNum">    2955 </span>            :       { &quot;ill_f30fdf&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2956 </span>            :     },
<span class="lineNum">    2957 </span>            :     /* 0FE0 */
<span class="lineNum">    2958 </span>            :     {
<span class="lineNum">    2959 </span>            :       /* 00 */
<span class="lineNum">    2960 </span>            :       { &quot;pavgb&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE | I_MMX },
<span class="lineNum">    2961 </span>            :       /* 66 */
<span class="lineNum">    2962 </span>            :       { &quot;pavgb&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2963 </span>            :       /* F2 */
<span class="lineNum">    2964 </span>            :       { &quot;ill_f20fe0&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2965 </span>            :       /* F3 */
<span class="lineNum">    2966 </span>            :       { &quot;ill_f30fe0&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2967 </span>            :     },
<span class="lineNum">    2968 </span>            :     /* 0FE1 */
<span class="lineNum">    2969 </span>            :     {
<span class="lineNum">    2970 </span>            :       /* 00 */
<span class="lineNum">    2971 </span>            :       { &quot;praw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    2972 </span>            :       /* 66 */
<span class="lineNum">    2973 </span>            :       { &quot;praw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2974 </span>            :       /* F2 */
<span class="lineNum">    2975 </span>            :       { &quot;ill_f20fe1&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2976 </span>            :       /* F3 */
<span class="lineNum">    2977 </span>            :       { &quot;ill_f30fe1&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2978 </span>            :     },
<span class="lineNum">    2979 </span>            :     /* 0FE2 */
<span class="lineNum">    2980 </span>            :     {
<span class="lineNum">    2981 </span>            :       /* 00 */
<span class="lineNum">    2982 </span>            :       { &quot;prad&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    2983 </span>            :       /* 66 */
<span class="lineNum">    2984 </span>            :       { &quot;prad&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2985 </span>            :       /* F2 */
<span class="lineNum">    2986 </span>            :       { &quot;ill_f20fe2&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2987 </span>            :       /* F3 */
<span class="lineNum">    2988 </span>            :       { &quot;ill_f30fe2&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    2989 </span>            :     },
<span class="lineNum">    2990 </span>            :     /* 0FE3 */
<span class="lineNum">    2991 </span>            :     {
<span class="lineNum">    2992 </span>            :       /* 00 */
<span class="lineNum">    2993 </span>            :       { &quot;pavgw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE | I_MMX },
<span class="lineNum">    2994 </span>            :       /* 66 */
<span class="lineNum">    2995 </span>            :       { &quot;pavgw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    2996 </span>            :       /* F2 */
<span class="lineNum">    2997 </span>            :       { &quot;ill_f20fe3&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    2998 </span>            :       /* F3 */
<span class="lineNum">    2999 </span>            :       { &quot;ill_f30fe3&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3000 </span>            :     },
<span class="lineNum">    3001 </span>            :     /* 0FE4 */
<span class="lineNum">    3002 </span>            :     {
<span class="lineNum">    3003 </span>            :       /* 00 */
<span class="lineNum">    3004 </span>            :       { &quot;pmulhuw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE | I_MMX },
<span class="lineNum">    3005 </span>            :       /* 66 */
<span class="lineNum">    3006 </span>            :       { &quot;pmulhuw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3007 </span>            :       /* F2 */
<span class="lineNum">    3008 </span>            :       { &quot;ill_f20fe4&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3009 </span>            :       /* F3 */
<span class="lineNum">    3010 </span>            :       { &quot;ill_f30fe4&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3011 </span>            :     },
<span class="lineNum">    3012 </span>            :     /* 0FE5 */
<span class="lineNum">    3013 </span>            :     {
<span class="lineNum">    3014 </span>            :       /* 00 */
<span class="lineNum">    3015 </span>            :       { &quot;pmulhw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    3016 </span>            :       /* 66 */
<span class="lineNum">    3017 </span>            :       { &quot;pmulhw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3018 </span>            :       /* F2 */
<span class="lineNum">    3019 </span>            :       { &quot;ill_f20fe5&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3020 </span>            :       /* F3 */
<span class="lineNum">    3021 </span>            :       { &quot;ill_f30fe5&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3022 </span>            :     },
<span class="lineNum">    3023 </span>            :     /* 0FE6 */
<span class="lineNum">    3024 </span>            :     {
<span class="lineNum">    3025 </span>            :       /* 00 */
<span class="lineNum">    3026 </span>            :       { &quot;ill_0fe6&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3027 </span>            :       /* 66 */
<span class="lineNum">    3028 </span>            :       { &quot;cvttpd2dq&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_PD, OP_0}, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3029 </span>            :       /* F2 */
<span class="lineNum">    3030 </span>            :       { &quot;cvtpd2dq&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_PD, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3031 </span>            :       /* F3 */
<span class="lineNum">    3032 </span>            :       { &quot;cvtdq2pd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_PD, OP_0 }, NULL, I_MEMRD | I_SSE2 | I_XMM }      // [FV] Riportava Vpd, Wdq
<span class="lineNum">    3033 </span>            :     },
<span class="lineNum">    3034 </span>            :     /* 0FE7 */
<span class="lineNum">    3035 </span>            :     {
<span class="lineNum">    3036 </span>            :       /* 00 */
<span class="lineNum">    3037 </span>            :       { &quot;movntq&quot;, { ADDR_M, ADDR_P, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_MEMWR | I_MMX },  // [FV] Riportava Gd, Pq
<span class="lineNum">    3038 </span>            :       /* 66 */
<span class="lineNum">    3039 </span>            :       { &quot;movntdq&quot;, { ADDR_M, ADDR_V, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_MEMWR | I_SSE2 | I_XMM },      // [FV] Riportava Wdq, Vq
<span class="lineNum">    3040 </span>            :       /* F2 */
<span class="lineNum">    3041 </span>            :       { &quot;ill_f20fe7&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3042 </span>            :       /* F3 */
<span class="lineNum">    3043 </span>            :       { &quot;ill_f30fe7&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3044 </span>            :     },
<span class="lineNum">    3045 </span>            :     /* 0FE8 */
<span class="lineNum">    3046 </span>            :     {
<span class="lineNum">    3047 </span>            :       /* 00 */
<span class="lineNum">    3048 </span>            :       { &quot;psubsb&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    3049 </span>            :       /* 66 */
<span class="lineNum">    3050 </span>            :       { &quot;psubsb&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3051 </span>            :       /* F2 */
<span class="lineNum">    3052 </span>            :       { &quot;ill_f20fe8&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3053 </span>            :       /* F3 */
<span class="lineNum">    3054 </span>            :       { &quot;ill_f30fe8&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3055 </span>            :     },
<span class="lineNum">    3056 </span>            :     /* 0FE9 */
<span class="lineNum">    3057 </span>            :     {
<span class="lineNum">    3058 </span>            :       /* 00 */
<span class="lineNum">    3059 </span>            :       { &quot;psubsw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    3060 </span>            :       /* 66 */
<span class="lineNum">    3061 </span>            :       { &quot;psubsw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3062 </span>            :       /* F2 */
<span class="lineNum">    3063 </span>            :       { &quot;ill_f20fe9&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3064 </span>            :       /* F3 */
<span class="lineNum">    3065 </span>            :       { &quot;ill_f30fe9&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3066 </span>            :     },
<span class="lineNum">    3067 </span>            :     /* 0FEA */
<span class="lineNum">    3068 </span>            :     {
<span class="lineNum">    3069 </span>            :       /* 00 */
<span class="lineNum">    3070 </span>            :       { &quot;pminusw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE | I_MMX },
<span class="lineNum">    3071 </span>            :       /* 66 */
<span class="lineNum">    3072 </span>            :       { &quot;pminusw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3073 </span>            :       /* F2 */
<span class="lineNum">    3074 </span>            :       { &quot;ill_f20fea&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3075 </span>            :       /* F3 */
<span class="lineNum">    3076 </span>            :       { &quot;ill_f30fea&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3077 </span>            :     },
<span class="lineNum">    3078 </span>            :     /* 0FEB */
<span class="lineNum">    3079 </span>            :     {
<span class="lineNum">    3080 </span>            :       /* 00 */
<span class="lineNum">    3081 </span>            :       { &quot;por&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    3082 </span>            :       /* 66 */
<span class="lineNum">    3083 </span>            :       { &quot;por&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3084 </span>            :       /* F2 */
<span class="lineNum">    3085 </span>            :       { &quot;ill_f20feb&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3086 </span>            :       /* F3 */
<span class="lineNum">    3087 </span>            :       { &quot;ill_f30feb&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3088 </span>            :     },
<span class="lineNum">    3089 </span>            :     /* 0FEC */
<span class="lineNum">    3090 </span>            :     {
<span class="lineNum">    3091 </span>            :       /* 00 */
<span class="lineNum">    3092 </span>            :       { &quot;paddsb&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    3093 </span>            :       /* 66 */
<span class="lineNum">    3094 </span>            :       { &quot;paddsb&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3095 </span>            :       /* F2 */
<span class="lineNum">    3096 </span>            :       { &quot;ill_f20fec&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3097 </span>            :       /* F3 */
<span class="lineNum">    3098 </span>            :       { &quot;ill_f30fec&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3099 </span>            :     },
<span class="lineNum">    3100 </span>            :     /* 0FED */
<span class="lineNum">    3101 </span>            :     {
<span class="lineNum">    3102 </span>            :       /* 00 */
<span class="lineNum">    3103 </span>            :       { &quot;paddsw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    3104 </span>            :       /* 66 */
<span class="lineNum">    3105 </span>            :       { &quot;paddsw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3106 </span>            :       /* F2 */
<span class="lineNum">    3107 </span>            :       { &quot;ill_f20fed&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3108 </span>            :       /* F3 */
<span class="lineNum">    3109 </span>            :       { &quot;ill_f30fed&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3110 </span>            :     },
<span class="lineNum">    3111 </span>            :     /* 0FEE */
<span class="lineNum">    3112 </span>            :     {
<span class="lineNum">    3113 </span>            :       /* 00 */
<span class="lineNum">    3114 </span>            :       { &quot;pmaxsw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE | I_MMX },
<span class="lineNum">    3115 </span>            :       /* 66 */
<span class="lineNum">    3116 </span>            :       { &quot;pmaxsw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_CTRL | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3117 </span>            :       /* F2 */
<span class="lineNum">    3118 </span>            :       { &quot;ill_f20fee&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3119 </span>            :       /* F3 */
<span class="lineNum">    3120 </span>            :       { &quot;ill_f30fee&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3121 </span>            :     },
<span class="lineNum">    3122 </span>            :     /* 0FEF */
<span class="lineNum">    3123 </span>            :     {
<span class="lineNum">    3124 </span>            :       /* 00 */
<span class="lineNum">    3125 </span>            :       { &quot;pxor&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    3126 </span>            :       /* 66 */
<span class="lineNum">    3127 </span>            :       { &quot;pxor&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3128 </span>            :       /* F2 */
<span class="lineNum">    3129 </span>            :       { &quot;ill_f20fef&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3130 </span>            :       /* F3 */
<span class="lineNum">    3131 </span>            :       { &quot;ill_f30fef&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3132 </span>            :     }
<span class="lineNum">    3133 </span>            :   };
<span class="lineNum">    3134 </span>            : 
<span class="lineNum">    3135 </span>            :   sse_esc(state, table, 0xd1);
<span class="lineNum">    3136 </span>            : }
<span class="lineNum">    3137 </span>            : 
<span class="lineNum">    3138 </span>            : void esc_0ff1_fe (struct disassembly_state *state)
<span class="lineNum">    3139 </span>            : {
<span class="lineNum">    3140 </span>            :   insn table[][4] = {
<span class="lineNum">    3141 </span>            :     /* 0FF1 */
<span class="lineNum">    3142 </span>            :     {
<span class="lineNum">    3143 </span>            :       /* 00 */
<span class="lineNum">    3144 </span>            :       { &quot;psllw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    3145 </span>            :       /* 66 */
<span class="lineNum">    3146 </span>            :       { &quot;psllw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3147 </span>            :       /* F2 */
<span class="lineNum">    3148 </span>            :       { &quot;ill_f20ff1&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3149 </span>            :       /* F3 */
<span class="lineNum">    3150 </span>            :       { &quot;ill_f30ff1&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3151 </span>            :     },
<span class="lineNum">    3152 </span>            :     /* 0FF2 */
<span class="lineNum">    3153 </span>            :     {
<span class="lineNum">    3154 </span>            :       /* 00 */
<span class="lineNum">    3155 </span>            :       { &quot;pslld&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    3156 </span>            :       /* 66 */
<span class="lineNum">    3157 </span>            :       { &quot;pslld&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3158 </span>            :       /* F2 */
<span class="lineNum">    3159 </span>            :       { &quot;ill_f20ff2&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3160 </span>            :       /* F3 */
<span class="lineNum">    3161 </span>            :       { &quot;ill_f30ff2&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3162 </span>            :     },
<span class="lineNum">    3163 </span>            :     /* 0FF3 */
<span class="lineNum">    3164 </span>            :     {
<span class="lineNum">    3165 </span>            :       /* 00 */
<span class="lineNum">    3166 </span>            :       { &quot;psllq&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    3167 </span>            :       /* 66 */
<span class="lineNum">    3168 </span>            :       { &quot;psllq&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3169 </span>            :       /* F2 */
<span class="lineNum">    3170 </span>            :       { &quot;ill_f20ff3&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3171 </span>            :       /* F3 */
<span class="lineNum">    3172 </span>            :       { &quot;ill_f30ff3&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3173 </span>            :     },
<span class="lineNum">    3174 </span>            :     /* 0FF4 */
<span class="lineNum">    3175 </span>            :     {
<span class="lineNum">    3176 </span>            :       /* 00 */
<span class="lineNum">    3177 </span>            :       { &quot;pmuludq&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_MMX },
<span class="lineNum">    3178 </span>            :       /* 66 */
<span class="lineNum">    3179 </span>            :       { &quot;pmuludq&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3180 </span>            :       /* F2 */
<span class="lineNum">    3181 </span>            :       { &quot;ill_f20ff4&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3182 </span>            :       /* F3 */
<span class="lineNum">    3183 </span>            :       { &quot;ill_f30ff4&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3184 </span>            :     },
<span class="lineNum">    3185 </span>            :     /* 0FF5 */
<span class="lineNum">    3186 </span>            :     {
<span class="lineNum">    3187 </span>            :       /* 00 */
<span class="lineNum">    3188 </span>            :       { &quot;pmaddwd&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_MMX },
<span class="lineNum">    3189 </span>            :       /* 66 */
<span class="lineNum">    3190 </span>            :       { &quot;pmaddwd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3191 </span>            :       /* F2 */
<span class="lineNum">    3192 </span>            :       { &quot;ill_f20ff5&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3193 </span>            :       /* F3 */
<span class="lineNum">    3194 </span>            :       { &quot;ill_f30ff5&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3195 </span>            :     },
<span class="lineNum">    3196 </span>            :     /* 0FF6 */
<span class="lineNum">    3197 </span>            :     {
<span class="lineNum">    3198 </span>            :       /* 00 */
<span class="lineNum">    3199 </span>            :       { &quot;psadbw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE | I_MMX },
<span class="lineNum">    3200 </span>            :       /* 66 */
<span class="lineNum">    3201 </span>            :       { &quot;psadbw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3202 </span>            :       /* F2 */
<span class="lineNum">    3203 </span>            :       { &quot;ill_f20ff6&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3204 </span>            :       /* F3 */
<span class="lineNum">    3205 </span>            :       { &quot;ill_f30ff6&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3206 </span>            :     },
<span class="lineNum">    3207 </span>            :     /* 0FF7 */
<span class="lineNum">    3208 </span>            :     {
<span class="lineNum">    3209 </span>            :       /* 00 */  // [FV] Scrive su DS:DI/EDI/RDI
<span class="lineNum">    3210 </span>            :       { &quot;maskmovq&quot;, { ADDR_P, ADDR_N, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_MEMWR | I_MMX },        // [FV] Riportava Ppi, Qpi
<span class="lineNum">    3211 </span>            :       /* 66 */  // [FV] Scrive su DS:EDI/RDI
<span class="lineNum">    3212 </span>            :       { &quot;maskmovdqu&quot;, { ADDR_V, ADDR_U, ADDR_0}, { OP_DQ, OP_DQ, OP_0}, NULL, I_MEMWR | I_SSE2 | I_XMM },     // [FV] Riportava Vdq, Wdq
<span class="lineNum">    3213 </span>            :       /* F2 */
<span class="lineNum">    3214 </span>            :       { &quot;ill_f20ff7&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3215 </span>            :       /* F3 */
<span class="lineNum">    3216 </span>            :       { &quot;ill_f30ff7&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3217 </span>            :     },
<span class="lineNum">    3218 </span>            :     /* 0FF8 */
<span class="lineNum">    3219 </span>            :     {
<span class="lineNum">    3220 </span>            :       /* 00 */
<span class="lineNum">    3221 </span>            :       { &quot;psubb&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    3222 </span>            :       /* 66 */
<span class="lineNum">    3223 </span>            :       { &quot;psubb&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3224 </span>            :       /* F2 */
<span class="lineNum">    3225 </span>            :       { &quot;ill_f20ff8&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3226 </span>            :       /* F3 */
<span class="lineNum">    3227 </span>            :       { &quot;ill_f30ff8&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3228 </span>            :     },
<span class="lineNum">    3229 </span>            :     /* 0FF9 */
<span class="lineNum">    3230 </span>            :     {
<span class="lineNum">    3231 </span>            :       /* 00 */
<span class="lineNum">    3232 </span>            :       { &quot;psubw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    3233 </span>            :       /* 66 */
<span class="lineNum">    3234 </span>            :       { &quot;psubw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3235 </span>            :       /* F2 */
<span class="lineNum">    3236 </span>            :       { &quot;ill_f20ff9&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3237 </span>            :       /* F3 */
<span class="lineNum">    3238 </span>            :       { &quot;ill_f30ff9&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3239 </span>            :     },
<span class="lineNum">    3240 </span>            :     /* 0FFA */
<span class="lineNum">    3241 </span>            :     {
<span class="lineNum">    3242 </span>            :       /* 00 */
<span class="lineNum">    3243 </span>            :       { &quot;psubd&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    3244 </span>            :       /* 66 */
<span class="lineNum">    3245 </span>            :       { &quot;psubd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3246 </span>            :       /* F2 */
<span class="lineNum">    3247 </span>            :       { &quot;ill_f20ffa&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3248 </span>            :       /* F3 */
<span class="lineNum">    3249 </span>            :       { &quot;ill_f30ffa&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3250 </span>            :     },
<span class="lineNum">    3251 </span>            :     /* 0FFB */
<span class="lineNum">    3252 </span>            :     {
<span class="lineNum">    3253 </span>            :       /* 00 */
<span class="lineNum">    3254 </span>            :       { &quot;psubq&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_MMX },
<span class="lineNum">    3255 </span>            :       /* 66 */
<span class="lineNum">    3256 </span>            :       { &quot;psubq&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3257 </span>            :       /* F2 */
<span class="lineNum">    3258 </span>            :       { &quot;ill_f20ffb&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3259 </span>            :       /* F3 */
<span class="lineNum">    3260 </span>            :       { &quot;ill_f30ffb&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3261 </span>            :     },
<span class="lineNum">    3262 </span>            :     /* 0FFC */
<span class="lineNum">    3263 </span>            :     {
<span class="lineNum">    3264 </span>            :       /* 00 */
<span class="lineNum">    3265 </span>            :       { &quot;paddb&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    3266 </span>            :       /* 66 */
<span class="lineNum">    3267 </span>            :       { &quot;paddb&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3268 </span>            :       /* F2 */
<span class="lineNum">    3269 </span>            :       { &quot;ill_f20ffc&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3270 </span>            :       /* F3 */
<span class="lineNum">    3271 </span>            :       { &quot;ill_f30ffc&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3272 </span>            :     },
<span class="lineNum">    3273 </span>            :     /* 0FFD */
<span class="lineNum">    3274 </span>            :     {
<span class="lineNum">    3275 </span>            :       /* 00 */
<span class="lineNum">    3276 </span>            :       { &quot;paddw&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    3277 </span>            :       /* 66 */
<span class="lineNum">    3278 </span>            :       { &quot;paddw&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3279 </span>            :       /* F2 */
<span class="lineNum">    3280 </span>            :       { &quot;ill_f20ffd&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3281 </span>            :       /* F3 */
<span class="lineNum">    3282 </span>            :       { &quot;ill_f30ffd&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3283 </span>            :     },
<span class="lineNum">    3284 </span>            :     /* 0FFE */
<span class="lineNum">    3285 </span>            :     {
<span class="lineNum">    3286 </span>            :       /* 00 */
<span class="lineNum">    3287 </span>            :       { &quot;paddd&quot;, { ADDR_P, ADDR_Q, ADDR_0 }, { OP_Q, OP_Q, OP_0 }, NULL, I_ALU | I_MEMRD | I_MMX },
<span class="lineNum">    3288 </span>            :       /* 66 */
<span class="lineNum">    3289 </span>            :       { &quot;paddd&quot;, { ADDR_V, ADDR_W, ADDR_0 }, { OP_DQ, OP_DQ, OP_0 }, NULL, I_ALU | I_MEMRD | I_SSE2 | I_XMM },
<span class="lineNum">    3290 </span>            :       /* F2 */
<span class="lineNum">    3291 </span>            :       { &quot;ill_f20ffe&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 },
<span class="lineNum">    3292 </span>            :       /* F3 */
<span class="lineNum">    3293 </span>            :       { &quot;ill_f30ffe&quot;, { ADDR_0, ADDR_0, ADDR_0 }, { OP_0, OP_0, OP_0 }, NULL, 0 }
<span class="lineNum">    3294 </span>            :     }
<span class="lineNum">    3295 </span>            :   };
<span class="lineNum">    3296 </span>            : 
<span class="lineNum">    3297 </span>            :   sse_esc(state, table, 0xf1);
<span class="lineNum">    3298 </span>            : }
<span class="lineNum">    3299 </span>            : 
<span class="lineNum">    3300 </span>            : /* Gruppi di estensione degli opcode: usano i bit 5-3 del byte ModR/M per l'istruzione */
<span class="lineNum">    3301 </span>            : 
<span class="lineNum">    3302 </span>            : /* immed_grp_1
<span class="lineNum">    3303 </span>            :  * L'opcode può andare da 0x80 a 0x83. L'istruzione è scelta in base ai bit 5-3 del byte
<span class="lineNum">    3304 </span>            :  * ModR/M.
<span class="lineNum">    3305 </span>            :  */
<span class="lineNum">    3306 </span>            : void immed_grp_1(struct disassembly_state *state)
<span class="lineNum">    3307 </span>            : {
<span class="lineNum">    3308 </span>            :         unsigned char encoding;
<span class="lineNum">    3309 </span>            :         char *instructions[] = { &quot;add&quot;, &quot;or&quot;, &quot;adc&quot;, &quot;sbb&quot;,
<span class="lineNum">    3310 </span>            :                                  &quot;and&quot;, &quot;sub&quot;, &quot;xor&quot;, &quot;cmp&quot; };
<span class="lineNum">    3311 </span>            : 
<span class="lineNum">    3312 </span>            :         // Tutte queste istruzioni, tranne cmp, possono scrivere in memoria
<span class="lineNum">    3313 </span>            : 
<span class="lineNum">    3314 </span>            :         read_modrm(state);
<span class="lineNum">    3315 </span>            : 
<span class="lineNum">    3316 </span>            :         encoding = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    3317 </span>            : 
<span class="lineNum">    3318 </span>            :         strcpy(state-&gt;instrument-&gt;mnemonic, instructions[encoding]);
<span class="lineNum">    3319 </span>            : 
<span class="lineNum">    3320 </span>            :         if (encoding == 0b000 || encoding == 0b001 || encoding == 0b010 || encoding == 0b011 || encoding == 0b100 || encoding == 0b101 || encoding == 0b110)
<span class="lineNum">    3321 </span>            :                 state-&gt;instrument-&gt;flags |= I_MEMRD | I_MEMWR | I_ALU;
<span class="lineNum">    3322 </span>            : 
<span class="lineNum">    3323 </span>            :         else if (encoding== 0b111)
<span class="lineNum">    3324 </span>            :                 state-&gt;instrument-&gt;flags |= I_MEMRD | I_ALU | I_CTRL;
<span class="lineNum">    3325 </span>            : 
<span class="lineNum">    3326 </span>            :         switch(encoding) {
<span class="lineNum">    3327 </span>            : 
<span class="lineNum">    3328 </span>            : 
<span class="lineNum">    3329 </span>            :                 case 0b000 ... 0b110:   // ADD, ADC, SBB, AND, SUB, XOR ( ... e' una GNU extension)
<span class="lineNum">    3330 </span>            : 
<span class="lineNum">    3331 </span>            :                         state-&gt;instrument-&gt;flags |= I_MEMRD | I_MEMWR | I_ALU;
<span class="lineNum">    3332 </span>            :                         break;
<span class="lineNum">    3333 </span>            :                 case 0b111:     // CMP
<span class="lineNum">    3334 </span>            :                         state-&gt;instrument-&gt;flags |= I_MEMRD | I_ALU | I_CTRL;
<span class="lineNum">    3335 </span>            :         }
<span class="lineNum">    3336 </span>            : }
<span class="lineNum">    3337 </span>            : 
<span class="lineNum">    3338 </span>            : /* opcodes C0-C1, D0-D3 */
<span class="lineNum">    3339 </span>            : void shift_grp_2(struct disassembly_state *state)
<span class="lineNum">    3340 </span>            : {
<span class="lineNum">    3341 </span>            :         unsigned char encoding;
<span class="lineNum">    3342 </span>            : 
<span class="lineNum">    3343 </span>            :         // Queste istruzioni possono scrivere tutte in memoria
<span class="lineNum">    3344 </span>            : 
<span class="lineNum">    3345 </span>            :         char *instructions[] = { &quot;rol&quot;, &quot;ror&quot;, &quot;rcl&quot;, &quot;rcr&quot;,
<span class="lineNum">    3346 </span>            :                                  &quot;shl&quot;, &quot;shr&quot;, &quot;ill_grp_2&quot;, &quot;sar&quot; };
<span class="lineNum">    3347 </span>            : 
<span class="lineNum">    3348 </span>            :         read_modrm(state);
<span class="lineNum">    3349 </span>            : 
<span class="lineNum">    3350 </span>            :         encoding = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    3351 </span>            : 
<span class="lineNum">    3352 </span>            :         strcpy(state-&gt;instrument-&gt;mnemonic, instructions[encoding]);
<span class="lineNum">    3353 </span>            : 
<span class="lineNum">    3354 </span>            :         if(encoding != 0b110) {
<span class="lineNum">    3355 </span>            :                 state-&gt;instrument-&gt;flags |= I_MEMRD | I_MEMWR | I_ALU;
<span class="lineNum">    3356 </span>            :         }
<span class="lineNum">    3357 </span>            : }
<span class="lineNum">    3358 </span>            : 
<span class="lineNum">    3359 </span>            : /* opcodes F6-F7 */
<span class="lineNum">    3360 </span>            : void unary_grp_3(struct disassembly_state *state)
<span class="lineNum">    3361 </span>            : {
<span class="lineNum">    3362 </span>            :         // Possono scrivere in memoria: not, neg
<span class="lineNum">    3363 </span>            : 
<span class="lineNum">    3364 </span>            :         unsigned char encoding, opcode;
<span class="lineNum">    3365 </span>            :         char *instructions[] = { &quot;test&quot;, &quot;ill_grp_3&quot;, &quot;not&quot;, &quot;neg&quot;,
<span class="lineNum">    3366 </span>            :                                  &quot;mul&quot;, &quot;imul&quot;, &quot;div&quot;, &quot;idiv&quot; };
<span class="lineNum">    3367 </span>            :         enum addr_method addr[8][2] = { { ADDR_I, ADDR_I }, { ADDR_0, ADDR_0 },
<span class="lineNum">    3368 </span>            :                                         { ADDR_0, ADDR_0 }, { ADDR_0, ADDR_0 },
<span class="lineNum">    3369 </span>            :                                         { R_AL, R_AX }, { R_AL, R_AX },
<span class="lineNum">    3370 </span>            :                                         { R_AL, R_AX }, { R_AL, R_AX } };
<span class="lineNum">    3371 </span>            :         enum operand_type op[8][2] = { { OP_B, OP_V }, { OP_0, OP_0 },
<span class="lineNum">    3372 </span>            :                                        { OP_0, OP_0 }, { OP_0, OP_0 },
<span class="lineNum">    3373 </span>            :                                        { OP_0, OP_E }, { OP_0, OP_E },
<span class="lineNum">    3374 </span>            :                                        { OP_0, OP_E }, { OP_0, OP_E } };
<span class="lineNum">    3375 </span>            : 
<span class="lineNum">    3376 </span>            :         unsigned long flags[8] =      { I_ALU | I_CTRL | I_MEMRD,
<span class="lineNum">    3377 </span>            :                                         0,
<span class="lineNum">    3378 </span>            :                                         I_ALU | I_MEMRD | I_MEMWR,
<span class="lineNum">    3379 </span>            :                                         I_ALU | I_MEMRD | I_MEMWR,
<span class="lineNum">    3380 </span>            :                                         I_ALU | I_MEMRD,
<span class="lineNum">    3381 </span>            :                                         I_ALU | I_MEMRD,
<span class="lineNum">    3382 </span>            :                                         I_ALU | I_MEMRD, I_ALU | I_MEMRD};
<span class="lineNum">    3383 </span>            : 
<span class="lineNum">    3384 </span>            :         read_modrm(state);
<span class="lineNum">    3385 </span>            : 
<span class="lineNum">    3386 </span>            :         encoding = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    3387 </span>            :         opcode = state-&gt;opcode[0] - 0xf6;
<span class="lineNum">    3388 </span>            : 
<span class="lineNum">    3389 </span>            :         strcpy(state-&gt;instrument-&gt;mnemonic, instructions[encoding]);
<span class="lineNum">    3390 </span>            :         state-&gt;addr[1] = addr[encoding][opcode];
<span class="lineNum">    3391 </span>            :         state-&gt;op[1] = op[encoding][opcode];
<span class="lineNum">    3392 </span>            :         state-&gt;instrument-&gt;flags = flags[encoding];
<span class="lineNum">    3393 </span>            : }
<span class="lineNum">    3394 </span>            : 
<span class="lineNum">    3395 </span>            : /* opcode FE */
<span class="lineNum">    3396 </span>            : void grp_4(struct disassembly_state *state)
<span class="lineNum">    3397 </span>            : {
<span class="lineNum">    3398 </span>            :         unsigned char encoding;
<span class="lineNum">    3399 </span>            : 
<span class="lineNum">    3400 </span>            :         read_modrm(state);
<span class="lineNum">    3401 </span>            : 
<span class="lineNum">    3402 </span>            :         encoding = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    3403 </span>            :         state-&gt;instrument-&gt;flags = I_MEMRD | I_MEMWR | I_ALU;
<span class="lineNum">    3404 </span>            : 
<span class="lineNum">    3405 </span>            :         switch(encoding) {
<span class="lineNum">    3406 </span>            :                 case 0: // inc
<span class="lineNum">    3407 </span>            :                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;inc&quot;);
<span class="lineNum">    3408 </span>            :                         break;
<span class="lineNum">    3409 </span>            :                 case 1: // dec
<span class="lineNum">    3410 </span>            :                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;dec&quot;);
<span class="lineNum">    3411 </span>            :                         break;
<span class="lineNum">    3412 </span>            :                 default: // ill_grp_4
<span class="lineNum">    3413 </span>            :                         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_grp_4&quot;);
<span class="lineNum">    3414 </span>            :                         state-&gt;instrument-&gt;flags = 0;
<span class="lineNum">    3415 </span>            :                         break;
<span class="lineNum">    3416 </span>            :         }
<span class="lineNum">    3417 </span>            : 
<span class="lineNum">    3418 </span>            :         if(encoding &lt; 2) {
<span class="lineNum">    3419 </span>            :                 state-&gt;addr[0] = ADDR_E;
<span class="lineNum">    3420 </span>            :                 state-&gt;op[0] = OP_B;
<span class="lineNum">    3421 </span>            :         }
<span class="lineNum">    3422 </span>            : }
<span class="lineNum">    3423 </span>            : 
<span class="lineNum">    3424 </span>            : /* opcode FF */
<span class="lineNum">    3425 </span>            : void grp_5(struct disassembly_state *state)
<span class="lineNum">    3426 </span>            : {
<span class="lineNum">    3427 </span>            :         unsigned char encoding;
<span class="lineNum">    3428 </span>            :         char *instructions[] = { &quot;inc&quot;, &quot;dec&quot;, &quot;call&quot;, &quot;call far&quot;,
<span class="lineNum">    3429 </span>            :                                  &quot;jmp&quot;, &quot;jmp far&quot;, &quot;push&quot;, &quot;ill_grp_5&quot; };
<span class="lineNum">    3430 </span>            : 
<span class="lineNum">    3431 </span>            :         read_modrm(state);
<span class="lineNum">    3432 </span>            : 
<span class="lineNum">    3433 </span>            :         encoding = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    3434 </span>            :         strcpy(state-&gt;instrument-&gt;mnemonic, instructions[encoding]);
<span class="lineNum">    3435 </span>            : 
<span class="lineNum">    3436 </span>            :         switch(encoding) {
<span class="lineNum">    3437 </span>            :                 case 0x00:
<span class="lineNum">    3438 </span>            :                 case 0x01:
<span class="lineNum">    3439 </span>            :                         state-&gt;instrument-&gt;flags = I_ALU | I_MEMRD | I_MEMWR;
<span class="lineNum">    3440 </span>            :                         break;
<span class="lineNum">    3441 </span>            :                 case 0x02:
<span class="lineNum">    3442 </span>            :                 case 0x03:
<span class="lineNum">    3443 </span>            :                         state-&gt;instrument-&gt;flags = I_CALLIND | I_CALL;
<span class="lineNum">    3444 </span>            :                         break;
<span class="lineNum">    3445 </span>            :                 case 0x04:
<span class="lineNum">    3446 </span>            :                 case 0x05:
<span class="lineNum">    3447 </span>            :                         state-&gt;instrument-&gt;flags = I_JUMPIND | I_JUMP;
<span class="lineNum">    3448 </span>            :                         break;
<span class="lineNum">    3449 </span>            :                 case 0x06:
<span class="lineNum">    3450 </span>            :                         state-&gt;instrument-&gt;flags = I_PUSHPOP | I_MEMRD;
<span class="lineNum">    3451 </span>            :                         break;
<span class="lineNum">    3452 </span>            :                 case 0x07:
<span class="lineNum">    3453 </span>            :                         return;
<span class="lineNum">    3454 </span>            :         }
<span class="lineNum">    3455 </span>            : 
<span class="lineNum">    3456 </span>            :         state-&gt;addr[0] = ADDR_E;
<span class="lineNum">    3457 </span>            : 
<span class="lineNum">    3458 </span>            :         if(encoding == 0x03 || encoding == 0x05)
<span class="lineNum">    3459 </span>            :                 state-&gt;op[0] = OP_P;
<span class="lineNum">    3460 </span>            :         else
<span class="lineNum">    3461 </span>            :                 state-&gt;op[0] = OP_V;
<span class="lineNum">    3462 </span>            : }
<span class="lineNum">    3463 </span>            : 
<span class="lineNum">    3464 </span>            : /* opcode 0F00 */
<span class="lineNum">    3465 </span>            : void grp_6(struct disassembly_state *state)
<span class="lineNum">    3466 </span>            : {
<span class="lineNum">    3467 </span>            :         unsigned char encoding;
<span class="lineNum">    3468 </span>            : 
<span class="lineNum">    3469 </span>            :         char *instructions[6] = { &quot;sldt&quot;, &quot;str&quot;, &quot;lldt&quot;, &quot;ltr&quot;, &quot;verr&quot;, &quot;verw&quot; };
<span class="lineNum">    3470 </span>            : 
<span class="lineNum">    3471 </span>            :         read_modrm(state);
<span class="lineNum">    3472 </span>            : 
<span class="lineNum">    3473 </span>            :         encoding = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    3474 </span>            :         if(encoding &gt; 0x05) {
<span class="lineNum">    3475 </span>            :                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_grp_6&quot;);
<span class="lineNum">    3476 </span>            :                 return;
<span class="lineNum">    3477 </span>            :         }
<span class="lineNum">    3478 </span>            : 
<span class="lineNum">    3479 </span>            :         strcpy(state-&gt;instrument-&gt;mnemonic, instructions[encoding]);
<span class="lineNum">    3480 </span>            :         state-&gt;addr[0] = ADDR_E;
<span class="lineNum">    3481 </span>            :         state-&gt;op[0] = OP_W; // [FV] Non corretto con dimensione registri per SLDT e STR!!!
<span class="lineNum">    3482 </span>            : 
<span class="lineNum">    3483 </span>            :         switch(encoding) {
<span class="lineNum">    3484 </span>            :                 case 0x00:      // SLDT
<span class="lineNum">    3485 </span>            :                         state-&gt;instrument-&gt;flags = I_MEMWR;
<span class="lineNum">    3486 </span>            :                         break;
<span class="lineNum">    3487 </span>            :                 case 0x01:      // STR
<span class="lineNum">    3488 </span>            :                         state-&gt;instrument-&gt;flags = I_MEMWR;
<span class="lineNum">    3489 </span>            :                         break;
<span class="lineNum">    3490 </span>            :                 case 0x02:      // LLDT
<span class="lineNum">    3491 </span>            :                         state-&gt;instrument-&gt;flags = I_MEMRD;
<span class="lineNum">    3492 </span>            :                         break;
<span class="lineNum">    3493 </span>            :                 case 0x03:      // LTR
<span class="lineNum">    3494 </span>            :                         state-&gt;instrument-&gt;flags = I_MEMRD;
<span class="lineNum">    3495 </span>            :                         break;
<span class="lineNum">    3496 </span>            :                 case 0x04:      // VERR
<span class="lineNum">    3497 </span>            :                         state-&gt;instrument-&gt;flags = I_CTRL | I_MEMRD;
<span class="lineNum">    3498 </span>            :                         break;
<span class="lineNum">    3499 </span>            :                 case 0x05:      // VERW
<span class="lineNum">    3500 </span>            :                         state-&gt;instrument-&gt;flags = I_CTRL | I_MEMRD;
<span class="lineNum">    3501 </span>            :                         break;
<span class="lineNum">    3502 </span>            :         }
<span class="lineNum">    3503 </span>            : 
<span class="lineNum">    3504 </span>            :         // [FV] state-&gt;op[0] = (encoding &lt; 2) ? OP_V : OP_W; - Non penso funzioni... Ricontrollare!
<span class="lineNum">    3505 </span>            : }
<span class="lineNum">    3506 </span>            : 
<span class="lineNum">    3507 </span>            : /* opcode 0F01 */
<span class="lineNum">    3508 </span>            : void grp_7(struct disassembly_state *state)
<span class="lineNum">    3509 </span>            : {
<span class="lineNum">    3510 </span>            :         unsigned char encoding, lower_bits, mod_76;
<span class="lineNum">    3511 </span>            :         char *instructions[] = { &quot;sgdt&quot;, &quot;sidt&quot;, &quot;lgdt&quot;, &quot;lidt&quot;,
<span class="lineNum">    3512 </span>            :                                  &quot;smsw&quot;, &quot;ill_grp_7&quot;, &quot;lmsw&quot;, &quot;invlpg&quot; };
<span class="lineNum">    3513 </span>            : 
<span class="lineNum">    3514 </span>            :         read_modrm(state);
<span class="lineNum">    3515 </span>            : 
<span class="lineNum">    3516 </span>            :         encoding = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    3517 </span>            :         lower_bits = state-&gt;modrm &amp; 0x07;
<span class="lineNum">    3518 </span>            :         mod_76 = (state-&gt;modrm &gt;&gt; 6) &amp; 0x03;
<span class="lineNum">    3519 </span>            : 
<span class="lineNum">    3520 </span>            :         // TODO: mod_76 dovrà essere reintrodotto prima o poi, quando questo modulo verrà esteso oltre le SSE2
<span class="lineNum">    3521 </span>            :         (void)mod_76;
<span class="lineNum">    3522 </span>            :         (void)lower_bits;
<span class="lineNum">    3523 </span>            : 
<span class="lineNum">    3524 </span>            :         /*if(mod_76 == 11b &amp;&amp; encoding != 100b &amp;&amp; encoding |= 110b) {   // [FV] In realtà queste potremmo non gestirle...
<span class="lineNum">    3525 </span>            :                 switch(encoding) {
<span class="lineNum">    3526 </span>            :                         case 000b:
<span class="lineNum">    3527 </span>            :                                 switch(lower_bits) {
<span class="lineNum">    3528 </span>            :                                         case 001b:
<span class="lineNum">    3529 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;vmcall&quot;);
<span class="lineNum">    3530 </span>            :                                                 break;
<span class="lineNum">    3531 </span>            :                                         case 010b:
<span class="lineNum">    3532 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;vmlaunch&quot;);
<span class="lineNum">    3533 </span>            :                                                 break;
<span class="lineNum">    3534 </span>            :                                         case 011b:
<span class="lineNum">    3535 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;vmresume&quot;);
<span class="lineNum">    3536 </span>            :                                                 break;
<span class="lineNum">    3537 </span>            :                                         case 100b:
<span class="lineNum">    3538 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;vmxoff&quot;);
<span class="lineNum">    3539 </span>            :                                                 break;
<span class="lineNum">    3540 </span>            :                                         default:
<span class="lineNum">    3541 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_grp_7&quot;);
<span class="lineNum">    3542 </span>            :                                                 break;
<span class="lineNum">    3543 </span>            :                                 }
<span class="lineNum">    3544 </span>            :                                 break;
<span class="lineNum">    3545 </span>            :                         case 001b:
<span class="lineNum">    3546 </span>            :                                 switch(lower_bits) {
<span class="lineNum">    3547 </span>            :                                         case 000b:
<span class="lineNum">    3548 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;trampoline&quot;);
<span class="lineNum">    3549 </span>            :                                                 break;
<span class="lineNum">    3550 </span>            :                                         case 001b:
<span class="lineNum">    3551 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;mwait&quot;);
<span class="lineNum">    3552 </span>            :                                                 break;
<span class="lineNum">    3553 </span>            :                                         default:
<span class="lineNum">    3554 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_grp_7&quot;);
<span class="lineNum">    3555 </span>            :                                                 break;
<span class="lineNum">    3556 </span>            :                                 }
<span class="lineNum">    3557 </span>            :                                 break;
<span class="lineNum">    3558 </span>            :                         case 010b:
<span class="lineNum">    3559 </span>            :                                 switch(lower_bits) {
<span class="lineNum">    3560 </span>            :                                         case 000b:
<span class="lineNum">    3561 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;xgetbv&quot;);
<span class="lineNum">    3562 </span>            :                                                 break;
<span class="lineNum">    3563 </span>            :                                         case 001b:
<span class="lineNum">    3564 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;xsetbv&quot;);
<span class="lineNum">    3565 </span>            :                                                 break;
<span class="lineNum">    3566 </span>            :                                         default:
<span class="lineNum">    3567 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_grp_7&quot;);
<span class="lineNum">    3568 </span>            :                                                 break;
<span class="lineNum">    3569 </span>            :                                 }
<span class="lineNum">    3570 </span>            :                                 break;
<span class="lineNum">    3571 </span>            :                         case 111b:
<span class="lineNum">    3572 </span>            :                                 switch(lower_bits) {
<span class="lineNum">    3573 </span>            :                                         case 000b:
<span class="lineNum">    3574 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;swapgs&quot;);
<span class="lineNum">    3575 </span>            :                                                 break;
<span class="lineNum">    3576 </span>            :                                         case 001b:
<span class="lineNum">    3577 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;rdtscp&quot;);
<span class="lineNum">    3578 </span>            :                                                 break;
<span class="lineNum">    3579 </span>            :                                         default:
<span class="lineNum">    3580 </span>            :                                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_grp_7&quot;);
<span class="lineNum">    3581 </span>            :                                                 break;
<span class="lineNum">    3582 </span>            :                                 }
<span class="lineNum">    3583 </span>            :                                 break;
<span class="lineNum">    3584 </span>            :                         default:
<span class="lineNum">    3585 </span>            :                                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_grp_7&quot;);
<span class="lineNum">    3586 </span>            :                                 break;
<span class="lineNum">    3587 </span>            :                         //}
<span class="lineNum">    3588 </span>            :                 }
<span class="lineNum">    3589 </span>            :         }*/
<span class="lineNum">    3590 </span>            :         //else {
<span class="lineNum">    3591 </span>            :                 strcpy(state-&gt;instrument-&gt;mnemonic, instructions[encoding]);
<span class="lineNum">    3592 </span>            : 
<span class="lineNum">    3593 </span>            :                 if(encoding == 5)       // ill_grp_7
<span class="lineNum">    3594 </span>            :                         return;
<span class="lineNum">    3595 </span>            : 
<span class="lineNum">    3596 </span>            :                 if(encoding &lt; 4) {
<span class="lineNum">    3597 </span>            :                         state-&gt;addr[0] = ADDR_M;
<span class="lineNum">    3598 </span>            :                         state-&gt;op[0] = OP_S;
<span class="lineNum">    3599 </span>            :                         if(encoding &lt; 2)     // SGDT, SIDT
<span class="lineNum">    3600 </span>            :                                 state-&gt;instrument-&gt;flags = I_MEMWR;
<span class="lineNum">    3601 </span>            :                         else    // LGDT, LIDT
<span class="lineNum">    3602 </span>            :                                 state-&gt;instrument-&gt;flags = I_MEMRD;
<span class="lineNum">    3603 </span>            :                 } else if(encoding == 0x07) {   // INVLPG
<span class="lineNum">    3604 </span>            :                         state-&gt;addr[0] = ADDR_M;
<span class="lineNum">    3605 </span>            :                         state-&gt;op[0] = OP_B;
<span class="lineNum">    3606 </span>            :                 } else {
<span class="lineNum">    3607 </span>            :                         state-&gt;addr[0] = ADDR_E;
<span class="lineNum">    3608 </span>            :                         state-&gt;op[0] = OP_W;
<span class="lineNum">    3609 </span>            :                         if(encoding == 4)       // SMSW
<span class="lineNum">    3610 </span>            :                                 state-&gt;instrument-&gt;flags = I_MEMWR;
<span class="lineNum">    3611 </span>            :                         else    // LMSW
<span class="lineNum">    3612 </span>            :                                 state-&gt;instrument-&gt;flags = I_MEMRD;
<span class="lineNum">    3613 </span>            :                 }
<span class="lineNum">    3614 </span>            :         //}
<span class="lineNum">    3615 </span>            : }
<span class="lineNum">    3616 </span>            : 
<span class="lineNum">    3617 </span>            : /* opcode 0FBA */
<span class="lineNum">    3618 </span>            : void grp_8(struct disassembly_state *state)
<span class="lineNum">    3619 </span>            : {
<span class="lineNum">    3620 </span>            :         unsigned char encoding;
<span class="lineNum">    3621 </span>            :         char *instructions[] = { &quot;bt&quot;, &quot;bts&quot;, &quot;btr&quot;, &quot;btc&quot; };
<span class="lineNum">    3622 </span>            : 
<span class="lineNum">    3623 </span>            :         read_modrm(state);
<span class="lineNum">    3624 </span>            : 
<span class="lineNum">    3625 </span>            :         encoding = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    3626 </span>            : 
<span class="lineNum">    3627 </span>            :         if(encoding &lt; 4) {
<span class="lineNum">    3628 </span>            :                 // ill_grp_8
<span class="lineNum">    3629 </span>            :                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_grp_8&quot;);
<span class="lineNum">    3630 </span>            :                 state-&gt;addr[0] = state-&gt;addr[1] = ADDR_0;
<span class="lineNum">    3631 </span>            :                 state-&gt;op[0] = state-&gt;op[1] = OP_0;
<span class="lineNum">    3632 </span>            :                 return;
<span class="lineNum">    3633 </span>            :         }
<span class="lineNum">    3634 </span>            : 
<span class="lineNum">    3635 </span>            :         encoding -= 4; // I valori a 0 a 3 in realtà non sono usati
<span class="lineNum">    3636 </span>            : 
<span class="lineNum">    3637 </span>            :         strcpy(state-&gt;instrument-&gt;mnemonic, instructions[encoding]);
<span class="lineNum">    3638 </span>            :         state-&gt;instrument-&gt;flags = I_MEMRD;       // Tutte possono leggere dalla memoria
<span class="lineNum">    3639 </span>            : 
<span class="lineNum">    3640 </span>            :         if(encoding &gt; 0)     // BTS, BTR, BTC
<span class="lineNum">    3641 </span>            :                 state-&gt;instrument-&gt;flags |= I_MEMWR;
<span class="lineNum">    3642 </span>            : }
<span class="lineNum">    3643 </span>            : 
<span class="lineNum">    3644 </span>            : /* opcode 0FC7 */ // [FV] Non tutte le istruzioni vengono gestite
<span class="lineNum">    3645 </span>            : void grp_9(struct disassembly_state *state)
<span class="lineNum">    3646 </span>            : {
<span class="lineNum">    3647 </span>            :         unsigned char encoding, mod;
<span class="lineNum">    3648 </span>            : 
<span class="lineNum">    3649 </span>            :         read_modrm(state);
<span class="lineNum">    3650 </span>            : 
<span class="lineNum">    3651 </span>            :         encoding = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    3652 </span>            :         mod = (state-&gt;modrm &gt;&gt; 6) &amp; 0x03;
<span class="lineNum">    3653 </span>            : 
<span class="lineNum">    3654 </span>            :         if(mod != 0x03 &amp;&amp; encoding == 0x01) { // cmpxch8b, scrive in memoria
<span class="lineNum">    3655 </span>            :                 state-&gt;instrument-&gt;flags = I_CTRL | I_CONDITIONAL | I_ALU | I_MEMRD | I_MEMWR; // [FV]
<span class="lineNum">    3656 </span>            :                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;cmpxch8b&quot;);
<span class="lineNum">    3657 </span>            :                 state-&gt;addr[0] = ADDR_M;
<span class="lineNum">    3658 </span>            :                 if(REXW(state-&gt;rex))
<span class="lineNum">    3659 </span>            :                         state-&gt;op[0] = OP_DQ;        // [FV] Perche' questo non veniva gestito?
<span class="lineNum">    3660 </span>            :                 else
<span class="lineNum">    3661 </span>            :                         state-&gt;op[0] = OP_Q;
<span class="lineNum">    3662 </span>            :         } else
<span class="lineNum">    3663 </span>            :                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_grp_9&quot;);
<span class="lineNum">    3664 </span>            : }
<span class="lineNum">    3665 </span>            : 
<span class="lineNum">    3666 </span>            : /* opcode 0FB9 */
<span class="lineNum">    3667 </span>            : void grp_10(struct disassembly_state *state)
<span class="lineNum">    3668 </span>            : {
<span class="lineNum">    3669 </span>            :         // UD e grp 10
<span class="lineNum">    3670 </span>            :         // Qui non c'è nulla da fare
<span class="lineNum">    3671 </span>            :         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_grp_10&quot;);
<span class="lineNum">    3672 </span>            : }
<span class="lineNum">    3673 </span>            : 
<span class="lineNum">    3674 </span>            : /* opcodes C6-C7 */
<span class="lineNum">    3675 </span>            : void grp_11(struct disassembly_state *state)
<span class="lineNum">    3676 </span>            : {
<span class="lineNum">    3677 </span>            :         read_modrm(state);
<span class="lineNum">    3678 </span>            : 
<span class="lineNum">    3679 </span>            :         if((state-&gt;modrm &gt;&gt; 3) &amp; 0x07) {
<span class="lineNum">    3680 </span>            :                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_grp_11&quot;);
<span class="lineNum">    3681 </span>            :                 return;
<span class="lineNum">    3682 </span>            :         }
<span class="lineNum">    3683 </span>            : 
<span class="lineNum">    3684 </span>            :         // In questo gruppo ci sono delle mov che possono scrivere a memoria,
<span class="lineNum">    3685 </span>            :         // ma il flag è stato già settato a true precedentemente
<span class="lineNum">    3686 </span>            :         strcpy(state-&gt;instrument-&gt;mnemonic, &quot;mov&quot;);
<span class="lineNum">    3687 </span>            :         state-&gt;instrument-&gt;flags |= I_MEMWR;
<span class="lineNum">    3688 </span>            : 
<span class="lineNum">    3689 </span>            :         // [FV] La seguente porzione di codice mi pare ridondante
<span class="lineNum">    3690 </span>            :         /* [FV]
<span class="lineNum">    3691 </span>            :          *      state-&gt;addr[0] = ADDR_E;
<span class="lineNum">    3692 </span>            :          *      state-&gt;addr[1] = ADDR_I;
<span class="lineNum">    3693 </span>            :          *
<span class="lineNum">    3694 </span>            :          *      if(state-&gt;opcode[0] == 0xc6)
<span class="lineNum">    3695 </span>            :          *              state-&gt;op[0] = state-&gt;op[1] = OP_B;
<span class="lineNum">    3696 </span>            :          *      else
<span class="lineNum">    3697 </span>            :          *              state-&gt;op[0] = state-&gt;op[1] = OP_V;
<span class="lineNum">    3698 </span>            :          */
<span class="lineNum">    3699 </span>            : }
<span class="lineNum">    3700 </span>            : 
<span class="lineNum">    3701 </span>            : /* opcode 0F71 */
<span class="lineNum">    3702 </span>            : void grp_12(struct disassembly_state *state)
<span class="lineNum">    3703 </span>            : {
<span class="lineNum">    3704 </span>            :         unsigned char encoding, mod, sse_prefix;
<span class="lineNum">    3705 </span>            :         bool illegal = false;
<span class="lineNum">    3706 </span>            :         char *mnemonic;
<span class="lineNum">    3707 </span>            : 
<span class="lineNum">    3708 </span>            :         read_modrm(state);
<span class="lineNum">    3709 </span>            : 
<span class="lineNum">    3710 </span>            :         encoding = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    3711 </span>            :         mod = (state-&gt;modrm &gt;&gt; 6) &amp; 0x03;
<span class="lineNum">    3712 </span>            :         sse_prefix = state-&gt;sse_prefix;
<span class="lineNum">    3713 </span>            : 
<span class="lineNum">    3714 </span>            :         state-&gt;prefix[0] = state-&gt;prefix[3] = 0x00; // cancella i prefissi grp 1 e 3
<span class="lineNum">    3715 </span>            : 
<span class="lineNum">    3716 </span>            :         if(mod != 0b11  || (sse_prefix != 0x66 &amp;&amp; sse_prefix != 0x00))
<span class="lineNum">    3717 </span>            :                 illegal = true;
<span class="lineNum">    3718 </span>            : 
<span class="lineNum">    3719 </span>            :         switch(encoding) {
<span class="lineNum">    3720 </span>            :                 case 0x02: mnemonic = &quot;psrlw&quot;; break;
<span class="lineNum">    3721 </span>            :                 case 0x04: mnemonic = &quot;psraw&quot;; break;
<span class="lineNum">    3722 </span>            :                 case 0x06: mnemonic = &quot;psllw&quot;; break;
<span class="lineNum">    3723 </span>            :                 default: illegal = true;
<span class="lineNum">    3724 </span>            :         }
<span class="lineNum">    3725 </span>            : 
<span class="lineNum">    3726 </span>            :         if(illegal == false) {
<span class="lineNum">    3727 </span>            :                 strcpy(state-&gt;instrument-&gt;mnemonic, mnemonic);
<span class="lineNum">    3728 </span>            :                 state-&gt;instrument-&gt;flags = I_ALU;
<span class="lineNum">    3729 </span>            : 
<span class="lineNum">    3730 </span>            :                 if(sse_prefix == 0x66) {
<span class="lineNum">    3731 </span>            :                         state-&gt;addr[0] = ADDR_W;     // [FV] Errore!? Era riportato ADDR_P...
<span class="lineNum">    3732 </span>            :                         state-&gt;op[0] = OP_DQ;
<span class="lineNum">    3733 </span>            :                         state-&gt;instrument-&gt;flags |= I_SSE2 | I_XMM;       // [FV] Controllare! Insieme ad istanze analoghe.
<span class="lineNum">    3734 </span>            :                 }
<span class="lineNum">    3735 </span>            :                 else {
<span class="lineNum">    3736 </span>            :                         state-&gt;addr[0] = ADDR_P;
<span class="lineNum">    3737 </span>            :                         state-&gt;op[0] = OP_Q;
<span class="lineNum">    3738 </span>            :                         state-&gt;instrument-&gt;flags |= I_MMX; //Alice
<span class="lineNum">    3739 </span>            :                 }
<span class="lineNum">    3740 </span>            : 
<span class="lineNum">    3741 </span>            :                 state-&gt;addr[1] = ADDR_I;
<span class="lineNum">    3742 </span>            :                 state-&gt;op[1] = OP_B;
<span class="lineNum">    3743 </span>            :         }
<span class="lineNum">    3744 </span>            :         else {
<span class="lineNum">    3745 </span>            :                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_grp_12&quot;);
<span class="lineNum">    3746 </span>            :         }
<span class="lineNum">    3747 </span>            : }
<span class="lineNum">    3748 </span>            : 
<span class="lineNum">    3749 </span>            : /* opcode 0F72 */
<span class="lineNum">    3750 </span>            : void grp_13(struct disassembly_state *state)
<span class="lineNum">    3751 </span>            : {
<span class="lineNum">    3752 </span>            :         unsigned char encoding, mod, sse_prefix;
<span class="lineNum">    3753 </span>            :         bool illegal = false;
<span class="lineNum">    3754 </span>            :         char *mnemonic;
<span class="lineNum">    3755 </span>            : 
<span class="lineNum">    3756 </span>            :         read_modrm(state);
<span class="lineNum">    3757 </span>            : 
<span class="lineNum">    3758 </span>            :         encoding = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    3759 </span>            :         mod = (state-&gt;modrm &gt;&gt; 6) &amp; 0x03;
<span class="lineNum">    3760 </span>            :         sse_prefix = state-&gt;sse_prefix;
<span class="lineNum">    3761 </span>            : 
<span class="lineNum">    3762 </span>            :         state-&gt;prefix[0] = state-&gt;prefix[2] = 0x00; // cancella i prefissi grp 1 e 3
<span class="lineNum">    3763 </span>            : 
<span class="lineNum">    3764 </span>            :         if(mod != 0x03 || (sse_prefix != 0x66 &amp;&amp; sse_prefix != 0x00))
<span class="lineNum">    3765 </span>            :                 illegal = true;
<span class="lineNum">    3766 </span>            : 
<span class="lineNum">    3767 </span>            :         switch(encoding) {
<span class="lineNum">    3768 </span>            :                 case 0x02: mnemonic = &quot;psrld&quot;; break;
<span class="lineNum">    3769 </span>            :                 case 0x04: mnemonic = &quot;psrad&quot;; break;
<span class="lineNum">    3770 </span>            :                 case 0x06: mnemonic = &quot;pslld&quot;; break;
<span class="lineNum">    3771 </span>            :                 default: illegal = true;
<span class="lineNum">    3772 </span>            :         }
<span class="lineNum">    3773 </span>            : 
<span class="lineNum">    3774 </span>            :         if(illegal == false) {
<span class="lineNum">    3775 </span>            :                 strcpy(state-&gt;instrument-&gt;mnemonic, mnemonic);
<span class="lineNum">    3776 </span>            :                 state-&gt;instrument-&gt;flags = I_ALU;
<span class="lineNum">    3777 </span>            : 
<span class="lineNum">    3778 </span>            :                 state-&gt;addr[0] = ADDR_P;
<span class="lineNum">    3779 </span>            :                 state-&gt;addr[1] = ADDR_I;
<span class="lineNum">    3780 </span>            : 
<span class="lineNum">    3781 </span>            :                 if(sse_prefix == 0x66) {
<span class="lineNum">    3782 </span>            :                         state-&gt;op[0] = OP_DQ;
<span class="lineNum">    3783 </span>            :                         state-&gt;instrument-&gt;flags |= I_SSE2 | I_XMM;
<span class="lineNum">    3784 </span>            :                 }
<span class="lineNum">    3785 </span>            :                 else {  // [FV] In questo caso riportava addr[0] = ADDR_W. Errore!?
<span class="lineNum">    3786 </span>            :                         state-&gt;op[0] = OP_Q;
<span class="lineNum">    3787 </span>            :                         state-&gt;instrument-&gt;flags |= I_MMX; //Alice
<span class="lineNum">    3788 </span>            :                 }
<span class="lineNum">    3789 </span>            : 
<span class="lineNum">    3790 </span>            :                 state-&gt;op[1] = OP_B;
<span class="lineNum">    3791 </span>            :         }
<span class="lineNum">    3792 </span>            :         else {
<span class="lineNum">    3793 </span>            :                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_grp_13&quot;);
<span class="lineNum">    3794 </span>            :         }
<span class="lineNum">    3795 </span>            : }
<span class="lineNum">    3796 </span>            : 
<span class="lineNum">    3797 </span>            : /* opcode 0F73 */
<span class="lineNum">    3798 </span>            : void grp_14(struct disassembly_state *state)
<span class="lineNum">    3799 </span>            : {
<span class="lineNum">    3800 </span>            :         unsigned char encoding, mod, sse_prefix;
<span class="lineNum">    3801 </span>            :         char *mnemonic;
<span class="lineNum">    3802 </span>            : 
<span class="lineNum">    3803 </span>            :         read_modrm(state);
<span class="lineNum">    3804 </span>            : 
<span class="lineNum">    3805 </span>            :         encoding = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    3806 </span>            :         mod = (state-&gt;modrm &gt;&gt; 6) &amp; 0x03;
<span class="lineNum">    3807 </span>            :         sse_prefix = state-&gt;sse_prefix;
<span class="lineNum">    3808 </span>            : 
<span class="lineNum">    3809 </span>            :         state-&gt;prefix[0] = state-&gt;prefix[3] = 0x00; // Cancella pref grp 1 e 3
<span class="lineNum">    3810 </span>            : 
<span class="lineNum">    3811 </span>            :         // Per codificare 0x02 e 0x06, i prefissi sse validi sono 0x00 e 0x66.
<span class="lineNum">    3812 </span>            :         // Per codificare 0x03 e 0x07, l'unico prefisso valido è 0x66
<span class="lineNum">    3813 </span>            :         if(mod != 0b11 ||
<span class="lineNum">    3814 </span>            :         (
<span class="lineNum">    3815 </span>            :         (!((encoding == 0x02 || encoding == 0x06) &amp;&amp; ((sse_prefix == 0x00) || (sse_prefix == 0x66)))) ||
<span class="lineNum">    3816 </span>            :         (!((encoding == 0x03 || encoding == 0x07) &amp;&amp; (sse_prefix == 0x66))))    // [FV] Attenzione! I controlli erano errati perché mancava la negazione su sse_prefix
<span class="lineNum">    3817 </span>            :         ) {
<span class="lineNum">    3818 </span>            :                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_grp_14&quot;);
<span class="lineNum">    3819 </span>            :                 return;
<span class="lineNum">    3820 </span>            :         }
<span class="lineNum">    3821 </span>            : 
<span class="lineNum">    3822 </span>            :         // [FV] pslldq solo quando encoding == 7
<span class="lineNum">    3823 </span>            :         mnemonic = (encoding == 2) ? &quot;psrlq&quot; : (encoding == 3) ? &quot;psrldq&quot; : (encoding == 6) ? &quot;psllq&quot; : &quot;pslldq&quot;;
<span class="lineNum">    3824 </span>            :         strcpy(state-&gt;instrument-&gt;mnemonic, mnemonic);
<span class="lineNum">    3825 </span>            : 
<span class="lineNum">    3826 </span>            :         state-&gt;instrument-&gt;flags = I_ALU;
<span class="lineNum">    3827 </span>            : 
<span class="lineNum">    3828 </span>            :         if(sse_prefix == 0x66) {
<span class="lineNum">    3829 </span>            :                 state-&gt;addr[0] = ADDR_W;
<span class="lineNum">    3830 </span>            :                 state-&gt;op[0] = OP_DQ;
<span class="lineNum">    3831 </span>            :                 state-&gt;instrument-&gt;flags |= I_XMM | I_SSE2;
<span class="lineNum">    3832 </span>            :         } else {
<span class="lineNum">    3833 </span>            :                 state-&gt;addr[0] = ADDR_P;
<span class="lineNum">    3834 </span>            :                 state-&gt;op[0] = OP_Q;
<span class="lineNum">    3835 </span>            :                 state-&gt;instrument-&gt;flags |= I_MMX;
<span class="lineNum">    3836 </span>            :         }
<span class="lineNum">    3837 </span>            : 
<span class="lineNum">    3838 </span>            :         state-&gt;addr[1] = ADDR_I;
<span class="lineNum">    3839 </span>            :         state-&gt;op[1] = OP_B; // [FV] Errore, c'era scritto op[0] !
<span class="lineNum">    3840 </span>            : }
<span class="lineNum">    3841 </span>            : 
<span class="lineNum">    3842 </span>            : /* opcode 0FAE */       // [FV] Non tutte le istruzioni sono gestite
<span class="lineNum">    3843 </span>            : void grp_15(struct disassembly_state *state)
<span class="lineNum">    3844 </span>            : {
<span class="lineNum">    3845 </span>            :         unsigned char encoding, mod;
<span class="lineNum">    3846 </span>            :         char *mnemonic;
<span class="lineNum">    3847 </span>            : 
<span class="lineNum">    3848 </span>            :         read_modrm(state);
<span class="lineNum">    3849 </span>            : 
<span class="lineNum">    3850 </span>            :         encoding = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    3851 </span>            :         mod = (state-&gt;modrm &gt;&gt; 6) &amp; 0x03;
<span class="lineNum">    3852 </span>            : 
<span class="lineNum">    3853 </span>            :         if((mod == 0b11 &amp;&amp; encoding &lt; 5) || (mod != 0b11 &amp;&amp; (encoding &lt; 7 &amp;&amp; encoding &gt; 3))) { // XSAVE, XRSTOR, XSAVEOPT
<span class="lineNum">    3854 </span>            :                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_grp_15&quot;);
<span class="lineNum">    3855 </span>            :                 return;
<span class="lineNum">    3856 </span>            :         }
<span class="lineNum">    3857 </span>            : 
<span class="lineNum">    3858 </span>            :         if(mod == 0b11) { //Alice
<span class="lineNum">    3859 </span>            :                 switch(encoding) {
<span class="lineNum">    3860 </span>            :                         case 0x05: mnemonic = &quot;lfence&quot;; break;
<span class="lineNum">    3861 </span>            :                         case 0x06: mnemonic = &quot;mfence&quot;; break;
<span class="lineNum">    3862 </span>            :                         case 0x07: mnemonic = &quot;sfence&quot;; break;
<span class="lineNum">    3863 </span>            :                 }
<span class="lineNum">    3864 </span>            :         } else {
<span class="lineNum">    3865 </span>            :                 state-&gt;addr[0] = ADDR_M;
<span class="lineNum">    3866 </span>            : 
<span class="lineNum">    3867 </span>            :                 switch(encoding) {
<span class="lineNum">    3868 </span>            :                         case 0x00: // fxsave
<span class="lineNum">    3869 </span>            :                                 mnemonic = &quot;fxsave&quot;;
<span class="lineNum">    3870 </span>            :                                 state-&gt;instrument-&gt;flags = I_MEMWR | I_CTRL | I_MMX | I_XMM | I_FPU;
<span class="lineNum">    3871 </span>            :                                 state-&gt;op[0] = OP_M512byte;
<span class="lineNum">    3872 </span>            :                                 break;
<span class="lineNum">    3873 </span>            :                         case 0x01: // fxrstor
<span class="lineNum">    3874 </span>            :                                 mnemonic = &quot;fxrstor&quot;;
<span class="lineNum">    3875 </span>            :                                 state-&gt;instrument-&gt;flags = I_MEMRD | I_CTRL | I_MMX | I_XMM | I_FPU;
<span class="lineNum">    3876 </span>            :                                 state-&gt;op[0] = OP_M512byte;
<span class="lineNum">    3877 </span>            :                                 break;
<span class="lineNum">    3878 </span>            :                         case 0x02: // ldmxcsr
<span class="lineNum">    3879 </span>            :                                 mnemonic = &quot;ldmxcsr&quot;;
<span class="lineNum">    3880 </span>            :                                 state-&gt;instrument-&gt;flags = I_MEMRD | I_SSE;
<span class="lineNum">    3881 </span>            :                                 state-&gt;op[0] = OP_D;
<span class="lineNum">    3882 </span>            :                                 break;
<span class="lineNum">    3883 </span>            :                         case 0x03: // stmxcsr
<span class="lineNum">    3884 </span>            :                                 mnemonic = &quot;stmxcsr&quot;;
<span class="lineNum">    3885 </span>            :                                 state-&gt;instrument-&gt;flags = I_MEMWR | I_SSE;
<span class="lineNum">    3886 </span>            :                                 state-&gt;op[0] = OP_D;
<span class="lineNum">    3887 </span>            :                                 break;
<span class="lineNum">    3888 </span>            :                         case 0x07: // clflush
<span class="lineNum">    3889 </span>            :                                 mnemonic = &quot;clflush&quot;;
<span class="lineNum">    3890 </span>            :                                 state-&gt;instrument-&gt;flags = I_SSE2;        // [FV] SSE2 cacheability instruction, ma ha un proprio CPUID Feature flag
<span class="lineNum">    3891 </span>            :                                 state-&gt;op[0] = OP_B;
<span class="lineNum">    3892 </span>            :                                 break;
<span class="lineNum">    3893 </span>            :                 }
<span class="lineNum">    3894 </span>            : 
<span class="lineNum">    3895 </span>            :                 strcpy(state-&gt;instrument-&gt;mnemonic, mnemonic);
<span class="lineNum">    3896 </span>            :                 // Imposto Addr/Op più probabili
<span class="lineNum">    3897 </span>            :                 // [FV] state-&gt;addr[0] = ADDR_M;
<span class="lineNum">    3898 </span>            :                 // [FV] state-&gt;op[0] = OP_B;
<span class="lineNum">    3899 </span>            :         }
<span class="lineNum">    3900 </span>            : }
<span class="lineNum">    3901 </span>            : 
<span class="lineNum">    3902 </span>            : /* opcode OF18 */
<span class="lineNum">    3903 </span>            : void grp_16(struct disassembly_state *state)
<span class="lineNum">    3904 </span>            : {
<span class="lineNum">    3905 </span>            :         unsigned char encoding, mod;
<span class="lineNum">    3906 </span>            :         char *mnemonic;
<span class="lineNum">    3907 </span>            : 
<span class="lineNum">    3908 </span>            :         read_modrm(state);
<span class="lineNum">    3909 </span>            : 
<span class="lineNum">    3910 </span>            :         encoding = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    3911 </span>            :         mod = (state-&gt;modrm &gt;&gt; 6) &amp; 0x03;
<span class="lineNum">    3912 </span>            : 
<span class="lineNum">    3913 </span>            :         if(mod == 0x03 || encoding &gt; 0x03) {
<span class="lineNum">    3914 </span>            :                 strcpy(state-&gt;instrument-&gt;mnemonic, &quot;ill_grp_16&quot;);
<span class="lineNum">    3915 </span>            :                 return;
<span class="lineNum">    3916 </span>            :         }
<span class="lineNum">    3917 </span>            : 
<span class="lineNum">    3918 </span>            :         switch(encoding) {
<span class="lineNum">    3919 </span>            :                 case 0x00: mnemonic = &quot;prefetchnta&quot;; break;
<span class="lineNum">    3920 </span>            :                 case 0x01: mnemonic = &quot;prefetcht0&quot;; break;
<span class="lineNum">    3921 </span>            :                 case 0x02: mnemonic = &quot;prefetcht1&quot;; break;
<span class="lineNum">    3922 </span>            :                 case 0x03: mnemonic = &quot;prefetcht2&quot;; break;
<span class="lineNum">    3923 </span>            :         }
<span class="lineNum">    3924 </span>            : 
<span class="lineNum">    3925 </span>            :         state-&gt;instrument-&gt;flags = I_MEMRD;
<span class="lineNum">    3926 </span>            :         strcpy(state-&gt;instrument-&gt;mnemonic, mnemonic);
<span class="lineNum">    3927 </span>            :         state-&gt;addr[0] = ADDR_M;
<span class="lineNum">    3928 </span>            :         state-&gt;op[0] = OP_B;
<span class="lineNum">    3929 </span>            : }
<span class="lineNum">    3930 </span>            : 
<span class="lineNum">    3931 </span>            : /* select_operand_size
<span class="lineNum">    3932 </span>            :  * Determina quanti dati verranno scritti in memoria, utilizzando le
<span class="lineNum">    3933 </span>            :  * dimensioni degli operandi
<span class="lineNum">    3934 </span>            :  */
<span class="lineNum">    3935 </span>            : void select_operand_size(struct disassembly_state *state, enum operand_type op)
<span class="lineNum">    3936 </span>            : {
<span class="lineNum">    3937 </span>            :         unsigned long size;
<span class="lineNum">    3938 </span>            : 
<span class="lineNum">    3939 </span>            :         // Eccezione per la modalità a 64bit:
<span class="lineNum">    3940 </span>            :         // Se c'è il prefisso 66H e REX.W = 0, la dimensione è 16 bit
<span class="lineNum">    3941 </span>            :         if(state-&gt;prefix[3] == 0x66 &amp;&amp; !REXW(state-&gt;rex)) {
<span class="lineNum">    3942 </span>            :                 state-&gt;instrument-&gt;span = 2;
<span class="lineNum">    3943 </span>            :                 return;
<span class="lineNum">    3944 </span>            :         }
<span class="lineNum">    3945 </span>            : 
<span class="lineNum">    3946 </span>            :         switch(op) {
<span class="lineNum">    3947 </span>            :                 case OP_M512byte:
<span class="lineNum">    3948 </span>            :                         size = 512;
<span class="lineNum">    3949 </span>            :                         break;
<span class="lineNum">    3950 </span>            :                 case OP_FSR:
<span class="lineNum">    3951 </span>            :                         if(state-&gt;opd_size == SIZE_16)
<span class="lineNum">    3952 </span>            :                                 size = 94;
<span class="lineNum">    3953 </span>            :                         else
<span class="lineNum">    3954 </span>            :                                 size = 108;
<span class="lineNum">    3955 </span>            :                         break;
<span class="lineNum">    3956 </span>            :                 case OP_FS:
<span class="lineNum">    3957 </span>            :                         if(state-&gt;opd_size == SIZE_16)
<span class="lineNum">    3958 </span>            :                                 size = 14;
<span class="lineNum">    3959 </span>            :                         else
<span class="lineNum">    3960 </span>            :                                 size = 24;
<span class="lineNum">    3961 </span>            :                         break;
<span class="lineNum">    3962 </span>            :                 case OP_A:
<span class="lineNum">    3963 </span>            :                         /* Istruzione BOUND: se lavoriamo con operandi a 16 bit, vengono letti dalla memoria due interi word
<span class="lineNum">    3964 </span>            :                          * con segno adiacenti, mentre se lavoriamo a 32 bit, vengono letti dalla memoria due interi doubleword
<span class="lineNum">    3965 </span>            :                          * con segno adiacenti. L'istruzione BOUND non è permessa in 64-bit mode.
<span class="lineNum">    3966 </span>            :                          */
<span class="lineNum">    3967 </span>            :                         if(state-&gt;opd_size == SIZE_16) {
<span class="lineNum">    3968 </span>            :                                 size = 4;
<span class="lineNum">    3969 </span>            :                         }
<span class="lineNum">    3970 </span>            :                         else {
<span class="lineNum">    3971 </span>            :                                 size = 8;
<span class="lineNum">    3972 </span>            :                         }
<span class="lineNum">    3973 </span>            :                         break;
<span class="lineNum">    3974 </span>            :                 case OP_0:
<span class="lineNum">    3975 </span>            :                 case OP_E:
<span class="lineNum">    3976 </span>            :                         size = 0;
<span class="lineNum">    3977 </span>            :                         break;
<span class="lineNum">    3978 </span>            :                 case OP_C: /* byte/word/qword */
<span class="lineNum">    3979 </span>            :                         if(REXW(state-&gt;rex)) {
<span class="lineNum">    3980 </span>            :                                 size = 8;
<span class="lineNum">    3981 </span>            :                                 break;
<span class="lineNum">    3982 </span>            :                         }
<span class="lineNum">    3983 </span>            :                         if(state-&gt;opd_size == SIZE_16) {
<span class="lineNum">    3984 </span>            :                                 size = 2;
<span class="lineNum">    3985 </span>            :                                 break;
<span class="lineNum">    3986 </span>            :                         }
<span class="lineNum">    3987 </span>            :                         /* fallthrough */
<span class="lineNum">    3988 </span>            :                 case OP_B: /* byte, a prescindere da tutti gli altri parametri */
<span class="lineNum">    3989 </span>            :                         size = 1;
<span class="lineNum">    3990 </span>            :                         break;
<span class="lineNum">    3991 </span>            :                 case OP_Y:
<span class="lineNum">    3992 </span>            :                         if(REXW(state-&gt;rex)) {
<span class="lineNum">    3993 </span>            :                                 size = 8;       // [FV] e.g. istruzione MOVNTI
<span class="lineNum">    3994 </span>            :                                 break;
<span class="lineNum">    3995 </span>            :                         }
<span class="lineNum">    3996 </span>            :                         /* fallthrough */
<span class="lineNum">    3997 </span>            :                 case OP_D: /* double word */
<span class="lineNum">    3998 </span>            :                         /* fallthrough */
<span class="lineNum">    3999 </span>            :                 case OP_SI:
<span class="lineNum">    4000 </span>            :                         size = 4;
<span class="lineNum">    4001 </span>            :                         break;
<span class="lineNum">    4002 </span>            :                 case OP_PD: /* double quad word */
<span class="lineNum">    4003 </span>            :                 case OP_DQ:
<span class="lineNum">    4004 </span>            :                         size = 16;
<span class="lineNum">    4005 </span>            :                         break;
<span class="lineNum">    4006 </span>            :                 case OP_P: /* 6 byte o double word */ // [FV] Od anche 10 byte
<span class="lineNum">    4007 </span>            :                         if(REXW(state-&gt;rex)) {
<span class="lineNum">    4008 </span>            :                                 size = 10;      // [FV] e.g. istruzione LSS
<span class="lineNum">    4009 </span>            :                                 break;
<span class="lineNum">    4010 </span>            :                         }
<span class="lineNum">    4011 </span>            :                         if(state-&gt;opd_size == SIZE_16) {     // [FV] C'era scritto &quot;SIZE_32&quot; invece di &quot;SIZE_16&quot;?
<span class="lineNum">    4012 </span>            :                                 size = 4;
<span class="lineNum">    4013 </span>            :                                 break;
<span class="lineNum">    4014 </span>            :                         }
<span class="lineNum">    4015 </span>            :                         size = 6;
<span class="lineNum">    4016 </span>            :                         break;
<span class="lineNum">    4017 </span>            :                 case OP_S: /* 6 byte*/  // [FV] Non dovrebbe riportare 10 byte per IA-32e mode? eg istruzione SGDT?
<span class="lineNum">    4018 </span>            :                         if(state-&gt;mode64 == true)    // [FV] Da rivedere!
<span class="lineNum">    4019 </span>            :                                 size = 10;
<span class="lineNum">    4020 </span>            :                         else
<span class="lineNum">    4021 </span>            :                                 size = 6;
<span class="lineNum">    4022 </span>            :                         break;
<span class="lineNum">    4023 </span>            :                 case OP_PS: /* double quad word */
<span class="lineNum">    4024 </span>            :                         size = 16;
<span class="lineNum">    4025 </span>            :                         break;
<span class="lineNum">    4026 </span>            :                 case OP_M80:
<span class="lineNum">    4027 </span>            :                         size = 10;
<span class="lineNum">    4028 </span>            :                         break;
<span class="lineNum">    4029 </span>            :                 case OP_Q: /* quad word */
<span class="lineNum">    4030 </span>            :                 case OP_PI:
<span class="lineNum">    4031 </span>            :                         size = 8;
<span class="lineNum">    4032 </span>            :                         break;
<span class="lineNum">    4033 </span>            :                 case OP_SS: /* double word */
<span class="lineNum">    4034 </span>            :                 case OP_SD:
<span class="lineNum">    4035 </span>            :                         size = 4;
<span class="lineNum">    4036 </span>            :                         break;
<span class="lineNum">    4037 </span>            :                 case OP_V: /* word o double word o quad word*/  // [FV] Rivedere, pero', istruzioni come la SLDT
<span class="lineNum">    4038 </span>            :                         if(REXW(state-&gt;rex)) {
<span class="lineNum">    4039 </span>            :                                 size = 8;
<span class="lineNum">    4040 </span>            :                                 break;
<span class="lineNum">    4041 </span>            :                         }
<span class="lineNum">    4042 </span>            :                         if(state-&gt;opd_size == SIZE_32) {
<span class="lineNum">    4043 </span>            :                                 size = 4;
<span class="lineNum">    4044 </span>            :                                 break;
<span class="lineNum">    4045 </span>            :                         }
<span class="lineNum">    4046 </span>            :                         /* fallthrough */
<span class="lineNum">    4047 </span>            :                 case OP_W: /* word */
<span class="lineNum">    4048 </span>            :                         size = 2;
<span class="lineNum">    4049 </span>            :         }
<span class="lineNum">    4050 </span>            : 
<span class="lineNum">    4051 </span>            :         state-&gt;instrument-&gt;span = size;
<span class="lineNum">    4052 </span>            : }
<span class="lineNum">    4053 </span>            : 
<span class="lineNum">    4054 </span>            : 
<span class="lineNum">    4055 </span>            : void format_addr_m (struct disassembly_state *state, enum addr_method addr, enum operand_type op);
<span class="lineNum">    4056 </span>            : 
<span class="lineNum">    4057 </span>            : /* Le funzioni di formato usano l'istruzione, il metodo di accesso ed il tipo
<span class="lineNum">    4058 </span>            :  * di operando per estrarre informazioni sul tipo di dati gestiti dalle
<span class="lineNum">    4059 </span>            :  * istruzioni
<span class="lineNum">    4060 </span>            :  */
<span class="lineNum">    4061 </span>            : 
<span class="lineNum">    4062 </span>            : /* format_addr_a
<span class="lineNum">    4063 </span>            :  * Accesso diretto. Nessun byte ModR/M, nessun registro di base, nessun indice nei
<span class="lineNum">    4064 </span>            :  * registri, nessun fattore di scala. Decisamente semplice!
<span class="lineNum">    4065 </span>            :  */
<span class="lineNum">    4066 </span>            : void format_addr_a (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4067 </span>            : {
<span class="lineNum">    4068 </span>            :         (void)addr;
<span class="lineNum">    4069 </span>            : 
<span class="lineNum">    4070 </span>            :         // Questo formato è proprio della jmp far e della call far.
<span class="lineNum">    4071 </span>            :         // La jmp imposta il flag to_instrument a true, mentre la
<span class="lineNum">    4072 </span>            :         // call no. Pertanto, soltanto la jmp far sarà intercettata.
<span class="lineNum">    4073 </span>            : 
<span class="lineNum">    4074 </span>            :         // [FV] state-&gt;instrument-&gt;is_jmp = true;
<span class="lineNum">    4075 </span>            : 
<span class="lineNum">    4076 </span>            :         uint16_t segment, short_offset;
<span class="lineNum">    4077 </span>            :         uint32_t long_offset, offset;
<span class="lineNum">    4078 </span>            : 
<span class="lineNum">    4079 </span>            :         if(op == OP_P) { // Recupera il segmento
<span class="lineNum">    4080 </span>            :                 memcpy(&amp;segment, state-&gt;text + state-&gt;pos, 2);
<span class="lineNum">    4081 </span>            :                 state-&gt;pos += 2;
<span class="lineNum">    4082 </span>            : 
<span class="lineNum">    4083 </span>            :                 // Recupera l'offset
<span class="lineNum">    4084 </span>            :                 if(state-&gt;opd_size == SIZE_16) { // 16 bit
<span class="lineNum">    4085 </span>            :                         memcpy(&amp;short_offset, state-&gt;text + state-&gt;pos, 2);
<span class="lineNum">    4086 </span>            :                         state-&gt;pos += 2;
<span class="lineNum">    4087 </span>            :                         offset = short_offset;
<span class="lineNum">    4088 </span>            :                 } else { // 32 o 64 bit
<span class="lineNum">    4089 </span>            :                         memcpy(&amp;long_offset, state-&gt;text + state-&gt;pos, 4);
<span class="lineNum">    4090 </span>            :                         state-&gt;pos += 4;
<span class="lineNum">    4091 </span>            :                         offset = long_offset;
<span class="lineNum">    4092 </span>            :                 }
<span class="lineNum">    4093 </span>            : 
<span class="lineNum">    4094 </span>            :                 // Memorizza l'indirizzo assoluto
<span class="lineNum">    4095 </span>            :                 state-&gt;instrument-&gt;addr = segment;
<span class="lineNum">    4096 </span>            : 
<span class="lineNum">    4097 </span>            :                 // TODO: ricontrollare a cosa serviva qui offset...
<span class="lineNum">    4098 </span>            :                 (void)offset;
<span class="lineNum">    4099 </span>            :         } else {
<span class="lineNum">    4100 </span>            :                 fprintf(stderr, &quot;%s:%d: Errore interno\n&quot;, __FILE__, __LINE__);
<span class="lineNum">    4101 </span>            :                 abort();
<span class="lineNum">    4102 </span>            :         }
<span class="lineNum">    4103 </span>            : }
<span class="lineNum">    4104 </span>            : 
<span class="lineNum">    4105 </span>            : /* format_addr_c
<span class="lineNum">    4106 </span>            :  * I bit 5-3 del byte ModR/M identificano un registro di controllo
<span class="lineNum">    4107 </span>            :  */
<span class="lineNum">    4108 </span>            : void format_addr_c (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4109 </span>            : {
<span class="lineNum">    4110 </span>            :         (void)addr;
<span class="lineNum">    4111 </span>            :         (void)op;
<span class="lineNum">    4112 </span>            : 
<span class="lineNum">    4113 </span>            :         // Da qui non si può recuperare alcuna informazione interessante...
<span class="lineNum">    4114 </span>            : 
<span class="lineNum">    4115 </span>            :         char modrm = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    4116 </span>            : 
<span class="lineNum">    4117 </span>            :         // Estende i registri di controllo a 64bit
<span class="lineNum">    4118 </span>            :         if(state-&gt;mode64) {
<span class="lineNum">    4119 </span>            :                 if(REXR(state-&gt;rex))
<span class="lineNum">    4120 </span>            :                         modrm |= 0x08;
<span class="lineNum">    4121 </span>            :         }
<span class="lineNum">    4122 </span>            : 
<span class="lineNum">    4123 </span>            :         switch(modrm) {
<span class="lineNum">    4124 </span>            :                 case 0: // cr0
<span class="lineNum">    4125 </span>            :                 case 1: // cr1
<span class="lineNum">    4126 </span>            :                 case 2: // cr2
<span class="lineNum">    4127 </span>            :                 case 3: // cr3
<span class="lineNum">    4128 </span>            :                 case 4: // cr4
<span class="lineNum">    4129 </span>            :                 case 8: // cr8 [Task Priority Register]
<span class="lineNum">    4130 </span>            :                 default: // cr_undef
<span class="lineNum">    4131 </span>            :                         break;
<span class="lineNum">    4132 </span>            :         }
<span class="lineNum">    4133 </span>            : }
<span class="lineNum">    4134 </span>            : 
<span class="lineNum">    4135 </span>            : /* format_addr_d
<span class="lineNum">    4136 </span>            :  * I bit 5-3 del byte ModR/M selezionano un registro di debug
<span class="lineNum">    4137 </span>            :  */
<span class="lineNum">    4138 </span>            : void format_addr_d (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4139 </span>            : {
<span class="lineNum">    4140 </span>            :         (void)addr;
<span class="lineNum">    4141 </span>            :         (void)op;
<span class="lineNum">    4142 </span>            : 
<span class="lineNum">    4143 </span>            :         // Niente di interessante...
<span class="lineNum">    4144 </span>            : 
<span class="lineNum">    4145 </span>            :         char modrm = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    4146 </span>            : 
<span class="lineNum">    4147 </span>            :         // Estende i registri di controllo a 64bit
<span class="lineNum">    4148 </span>            :         if(state-&gt;mode64) {
<span class="lineNum">    4149 </span>            :                 if(REXR(state-&gt;rex))
<span class="lineNum">    4150 </span>            :                         modrm |= 0x08;
<span class="lineNum">    4151 </span>            :         }
<span class="lineNum">    4152 </span>            : 
<span class="lineNum">    4153 </span>            :         switch(modrm) {
<span class="lineNum">    4154 </span>            :                 case 0: // dr0
<span class="lineNum">    4155 </span>            :                 case 1: // dr1
<span class="lineNum">    4156 </span>            :                 case 2: // dr2
<span class="lineNum">    4157 </span>            :                 case 3: // dr3
<span class="lineNum">    4158 </span>            :                 case 4: // dr4
<span class="lineNum">    4159 </span>            :                 case 5: // dr5
<span class="lineNum">    4160 </span>            :                 case 6: // dr6
<span class="lineNum">    4161 </span>            :                 case 7: // dr7
<span class="lineNum">    4162 </span>            :                 case 8: // dr8
<span class="lineNum">    4163 </span>            :                 case 9: // dr9
<span class="lineNum">    4164 </span>            :                 case 10: // dr10
<span class="lineNum">    4165 </span>            :                 case 11: // dr11
<span class="lineNum">    4166 </span>            :                 case 12: // dr12
<span class="lineNum">    4167 </span>            :                 case 13: // dr13
<span class="lineNum">    4168 </span>            :                 case 14: // dr14
<span class="lineNum">    4169 </span>            :                 case 15: // dr15
<span class="lineNum">    4170 </span>            :                 default: // dr_undef
<span class="lineNum">    4171 </span>            :                         break;
<span class="lineNum">    4172 </span>            :         }
<span class="lineNum">    4173 </span>            : }
<span class="lineNum">    4174 </span>            : 
<span class="lineNum">    4175 </span>            : /* format_addr_e
<span class="lineNum">    4176 </span>            :  * A seconda del byte ModR/M, l'operando o è un registro, o è un
<span class="lineNum">    4177 </span>            :  * indirizzo di memoria con un registro di base opzionale, registro
<span class="lineNum">    4178 </span>            :  * di indice, fattore di scala e displacement...
<span class="lineNum">    4179 </span>            :  */
<span class="lineNum">    4180 </span>            : void format_addr_e (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4181 </span>            : {
<span class="lineNum">    4182 </span>            : 
<span class="lineNum">    4183 </span>            :         /* Se ModR/M specifica un registro, allora OP specifica la sua dimensione,
<span class="lineNum">    4184 </span>            :            come la differenza tra ax, eax o rax. Se ModR/M specifica un indirizzo,
<span class="lineNum">    4185 </span>            :            allora OP specifica il tipo di dato puntato (byte, word, ...) */
<span class="lineNum">    4186 </span>            :         unsigned char rm;
<span class="lineNum">    4187 </span>            :         enum reg_size reg_size = REG_SIZE_128;
<span class="lineNum">    4188 </span>            : 
<span class="lineNum">    4189 </span>            :         (void)addr;
<span class="lineNum">    4190 </span>            : 
<span class="lineNum">    4191 </span>            :         rm = state-&gt;modrm &amp; 0x07;
<span class="lineNum">    4192 </span>            : 
<span class="lineNum">    4193 </span>            :         switch(op) {
<span class="lineNum">    4194 </span>            :                 case OP_B: /* 1 */
<span class="lineNum">    4195 </span>            :                         reg_size = REG_SIZE_8;
<span class="lineNum">    4196 </span>            :                         break;
<span class="lineNum">    4197 </span>            :                 case OP_C: /* 1/2 */
<span class="lineNum">    4198 </span>            :                         if(state-&gt;opd_size != SIZE_16) {
<span class="lineNum">    4199 </span>            :                                 reg_size = REG_SIZE_8;
<span class="lineNum">    4200 </span>            :                                 break;
<span class="lineNum">    4201 </span>            :                         }
<span class="lineNum">    4202 </span>            :                         /* fallthrough */
<span class="lineNum">    4203 </span>            :                 case OP_W: /* 2 */
<span class="lineNum">    4204 </span>            :                         reg_size = REG_SIZE_16;
<span class="lineNum">    4205 </span>            :                         break;
<span class="lineNum">    4206 </span>            :                 case OP_V: /* 2/4/8 */  // [FV] Controllare, tuttavia, la SLDT
<span class="lineNum">    4207 </span>            :                         if(state-&gt;opd_size == SIZE_64) {
<span class="lineNum">    4208 </span>            :                                 if(REXW(state-&gt;rex)) {
<span class="lineNum">    4209 </span>            :                                         reg_size = REG_SIZE_64;
<span class="lineNum">    4210 </span>            :                                         break;
<span class="lineNum">    4211 </span>            :                                 }
<span class="lineNum">    4212 </span>            :                         }
<span class="lineNum">    4213 </span>            :                         if(state-&gt;opd_size == SIZE_16)       {
<span class="lineNum">    4214 </span>            :                                 reg_size = REG_SIZE_16;
<span class="lineNum">    4215 </span>            :                                 break;
<span class="lineNum">    4216 </span>            :                         }
<span class="lineNum">    4217 </span>            :                         /* fallthrough */
<span class="lineNum">    4218 </span>            :                 case OP_D: /* 4 */
<span class="lineNum">    4219 </span>            :                 case OP_SI: /* 4 */
<span class="lineNum">    4220 </span>            :                         reg_size = REG_SIZE_32;
<span class="lineNum">    4221 </span>            :                         break;
<span class="lineNum">    4222 </span>            :                 case OP_Q: /* 8 */
<span class="lineNum">    4223 </span>            :                 case OP_PI: /* 8 */
<span class="lineNum">    4224 </span>            :                         reg_size = REG_SIZE_64;
<span class="lineNum">    4225 </span>            :                         break;
<span class="lineNum">    4226 </span>            :                 case OP_DQ: /* 16 */
<span class="lineNum">    4227 </span>            :                 case OP_PS: /* 16 */
<span class="lineNum">    4228 </span>            :                 case OP_PD: /* 16 */
<span class="lineNum">    4229 </span>            :                         reg_size = REG_SIZE_128;
<span class="lineNum">    4230 </span>            :                         break;
<span class="lineNum">    4231 </span>            :                 case OP_Y: /* RICONTROLLARE ASSOLUTAMENTE */
<span class="lineNum">    4232 </span>            :                         if(state-&gt;opd_size == SIZE_64) {
<span class="lineNum">    4233 </span>            :                                 reg_size = REG_SIZE_64;
<span class="lineNum">    4234 </span>            :                         }
<span class="lineNum">    4235 </span>            :                         reg_size = REG_SIZE_32;
<span class="lineNum">    4236 </span>            :                         break;
<span class="lineNum">    4237 </span>            :                 default:
<span class="lineNum">    4238 </span>            :                         fprintf(stderr, &quot;%s: %d: Unexpected operand %d\n&quot;, __FILE__, __LINE__, op);
<span class="lineNum">    4239 </span>            :                         break;
<span class="lineNum">    4240 </span>            :         }
<span class="lineNum">    4241 </span>            : 
<span class="lineNum">    4242 </span>            :         if(state-&gt;modrm &gt;&gt; 6 == 0x3) { // Specifica un registro
<span class="lineNum">    4243 </span>            :                 /* [FV] Potrebbe sia leggere che scrivere la memoria e, se lo fa, e' soltanto tramite questo operando */
<span class="lineNum">    4244 </span>            :                 state-&gt;instrument-&gt;flags &amp;= ~(I_MEMWR | I_MEMRD);
<span class="lineNum">    4245 </span>            : 
<span class="lineNum">    4246 </span>            :                 if(!state-&gt;read_dest) {
<span class="lineNum">    4247 </span>            :                         // È a registro: non scrive in memoria
<span class="lineNum">    4248 </span>            :                         // [FV] state-&gt;instrument-&gt;to_memory = false;
<span class="lineNum">    4249 </span>            : 
<span class="lineNum">    4250 </span>            :                         // Nel caso di una jump, potrebbe essere una indirect branch:
<span class="lineNum">    4251 </span>            :                         // salva il valore del registro come fosse un registro di base
<span class="lineNum">    4252 </span>            :                         state-&gt;instrument-&gt;has_base_register = true;
<span class="lineNum">    4253 </span>            :                         state-&gt;instrument-&gt;breg = rm;
<span class="lineNum">    4254 </span>            :                 }
<span class="lineNum">    4255 </span>            :         } else {
<span class="lineNum">    4256 </span>            :                 switch(reg_size) {
<span class="lineNum">    4257 </span>            :                         case REG_SIZE_8: // byte
<span class="lineNum">    4258 </span>            :                         case REG_SIZE_16: // word
<span class="lineNum">    4259 </span>            :                         case REG_SIZE_32: // dword
<span class="lineNum">    4260 </span>            :                         case REG_SIZE_64: // qword
<span class="lineNum">    4261 </span>            :                         case REG_SIZE_128: // oword
<span class="lineNum">    4262 </span>            :                         default: // ?
<span class="lineNum">    4263 </span>            :                                 break;
<span class="lineNum">    4264 </span>            :                 }
<span class="lineNum">    4265 </span>            : 
<span class="lineNum">    4266 </span>            :                 if(state-&gt;addr[0] != ADDR_G
<span class="lineNum">    4267 </span>            :                     &amp;&amp; state-&gt;addr[1] != ADDR_G
<span class="lineNum">    4268 </span>            :                     &amp;&amp; state-&gt;addr[2] != ADDR_G) {
<span class="lineNum">    4269 </span>            :                         // Se siamo a 64 bit, REX.R estende il campo reg
<span class="lineNum">    4270 </span>            :                         if(state-&gt;mode64 &amp;&amp; REXR(state-&gt;rex)) {
<span class="lineNum">    4271 </span>            :                                 ; // Qui andrebbe esteso il campo reg
<span class="lineNum">    4272 </span>            :                         }
<span class="lineNum">    4273 </span>            :                 }
<span class="lineNum">    4274 </span>            : 
<span class="lineNum">    4275 </span>            :                 if(state-&gt;op[0] == 0x0F &amp;&amp; state-&gt;op[1] == 0xC4)  // [FV] Eccezione istruzioni PINSRW
<span class="lineNum">    4276 </span>            :                         op = OP_W;
<span class="lineNum">    4277 </span>            :                 format_addr_m(state, addr, op); // passa il riferimento a memoria
<span class="lineNum">    4278 </span>            :         }
<span class="lineNum">    4279 </span>            : }
<span class="lineNum">    4280 </span>            : 
<span class="lineNum">    4281 </span>            : /* format_addr_g
<span class="lineNum">    4282 </span>            :  * Il campo Reg del byte ModR/M specifica un registro
<span class="lineNum">    4283 </span>            :  */
<span class="lineNum">    4284 </span>            : void format_addr_g (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4285 </span>            : {
<span class="lineNum">    4286 </span>            :         enum reg_size reg_size;
<span class="lineNum">    4287 </span>            :         int reg_field;
<span class="lineNum">    4288 </span>            :         (void)addr;
<span class="lineNum">    4289 </span>            : 
<span class="lineNum">    4290 </span>            :         // Tipo predefinito - molto probabilmente è quello sbagliato...
<span class="lineNum">    4291 </span>            :         reg_size = REG_SIZE_128;
<span class="lineNum">    4292 </span>            :         reg_field = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    4293 </span>            : 
<span class="lineNum">    4294 </span>            :         // Estende ai registri a 64 bit, se esegue in modalità a 64 bit
<span class="lineNum">    4295 </span>            :         if(state-&gt;mode64 &amp;&amp; REXR(state-&gt;rex)) {
<span class="lineNum">    4296 </span>            :                 reg_field |= 0x08;
<span class="lineNum">    4297 </span>            :         }
<span class="lineNum">    4298 </span>            : 
<span class="lineNum">    4299 </span>            :         switch(op) {
<span class="lineNum">    4300 </span>            :                 case OP_B: /* 8 */
<span class="lineNum">    4301 </span>            :                         reg_size = REG_SIZE_8;
<span class="lineNum">    4302 </span>            :                         break;
<span class="lineNum">    4303 </span>            :                 case OP_C: /* 8/16 */
<span class="lineNum">    4304 </span>            :                         if(state-&gt;opd_size != SIZE_16)       {
<span class="lineNum">    4305 </span>            :                                 reg_size = REG_SIZE_8;
<span class="lineNum">    4306 </span>            :                                 break;
<span class="lineNum">    4307 </span>            :                         }
<span class="lineNum">    4308 </span>            :                         /* fallthrough */
<span class="lineNum">    4309 </span>            :                 case OP_W: /* 16 */
<span class="lineNum">    4310 </span>            :                         reg_size = REG_SIZE_16;
<span class="lineNum">    4311 </span>            :                         break;
<span class="lineNum">    4312 </span>            :                 case OP_V: /* 16/32/64 */
<span class="lineNum">    4313 </span>            :                         if(state-&gt;opd_size == SIZE_64) {
<span class="lineNum">    4314 </span>            :                                 if(REXW(state-&gt;rex)) {
<span class="lineNum">    4315 </span>            :                                         reg_size = REG_SIZE_64;
<span class="lineNum">    4316 </span>            :                                         break;
<span class="lineNum">    4317 </span>            :                                 }
<span class="lineNum">    4318 </span>            :                         }
<span class="lineNum">    4319 </span>            :                         if(state-&gt;opd_size == SIZE_16)       {
<span class="lineNum">    4320 </span>            :                                 reg_size = REG_SIZE_16;
<span class="lineNum">    4321 </span>            :                                 break;
<span class="lineNum">    4322 </span>            :                         }
<span class="lineNum">    4323 </span>            :                         /* fallthrough */
<span class="lineNum">    4324 </span>            :                 case OP_D: /* 32 */
<span class="lineNum">    4325 </span>            :                         reg_size = REG_SIZE_32;
<span class="lineNum">    4326 </span>            :                         break;
<span class="lineNum">    4327 </span>            :                 case OP_Y:
<span class="lineNum">    4328 </span>            :                         if(state-&gt;opd_size == SIZE_64) {
<span class="lineNum">    4329 </span>            :                                 if(REXW(state-&gt;rex)) {
<span class="lineNum">    4330 </span>            :                                         reg_size = REG_SIZE_64;
<span class="lineNum">    4331 </span>            :                                         break;
<span class="lineNum">    4332 </span>            :                                 }
<span class="lineNum">    4333 </span>            :                         }
<span class="lineNum">    4334 </span>            :                         /* fallthrough */
<span class="lineNum">    4335 </span>            :                 case OP_SI: /* 32 */
<span class="lineNum">    4336 </span>            :                         reg_size = REG_SIZE_32;
<span class="lineNum">    4337 </span>            :                         break;
<span class="lineNum">    4338 </span>            :                 default:
<span class="lineNum">    4339 </span>            :                         fprintf(stderr, &quot;%s: %d: Unexpected operand %d\n&quot;, __FILE__, __LINE__, op);
<span class="lineNum">    4340 </span>            :                         break;
<span class="lineNum">    4341 </span>            :         }
<span class="lineNum">    4342 </span>            : 
<span class="lineNum">    4343 </span>            :         // TODO: reg_field mantiene il codice del registro, a questo punto
<span class="lineNum">    4344 </span>            :         // potremmo aggiungere un campo che ne tiene traccia per l'emissione
<span class="lineNum">    4345 </span>            :         // dell'istruzione assembly inversa
<span class="lineNum">    4346 </span>            :         //
<span class="lineNum">    4347 </span>            :         // TODO: (2) Questa cosa scritta qui sopra è quanto ha implementato Simone
<span class="lineNum">    4348 </span>            :         // qui sotto
<span class="lineNum">    4349 </span>            :         //
<span class="lineNum">    4350 </span>            :         // Il campo reg_size può essere usato per discriminare la dimensione del
<span class="lineNum">    4351 </span>            :         // registro e quindi impostare il nome del registro correttamente
<span class="lineNum">    4352 </span>            :         (void)reg_size;
<span class="lineNum">    4353 </span>            : 
<span class="lineNum">    4354 </span>            :         // [SE] Hack terribile per ottenere il codice del registro destinazione
<span class="lineNum">    4355 </span>            :         state-&gt;instrument-&gt;reg_dest = reg_field;
<span class="lineNum">    4356 </span>            : }
<span class="lineNum">    4357 </span>            : 
<span class="lineNum">    4358 </span>            : /* format_addr_i
<span class="lineNum">    4359 </span>            :  * Dati immediati
<span class="lineNum">    4360 </span>            :  */
<span class="lineNum">    4361 </span>            : void format_addr_i (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4362 </span>            : {
<span class="lineNum">    4363 </span>            :         // I dati immediati sono di 1, 2 o 4 byte
<span class="lineNum">    4364 </span>            :         int immed_size = 0;
<span class="lineNum">    4365 </span>            :         uint8_t byte;
<span class="lineNum">    4366 </span>            :         uint16_t word;
<span class="lineNum">    4367 </span>            :         uint32_t dword;
<span class="lineNum">    4368 </span>            :         uint64_t qword, immed_data = 0;
<span class="lineNum">    4369 </span>            :         (void)addr;
<span class="lineNum">    4370 </span>            : 
<span class="lineNum">    4371 </span>            :         switch(op) {
<span class="lineNum">    4372 </span>            :                 case OP_B: /* 8 */
<span class="lineNum">    4373 </span>            :                         immed_size = 1;
<span class="lineNum">    4374 </span>            :                         break;
<span class="lineNum">    4375 </span>            :                 case OP_C: /* 8/16 */
<span class="lineNum">    4376 </span>            :                         if(state-&gt;opd_size != SIZE_16) {
<span class="lineNum">    4377 </span>            :                                 immed_size = 1;
<span class="lineNum">    4378 </span>            :                                 break;
<span class="lineNum">    4379 </span>            :                         }
<span class="lineNum">    4380 </span>            :                         /* fallthrough */
<span class="lineNum">    4381 </span>            :                 case OP_W: /* 16 */
<span class="lineNum">    4382 </span>            :                         immed_size = 2;
<span class="lineNum">    4383 </span>            :                         break;
<span class="lineNum">    4384 </span>            :                 case OP_V: /* 16/32 */
<span class="lineNum">    4385 </span>            :                         // Eccezione al funzionamento dei dati immediati: le mov con opcode 0xb8 - 0xbf permettodono di avere
<span class="lineNum">    4386 </span>            :                         // come operando anche un dato immediato a 64 bit, qualora REX.W = 1.
<span class="lineNum">    4387 </span>            :                         if(state-&gt;opcode[0] &gt;= 0xb8 &amp;&amp; state-&gt;opcode[0] &lt;= 0xbf) {
<span class="lineNum">    4388 </span>            :                                 if(state-&gt;mode64 &amp;&amp; REXW(state-&gt;rex)) {
<span class="lineNum">    4389 </span>            :                                         immed_size = 8;
<span class="lineNum">    4390 </span>            :                                         break;
<span class="lineNum">    4391 </span>            :                                 }
<span class="lineNum">    4392 </span>            :                         }
<span class="lineNum">    4393 </span>            :                         if(state-&gt;opd_size == SIZE_16) {
<span class="lineNum">    4394 </span>            :                                 immed_size = 2;
<span class="lineNum">    4395 </span>            :                                 break;
<span class="lineNum">    4396 </span>            :                         }
<span class="lineNum">    4397 </span>            :                         /* fallthrough */
<span class="lineNum">    4398 </span>            :                 case OP_D: /* 32 */
<span class="lineNum">    4399 </span>            :                         immed_size = 4;
<span class="lineNum">    4400 </span>            :                         break;
<span class="lineNum">    4401 </span>            :                 default:
<span class="lineNum">    4402 </span>            :                         fprintf(stderr, &quot;%s: %d: Unexpected operand %d\n&quot;, __FILE__, __LINE__, op);
<span class="lineNum">    4403 </span>            :                         break;
<span class="lineNum">    4404 </span>            :         }
<span class="lineNum">    4405 </span>            : 
<span class="lineNum">    4406 </span>            : 
<span class="lineNum">    4407 </span>            :         switch(immed_size) {
<span class="lineNum">    4408 </span>            :                 case 1:
<span class="lineNum">    4409 </span>            :                         memcpy(&amp;byte, state-&gt;text + state-&gt;pos, immed_size);
<span class="lineNum">    4410 </span>            :                         immed_data = byte;
<span class="lineNum">    4411 </span>            :                         break;
<span class="lineNum">    4412 </span>            :                 case 2:
<span class="lineNum">    4413 </span>            :                         memcpy(&amp;word, state-&gt;text + state-&gt;pos, immed_size);
<span class="lineNum">    4414 </span>            :                         immed_data = word;
<span class="lineNum">    4415 </span>            :                         break;
<span class="lineNum">    4416 </span>            :                 case 4:
<span class="lineNum">    4417 </span>            :                         memcpy(&amp;dword, state-&gt;text + state-&gt;pos, immed_size);
<span class="lineNum">    4418 </span>            :                         immed_data = dword;
<span class="lineNum">    4419 </span>            :                         break;
<span class="lineNum">    4420 </span>            :                 case 8:
<span class="lineNum">    4421 </span>            :                         memcpy(&amp;qword, state-&gt;text + state-&gt;pos, immed_size);
<span class="lineNum">    4422 </span>            :                         immed_data = qword;
<span class="lineNum">    4423 </span>            :                         break;
<span class="lineNum">    4424 </span>            :                 default:
<span class="lineNum">    4425 </span>            :                         fprintf(stderr, &quot;%s: %d: Unexpected size %d\n&quot;, __FILE__, __LINE__, immed_size);
<span class="lineNum">    4426 </span>            :                         break;
<span class="lineNum">    4427 </span>            :         }
<span class="lineNum">    4428 </span>            : 
<span class="lineNum">    4429 </span>            :         // A questo punto immed_data contiene i dati immediati dell'istruzione
<span class="lineNum">    4430 </span>            :   // [SE] Populating immed_* fields
<span class="lineNum">    4431 </span>            :   state-&gt;instrument-&gt;immed_offset = state-&gt;immed_offset = state-&gt;pos;
<span class="lineNum">    4432 </span>            :   state-&gt;instrument-&gt;immed_size = state-&gt;immed_size = immed_size;
<span class="lineNum">    4433 </span>            :   state-&gt;instrument-&gt;immed = immed_data;
<span class="lineNum">    4434 </span>            : 
<span class="lineNum">    4435 </span>            :         state-&gt;pos += immed_size; // Salta i dati immediati appena gestiti
<span class="lineNum">    4436 </span>            : }
<span class="lineNum">    4437 </span>            : 
<span class="lineNum">    4438 </span>            : /* format_addr_j
<span class="lineNum">    4439 </span>            :  * L'istruzione contiene un offset relativo a EIP
<span class="lineNum">    4440 </span>            :  */
<span class="lineNum">    4441 </span>            : void format_addr_j (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4442 </span>            : {
<span class="lineNum">    4443 </span>            :         int off_size = 0, jump_size = 0;
<span class="lineNum">    4444 </span>            :         int8_t byte_jump;
<span class="lineNum">    4445 </span>            :         int16_t word_jump;
<span class="lineNum">    4446 </span>            :         int32_t dword_jump;
<span class="lineNum">    4447 </span>            :         (void)addr;
<span class="lineNum">    4448 </span>            : 
<span class="lineNum">    4449 </span>            :         switch(op) {
<span class="lineNum">    4450 </span>            :                 case OP_B: /* 8 */
<span class="lineNum">    4451 </span>            :                         off_size = 1;
<span class="lineNum">    4452 </span>            :                         break;
<span class="lineNum">    4453 </span>            :                 case OP_C: /* 8/16 */
<span class="lineNum">    4454 </span>            :                         if(state-&gt;opd_size != SIZE_16) {
<span class="lineNum">    4455 </span>            :                                 off_size = 1;
<span class="lineNum">    4456 </span>            :                                 break;
<span class="lineNum">    4457 </span>            :                         }
<span class="lineNum">    4458 </span>            :                         /* fallthrough */
<span class="lineNum">    4459 </span>            :                 case OP_W: /* 16 */
<span class="lineNum">    4460 </span>            :                         off_size = 2;
<span class="lineNum">    4461 </span>            :                         break;
<span class="lineNum">    4462 </span>            :                 case OP_V: /* 16/32 */
<span class="lineNum">    4463 </span>            :                         if(state-&gt;opd_size == SIZE_16)       {
<span class="lineNum">    4464 </span>            :                                 off_size = 2;
<span class="lineNum">    4465 </span>            :                                 break;
<span class="lineNum">    4466 </span>            :                         }
<span class="lineNum">    4467 </span>            :                         /* fallthrough */
<span class="lineNum">    4468 </span>            :                 case OP_D: /* 32 */
<span class="lineNum">    4469 </span>            :                         off_size = 4;
<span class="lineNum">    4470 </span>            :                         break;
<span class="lineNum">    4471 </span>            :                 default:
<span class="lineNum">    4472 </span>            :                         fprintf(stderr, &quot;%s: %d: Unexpected operand %d\n&quot;, __FILE__, __LINE__, op);
<span class="lineNum">    4473 </span>            :                         break;
<span class="lineNum">    4474 </span>            :         }
<span class="lineNum">    4475 </span>            : 
<span class="lineNum">    4476 </span>            :         jump_size = off_size;
<span class="lineNum">    4477 </span>            : 
<span class="lineNum">    4478 </span>            :         switch(off_size) {
<span class="lineNum">    4479 </span>            :                 case 4:
<span class="lineNum">    4480 </span>            :                         memcpy(&amp;dword_jump, state-&gt;text + state-&gt;pos, off_size);
<span class="lineNum">    4481 </span>            :                         break;
<span class="lineNum">    4482 </span>            :                 case 2:
<span class="lineNum">    4483 </span>            :                         memcpy(&amp;word_jump, state-&gt;text + state-&gt;pos, off_size);
<span class="lineNum">    4484 </span>            :                         break;
<span class="lineNum">    4485 </span>            :                 case 1:
<span class="lineNum">    4486 </span>            :                         memcpy(&amp;byte_jump, state-&gt;text + state-&gt;pos, off_size);
<span class="lineNum">    4487 </span>            :                         if(state-&gt;opd_size == SIZE_16) { // Estensione del segno
<span class="lineNum">    4488 </span>            :                                 word_jump = (int16_t)byte_jump;
<span class="lineNum">    4489 </span>            :                                 jump_size = 2;
<span class="lineNum">    4490 </span>            :                         } else {
<span class="lineNum">    4491 </span>            :                                 dword_jump = (int32_t)byte_jump;
<span class="lineNum">    4492 </span>            :                                 jump_size = 4;
<span class="lineNum">    4493 </span>            :                         }
<span class="lineNum">    4494 </span>            :                         break;
<span class="lineNum">    4495 </span>            :                 default:
<span class="lineNum">    4496 </span>            :                         fprintf(stderr, &quot;%s: errore interno alla riga %d: %d\n&quot;, __FILE__, __LINE__, jump_size);
<span class="lineNum">    4497 </span>            :                         return;
<span class="lineNum">    4498 </span>            :         }
<span class="lineNum">    4499 </span>            : 
<span class="lineNum">    4500 </span>            :         state-&gt;pos += off_size;
<span class="lineNum">    4501 </span>            : 
<span class="lineNum">    4502 </span>            :         if(jump_size == 2) { // Indirizzi a 16 bit
<span class="lineNum">    4503 </span>            :                 state-&gt;instrument-&gt;jump_dest = (int32_t)word_jump;
<span class="lineNum">    4504 </span>            :         } else { // Indirizzi a 32 bit
<span class="lineNum">    4505 </span>            :                 state-&gt;instrument-&gt;jump_dest = dword_jump;
<span class="lineNum">    4506 </span>            :         }
<span class="lineNum">    4507 </span>            : }
<span class="lineNum">    4508 </span>            : 
<span class="lineNum">    4509 </span>            : /* format_addr_m
<span class="lineNum">    4510 </span>            :  * Il byte ModR/M può riferirsi soltanto a memoria, e il formato della memoria è terribile:
<span class="lineNum">    4511 </span>            :  *   [base + index * scale + displacement]
<span class="lineNum">    4512 </span>            :  * Tutti gli elementi sono opzionali, anche se ci deve essere almeno &quot;qualcosa&quot;.
<span class="lineNum">    4513 </span>            :  * Per i 16 e i 32 bit, nel volume 2A del SDM ci sono delle tabelle molto utili, a metà
<span class="lineNum">    4514 </span>            :  * del capitolo 2. Per i 64bit, la spiegazione è un po' meno accurata, ma il funzionamento
<span class="lineNum">    4515 </span>            :  * è più o meno simile all'indirizzamento per i 32 bit.
<span class="lineNum">    4516 </span>            :  */
<span class="lineNum">    4517 </span>            : void format_addr_m (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4518 </span>            : {
<span class="lineNum">    4519 </span>            :         bool no_sib_base = false;
<span class="lineNum">    4520 </span>            :         unsigned char mod, rm;
<span class="lineNum">    4521 </span>            :         unsigned long mem_ref;
<span class="lineNum">    4522 </span>            : 
<span class="lineNum">    4523 </span>            :         // Determina la dimensione della scrittura/lettura in memoria
<span class="lineNum">    4524 </span>            :         select_operand_size(state, op);
<span class="lineNum">    4525 </span>            : 
<span class="lineNum">    4526 </span>            :         if(addr == ADDR_M &amp;&amp; op == OP_P) {
<span class="lineNum">    4527 </span>            :                 format_addr_a(state, addr, op);
<span class="lineNum">    4528 </span>            :                 return;
<span class="lineNum">    4529 </span>            :         }
<span class="lineNum">    4530 </span>            : 
<span class="lineNum">    4531 </span>            :         mod = state-&gt;modrm &gt;&gt; 6;
<span class="lineNum">    4532 </span>            :         rm = state-&gt;modrm &amp; 0x07;
<span class="lineNum">    4533 </span>            : 
<span class="lineNum">    4534 </span>            :         if(mod == 0x3) { // Non dovrebbe verificarsi qui. Ma un po' di paranoia è buona
<span class="lineNum">    4535 </span>            :                 /* Potrebbe accadere con l'opcode 62
<span class="lineNum">    4536 </span>            :                  * 62 f8 per esattezza
<span class="lineNum">    4537 </span>            :                  * mod = 11
<span class="lineNum">    4538 </span>            :                  * reg = 111
<span class="lineNum">    4539 </span>            :                  * r/m = 000
<span class="lineNum">    4540 </span>            :                  */
<span class="lineNum">    4541 </span>            :                 fprintf(stderr, &quot;%s: errore interno alla riga %d: ModR/M %#02x\n&quot;, __FILE__, __LINE__, state-&gt;modrm);
<span class="lineNum">    4542 </span>            :                 return;
<span class="lineNum">    4543 </span>            :         }
<span class="lineNum">    4544 </span>            : 
<span class="lineNum">    4545 </span>            :         // Gestisce separatamente i 16 e i 32 bit
<span class="lineNum">    4546 </span>            :         if(state-&gt;addr_size == SIZE_16) {
<span class="lineNum">    4547 </span>            :                 uint8_t disp8;
<span class="lineNum">    4548 </span>            :                 uint16_t disp16;
<span class="lineNum">    4549 </span>            :                 char *eff_addr[] = { &quot;bx + si&quot;, &quot;bx + di&quot;, &quot;bp + si&quot;, &quot;bp + di&quot;,
<span class="lineNum">    4550 </span>            :                                      &quot;si&quot;, &quot;di&quot;, &quot;bp&quot;, &quot;bx&quot; };
<span class="lineNum">    4551 </span>            : 
<span class="lineNum">    4552 </span>            :                 // Se Mod è 00b e R/M è 110b, allora c'è solo uno spiazzamento a 16 bit
<span class="lineNum">    4553 </span>            :                 if(mod == 0x0 &amp;&amp; rm == 0x6) {
<span class="lineNum">    4554 </span>            :                         memcpy(&amp;disp16, state-&gt;text + state-&gt;disp_offset, 2);
<span class="lineNum">    4555 </span>            : 
<span class="lineNum">    4556 </span>            :                         // Riferimento in memoria
<span class="lineNum">    4557 </span>            :                         mem_ref = (unsigned long)disp16;
<span class="lineNum">    4558 </span>            : 
<span class="lineNum">    4559 </span>            :                         state-&gt;instrument-&gt;addr = mem_ref;
<span class="lineNum">    4560 </span>            : 
<span class="lineNum">    4561 </span>            :                         return;
<span class="lineNum">    4562 </span>            :                 }
<span class="lineNum">    4563 </span>            : 
<span class="lineNum">    4564 </span>            :                 // Copia il registro di base
<span class="lineNum">    4565 </span>            :                 // [FV] if(!state-&gt;read_dest) {
<span class="lineNum">    4566 </span>            : 
<span class="lineNum">    4567 </span>            :                 state-&gt;instrument-&gt;has_base_register = true;
<span class="lineNum">    4568 </span>            :                 state-&gt;instrument-&gt;breg = rm;
<span class="lineNum">    4569 </span>            :                 strcpy(state-&gt;instrument-&gt;breg_mnem, eff_addr[rm]);
<span class="lineNum">    4570 </span>            : 
<span class="lineNum">    4571 </span>            :                 //Alice
<span class="lineNum">    4572 </span>            :                 // Controlla se si sta accedendo a un indirizzo a partire dallo stack
<span class="lineNum">    4573 </span>            :                 if(rm == 0x2 || rm == 0x3 || rm == 0x6) {
<span class="lineNum">    4574 </span>            : 
<span class="lineNum">    4575 </span>            :                         state-&gt;instrument-&gt;flags |= I_STACK;
<span class="lineNum">    4576 </span>            :                 }
<span class="lineNum">    4577 </span>            : 
<span class="lineNum">    4578 </span>            : 
<span class="lineNum">    4579 </span>            :                 // [FV] }
<span class="lineNum">    4580 </span>            : 
<span class="lineNum">    4581 </span>            :                 // Se Mod è 01b o 10b allora c'è, rispettivamente, uno spiazzamento di 8 o 16 bit
<span class="lineNum">    4582 </span>            : 
<span class="lineNum">    4583 </span>            :                 // [FV] if(!state-&gt;read_dest) {
<span class="lineNum">    4584 </span>            : 
<span class="lineNum">    4585 </span>            :                 if(mod == 0x1)  {
<span class="lineNum">    4586 </span>            :                         memcpy (&amp;disp8, state-&gt;text + state-&gt;disp_offset, 1);
<span class="lineNum">    4587 </span>            :                         state-&gt;instrument-&gt;addr = (int16_t)disp8;
<span class="lineNum">    4588 </span>            :                 } else if(mod == 0x2) {
<span class="lineNum">    4589 </span>            :                         memcpy (&amp;disp16, state-&gt;text + state-&gt;disp_offset, 2);
<span class="lineNum">    4590 </span>            :                         state-&gt;instrument-&gt;addr = disp16;
<span class="lineNum">    4591 </span>            :                 }
<span class="lineNum">    4592 </span>            : 
<span class="lineNum">    4593 </span>            :                 // [FV] }
<span class="lineNum">    4594 </span>            : 
<span class="lineNum">    4595 </span>            :         } else { // Indirizzi a 32 o 64 bit
<span class="lineNum">    4596 </span>            :                 uint8_t disp8;
<span class="lineNum">    4597 </span>            :                 uint32_t disp32;
<span class="lineNum">    4598 </span>            :                 char *eff_addr_32[] = { &quot;eax&quot;, &quot;ecx&quot;, &quot;edx&quot;, &quot;ebx&quot;,
<span class="lineNum">    4599 </span>            :                                         &quot;&quot;, &quot;ebp&quot;, &quot;esi&quot;, &quot;edi&quot; };
<span class="lineNum">    4600 </span>            :                 char *eff_addr_64[] = { &quot;rax&quot;, &quot;rcx&quot;, &quot;rdx&quot;, &quot;rbx&quot;,
<span class="lineNum">    4601 </span>            :                                         &quot;&quot;, &quot;rbp&quot;, &quot;rsi&quot;, &quot;rdi&quot;,
<span class="lineNum">    4602 </span>            :                                         &quot;r8&quot;, &quot;r9&quot;, &quot;r10&quot;, &quot;r11&quot;,
<span class="lineNum">    4603 </span>            :                                         &quot;r12&quot;, &quot;r13&quot;, &quot;r14&quot;, &quot;r15&quot;};
<span class="lineNum">    4604 </span>            :                 char **eff_addr = eff_addr_32;
<span class="lineNum">    4605 </span>            : 
<span class="lineNum">    4606 </span>            :                 // Determina se si indirizzano registri a 32 o a 64 bit
<span class="lineNum">    4607 </span>            :                 if(state-&gt;mode64)
<span class="lineNum">    4608 </span>            :                         eff_addr = eff_addr_64;
<span class="lineNum">    4609 </span>            : 
<span class="lineNum">    4610 </span>            :                 // Se Mod è 00b e R/M  è 101b, c'è solo uno spiazzamento di 32 bit
<span class="lineNum">    4611 </span>            :                 if(mod == 0x0 &amp;&amp; rm == 0x5) {
<span class="lineNum">    4612 </span>            : 
<span class="lineNum">    4613 </span>            :                         // A 64 bit è RIP-Relative: non va instrumentato
<span class="lineNum">    4614 </span>            :                         if(state-&gt;mode64) {
<span class="lineNum">    4615 </span>            :                                 state-&gt;uses_rip = true;
<span class="lineNum">    4616 </span>            :                         } else {
<span class="lineNum">    4617 </span>            : 
<span class="lineNum">    4618 </span>            :                                 memcpy (&amp;disp32, state-&gt;text + state-&gt;disp_offset, 4);
<span class="lineNum">    4619 </span>            : 
<span class="lineNum">    4620 </span>            :                                 // Riferimento in memoria
<span class="lineNum">    4621 </span>            :                                 mem_ref = (unsigned long)disp32;
<span class="lineNum">    4622 </span>            : 
<span class="lineNum">    4623 </span>            :                                 state-&gt;instrument-&gt;addr = mem_ref;
<span class="lineNum">    4624 </span>            :                         }
<span class="lineNum">    4625 </span>            : 
<span class="lineNum">    4626 </span>            :                         return;
<span class="lineNum">    4627 </span>            :                 }
<span class="lineNum">    4628 </span>            : 
<span class="lineNum">    4629 </span>            :                 // Se R/M è 100b, allora c'è il SIB che specifica l'operando
<span class="lineNum">    4630 </span>            :                 if(rm == 0x4) {
<span class="lineNum">    4631 </span>            :                         unsigned char ss, idx, base;
<span class="lineNum">    4632 </span>            :                         char *base_r_32[] = { &quot;eax&quot;, &quot;ecx&quot;, &quot;edx&quot;, &quot;ebx&quot;,
<span class="lineNum">    4633 </span>            :                                               &quot;esp&quot;, &quot;&quot;, &quot;esi&quot;, &quot;edi&quot; };
<span class="lineNum">    4634 </span>            :                         char *idx_r_32[] = { &quot;eax&quot;, &quot;ecx&quot;, &quot;edx&quot;, &quot;ebx&quot;,
<span class="lineNum">    4635 </span>            :                                              &quot;&quot;, &quot;ebp&quot;, &quot;esi&quot;, &quot;edi&quot; };
<span class="lineNum">    4636 </span>            :                         char *base_r_64[] = { &quot;rax&quot;, &quot;rcx&quot;, &quot;rdx&quot;, &quot;rbx&quot;,
<span class="lineNum">    4637 </span>            :                                               &quot;rsp&quot;, &quot;&quot;, &quot;rsi&quot;, &quot;rdi&quot;,
<span class="lineNum">    4638 </span>            :                                               &quot;r8&quot;, &quot;r9&quot;, &quot;r10&quot;, &quot;r11&quot;,
<span class="lineNum">    4639 </span>            :                                               &quot;r12&quot;, &quot;r13&quot;, &quot;r14&quot;, &quot;r15&quot; };
<span class="lineNum">    4640 </span>            :                         char *idx_r_64[] = { &quot;rax&quot;, &quot;rcx&quot;, &quot;rdx&quot;, &quot;rbx&quot;,
<span class="lineNum">    4641 </span>            :                                              &quot;&quot;, &quot;rbp&quot;, &quot;rsi&quot;, &quot;rdi&quot;,
<span class="lineNum">    4642 </span>            :                                               &quot;r8&quot;, &quot;r9&quot;, &quot;r10&quot;, &quot;r11&quot;,
<span class="lineNum">    4643 </span>            :                                               &quot;r12&quot;, &quot;r13&quot;, &quot;r14&quot;, &quot;r15&quot; };
<span class="lineNum">    4644 </span>            : 
<span class="lineNum">    4645 </span>            :                         char **base_r = base_r_32;
<span class="lineNum">    4646 </span>            :                         char **idx_r = idx_r_32;
<span class="lineNum">    4647 </span>            : 
<span class="lineNum">    4648 </span>            :                         // Determina se si indirizzano registri a 32 o 64 bit
<span class="lineNum">    4649 </span>            :                         if(state-&gt;mode64) {
<span class="lineNum">    4650 </span>            :                                 base_r = base_r_64;
<span class="lineNum">    4651 </span>            :                                 idx_r = idx_r_64;
<span class="lineNum">    4652 </span>            :                         }
<span class="lineNum">    4653 </span>            : 
<span class="lineNum">    4654 </span>            :                         ss = state-&gt;sib &gt;&gt; 6;
<span class="lineNum">    4655 </span>            :                         idx = (state-&gt;sib &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    4656 </span>            :                         base = state-&gt;sib &amp; 0x07;
<span class="lineNum">    4657 </span>            : 
<span class="lineNum">    4658 </span>            :                         // Gestisce i registri estesi a 64 bit
<span class="lineNum">    4659 </span>            :                         if(state-&gt;addr_size == SIZE_64) {
<span class="lineNum">    4660 </span>            :                                 // Estensione di idx
<span class="lineNum">    4661 </span>            :                                 if(REXX(state-&gt;rex))
<span class="lineNum">    4662 </span>            :                                         idx |= 0x08;
<span class="lineNum">    4663 </span>            :                                 // Estensione di base
<span class="lineNum">    4664 </span>            :                                 if(REXB(state-&gt;rex))
<span class="lineNum">    4665 </span>            :                                         base |= 0x08;
<span class="lineNum">    4666 </span>            :                         }
<span class="lineNum">    4667 </span>            : 
<span class="lineNum">    4668 </span>            :                         // Determina il registro base
<span class="lineNum">    4669 </span>            :                         if(mod == 0x0 &amp;&amp; (base == 0x5 || base == 0xd))
<span class="lineNum">    4670 </span>            :                                 no_sib_base = true;
<span class="lineNum">    4671 </span>            :                         else {
<span class="lineNum">    4672 </span>            :                                 // [FV] if(!state-&gt;read_dest) {
<span class="lineNum">    4673 </span>            : 
<span class="lineNum">    4674 </span>            :                                 strcpy(state-&gt;instrument-&gt;breg_mnem, base_r[base]);
<span class="lineNum">    4675 </span>            :                                 state-&gt;instrument-&gt;breg = base;
<span class="lineNum">    4676 </span>            :                                 state-&gt;instrument-&gt;has_base_register = true;
<span class="lineNum">    4677 </span>            : 
<span class="lineNum">    4678 </span>            :                                 //Alice
<span class="lineNum">    4679 </span>            :                                 if(base == 0x04) {      // esp
<span class="lineNum">    4680 </span>            : 
<span class="lineNum">    4681 </span>            :                                         state-&gt;instrument-&gt;flags |= I_STACK;
<span class="lineNum">    4682 </span>            :                                 }
<span class="lineNum">    4683 </span>            : 
<span class="lineNum">    4684 </span>            :                                 // [FV] }
<span class="lineNum">    4685 </span>            :                         }
<span class="lineNum">    4686 </span>            : 
<span class="lineNum">    4687 </span>            :                         // Se c'è un registro indice
<span class="lineNum">    4688 </span>            :                         if(idx != 0x4 &amp;&amp; idx != 0xc) {
<span class="lineNum">    4689 </span>            : 
<span class="lineNum">    4690 </span>            :                                 // Controlla la scala
<span class="lineNum">    4691 </span>            :                                 // [FV] if(!state-&gt;read_dest) {
<span class="lineNum">    4692 </span>            : 
<span class="lineNum">    4693 </span>            :                                 switch(ss) {
<span class="lineNum">    4694 </span>            :                                         case 1:
<span class="lineNum">    4695 </span>            :                                                 state-&gt;instrument-&gt;has_scale = true;
<span class="lineNum">    4696 </span>            :                                                 state-&gt;instrument-&gt;scale = 2;
<span class="lineNum">    4697 </span>            :                                                 break;
<span class="lineNum">    4698 </span>            :                                         case 2:
<span class="lineNum">    4699 </span>            :                                                 state-&gt;instrument-&gt;has_scale = true;
<span class="lineNum">    4700 </span>            :                                                 state-&gt;instrument-&gt;scale = 4;
<span class="lineNum">    4701 </span>            :                                                 break;
<span class="lineNum">    4702 </span>            :                                         case 3:
<span class="lineNum">    4703 </span>            :                                                 state-&gt;instrument-&gt;has_scale = true;
<span class="lineNum">    4704 </span>            :                                                 state-&gt;instrument-&gt;scale = 8;
<span class="lineNum">    4705 </span>            :                                 }
<span class="lineNum">    4706 </span>            : 
<span class="lineNum">    4707 </span>            :                                 // [FV] }
<span class="lineNum">    4708 </span>            : 
<span class="lineNum">    4709 </span>            :                                 // Copia il registro indice
<span class="lineNum">    4710 </span>            :                                 // [FV] if(!state-&gt;read_dest) {
<span class="lineNum">    4711 </span>            : 
<span class="lineNum">    4712 </span>            :                                 state-&gt;instrument-&gt;has_index_register = true;
<span class="lineNum">    4713 </span>            :                                 state-&gt;instrument-&gt;ireg = idx;
<span class="lineNum">    4714 </span>            :                                 strcat(state-&gt;instrument-&gt;ireg_mnem, idx_r[idx]);
<span class="lineNum">    4715 </span>            : 
<span class="lineNum">    4716 </span>            :                                 //Alice
<span class="lineNum">    4717 </span>            :                                 if(idx == 0x05) {       // ebp
<span class="lineNum">    4718 </span>            : 
<span class="lineNum">    4719 </span>            :                                         state-&gt;instrument-&gt;flags |= I_STACK;
<span class="lineNum">    4720 </span>            :                                 }
<span class="lineNum">    4721 </span>            : 
<span class="lineNum">    4722 </span>            : 
<span class="lineNum">    4723 </span>            :                                 // [FV] }
<span class="lineNum">    4724 </span>            :                         }
<span class="lineNum">    4725 </span>            :                 } else { // Non c'è SIB
<span class="lineNum">    4726 </span>            : 
<span class="lineNum">    4727 </span>            :                         // Gestisce i registri estesi a 64 bit
<span class="lineNum">    4728 </span>            :                         if(state-&gt;addr_size == SIZE_64) {
<span class="lineNum">    4729 </span>            :                                 // Estensione di base
<span class="lineNum">    4730 </span>            :                                 if(REXB(state-&gt;rex))
<span class="lineNum">    4731 </span>            :                                         rm |= 0x08;
<span class="lineNum">    4732 </span>            :                         }
<span class="lineNum">    4733 </span>            : 
<span class="lineNum">    4734 </span>            :                         // [FV] if(!state-&gt;read_dest) {
<span class="lineNum">    4735 </span>            : 
<span class="lineNum">    4736 </span>            :                         strcpy(state-&gt;instrument-&gt;breg_mnem, eff_addr[rm]);
<span class="lineNum">    4737 </span>            :                         state-&gt;instrument-&gt;breg = rm;
<span class="lineNum">    4738 </span>            :                         state-&gt;instrument-&gt;has_base_register = true;
<span class="lineNum">    4739 </span>            : 
<span class="lineNum">    4740 </span>            :                         //Alice
<span class="lineNum">    4741 </span>            :                         if(rm == 0x05) {        // ebp
<span class="lineNum">    4742 </span>            : 
<span class="lineNum">    4743 </span>            : 
<span class="lineNum">    4744 </span>            :                                 state-&gt;instrument-&gt;flags |= I_STACK;
<span class="lineNum">    4745 </span>            :                         }
<span class="lineNum">    4746 </span>            : 
<span class="lineNum">    4747 </span>            : 
<span class="lineNum">    4748 </span>            :                         // [FV] }
<span class="lineNum">    4749 </span>            :                 }
<span class="lineNum">    4750 </span>            : 
<span class="lineNum">    4751 </span>            :                 // Se Mod è 01b o 10b allora c'è, rispettivamente, uno spiazzamento
<span class="lineNum">    4752 </span>            :                 // di 8 o 32 bit
<span class="lineNum">    4753 </span>            : 
<span class="lineNum">    4754 </span>            :                 if(mod == 0x1)  {
<span class="lineNum">    4755 </span>            :                         memcpy(&amp;disp8, state-&gt;text + state-&gt;disp_offset, 1);
<span class="lineNum">    4756 </span>            :                         state-&gt;instrument-&gt;addr = (unsigned long)disp8;
<span class="lineNum">    4757 </span>            :                 } else if(mod == 0x2) {
<span class="lineNum">    4758 </span>            :                         memcpy(&amp;disp32, state-&gt;text + state-&gt;disp_offset, 4);
<span class="lineNum">    4759 </span>            :                         state-&gt;instrument-&gt;addr = disp32;
<span class="lineNum">    4760 </span>            :                 } else if(no_sib_base) {
<span class="lineNum">    4761 </span>            :                         memcpy(&amp;disp32, state-&gt;text + state-&gt;pos, 4);
<span class="lineNum">    4762 </span>            :                         state-&gt;instrument-&gt;addr = disp32;
<span class="lineNum">    4763 </span>            :                         state-&gt;disp_offset = state-&gt;pos; // TODO: questa roba andrebbe spostata in disp_size, anche se è una delle uniche due eccezioni...
<span class="lineNum">    4764 </span>            :                         state-&gt;pos += 4;
<span class="lineNum">    4765 </span>            :                 }
<span class="lineNum">    4766 </span>            :         }
<span class="lineNum">    4767 </span>            : }
<span class="lineNum">    4768 </span>            : 
<span class="lineNum">    4769 </span>            : /* format_addr_o
<span class="lineNum">    4770 </span>            :  * Byte ModR/M non presente. C'è un offset di dimensione ADDR_SIZE subito dopo l'istruzione
<span class="lineNum">    4771 </span>            :  */
<span class="lineNum">    4772 </span>            : void format_addr_o (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4773 </span>            : {
<span class="lineNum">    4774 </span>            :         uint8_t boff;
<span class="lineNum">    4775 </span>            :         uint16_t woff;
<span class="lineNum">    4776 </span>            :         uint32_t doff;
<span class="lineNum">    4777 </span>            :         uint64_t qoff;
<span class="lineNum">    4778 </span>            :         int offsize = 0;
<span class="lineNum">    4779 </span>            : 
<span class="lineNum">    4780 </span>            :         (void)addr;
<span class="lineNum">    4781 </span>            : 
<span class="lineNum">    4782 </span>            :         // Determina la dimensione della scrittura/lettura in memoria
<span class="lineNum">    4783 </span>            :         // [FV] if(!state-&gt;read_dest)
<span class="lineNum">    4784 </span>            : 
<span class="lineNum">    4785 </span>            :         select_operand_size(state, op);
<span class="lineNum">    4786 </span>            : 
<span class="lineNum">    4787 </span>            :         switch(state-&gt;addr_size) {
<span class="lineNum">    4788 </span>            :                 // [FV] Aggiunto un case
<span class="lineNum">    4789 </span>            :                 case SIZE_8:
<span class="lineNum">    4790 </span>            :                         offsize = 1;
<span class="lineNum">    4791 </span>            :                         break;
<span class="lineNum">    4792 </span>            :                 case SIZE_16:
<span class="lineNum">    4793 </span>            :                         offsize = 2;
<span class="lineNum">    4794 </span>            :                         break;
<span class="lineNum">    4795 </span>            :                 case SIZE_32:
<span class="lineNum">    4796 </span>            :                         offsize = 4;
<span class="lineNum">    4797 </span>            :                         break;
<span class="lineNum">    4798 </span>            :                 case SIZE_64:
<span class="lineNum">    4799 </span>            :                         offsize = 8;
<span class="lineNum">    4800 </span>            :                         break;
<span class="lineNum">    4801 </span>            :                 default:
<span class="lineNum">    4802 </span>            :                         printf(&quot;Caso di default...\n&quot;);
<span class="lineNum">    4803 </span>            :         }
<span class="lineNum">    4804 </span>            : 
<span class="lineNum">    4805 </span>            :         if(offsize == 8)
<span class="lineNum">    4806 </span>            :                 memcpy(&amp;qoff, state-&gt;text + state-&gt;pos, offsize);
<span class="lineNum">    4807 </span>            :         else if(offsize == 4)
<span class="lineNum">    4808 </span>            :                 memcpy(&amp;doff, state-&gt;text + state-&gt;pos, offsize);
<span class="lineNum">    4809 </span>            :         else if(offsize == 2)
<span class="lineNum">    4810 </span>            :                 memcpy(&amp;woff, state-&gt;text + state-&gt;pos, offsize);
<span class="lineNum">    4811 </span>            :         // [FV] Aggiunto il seguente else
<span class="lineNum">    4812 </span>            :         else
<span class="lineNum">    4813 </span>            :                 memcpy(&amp;boff, state-&gt;text + state-&gt;pos, offsize);
<span class="lineNum">    4814 </span>            : 
<span class="lineNum">    4815 </span>            :         // TODO: La gestione del disp_offset andrebbe spostata alla macro disp_size,
<span class="lineNum">    4816 </span>            :         //       anche se qui non viene utilizzato il byte ModR/M
<span class="lineNum">    4817 </span>            :         state-&gt;disp_offset = state-&gt;pos;
<span class="lineNum">    4818 </span>            : 
<span class="lineNum">    4819 </span>            :         // Fa avanzare il puntatore del parser
<span class="lineNum">    4820 </span>            :         state-&gt;pos += offsize;
<span class="lineNum">    4821 </span>            : 
<span class="lineNum">    4822 </span>            :         // Memorizza l'indirizzo in memoria
<span class="lineNum">    4823 </span>            :         switch(offsize) {
<span class="lineNum">    4824 </span>            :                 case 8:
<span class="lineNum">    4825 </span>            :                         state-&gt;instrument-&gt;addr = qoff;
<span class="lineNum">    4826 </span>            :                         break;
<span class="lineNum">    4827 </span>            :                 case 4:
<span class="lineNum">    4828 </span>            :                         state-&gt;instrument-&gt;addr = doff;
<span class="lineNum">    4829 </span>            :                         break;
<span class="lineNum">    4830 </span>            :                 case 2:
<span class="lineNum">    4831 </span>            :                         state-&gt;instrument-&gt;addr = woff;
<span class="lineNum">    4832 </span>            :                         break;
<span class="lineNum">    4833 </span>            :                 // [FV] Aggiunto il seguente case
<span class="lineNum">    4834 </span>            :                 case 1:
<span class="lineNum">    4835 </span>            :                         state-&gt;instrument-&gt;addr = boff;
<span class="lineNum">    4836 </span>            :         }
<span class="lineNum">    4837 </span>            : }
<span class="lineNum">    4838 </span>            : 
<span class="lineNum">    4839 </span>            : /* format_addr_p
<span class="lineNum">    4840 </span>            :  * Il campo reg del byte ModR/M seleziona un registro MMX.
<span class="lineNum">    4841 </span>            :  */
<span class="lineNum">    4842 </span>            : void format_addr_p (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4843 </span>            : {
<span class="lineNum">    4844 </span>            :         (void)state;
<span class="lineNum">    4845 </span>            :         (void)addr;
<span class="lineNum">    4846 </span>            :         (void)op;
<span class="lineNum">    4847 </span>            : 
<span class="lineNum">    4848 </span>            :         // Questo è il numero del registro a 64 bit: (state-&gt;modrm &gt;&gt; 3) &amp; 0x07
<span class="lineNum">    4849 </span>            : }
<span class="lineNum">    4850 </span>            : 
<span class="lineNum">    4851 </span>            : /* format_addr_n [FV]
<span class="lineNum">    4852 </span>            :  * Il campo R/M del byte ModR/M seleziona un registro MMX.
<span class="lineNum">    4853 </span>            :  */
<span class="lineNum">    4854 </span>            : void format_addr_n (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4855 </span>            : {
<span class="lineNum">    4856 </span>            :         (void)state;
<span class="lineNum">    4857 </span>            :         (void)addr;
<span class="lineNum">    4858 </span>            :         (void)op;
<span class="lineNum">    4859 </span>            : 
<span class="lineNum">    4860 </span>            :         // Questo è il numero del registro a 64 bit: (state-&gt;modrm &amp; 0x07)
<span class="lineNum">    4861 </span>            : }
<span class="lineNum">    4862 </span>            : 
<span class="lineNum">    4863 </span>            : /* format_addr_q
<span class="lineNum">    4864 </span>            :  * Il byte ModR/M specifica una posizione in memoria oppure un registro MMX
<span class="lineNum">    4865 </span>            :  */
<span class="lineNum">    4866 </span>            : void format_addr_q (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4867 </span>            : {
<span class="lineNum">    4868 </span>            :         if(state-&gt;modrm &gt;&gt; 6 == 0x3) { // Specifica un registro a 64 bit
<span class="lineNum">    4869 </span>            :                 // [FV] Non legge, né scrive
<span class="lineNum">    4870 </span>            :                 state-&gt;instrument-&gt;flags &amp;= ~I_MEMRD &amp; ~I_MEMWR; //Alice: state =&gt; flags
<span class="lineNum">    4871 </span>            :         }
<span class="lineNum">    4872 </span>            :         else {
<span class="lineNum">    4873 </span>            :                 // [FV] Altrimenti non è I_MMX
<span class="lineNum">    4874 </span>            :                 if(state-&gt;addr[0] != ADDR_P &amp;&amp; state-&gt;addr[1] != ADDR_P &amp;&amp; // [FV] Finora presenti solo ai primi due operandi
<span class="lineNum">    4875 </span>            :                    state-&gt;addr[0] != ADDR_N &amp;&amp; state-&gt;addr[1] != ADDR_N)
<span class="lineNum">    4876 </span>            :                         state-&gt;instrument-&gt;flags &amp;= ~I_MMX;
<span class="lineNum">    4877 </span>            :                 format_addr_m (state, addr, op);
<span class="lineNum">    4878 </span>            :         }
<span class="lineNum">    4879 </span>            : }
<span class="lineNum">    4880 </span>            : 
<span class="lineNum">    4881 </span>            : /* format_addr_r
<span class="lineNum">    4882 </span>            :  * Il campo Mod del byte ModR/M può soltanto riferirsi ad un registro general purpose
<span class="lineNum">    4883 </span>            :  */
<span class="lineNum">    4884 </span>            : void format_addr_r (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4885 </span>            : {
<span class="lineNum">    4886 </span>            :         (void)addr;
<span class="lineNum">    4887 </span>            : 
<span class="lineNum">    4888 </span>            :         // Viene usato soltanto da OP_D
<span class="lineNum">    4889 </span>            :         if(op != OP_D) {
<span class="lineNum">    4890 </span>            :                 fprintf(stderr, &quot;%s:%d: Errore interno\n&quot;, __FILE__, __LINE__);
<span class="lineNum">    4891 </span>            :                 abort();
<span class="lineNum">    4892 </span>            :         }
<span class="lineNum">    4893 </span>            : 
<span class="lineNum">    4894 </span>            :         // Identifica il registro
<span class="lineNum">    4895 </span>            :         char reg = state-&gt;modrm &amp; 0x07;
<span class="lineNum">    4896 </span>            :         if(state-&gt;mode64 &amp;&amp; REXR(state-&gt;rex))
<span class="lineNum">    4897 </span>            :                 reg |= 0x08;
<span class="lineNum">    4898 </span>            : 
<span class="lineNum">    4899 </span>            :         // A questo punto, reg identifica il registro per la modalità d'esecuzione corrente
<span class="lineNum">    4900 </span>            : }
<span class="lineNum">    4901 </span>            : 
<span class="lineNum">    4902 </span>            : /* format_addr_s
<span class="lineNum">    4903 </span>            :  * Il campo Reg del byte ModR/M seleziona un segment register
<span class="lineNum">    4904 </span>            :  */
<span class="lineNum">    4905 </span>            : void format_addr_s (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4906 </span>            : {
<span class="lineNum">    4907 </span>            :         (void)state;
<span class="lineNum">    4908 </span>            :         (void)addr;
<span class="lineNum">    4909 </span>            :         (void)op;
<span class="lineNum">    4910 </span>            : 
<span class="lineNum">    4911 </span>            :         // I segment register sono:
<span class="lineNum">    4912 </span>            :         // es, cs, ss, ds, fs, gs, r_reg, r_seg
<span class="lineNum">    4913 </span>            :         // Gli r_seg sono segment register riservati
<span class="lineNum">    4914 </span>            :         // Il numero di registro è selezionato da: (state-&gt;modrm &gt;&gt; 3) &amp; 0x07
<span class="lineNum">    4915 </span>            : }
<span class="lineNum">    4916 </span>            : 
<span class="lineNum">    4917 </span>            : /* format_addr_t
<span class="lineNum">    4918 </span>            :  * Il campo Reg del byte ModR/M sleziona un registro di test. Dopo un po'
<span class="lineNum">    4919 </span>            :  * di tempo passato sul SDM, ho capito che i registri di test erano usati
<span class="lineNum">    4920 </span>            :  * soltanto nell'80486, sono stati soppiantati dal Pentium in poi dai MSR
<span class="lineNum">    4921 </span>            :  * e con l'avvento dell'architettura P6, un'istruzione di mov che coinvolge
<span class="lineNum">    4922 </span>            :  * un registro di test genera un'eccezione UD. In ogni caso, li prendo
<span class="lineNum">    4923 </span>            :  * comunque in considerazione, anche se è abbastanza inutile. Molto probabilmente
<span class="lineNum">    4924 </span>            :  * questa funzione (e tutte le chiamate ad essa) possono essere cancellate senza
<span class="lineNum">    4925 </span>            :  * problemi.
<span class="lineNum">    4926 </span>            :  */
<span class="lineNum">    4927 </span>            : void format_addr_t (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4928 </span>            : {
<span class="lineNum">    4929 </span>            :         (void)state;
<span class="lineNum">    4930 </span>            :         (void)addr;
<span class="lineNum">    4931 </span>            :         (void)op;
<span class="lineNum">    4932 </span>            : 
<span class="lineNum">    4933 </span>            :         // Il registro di test (se presente) è selezionato da (state-&gt;modrm &gt;&gt; 3) &amp; 0x07
<span class="lineNum">    4934 </span>            : }
<span class="lineNum">    4935 </span>            : 
<span class="lineNum">    4936 </span>            : /* format_addr_v
<span class="lineNum">    4937 </span>            :  * Il campo Reg del byte ModR/M seleziona un registro XMM
<span class="lineNum">    4938 </span>            :  */
<span class="lineNum">    4939 </span>            : void format_addr_v (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4940 </span>            : {
<span class="lineNum">    4941 </span>            :         (void)addr;
<span class="lineNum">    4942 </span>            :         (void)op;
<span class="lineNum">    4943 </span>            : 
<span class="lineNum">    4944 </span>            :         char reg = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    4945 </span>            :         if(state-&gt;mode64 &amp;&amp; REXR(state-&gt;rex))
<span class="lineNum">    4946 </span>            :                 reg |= 0x08;
<span class="lineNum">    4947 </span>            : 
<span class="lineNum">    4948 </span>            : }
<span class="lineNum">    4949 </span>            : 
<span class="lineNum">    4950 </span>            : /* format_addr_u [FV]
<span class="lineNum">    4951 </span>            :  * Il campo R/M del byte ModR/M seleziona un registro XMM
<span class="lineNum">    4952 </span>            :  */
<span class="lineNum">    4953 </span>            : void format_addr_u (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4954 </span>            : {
<span class="lineNum">    4955 </span>            :         (void)addr;
<span class="lineNum">    4956 </span>            :         (void)op;
<span class="lineNum">    4957 </span>            : 
<span class="lineNum">    4958 </span>            :         char reg = state-&gt;modrm &amp; 0x07;
<span class="lineNum">    4959 </span>            :         if(state-&gt;mode64 &amp;&amp; REXR(state-&gt;rex))
<span class="lineNum">    4960 </span>            :                 reg |= 0x08;
<span class="lineNum">    4961 </span>            : }
<span class="lineNum">    4962 </span>            : 
<span class="lineNum">    4963 </span>            : /* format_addr_w
<span class="lineNum">    4964 </span>            :  * Il byte ModR/M specifica o un registro XMM o la memoria
<span class="lineNum">    4965 </span>            :  */
<span class="lineNum">    4966 </span>            : void format_addr_w (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4967 </span>            : {
<span class="lineNum">    4968 </span>            :         if(state-&gt;modrm &gt;&gt; 6 == 0x3) {
<span class="lineNum">    4969 </span>            :                 char reg = (state-&gt;modrm &gt;&gt; 3) &amp; 0x07;
<span class="lineNum">    4970 </span>            : 
<span class="lineNum">    4971 </span>            :                 // [FV] Ne' legge, ne' scrive (da verificare)
<span class="lineNum">    4972 </span>            :                 state-&gt;instrument-&gt;flags &amp;= ~I_MEMRD &amp; ~I_MEMWR;
<span class="lineNum">    4973 </span>            : 
<span class="lineNum">    4974 </span>            :                 if(state-&gt;mode64 &amp;&amp; REXR(state-&gt;rex))
<span class="lineNum">    4975 </span>            :                         reg |= 0x08;
<span class="lineNum">    4976 </span>            :         } else {
<span class="lineNum">    4977 </span>            :                 if(state-&gt;addr[0] != ADDR_U &amp;&amp; state-&gt;addr[0] != ADDR_V &amp;&amp; /* state-&gt;addr[0] != ADDR_L &amp;&amp;*/
<span class="lineNum">    4978 </span>            :                 state-&gt;addr[1] != ADDR_U &amp;&amp; state-&gt;addr[1] != ADDR_V /*&amp;&amp; state-&gt;addr[1] != ADDR_L */)
<span class="lineNum">    4979 </span>            :                 // [FV] Finora tali addressing methods sono presenti solo ai primi due operandi
<span class="lineNum">    4980 </span>            :                         state-&gt;instrument-&gt;flags &amp;= ~I_XMM;
<span class="lineNum">    4981 </span>            :                 format_addr_m(state, addr, op);
<span class="lineNum">    4982 </span>            :         }
<span class="lineNum">    4983 </span>            : }
<span class="lineNum">    4984 </span>            : 
<span class="lineNum">    4985 </span>            : /* format_addr_x
<span class="lineNum">    4986 </span>            :  * X è un operando implicito, il suffisso nell'istruzione è b
<span class="lineNum">    4987 </span>            :  */
<span class="lineNum">    4988 </span>            : void format_addr_x (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    4989 </span>            : {
<span class="lineNum">    4990 </span>            :         (void)addr;
<span class="lineNum">    4991 </span>            :         (void)op;
<span class="lineNum">    4992 </span>            : 
<span class="lineNum">    4993 </span>            :         // La dimensione è sicuramente 1 byte
<span class="lineNum">    4994 </span>            :         state-&gt;instrument-&gt;span = 1;
<span class="lineNum">    4995 </span>            : 
<span class="lineNum">    4996 </span>            :         // È un'istruzione che lavora sulle stringhe
<span class="lineNum">    4997 </span>            :         // [FV] state-&gt;instrument-&gt;is_string_insn = true;
<span class="lineNum">    4998 </span>            : }
<span class="lineNum">    4999 </span>            : 
<span class="lineNum">    5000 </span>            : /* format_addr_y
<span class="lineNum">    5001 </span>            :  * Y è un operando implicito, il suffisso nell'istruzione è l o w o q a seconda
<span class="lineNum">    5002 </span>            :  */
<span class="lineNum">    5003 </span>            : void format_addr_y (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    5004 </span>            : {
<span class="lineNum">    5005 </span>            :         (void)addr;
<span class="lineNum">    5006 </span>            : 
<span class="lineNum">    5007 </span>            :         // Determina la dimensione della scrittura/lettura in memoria
<span class="lineNum">    5008 </span>            :         // [FV] if(!state-&gt;read_dest)
<span class="lineNum">    5009 </span>            :         select_operand_size(state, op);
<span class="lineNum">    5010 </span>            : 
<span class="lineNum">    5011 </span>            :         // È un'istruzione che lavora sulle stringhe
<span class="lineNum">    5012 </span>            :         // [FV] state-&gt;instrument-&gt;is_string_insn = true;
<span class="lineNum">    5013 </span>            : }
<span class="lineNum">    5014 </span>            : 
<span class="lineNum">    5015 </span>            : 
<span class="lineNum">    5016 </span>            : /* format_addr_op
<span class="lineNum">    5017 </span>            :  * Questa funzione decide quale tipo di indirizzamento viene usato dall'istruzione
<span class="lineNum">    5018 </span>            :  * (se a registro o a memoria, qual è la dimensione dei dati, ...)
<span class="lineNum">    5019 </span>            :  */
<span class="lineNum">    5020 </span>            : void format_addr_op (struct disassembly_state *state, enum addr_method addr, enum operand_type op)
<span class="lineNum">    5021 </span>            : {
<span class="lineNum">    5022 </span>            : 
<span class="lineNum">    5023 </span>            :         switch(addr) {
<span class="lineNum">    5024 </span>            : 
<span class="lineNum">    5025 </span>            :                 case ADDR_N:
<span class="lineNum">    5026 </span>            :                         format_addr_n(state, addr, op);
<span class="lineNum">    5027 </span>            :                         break;
<span class="lineNum">    5028 </span>            : 
<span class="lineNum">    5029 </span>            :                 case ADDR_U:
<span class="lineNum">    5030 </span>            :                         format_addr_u(state, addr, op);
<span class="lineNum">    5031 </span>            :                         break;
<span class="lineNum">    5032 </span>            : 
<span class="lineNum">    5033 </span>            :                 case ADDR_A:
<span class="lineNum">    5034 </span>            :                         format_addr_a(state, addr, op);
<span class="lineNum">    5035 </span>            :                         break;
<span class="lineNum">    5036 </span>            : 
<span class="lineNum">    5037 </span>            :                 case ADDR_C:
<span class="lineNum">    5038 </span>            :                         format_addr_c(state, addr, op);
<span class="lineNum">    5039 </span>            :                         break;
<span class="lineNum">    5040 </span>            : 
<span class="lineNum">    5041 </span>            :                 case ADDR_D:
<span class="lineNum">    5042 </span>            :                         format_addr_d(state, addr, op);
<span class="lineNum">    5043 </span>            :                         break;
<span class="lineNum">    5044 </span>            : 
<span class="lineNum">    5045 </span>            :                 case ADDR_E: // Può esserci accesso a memoria
<span class="lineNum">    5046 </span>            :                         format_addr_e(state, addr, op);
<span class="lineNum">    5047 </span>            :                         break;
<span class="lineNum">    5048 </span>            : 
<span class="lineNum">    5049 </span>            :                 case ADDR_F:
<span class="lineNum">    5050 </span>            :                         // Non occorre fare nulla per questo metodo di indirizzamento.
<span class="lineNum">    5051 </span>            :                         // È utilizzato soltanto da pushf/popf e si riferisce sempre e solo ad eflags
<span class="lineNum">    5052 </span>            :                         break;
<span class="lineNum">    5053 </span>            : 
<span class="lineNum">    5054 </span>            :                 case ADDR_G:
<span class="lineNum">    5055 </span>            :                         // [FV] Si tratta di un registro
<span class="lineNum">    5056 </span>            :                         format_addr_g(state, addr, op);
<span class="lineNum">    5057 </span>            :                         break;
<span class="lineNum">    5058 </span>            : 
<span class="lineNum">    5059 </span>            :                 case ADDR_I:
<span class="lineNum">    5060 </span>            :                         // [FV] Si tratta di un dato immediato
<span class="lineNum">    5061 </span>            :                         format_addr_i(state, addr, op);
<span class="lineNum">    5062 </span>            :                         break;
<span class="lineNum">    5063 </span>            : 
<span class="lineNum">    5064 </span>            :                 case ADDR_J:
<span class="lineNum">    5065 </span>            :                         // [FV] state-&gt;instrument-&gt;is_jmp = true;
<span class="lineNum">    5066 </span>            :                         format_addr_j(state, addr, op);
<span class="lineNum">    5067 </span>            :                         break;
<span class="lineNum">    5068 </span>            : 
<span class="lineNum">    5069 </span>            :                 case ADDR_M:
<span class="lineNum">    5070 </span>            :                         format_addr_m(state, addr, op);
<span class="lineNum">    5071 </span>            :                         break;
<span class="lineNum">    5072 </span>            : 
<span class="lineNum">    5073 </span>            :                 case ADDR_O: // Ci sono due mov (A2 e A3) che scrivono su memoria
<span class="lineNum">    5074 </span>            :                         // [FV] ... mentre A0 e A1 leggono dalla memoria
<span class="lineNum">    5075 </span>            :                         format_addr_o(state, addr, op);
<span class="lineNum">    5076 </span>            :                         break;
<span class="lineNum">    5077 </span>            : 
<span class="lineNum">    5078 </span>            :                 case ADDR_P:
<span class="lineNum">    5079 </span>            :                         format_addr_p(state, addr, op);
<span class="lineNum">    5080 </span>            :                         break;
<span class="lineNum">    5081 </span>            : 
<span class="lineNum">    5082 </span>            :                 case ADDR_Q: // Può esserci accesso a memoria
<span class="lineNum">    5083 </span>            :                         format_addr_q(state, addr, op);
<span class="lineNum">    5084 </span>            :                         break;
<span class="lineNum">    5085 </span>            : 
<span class="lineNum">    5086 </span>            :                 case ADDR_R:
<span class="lineNum">    5087 </span>            :                         format_addr_r(state, addr, op);
<span class="lineNum">    5088 </span>            :                         break;
<span class="lineNum">    5089 </span>            : 
<span class="lineNum">    5090 </span>            :                 case ADDR_S:
<span class="lineNum">    5091 </span>            :                         format_addr_s(state, addr, op);
<span class="lineNum">    5092 </span>            :                         break;
<span class="lineNum">    5093 </span>            : 
<span class="lineNum">    5094 </span>            :                 case ADDR_T:
<span class="lineNum">    5095 </span>            :                         break;
<span class="lineNum">    5096 </span>            : 
<span class="lineNum">    5097 </span>            :                 case ADDR_V:
<span class="lineNum">    5098 </span>            :                         format_addr_v(state, addr, op);
<span class="lineNum">    5099 </span>            :                         break;
<span class="lineNum">    5100 </span>            : 
<span class="lineNum">    5101 </span>            :                 case ADDR_W: // Può esserci accesso a memoria...
<span class="lineNum">    5102 </span>            :                         format_addr_w(state, addr, op);
<span class="lineNum">    5103 </span>            :                         break;
<span class="lineNum">    5104 </span>            : 
<span class="lineNum">    5105 </span>            :                 case ADDR_X: // Può esserci accesso a memoria
<span class="lineNum">    5106 </span>            :                         format_addr_x(state, addr, op);
<span class="lineNum">    5107 </span>            :                         break;
<span class="lineNum">    5108 </span>            : 
<span class="lineNum">    5109 </span>            :                 case ADDR_Y: // Può esserci accesso a memoria
<span class="lineNum">    5110 </span>            :                         format_addr_y(state, addr, op);
<span class="lineNum">    5111 </span>            :                         break;
<span class="lineNum">    5112 </span>            : 
<span class="lineNum">    5113 </span>            :                 case R_START ... R_END:
<span class="lineNum">    5114 </span>            :                         // I registri possono avere dimensioni diverse (es: [e]ax)
<span class="lineNum">    5115 </span>            :                         // Per le dimensioni a 64 bit vale il fatto che se REX.B == 1, allora reg |= 0x08
<span class="lineNum">    5116 </span>            :                         break;
<span class="lineNum">    5117 </span>            : 
<span class="lineNum">    5118 </span>            :                 case IMMED_1:
<span class="lineNum">    5119 </span>            :                         // Il valore 1...
<span class="lineNum">    5120 </span>            :                         break;
<span class="lineNum">    5121 </span>            : 
<span class="lineNum">    5122 </span>            :                 default:
<span class="lineNum">    5123 </span>            :                         fprintf(stderr, &quot;%s:%d: Unexpected address format %d\n&quot;, __FILE__, __LINE__, addr);
<span class="lineNum">    5124 </span>            :         }
<span class="lineNum">    5125 </span>            : }
<span class="lineNum">    5126 </span>            : 
<span class="lineNum">    5127 </span>            : /* x86_disassemble_instruction
<span class="lineNum">    5128 </span>            :  * Disassembla l'istruzione a text + *pos e restituisce una
<span class="lineNum">    5129 </span>            :  * riga di assembly dopo aver aggiornato *pos
<span class="lineNum">    5130 </span>            :  */
<span class="lineNum">    5131 </span>            : void x86_disassemble_instruction (unsigned char *text, unsigned long *pos, insn_info_x86 *instrument, char flags)
<span class="lineNum">    5132 </span>            : {
<span class="lineNum">    5133 </span>            :         int k = 0;
<span class="lineNum">    5134 </span>            :         bool print_prefixes = false; // Shall this become useful in the future?
<span class="lineNum">    5135 </span>            :         unsigned char opcode;
<span class="lineNum">    5136 </span>            :         insn_table table = one_byte_opcode_table;
<span class="lineNum">    5137 </span>            :         struct disassembly_state state;
<span class="lineNum">    5138 </span>            : 
<span class="lineNum">    5139 </span>            :         state.text = text;
<span class="lineNum">    5140 </span>            :         state.pos = *pos;
<span class="lineNum">    5141 </span>            :         state.disp_offset = 0;
<span class="lineNum">    5142 </span>            : 
<span class="lineNum">    5143 </span>            :         state.opcode[0] = 0x00;
<span class="lineNum">    5144 </span>            :         state.opcode[1] = 0x00;
<span class="lineNum">    5145 </span>            : 
<span class="lineNum">    5146 </span>            :         state.instrument = instrument;
<span class="lineNum">    5147 </span>            :         state.instrument-&gt;initial = *pos;
<span class="lineNum">    5148 </span>            : 
<span class="lineNum">    5149 </span>            :         // In realtà è un'affermazione un po' forte dire che se non è né a 64 né a 32 è a 16
<span class="lineNum">    5150 </span>            :         // Pare che gli ELF non prevedano codice a 16 bit...
<span class="lineNum">    5151 </span>            :         // In questo caso, probabilmente molto del lavoro fatto per supportare i 16
<span class="lineNum">    5152 </span>            :         // bit è stato inutile, ma devo ricontrollare in quali casi gli opcode
<span class="lineNum">    5153 </span>            :         // specificano i dati a 16 bit... E soprattutto, devo controllare
<span class="lineNum">    5154 </span>            :         // se GAS genera mai quegli opcode...
<span class="lineNum">    5155 </span>            :         // Credo che Linux non tratti più codice a 16 bit (e in effetti avrebbe ragione,
<span class="lineNum">    5156 </span>            :         // visto che è dall'8088 che non ci sono più processori a 16 bit).
<span class="lineNum">    5157 </span>            :         // Immagino che questo sproloquio corrisponda a un TODO.
<span class="lineNum">    5158 </span>            :         state.opd_size = D64(flags) || D32(flags) ? SIZE_32 : SIZE_16;
<span class="lineNum">    5159 </span>            :         state.addr_size = A64(flags) || A32(flags) ? SIZE_32 : SIZE_16;
<span class="lineNum">    5160 </span>            : 
<span class="lineNum">    5161 </span>            :         state.mode64 = D64(flags) ? true : false;
<span class="lineNum">    5162 </span>            : 
<span class="lineNum">    5163 </span>            :         // [FV] Imposto inizialmente a false il flag &quot;uses_rip&quot;
<span class="lineNum">    5164 </span>            :         state.uses_rip = false;
<span class="lineNum">    5165 </span>            : 
<span class="lineNum">    5166 </span>            :         state.rex = 0;
<span class="lineNum">    5167 </span>            :         state.modrm = 0;
<span class="lineNum">    5168 </span>            :         state.read_modrm = false;
<span class="lineNum">    5169 </span>            :         state.sib = 0;
<span class="lineNum">    5170 </span>            : 
<span class="lineNum">    5171 </span>            :         state.read_dest = false;
<span class="lineNum">    5172 </span>            : 
<span class="lineNum">    5173 </span>            :         state.sse_prefix = 0;
<span class="lineNum">    5174 </span>            :         state.prefix[0] = 0;
<span class="lineNum">    5175 </span>            :         state.prefix[1] = 0;
<span class="lineNum">    5176 </span>            :         state.prefix[2] = 0;
<span class="lineNum">    5177 </span>            :         state.prefix[3] = 0;
<span class="lineNum">    5178 </span>            : 
<span class="lineNum">    5179 </span>            :         state.orig_pos = *pos;
<span class="lineNum">    5180 </span>            : 
<span class="lineNum">    5181 </span>            :         /* Controlla e gestisce prefissi - alcune istruzioni xmm ed SSE hanno prefissi
<span class="lineNum">    5182 </span>            :            che non sono prefissi, pertanto bisogna rinviare la gestione dei prefissi
<span class="lineNum">    5183 </span>            :            quanto più possibile... */
<span class="lineNum">    5184 </span>            :         while(true) {
<span class="lineNum">    5185 </span>            :                 opcode = state.text[state.pos++]; // Legge l'opcode
<span class="lineNum">    5186 </span>            : //              printf(&quot;x86.c_POS: %02x byte: %#02x\n&quot;, state.text[state.pos]-1, opcode);
<span class="lineNum">    5187 </span>            : 
<span class="lineNum">    5188 </span>            :                 if(!is_prefix(opcode)) break; // I prefissi SSE sono anche prefissi normali (con significato diverso)
<span class="lineNum">    5189 </span>            : 
<span class="lineNum">    5190 </span>            :                 // 66, F2, F3 - Prefissi SSE
<span class="lineNum">    5191 </span>            :                 // Controlla il byte 3 dell'opcode
<span class="lineNum">    5192 </span>            :                 if(is_sse_prefix(opcode))
<span class="lineNum">    5193 </span>            :                         state.sse_prefix = opcode;
<span class="lineNum">    5194 </span>            : 
<span class="lineNum">    5195 </span>            :                 // C'è un prefisso. Occorre capire di che tipo
<span class="lineNum">    5196 </span>            :                 if(p_is_group1(opcode)) { /* lock/repne/repe */
<span class="lineNum">    5197 </span>            :                         if(!state.prefix[0]) // Ignora prefissi addizionali
<span class="lineNum">    5198 </span>            :                                 state.prefix[0] = opcode;
<span class="lineNum">    5199 </span>            :                 } else if(p_is_group2(opcode)) { /* segment override/branch hint */
<span class="lineNum">    5200 </span>            :                         if(!state.prefix[1]) // Ignora prefissi addizionali
<span class="lineNum">    5201 </span>            :                                 state.prefix[1] = opcode;
<span class="lineNum">    5202 </span>            :                 } else if(p_is_group3(opcode)) { /* operand size override prefix */
<span class="lineNum">    5203 </span>            :                         if(!state.prefix[2]) // Ignora prefissi addizionali
<span class="lineNum">    5204 </span>            :                                 state.prefix[2] = opcode;
<span class="lineNum">    5205 </span>            :                 } else if(p_is_group4(opcode)) { /* address size override prefix */
<span class="lineNum">    5206 </span>            :                         if(!state.prefix[3]) // Ignora prefissi addizionali
<span class="lineNum">    5207 </span>            :                                 state.prefix[3] = opcode;
<span class="lineNum">    5208 </span>            :                 } else { // mmm...
<span class="lineNum">    5209 </span>            :                         fprintf(stderr, &quot;%s:%d: Errore interno\n&quot;, __FILE__, __LINE__);
<span class="lineNum">    5210 </span>            :                         abort();
<span class="lineNum">    5211 </span>            :                 }
<span class="lineNum">    5212 </span>            : 
<span class="lineNum">    5213 </span>            :         }
<span class="lineNum">    5214 </span>            : 
<span class="lineNum">    5215 </span>            :         // Controlla se è presente il prefisso REX. Il byte REX, se presente, si trova
<span class="lineNum">    5216 </span>            :         // sempre tra i legacy-prefixes e l'opcode. Ce ne può essere più d'uno. In questo
<span class="lineNum">    5217 </span>            :         // caso, ha valore soltanto l'ultimo, gli altri vengono ignorati.
<span class="lineNum">    5218 </span>            :         while(true) {
<span class="lineNum">    5219 </span>            :                 if(is_rex_prefix(opcode, state.mode64)) {
<span class="lineNum">    5220 </span>            :                         state.rex = opcode;
<span class="lineNum">    5221 </span>            :                         opcode = state.text[state.pos++];
<span class="lineNum">    5222 </span>            :                         continue;
<span class="lineNum">    5223 </span>            :                 }
<span class="lineNum">    5224 </span>            :                 break;
<span class="lineNum">    5225 </span>            :         }
<span class="lineNum">    5226 </span>            : 
<span class="lineNum">    5227 </span>            :         // Recupera gli operandi e i metodi di indirizzamento dell'istruzione
<span class="lineNum">    5228 </span>            :         state.addr[0] = table[opcode].addr_method[0];
<span class="lineNum">    5229 </span>            :         state.addr[1] = table[opcode].addr_method[1];
<span class="lineNum">    5230 </span>            :         state.addr[2] = table[opcode].addr_method[2];
<span class="lineNum">    5231 </span>            : 
<span class="lineNum">    5232 </span>            :         state.op[0] = table[opcode].operand_type[0];
<span class="lineNum">    5233 </span>            :         state.op[1] = table[opcode].operand_type[1];
<span class="lineNum">    5234 </span>            :         state.op[2] = table[opcode].operand_type[2];
<span class="lineNum">    5235 </span>            : 
<span class="lineNum">    5236 </span>            : 
<span class="lineNum">    5237 </span>            :         // Controlla se l'istruzione è da instrumentare
<span class="lineNum">    5238 </span>            :         state.instrument-&gt;flags = table[opcode].flags;
<span class="lineNum">    5239 </span>            : 
<span class="lineNum">    5240 </span>            :         state.opcode[0] = opcode;
<span class="lineNum">    5241 </span>            : 
<span class="lineNum">    5242 </span>            :         // Salva l'istruzione
<span class="lineNum">    5243 </span>            :         if(table[opcode].instruction != NULL)
<span class="lineNum">    5244 </span>            :                 strcpy(state.instrument-&gt;mnemonic, table[opcode].instruction);
<span class="lineNum">    5245 </span>            : 
<span class="lineNum">    5246 </span>            :         // Controlla opcode di escape
<span class="lineNum">    5247 </span>            :         if(table[opcode].instruction == NULL) { // byte di escape
<span class="lineNum">    5248 </span>            :                 // Controllo di sicurezza
<span class="lineNum">    5249 </span>            :                 if(table[opcode].esc_function == NULL) {
<span class="lineNum">    5250 </span>            :                         fprintf(stderr, &quot;%s:%d: Errore interno\n&quot;, __FILE__, __LINE__);
<span class="lineNum">    5251 </span>            :                         abort();
<span class="lineNum">    5252 </span>            :                 } else {
<span class="lineNum">    5253 </span>            :                         table[opcode].esc_function(&amp;state);
<span class="lineNum">    5254 </span>            :                 }
<span class="lineNum">    5255 </span>            :         } else { // Istruzione normale
<span class="lineNum">    5256 </span>            :         }
<span class="lineNum">    5257 </span>            : 
<span class="lineNum">    5258 </span>            :         // Se c'è un prefisso di gruppo 2, controlla se c'è un'istruzione Jcc
<span class="lineNum">    5259 </span>            :         if(state.prefix[1]) {
<span class="lineNum">    5260 </span>            :                 if(is_jcc_insn (state.opcode[0])        // branch hint prefix
<span class="lineNum">    5261 </span>            :                     || (state.opcode[0] == 0x0f &amp;&amp; is_esc_jcc_insn(state.opcode[1]))) {
<span class="lineNum">    5262 </span>            :                         if(print_prefixes) {
<span class="lineNum">    5263 </span>            :                                 if(state.prefix[1] == 0x2e) {// branch not taken
<span class="lineNum">    5264 </span>            :                                 }
<span class="lineNum">    5265 </span>            :                                 else if(state.prefix[1] == 0x3e) { // branch taken
<span class="lineNum">    5266 </span>            :                                 }
<span class="lineNum">    5267 </span>            :                                 else {  // invalid branch hint
<span class="lineNum">    5268 </span>            :                                         fprintf(stderr, &quot;%s:%d: Errore interno\n&quot;, __FILE__, __LINE__);
<span class="lineNum">    5269 </span>            :                                         abort();
<span class="lineNum">    5270 </span>            :                                 }
<span class="lineNum">    5271 </span>            :                         }
<span class="lineNum">    5272 </span>            :                         state.prefix[1] = 0;
<span class="lineNum">    5273 </span>            :                 } else {  // segment override prefix
<span class="lineNum">    5274 </span>            :                 }
<span class="lineNum">    5275 </span>            :         }
<span class="lineNum">    5276 </span>            :         if(state.prefix[2] == 0x66) {
<span class="lineNum">    5277 </span>            :                 state.opd_size = ((state.opd_size == SIZE_32) || (state.opd_size == SIZE_64)) ? SIZE_16 : SIZE_32;
<span class="lineNum">    5278 </span>            :         }
<span class="lineNum">    5279 </span>            :         if(state.prefix[3] == 0x67) {
<span class="lineNum">    5280 </span>            :                 state.addr_size = ((state.addr_size == SIZE_32) || (state.addr_size == SIZE_64)) ? SIZE_16 : SIZE_32;
<span class="lineNum">    5281 </span>            :         }
<span class="lineNum">    5282 </span>            : 
<span class="lineNum">    5283 </span>            :         /* Cerca gli offset di varie parti dell'istruzione */
<span class="lineNum">    5284 </span>            : 
<span class="lineNum">    5285 </span>            :         // Controlla il byte ModR/M
<span class="lineNum">    5286 </span>            :         if(!state.read_modrm &amp;&amp; (has_modrm(state.addr[0])
<span class="lineNum">    5287 </span>            :             || has_modrm(state.addr[1]) || has_modrm(state.addr[2]))) {
<span class="lineNum">    5288 </span>            :                 state.modrm = state.text[state.pos];
<span class="lineNum">    5289 </span>            :                 state.pos++;
<span class="lineNum">    5290 </span>            :         }
<span class="lineNum">    5291 </span>            : 
<span class="lineNum">    5292 </span>            :         // Controlla il byte SIB
<span class="lineNum">    5293 </span>            :         if(has_sib(state.modrm, state.addr_size)) {
<span class="lineNum">    5294 </span>            :                 state.sib = state.text[state.pos];
<span class="lineNum">    5295 </span>            :                 state.pos++;
<span class="lineNum">    5296 </span>            :         }
<span class="lineNum">    5297 </span>            : 
<span class="lineNum">    5298 </span>            :         // Controlla il displacement
<span class="lineNum">    5299 </span>            :         state.disp_size = disp_size(state.modrm, state.addr_size);
<span class="lineNum">    5300 </span>            : 
<span class="lineNum">    5301 </span>            :         // [DC] Registra la dimensione dell'opcode, del prefisso, R/M e SIB delle istruzioni per gestire correttamente
<span class="lineNum">    5302 </span>            :         // la rilocazione nella fase di emissione del file instrumentato
<span class="lineNum">    5303 </span>            :         state.instrument-&gt;opcode_size = (state.pos - state.orig_pos);
<span class="lineNum">    5304 </span>            : 
<span class="lineNum">    5305 </span>            :         switch(state.disp_size) {
<span class="lineNum">    5306 </span>            :                 case 8:
<span class="lineNum">    5307 </span>            :                         state.instrument-&gt;disp = (long long) *(int64_t *)(state.text + state.pos);
<span class="lineNum">    5308 </span>            :                         state.disp_offset = state.pos;
<span class="lineNum">    5309 </span>            :                         state.pos += state.disp_size;
<span class="lineNum">    5310 </span>            :                         break;
<span class="lineNum">    5311 </span>            :                 case 4:
<span class="lineNum">    5312 </span>            :                         state.instrument-&gt;disp = (long long) *(int32_t *)(state.text + state.pos);
<span class="lineNum">    5313 </span>            :                         state.disp_offset = state.pos;
<span class="lineNum">    5314 </span>            :                         state.pos += state.disp_size;
<span class="lineNum">    5315 </span>            :                         break;
<span class="lineNum">    5316 </span>            :                 case 2:
<span class="lineNum">    5317 </span>            :                         state.instrument-&gt;disp = (long long) *(int16_t *)(state.text + state.pos);
<span class="lineNum">    5318 </span>            :                         state.disp_offset = state.pos;
<span class="lineNum">    5319 </span>            :                         state.pos += state.disp_size;
<span class="lineNum">    5320 </span>            :                         break;
<span class="lineNum">    5321 </span>            :                 case 1:
<span class="lineNum">    5322 </span>            :                         state.instrument-&gt;disp = (long long) *(int8_t *)(state.text + state.pos);
<span class="lineNum">    5323 </span>            :                         state.disp_offset = state.pos;
<span class="lineNum">    5324 </span>            :                         state.pos += state.disp_size;
<span class="lineNum">    5325 </span>            :                         break;
<span class="lineNum">    5326 </span>            :         }
<span class="lineNum">    5327 </span>            : 
<span class="lineNum">    5328 </span>            :         //state.instrument-&gt;opcode_size = (state.pos - state.orig_pos);
<span class="lineNum">    5329 </span>            : 
<span class="lineNum">    5330 </span>            :         // A questo punto, state.pos o è l'offset dei dati immediati, oppure
<span class="lineNum">    5331 </span>            :         // l'offset dell'istruzione seguente
<span class="lineNum">    5332 </span>            :         // I dati immediati vengono smaltiti dalle funzioni di formattazione.
<span class="lineNum">    5333 </span>            : 
<span class="lineNum">    5334 </span>            :         // Gestisce addr/op
<span class="lineNum">    5335 </span>            :         for(k = 0; k &lt; 3; k++) {
<span class="lineNum">    5336 </span>            : 
<span class="lineNum">    5337 </span>            :                 if(state.addr[k] == ADDR_0) break; // Finito!
<span class="lineNum">    5338 </span>            : 
<span class="lineNum">    5339 </span>            :                 // Ogni istruzione può avere fino a tre operandi. Tipicamente il primo
<span class="lineNum">    5340 </span>            :                 // è l'operando di destinazione. Effettuiamo un controllo su questo
<span class="lineNum">    5341 </span>            :                 // operando per vedere se l'istruzione accede in memoria!
<span class="lineNum">    5342 </span>            :                 format_addr_op(&amp;state, state.addr[k], state.op[k]);
<span class="lineNum">    5343 </span>            :                 state.read_dest = true;
<span class="lineNum">    5344 </span>            : 
<span class="lineNum">    5345 </span>            :                 // [SE] Hack terribile per capire se un registro è usato come destinazione
<span class="lineNum">    5346 </span>            :                 if (k == 0 &amp;&amp; state.addr[k] == ADDR_G) {
<span class="lineNum">    5347 </span>            :                         state.instrument-&gt;dest_is_reg = true;
<span class="lineNum">    5348 </span>            :                 }
<span class="lineNum">    5349 </span>            :         }
<span class="lineNum">    5350 </span>            : 
<span class="lineNum">    5351 </span>            :         // Copia i byte dell'istruzione
<span class="lineNum">    5352 </span>            :         memcpy(state.instrument-&gt;insn, &amp;(state.text[*pos]), state.pos - *pos);
<span class="lineNum">    5353 </span>            : 
<span class="lineNum">    5354 </span>            :         // Copia il displacement (se l'istruzione è da instrumentare ed accede a memoria)
<span class="lineNum">    5355 </span>            :         // [FV] Adesso copio il displacement indipendentemente da alcuna condizione
<span class="lineNum">    5356 </span>            :         // [FV] if(state.instrument-&gt;to_instrument &amp;&amp; state.instrument-&gt;to_memory)
<span class="lineNum">    5357 </span>            :         state.instrument-&gt;disp_offset = state.disp_offset;
<span class="lineNum">    5358 </span>            :         state.instrument-&gt;disp_size = state.disp_size;
<span class="lineNum">    5359 </span>            : 
<span class="lineNum">    5360 </span>            : 
<span class="lineNum">    5361 </span>            :         // [FV] Copia il flag &quot;uses_rip&quot;
<span class="lineNum">    5362 </span>            :         state.instrument-&gt;uses_rip = state.uses_rip;
<span class="lineNum">    5363 </span>            : 
<span class="lineNum">    5364 </span>            : 
<span class="lineNum">    5365 </span>            :         // Copia i byte dell'opcode
<span class="lineNum">    5366 </span>            :         memcpy(state.instrument-&gt;opcode, state.opcode, 2);
<span class="lineNum">    5367 </span>            : 
<span class="lineNum">    5368 </span>            :         // [SE] Copia i rimanenti campi
<span class="lineNum">    5369 </span>            :         state.instrument-&gt;rex = state.rex;
<span class="lineNum">    5370 </span>            :         state.instrument-&gt;modrm = state.modrm;
<span class="lineNum">    5371 </span>            :         state.instrument-&gt;sib = state.sib;
<span class="lineNum">    5372 </span>            :         state.instrument-&gt;sse_prefix = state.sse_prefix;
<span class="lineNum">    5373 </span>            :         memcpy(state.instrument-&gt;prefix, state.prefix, 4);
<span class="lineNum">    5374 </span>            : 
<span class="lineNum">    5375 </span>            :         state.instrument-&gt;insn_size = (state.pos - *pos);
<span class="lineNum">    5376 </span>            :         *pos = state.pos;
<span class="lineNum">    5377 </span>            : 
<span class="lineNum">    5378 </span>            : }
<span class="lineNum">    5379 </span>            : 
<span class="lineNum">    5380 </span>            : #endif /* defined(__x86_64__) &amp;&amp; defined(HAVE_ECS) */
<span class="lineNum">    5381 </span>            : 
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.12</a></td></tr>
  </table>
  <br>

</body>
</html>
