<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LPCOpen Platform: IP: SDC register block and driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform
   &#160;<span id="projectnumber">v1.03</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for NXP LPC Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___i_p___s_d_c__001.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">IP: SDC register block and driver</div>  </div>
<div class="ingroups"><a class="el" href="group___i_p___drivers.html">IP drivers: Common drivers used on multiple NXP devices</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>SD/MMC card Interface </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SD/MMC card Interface (SDC) register block structure.  <a href="struct_i_p___s_d_c__001___t.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_p___s_d_c__001___r_e_s_p___t.html">IP_SDC_001_RESP_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Command Response structure.  <a href="struct_i_p___s_d_c__001___r_e_s_p___t.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_p___s_d_c__001___d_a_t_a___t_r_a_n_s_f_e_r___t.html">IP_SDC_001_DATA_TRANSFER_T</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Data Transfer Setup structure.  <a href="struct_i_p___s_d_c__001___d_a_t_a___t_r_a_n_s_f_e_r___t.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2cd1f8f7bad90f879f78279b5b4cfd77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga2cd1f8f7bad90f879f78279b5b4cfd77">SDC_PWR_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0xC3)</td></tr>
<tr class="memdesc:ga2cd1f8f7bad90f879f78279b5b4cfd77"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Power Control Register bit definitions.  <a href="#ga2cd1f8f7bad90f879f78279b5b4cfd77"></a><br/></td></tr>
<tr class="separator:ga2cd1f8f7bad90f879f78279b5b4cfd77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff7c5991acff2a6fe56146c9c09b5592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gaff7c5991acff2a6fe56146c9c09b5592">SDC_PWR_CTRL_BITMASK</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x03) &lt;&lt; 0)</td></tr>
<tr class="separator:gaff7c5991acff2a6fe56146c9c09b5592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa87c824a74ee869af87af1f18fda613f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gaa87c824a74ee869af87af1f18fda613f">SDC_PWR_CTRL</a>(n)&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0x03)) &lt;&lt; 0)</td></tr>
<tr class="separator:gaa87c824a74ee869af87af1f18fda613f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5155ddf0110f940e6545caec351d890c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga5155ddf0110f940e6545caec351d890c">SDC_PWR_OPENDRAIN</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1) &lt;&lt; 6)</td></tr>
<tr class="separator:ga5155ddf0110f940e6545caec351d890c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f202c0f7040eefaf701305443c73529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga4f202c0f7040eefaf701305443c73529">SDC_PWR_ROD</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1) &lt;&lt; 7)</td></tr>
<tr class="separator:ga4f202c0f7040eefaf701305443c73529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61d631d695dd6920abbd4e0000cb896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gad61d631d695dd6920abbd4e0000cb896">SDC_CLOCK_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0xFFF)</td></tr>
<tr class="memdesc:gad61d631d695dd6920abbd4e0000cb896"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Clock Control Register bit definitions.  <a href="#gad61d631d695dd6920abbd4e0000cb896"></a><br/></td></tr>
<tr class="separator:gad61d631d695dd6920abbd4e0000cb896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe221b4b096d34b12ab661a31b286b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gabe221b4b096d34b12ab661a31b286b6f">SDC_CLOCK_CLKDIV_BITMASK</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0xFF ) &lt;&lt; 0)</td></tr>
<tr class="separator:gabe221b4b096d34b12ab661a31b286b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d71d5d0b09fd1db890c8185369f36f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga94d71d5d0b09fd1db890c8185369f36f">SDC_CLOCK_CLKDIV</a>(n)&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0x0FF)) &lt;&lt; 0)</td></tr>
<tr class="separator:ga94d71d5d0b09fd1db890c8185369f36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8efbff620115bb6ffd0699e626ddee8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga8efbff620115bb6ffd0699e626ddee8a">SDC_COMMAND_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x7FF)</td></tr>
<tr class="memdesc:ga8efbff620115bb6ffd0699e626ddee8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Command Register bit definitions.  <a href="#ga8efbff620115bb6ffd0699e626ddee8a"></a><br/></td></tr>
<tr class="separator:ga8efbff620115bb6ffd0699e626ddee8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247d1c48fcba44c61790a3beb6fd6d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga247d1c48fcba44c61790a3beb6fd6d1c">SDC_COMMAND_INDEX_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x3F)</td></tr>
<tr class="separator:ga247d1c48fcba44c61790a3beb6fd6d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67808cf86d29fddadd35e795b473da47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga67808cf86d29fddadd35e795b473da47">SDC_COMMAND_INDEX</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) n &amp; 0x3F)</td></tr>
<tr class="separator:ga67808cf86d29fddadd35e795b473da47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61196aecb90352f66c42391a40203451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga61196aecb90352f66c42391a40203451">SDC_COMMAND_NO_RSP</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0 ) &lt;&lt; 6)</td></tr>
<tr class="separator:ga61196aecb90352f66c42391a40203451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacefb988235de15868e5fbb7f42efd672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gacefb988235de15868e5fbb7f42efd672">SDC_COMMAND_SHORT_RSP</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 6)</td></tr>
<tr class="separator:gacefb988235de15868e5fbb7f42efd672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ef692b008f266d52553008f61337f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gac9ef692b008f266d52553008f61337f0">SDC_COMMAND_LONG_RSP</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 3 ) &lt;&lt; 6)</td></tr>
<tr class="separator:gac9ef692b008f266d52553008f61337f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34a0a25eb1613a260a57a61d026e155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gaa34a0a25eb1613a260a57a61d026e155">SDC_COMMAND_RSP_BITMASK</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 3 ) &lt;&lt; 6)</td></tr>
<tr class="separator:gaa34a0a25eb1613a260a57a61d026e155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e878d3e0dfadc67619a99e6bbcea7ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga6e878d3e0dfadc67619a99e6bbcea7ce">SDC_COMMAND_INTERRUPT</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 8)</td></tr>
<tr class="separator:ga6e878d3e0dfadc67619a99e6bbcea7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb2ec68b8cabb9ea4759ecf635bb81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga9cb2ec68b8cabb9ea4759ecf635bb81f">SDC_COMMAND_PENDING</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 9)</td></tr>
<tr class="separator:ga9cb2ec68b8cabb9ea4759ecf635bb81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c83d50a9f14bdb16bf9f4d3dc7087e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga26c83d50a9f14bdb16bf9f4d3dc7087e">SDC_COMMAND_ENABLE</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 10)</td></tr>
<tr class="separator:ga26c83d50a9f14bdb16bf9f4d3dc7087e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80abaa7d0d6663a5b481eee8f7c62e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga80abaa7d0d6663a5b481eee8f7c62e89">SDC_RESPCOMMAND_VAL</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) n &amp; 0x3F)</td></tr>
<tr class="memdesc:ga80abaa7d0d6663a5b481eee8f7c62e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Command Response Register bit definitions.  <a href="#ga80abaa7d0d6663a5b481eee8f7c62e89"></a><br/></td></tr>
<tr class="separator:ga80abaa7d0d6663a5b481eee8f7c62e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf150a3e5f670b18e34663ea68a22426f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gaf150a3e5f670b18e34663ea68a22426f">SDC_DATALENGTH_LEN</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) n &amp; 0xFFFF)</td></tr>
<tr class="memdesc:gaf150a3e5f670b18e34663ea68a22426f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Data Length Register bit definitions.  <a href="#gaf150a3e5f670b18e34663ea68a22426f"></a><br/></td></tr>
<tr class="separator:gaf150a3e5f670b18e34663ea68a22426f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63d36d9d7921d8dec4fe7a9c0b344601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga63d36d9d7921d8dec4fe7a9c0b344601">SDC_DATACTRL_BITMASK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0xFF)</td></tr>
<tr class="memdesc:ga63d36d9d7921d8dec4fe7a9c0b344601"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Data Control Register bit definitions.  <a href="#ga63d36d9d7921d8dec4fe7a9c0b344601"></a><br/></td></tr>
<tr class="separator:ga63d36d9d7921d8dec4fe7a9c0b344601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b23b0c7b23818eddae530cc0473e093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga8b23b0c7b23818eddae530cc0473e093">SDC_DATACTRL_ENABLE</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 0)</td></tr>
<tr class="separator:ga8b23b0c7b23818eddae530cc0473e093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab33fb10139176b7ba5ffab8a2156e94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gab33fb10139176b7ba5ffab8a2156e94b">SDC_DATACTRL_DIR_FROMCARD</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 1)</td></tr>
<tr class="separator:gab33fb10139176b7ba5ffab8a2156e94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528c850702a58456dce7b6f26e747a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga528c850702a58456dce7b6f26e747a2c">SDC_DATACTRL_DIR_TOCARD</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0)</td></tr>
<tr class="separator:ga528c850702a58456dce7b6f26e747a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd326a8af6fd0605974a45279695d3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gafd326a8af6fd0605974a45279695d3c0">SDC_DATACTRL_XFER_MODE_STREAM</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 2)</td></tr>
<tr class="separator:gafd326a8af6fd0605974a45279695d3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2406840816936ad2c956db9d11dbe60b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga2406840816936ad2c956db9d11dbe60b">SDC_DATACTRL_XFER_MODE_BLOCK</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0)</td></tr>
<tr class="separator:ga2406840816936ad2c956db9d11dbe60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af3e468b8b797aa07f04e03463bc69a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga2af3e468b8b797aa07f04e03463bc69a">SDC_DATACTRL_DMA_ENABLE</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 3)</td></tr>
<tr class="separator:ga2af3e468b8b797aa07f04e03463bc69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9bb931b9ba51f336f5c6899963e6083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gac9bb931b9ba51f336f5c6899963e6083">SDC_DATACTRL_BLOCKSIZE</a>(n)&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0x0F) ) &lt;&lt; 4)</td></tr>
<tr class="separator:gac9bb931b9ba51f336f5c6899963e6083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc57e8c5c7ddfb67a39b934d04cfe02f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gadc57e8c5c7ddfb67a39b934d04cfe02f">SDC_DATACTRL_BLOCKSIZE_VAL</a>(n)&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1) &lt;&lt; n)</td></tr>
<tr class="separator:gadc57e8c5c7ddfb67a39b934d04cfe02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885b5782443bc4cf709c868733a0eca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga885b5782443bc4cf709c868733a0eca3">SDC_DATACNT_VAL</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) n &amp; 0xFFFF)</td></tr>
<tr class="memdesc:ga885b5782443bc4cf709c868733a0eca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Data Counter Register bit definitions.  <a href="#ga885b5782443bc4cf709c868733a0eca3"></a><br/></td></tr>
<tr class="separator:ga885b5782443bc4cf709c868733a0eca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327c354e7911a2e38423faf965dde4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga327c354e7911a2e38423faf965dde4b2">SDC_STATUS_CMDCRCFAIL</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga327c354e7911a2e38423faf965dde4b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Status Register bit definitions.  <a href="#ga327c354e7911a2e38423faf965dde4b2"></a><br/></td></tr>
<tr class="separator:ga327c354e7911a2e38423faf965dde4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f27424c0d5d8a3c9a04c5cc9458e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga00f27424c0d5d8a3c9a04c5cc9458e60">SDC_STATUS_DATACRCFAIL</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 1)</td></tr>
<tr class="separator:ga00f27424c0d5d8a3c9a04c5cc9458e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4298155142e48da99a8cae1dc6fd090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gad4298155142e48da99a8cae1dc6fd090">SDC_STATUS_CMDTIMEOUT</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 2)</td></tr>
<tr class="separator:gad4298155142e48da99a8cae1dc6fd090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabad36a2d36a7739e4c40a44dade8a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gaabad36a2d36a7739e4c40a44dade8a04">SDC_STATUS_DATATIMEOUT</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 3)</td></tr>
<tr class="separator:gaabad36a2d36a7739e4c40a44dade8a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb72c314570f6e9b19437747fa005a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga1bb72c314570f6e9b19437747fa005a5">SDC_STATUS_TXUNDERRUN</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 4)</td></tr>
<tr class="separator:ga1bb72c314570f6e9b19437747fa005a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d94b3dad060a9cde5e67a2634869c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga7d94b3dad060a9cde5e67a2634869c54">SDC_STATUS_RXOVERRUN</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 5)</td></tr>
<tr class="separator:ga7d94b3dad060a9cde5e67a2634869c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8743d9e3496219f413c43303bf5f9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gad8743d9e3496219f413c43303bf5f9ae">SDC_STATUS_CMDRESPEND</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 6)</td></tr>
<tr class="separator:gad8743d9e3496219f413c43303bf5f9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16683f1ae3129870fae94f18c4243e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga16683f1ae3129870fae94f18c4243e92">SDC_STATUS_CMDSENT</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 7)</td></tr>
<tr class="separator:ga16683f1ae3129870fae94f18c4243e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05865df143cb719d699eed90a7e7ecae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga05865df143cb719d699eed90a7e7ecae">SDC_STATUS_DATAEND</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 8)</td></tr>
<tr class="separator:ga05865df143cb719d699eed90a7e7ecae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35261c592365398283d5fb122e3a33ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga35261c592365398283d5fb122e3a33ea">SDC_STATUS_STARTBITERR</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 9)</td></tr>
<tr class="separator:ga35261c592365398283d5fb122e3a33ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5424fd2526e94b8ac3f0411a23b5cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gae5424fd2526e94b8ac3f0411a23b5cf0">SDC_STATUS_DATABLOCKEND</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 10)</td></tr>
<tr class="separator:gae5424fd2526e94b8ac3f0411a23b5cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab729b93e9db32f44fa72b20496ed1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga1ab729b93e9db32f44fa72b20496ed1a">SDC_STATUS_CMDACTIVE</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 11)</td></tr>
<tr class="separator:ga1ab729b93e9db32f44fa72b20496ed1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cb69b64a70af7dd74ae54437cdbc155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga4cb69b64a70af7dd74ae54437cdbc155">SDC_STATUS_TXACTIVE</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 12)</td></tr>
<tr class="separator:ga4cb69b64a70af7dd74ae54437cdbc155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9c6993c3172d27b06b709059b973ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga0f9c6993c3172d27b06b709059b973ac">SDC_STATUS_RXACTIVE</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 13)</td></tr>
<tr class="separator:ga0f9c6993c3172d27b06b709059b973ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2dee96542c20d884f13feb8a8b427cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gab2dee96542c20d884f13feb8a8b427cd">SDC_STATUS_TXFIFOHALFEMPTY</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 14)</td></tr>
<tr class="separator:gab2dee96542c20d884f13feb8a8b427cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9fc28ccc601117307bfd69fec6221e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga4f9fc28ccc601117307bfd69fec6221e">SDC_STATUS_RXFIFOHALFFULL</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 15)</td></tr>
<tr class="separator:ga4f9fc28ccc601117307bfd69fec6221e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae563e73b8f631b385676da7d04c400a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gae563e73b8f631b385676da7d04c400a6">SDC_STATUS_TXFIFOFULL</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 16)</td></tr>
<tr class="separator:gae563e73b8f631b385676da7d04c400a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9ffbf356be419f2c6205a9aed08697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gaec9ffbf356be419f2c6205a9aed08697">SDC_STATUS_RXFIFOFULL</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 17)</td></tr>
<tr class="separator:gaec9ffbf356be419f2c6205a9aed08697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab578b71eb2294c26a0e4912ea15de0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gab578b71eb2294c26a0e4912ea15de0e4">SDC_STATUS_TXFIFOEMPTY</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 18)</td></tr>
<tr class="separator:gab578b71eb2294c26a0e4912ea15de0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa179ba68c11c8e691b5e5289ea8aa8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gaa179ba68c11c8e691b5e5289ea8aa8ff">SDC_STATUS_RXFIFOEMPTY</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 19)</td></tr>
<tr class="separator:gaa179ba68c11c8e691b5e5289ea8aa8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2557e772eabc41924fd7bdeb02234b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga2f2557e772eabc41924fd7bdeb02234b">SDC_STATUS_TXDATAAVLBL</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 20)</td></tr>
<tr class="separator:ga2f2557e772eabc41924fd7bdeb02234b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8cbeea702b6aa43147613e4d23cc2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga5b8cbeea702b6aa43147613e4d23cc2e">SDC_STATUS_RXDATAAVLBL</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 21)</td></tr>
<tr class="separator:ga5b8cbeea702b6aa43147613e4d23cc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ab699b2625283bfcad0de01e0ca65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gaa1ab699b2625283bfcad0de01e0ca65b">SDC_STATUS_CMDERR</a>&#160;&#160;&#160;(<a class="el" href="group___i_p___s_d_c__001.html#ga327c354e7911a2e38423faf965dde4b2">SDC_STATUS_CMDCRCFAIL</a> | <a class="el" href="group___i_p___s_d_c__001.html#gad4298155142e48da99a8cae1dc6fd090">SDC_STATUS_CMDTIMEOUT</a> | <a class="el" href="group___i_p___s_d_c__001.html#ga35261c592365398283d5fb122e3a33ea">SDC_STATUS_STARTBITERR</a>)</td></tr>
<tr class="separator:gaa1ab699b2625283bfcad0de01e0ca65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0523299e5adeaa67db70e69a523cb046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga0523299e5adeaa67db70e69a523cb046">SDC_STATUS_DATAERR</a></td></tr>
<tr class="separator:ga0523299e5adeaa67db70e69a523cb046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec47a216392d4e30320f6ffe8b67378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gabec47a216392d4e30320f6ffe8b67378">SDC_STATUS_FIFO</a></td></tr>
<tr class="separator:gabec47a216392d4e30320f6ffe8b67378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf01e78bccc6e7528ae0be66cbca7b8e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gaf01e78bccc6e7528ae0be66cbca7b8e1">SDC_STATUS_DATA</a>&#160;&#160;&#160;(<a class="el" href="group___i_p___s_d_c__001.html#ga05865df143cb719d699eed90a7e7ecae">SDC_STATUS_DATAEND</a> )</td></tr>
<tr class="separator:gaf01e78bccc6e7528ae0be66cbca7b8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f73817af54c6d2d9bb109dfbeca60a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gaf7f73817af54c6d2d9bb109dfbeca60a">SDC_CLEAR_ALL</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x7FF)</td></tr>
<tr class="memdesc:gaf7f73817af54c6d2d9bb109dfbeca60a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Clear Register bit definitions.  <a href="#gaf7f73817af54c6d2d9bb109dfbeca60a"></a><br/></td></tr>
<tr class="separator:gaf7f73817af54c6d2d9bb109dfbeca60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89abc5a01654fff313dcf5f6ee83937b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga89abc5a01654fff313dcf5f6ee83937b">SDC_CLEAR_CMDCRCFAIL</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 0)</td></tr>
<tr class="separator:ga89abc5a01654fff313dcf5f6ee83937b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d55bfe97a69d9f2b7ce6aec7153769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga29d55bfe97a69d9f2b7ce6aec7153769">SDC_CLEAR_DATACRCFAIL</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 1)</td></tr>
<tr class="separator:ga29d55bfe97a69d9f2b7ce6aec7153769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42cf65c4654cfa8d0704749519fdc4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga42cf65c4654cfa8d0704749519fdc4ae">SDC_CLEAR_CMDTIMEOUT</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 2)</td></tr>
<tr class="separator:ga42cf65c4654cfa8d0704749519fdc4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab828ab2d50daf6bd6eb060bf7de2732a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gab828ab2d50daf6bd6eb060bf7de2732a">SDC_CLEAR_DATATIMEOUT</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 3)</td></tr>
<tr class="separator:gab828ab2d50daf6bd6eb060bf7de2732a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d121b7ecf4ceebe2ea4939246f18d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga01d121b7ecf4ceebe2ea4939246f18d6">SDC_CLEAR_TXUNDERRUN</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 4)</td></tr>
<tr class="separator:ga01d121b7ecf4ceebe2ea4939246f18d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5f1cb31a96f72aae5e73e5e13a34a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga6a5f1cb31a96f72aae5e73e5e13a34a5">SDC_CLEAR_RXOVERRUN</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 5)</td></tr>
<tr class="separator:ga6a5f1cb31a96f72aae5e73e5e13a34a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a87e7ab4f103f5b6b2128fd9ba9e2a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga0a87e7ab4f103f5b6b2128fd9ba9e2a9">SDC_CLEAR_CMDRESPEND</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 6)</td></tr>
<tr class="separator:ga0a87e7ab4f103f5b6b2128fd9ba9e2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb79ebfda0b2bcbe6334adbbc53c015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga7eb79ebfda0b2bcbe6334adbbc53c015">SDC_CLEAR_CMDSENT</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 7)</td></tr>
<tr class="separator:ga7eb79ebfda0b2bcbe6334adbbc53c015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade98632bfdddaa10bfc578584c94d45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gade98632bfdddaa10bfc578584c94d45e">SDC_CLEAR_DATAEND</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 8)</td></tr>
<tr class="separator:gade98632bfdddaa10bfc578584c94d45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f1763e5994d9e8a8d8399a517eb45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gab7f1763e5994d9e8a8d8399a517eb45c">SDC_CLEAR_STARTBITERR</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 9)</td></tr>
<tr class="separator:gab7f1763e5994d9e8a8d8399a517eb45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f554eaf21fc6dc6841b54008584a079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga5f554eaf21fc6dc6841b54008584a079">SDC_CLEAR_DATABLOCKEND</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 10)</td></tr>
<tr class="separator:ga5f554eaf21fc6dc6841b54008584a079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga062cf25c87dc05792e46fd8ff37b2aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga062cf25c87dc05792e46fd8ff37b2aad">SDC_MASK0_CMDCRCFAIL</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga062cf25c87dc05792e46fd8ff37b2aad"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Interrupt Mask Register bit definitions.  <a href="#ga062cf25c87dc05792e46fd8ff37b2aad"></a><br/></td></tr>
<tr class="separator:ga062cf25c87dc05792e46fd8ff37b2aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04470149820b2fcfcdfdc2101b3d79c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gae04470149820b2fcfcdfdc2101b3d79c">SDC_MASK0_DATACRCFAIL</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 1)</td></tr>
<tr class="separator:gae04470149820b2fcfcdfdc2101b3d79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a1c80f59c804bfee50d58fa604cd3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga21a1c80f59c804bfee50d58fa604cd3a">SDC_MASK0_CMDTIMEOUT</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 2)</td></tr>
<tr class="separator:ga21a1c80f59c804bfee50d58fa604cd3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afe60de41bf742620062a7758b587fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga1afe60de41bf742620062a7758b587fd">SDC_MASK0_DATATIMEOUT</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 3)</td></tr>
<tr class="separator:ga1afe60de41bf742620062a7758b587fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcc5931926946a80e7417636b886fd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gafdcc5931926946a80e7417636b886fd4">SDC_MASK0_TXUNDERRUN</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 4)</td></tr>
<tr class="separator:gafdcc5931926946a80e7417636b886fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acefe91589ced8a724b3e544ab94b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga4acefe91589ced8a724b3e544ab94b69">SDC_MASK0_RXOVERRUN</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 5)</td></tr>
<tr class="separator:ga4acefe91589ced8a724b3e544ab94b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38501ef8945ec53c69606563d26370d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga38501ef8945ec53c69606563d26370d5">SDC_MASK0_CMDRESPEND</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 6)</td></tr>
<tr class="separator:ga38501ef8945ec53c69606563d26370d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c78335343f28bb51002c59e4405fa9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga9c78335343f28bb51002c59e4405fa9f">SDC_MASK0_CMDSENT</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 7)</td></tr>
<tr class="separator:ga9c78335343f28bb51002c59e4405fa9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e192f6425ed0bede381ec5c645a206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gaa9e192f6425ed0bede381ec5c645a206">SDC_MASK0_DATAEND</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 8)</td></tr>
<tr class="separator:gaa9e192f6425ed0bede381ec5c645a206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df816c492df4984c85bc4ef45793083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga3df816c492df4984c85bc4ef45793083">SDC_MASK0_STARTBITERR</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 9)</td></tr>
<tr class="separator:ga3df816c492df4984c85bc4ef45793083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f08a9a936ea3f519375667d85854ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga9f08a9a936ea3f519375667d85854ae5">SDC_MASK0_DATABLOCKEND</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 10)</td></tr>
<tr class="separator:ga9f08a9a936ea3f519375667d85854ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ae8e3bdf9e357060314667095c7860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gad1ae8e3bdf9e357060314667095c7860">SDC_MASK0_CMDACTIVE</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 11)</td></tr>
<tr class="separator:gad1ae8e3bdf9e357060314667095c7860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6739e8b097806badf6ac1997a7e85eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga6739e8b097806badf6ac1997a7e85eb7">SDC_MASK0_TXACTIVE</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 12)</td></tr>
<tr class="separator:ga6739e8b097806badf6ac1997a7e85eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6974997fb5b78eb8ebf1352a8df27d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga6974997fb5b78eb8ebf1352a8df27d3d">SDC_MASK0_RXACTIVE</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 13)</td></tr>
<tr class="separator:ga6974997fb5b78eb8ebf1352a8df27d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37187b982443cd78824859e69949a153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga37187b982443cd78824859e69949a153">SDC_MASK0_TXFIFOHALFEMPTY</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 14)</td></tr>
<tr class="separator:ga37187b982443cd78824859e69949a153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28964edf7af49db0d93c9ec02ed9439b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga28964edf7af49db0d93c9ec02ed9439b">SDC_MASK0_RXFIFOHALFFULL</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 15)</td></tr>
<tr class="separator:ga28964edf7af49db0d93c9ec02ed9439b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94cb16ba9dc6fd65ac3c005b66442e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga94cb16ba9dc6fd65ac3c005b66442e32">SDC_MASK0_TXFIFOFULL</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 16)</td></tr>
<tr class="separator:ga94cb16ba9dc6fd65ac3c005b66442e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed5d31c241f757acb4b2ad427e68759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga2ed5d31c241f757acb4b2ad427e68759">SDC_MASK0_RXFIFOFULL</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 17)</td></tr>
<tr class="separator:ga2ed5d31c241f757acb4b2ad427e68759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ce6159293304ae019816e42f1c5810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga89ce6159293304ae019816e42f1c5810">SDC_MASK0_TXFIFOEMPTY</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 18)</td></tr>
<tr class="separator:ga89ce6159293304ae019816e42f1c5810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dbbc9e9b7d60723efc80b90caa97a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga6dbbc9e9b7d60723efc80b90caa97a65">SDC_MASK0_RXFIFOEMPTY</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 19)</td></tr>
<tr class="separator:ga6dbbc9e9b7d60723efc80b90caa97a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652c70a5a222cd6f88310e9f8dd081b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga652c70a5a222cd6f88310e9f8dd081b1">SDC_MASK0_TXDATAAVLBL</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 20)</td></tr>
<tr class="separator:ga652c70a5a222cd6f88310e9f8dd081b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63d2c6d0c3e05ce50acad2322686a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gad63d2c6d0c3e05ce50acad2322686a17">SDC_MASK0_RXDATAAVLBL</a>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 21)</td></tr>
<tr class="separator:gad63d2c6d0c3e05ce50acad2322686a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93bea4491a497bb7e14b0c1136804166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga93bea4491a497bb7e14b0c1136804166">SDC_MASK0_CMDERR</a>&#160;&#160;&#160;(<a class="el" href="group___i_p___s_d_c__001.html#ga062cf25c87dc05792e46fd8ff37b2aad">SDC_MASK0_CMDCRCFAIL</a> | <a class="el" href="group___i_p___s_d_c__001.html#ga21a1c80f59c804bfee50d58fa604cd3a">SDC_MASK0_CMDTIMEOUT</a> | <a class="el" href="group___i_p___s_d_c__001.html#ga3df816c492df4984c85bc4ef45793083">SDC_MASK0_STARTBITERR</a>)</td></tr>
<tr class="separator:ga93bea4491a497bb7e14b0c1136804166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga313f82096a01cbd177a14297136d1b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga313f82096a01cbd177a14297136d1b62">SDC_MASK0_TXDATAERR</a></td></tr>
<tr class="separator:ga313f82096a01cbd177a14297136d1b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ef893a86a668b9c4b1396e4bbea21a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga81ef893a86a668b9c4b1396e4bbea21a">SDC_MASK0_RXDATAERR</a></td></tr>
<tr class="separator:ga81ef893a86a668b9c4b1396e4bbea21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca177abf840a18a428c42f068fdd8420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gaca177abf840a18a428c42f068fdd8420">SDC_MASK0_TXFIFO</a>&#160;&#160;&#160;(<a class="el" href="group___i_p___s_d_c__001.html#ga37187b982443cd78824859e69949a153">SDC_MASK0_TXFIFOHALFEMPTY</a> | <a class="el" href="group___i_p___s_d_c__001.html#ga9f08a9a936ea3f519375667d85854ae5">SDC_MASK0_DATABLOCKEND</a> )</td></tr>
<tr class="separator:gaca177abf840a18a428c42f068fdd8420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a310f3de630e2599f44db2a8022be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga17a310f3de630e2599f44db2a8022be6">SDC_MASK0_RXFIFO</a>&#160;&#160;&#160;(<a class="el" href="group___i_p___s_d_c__001.html#ga28964edf7af49db0d93c9ec02ed9439b">SDC_MASK0_RXFIFOHALFFULL</a>  | <a class="el" href="group___i_p___s_d_c__001.html#ga9f08a9a936ea3f519375667d85854ae5">SDC_MASK0_DATABLOCKEND</a> )</td></tr>
<tr class="separator:ga17a310f3de630e2599f44db2a8022be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3439c758d0bd75bc3d3e73b86f3d72a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga3439c758d0bd75bc3d3e73b86f3d72a4">SDC_MASK0_DATA</a>&#160;&#160;&#160;(<a class="el" href="group___i_p___s_d_c__001.html#gaa9e192f6425ed0bede381ec5c645a206">SDC_MASK0_DATAEND</a> | <a class="el" href="group___i_p___s_d_c__001.html#ga9f08a9a936ea3f519375667d85854ae5">SDC_MASK0_DATABLOCKEND</a> )</td></tr>
<tr class="separator:ga3439c758d0bd75bc3d3e73b86f3d72a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb76b458d9f4ef6d3fca2e97de9913b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga1fb76b458d9f4ef6d3fca2e97de9913b">SDC_FIFOCNT_VAL</a>(n)&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) n &amp; 0x7FFF)</td></tr>
<tr class="memdesc:ga1fb76b458d9f4ef6d3fca2e97de9913b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC FIFO Counter Register bit definitions.  <a href="#ga1fb76b458d9f4ef6d3fca2e97de9913b"></a><br/></td></tr>
<tr class="separator:ga1fb76b458d9f4ef6d3fca2e97de9913b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc2bbd994209fc2a5a6752aa573f0a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gaffc2bbd994209fc2a5a6752aa573f0a6">SDC_CARDSTATUS_BYTENUM</a>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 4)</td></tr>
<tr class="separator:gaffc2bbd994209fc2a5a6752aa573f0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga61261ea00e1db06c1797f5b66bf6dd75"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga61261ea00e1db06c1797f5b66bf6dd75">IP_SDC_001_PWR_CTRL_T</a> { <a class="el" href="group___i_p___s_d_c__001.html#gga61261ea00e1db06c1797f5b66bf6dd75a1f4d0646ccf634813b3947a6c137a730">SDC_POWER_OFF</a> = 0, 
<a class="el" href="group___i_p___s_d_c__001.html#gga61261ea00e1db06c1797f5b66bf6dd75a5c702fe8098fb5c6889da23707187cd6">SDC_POWER_UP</a> = 2, 
<a class="el" href="group___i_p___s_d_c__001.html#gga61261ea00e1db06c1797f5b66bf6dd75a5712c7046e385279afc16bcc03ac4f0d">SDC_POWER_ON</a> = 3
 }</td></tr>
<tr class="memdesc:ga61261ea00e1db06c1797f5b66bf6dd75"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Power Control Options.  <a href="group___i_p___s_d_c__001.html#ga61261ea00e1db06c1797f5b66bf6dd75">More...</a><br/></td></tr>
<tr class="separator:ga61261ea00e1db06c1797f5b66bf6dd75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad561eb63ef431c5dfb5075250cd27ba2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gad561eb63ef431c5dfb5075250cd27ba2">IP_SDC_001_CLOCK_CTRL_T</a> { <a class="el" href="group___i_p___s_d_c__001.html#ggad561eb63ef431c5dfb5075250cd27ba2a4f392780d0e54365ac3981931aaaec5e">SDC_CLOCK_ENABLE</a> = 8, 
<a class="el" href="group___i_p___s_d_c__001.html#ggad561eb63ef431c5dfb5075250cd27ba2a5a275c374ede284c1ff8b68855c3bc35">SDC_CLOCK_POWER_SAVE</a> = 9, 
<a class="el" href="group___i_p___s_d_c__001.html#ggad561eb63ef431c5dfb5075250cd27ba2a0cfd6c1513ff7de652fbb93ba065089e">SDC_CLOCK_DIVIDER_BYPASS</a> = 10, 
<a class="el" href="group___i_p___s_d_c__001.html#ggad561eb63ef431c5dfb5075250cd27ba2a78d1c95638513c798cef36e1a303eb5e">SDC_CLOCK_WIDEBUS_MODE</a> = 11
 }</td></tr>
<tr class="memdesc:gad561eb63ef431c5dfb5075250cd27ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Clock Control Options.  <a href="group___i_p___s_d_c__001.html#gad561eb63ef431c5dfb5075250cd27ba2">More...</a><br/></td></tr>
<tr class="separator:gad561eb63ef431c5dfb5075250cd27ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d75396a233491e40c276f4615964cb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga99d75396a233491e40c276f4615964cb">IP_SDC_001_RESPONSE_T</a> { <a class="el" href="group___i_p___s_d_c__001.html#gga99d75396a233491e40c276f4615964cbaf75f0c02e9a6fec59e2dbe9914e0a2e8">SDC_NO_RESPONSE</a> = SDC_COMMAND_NO_RSP, 
<a class="el" href="group___i_p___s_d_c__001.html#gga99d75396a233491e40c276f4615964cbad43642e21aedb50f8c1071110efdeed8">SDC_SHORT_RESPONSE</a> = SDC_COMMAND_SHORT_RSP, 
<a class="el" href="group___i_p___s_d_c__001.html#gga99d75396a233491e40c276f4615964cbaee2421301a6b1d3d3f97846527e514e6">SDC_LONG_RESPONSE</a> = SDC_COMMAND_LONG_RSP
 }</td></tr>
<tr class="memdesc:ga99d75396a233491e40c276f4615964cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Response type.  <a href="group___i_p___s_d_c__001.html#ga99d75396a233491e40c276f4615964cb">More...</a><br/></td></tr>
<tr class="separator:ga99d75396a233491e40c276f4615964cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34941fde8eeb6ee0faa6cb4ae30c2f4b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga34941fde8eeb6ee0faa6cb4ae30c2f4b">IP_SDC_001_TRANSFER_DIR_T</a> { <a class="el" href="group___i_p___s_d_c__001.html#gga34941fde8eeb6ee0faa6cb4ae30c2f4ba25b87918798c833977c496a6344ae547">SDC_TRANSFER_DIR_FROMCARD</a> = SDC_DATACTRL_DIR_FROMCARD, 
<a class="el" href="group___i_p___s_d_c__001.html#gga34941fde8eeb6ee0faa6cb4ae30c2f4baaacf5620bac313306b9f1f624ae9f65d">SDC_TRANSFER_DIR_TOCARD</a> = SDC_DATACTRL_DIR_TOCARD
 }</td></tr>
<tr class="memdesc:ga34941fde8eeb6ee0faa6cb4ae30c2f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Data Transfer Direction definitions.  <a href="group___i_p___s_d_c__001.html#ga34941fde8eeb6ee0faa6cb4ae30c2f4b">More...</a><br/></td></tr>
<tr class="separator:ga34941fde8eeb6ee0faa6cb4ae30c2f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa79d19bf02b0f68c6f6923146a6a1bcd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gaa79d19bf02b0f68c6f6923146a6a1bcd">IP_SDC_001_TRANSFER_MODE_T</a> { <a class="el" href="group___i_p___s_d_c__001.html#ggaa79d19bf02b0f68c6f6923146a6a1bcdab4b1e088bcba8df71e3b7a629c847cf7">SDC_TRANSFER_MODE_STREAM</a> = SDC_DATACTRL_XFER_MODE_STREAM, 
<a class="el" href="group___i_p___s_d_c__001.html#ggaa79d19bf02b0f68c6f6923146a6a1bcdab8d9cc580f9a74fe4eca595b33acbb58">SDC_TRANSFER_MODE_BLOCK</a> = SDC_DATACTRL_XFER_MODE_BLOCK
 }</td></tr>
<tr class="memdesc:gaa79d19bf02b0f68c6f6923146a6a1bcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Data Transfer Mode definitions.  <a href="group___i_p___s_d_c__001.html#gaa79d19bf02b0f68c6f6923146a6a1bcd">More...</a><br/></td></tr>
<tr class="separator:gaa79d19bf02b0f68c6f6923146a6a1bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76a23d5ba0460812445b9b2349e933cf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga76a23d5ba0460812445b9b2349e933cf">IP_SDC_001_BLOCK_SIZE_T</a> { <br/>
&#160;&#160;<a class="el" href="group___i_p___s_d_c__001.html#gga76a23d5ba0460812445b9b2349e933cfa115b79ca11d080b73f5390773fef28c2">SDC_BLOCK_SIZE_1</a> = 0, 
<a class="el" href="group___i_p___s_d_c__001.html#gga76a23d5ba0460812445b9b2349e933cfacc1d276641ddcc5e20c73da317137f43">SDC_BLOCK_SIZE_2</a>, 
<a class="el" href="group___i_p___s_d_c__001.html#gga76a23d5ba0460812445b9b2349e933cfa4d6ba9e429fcea8c26421a978aadcd73">SDC_BLOCK_SIZE_4</a>, 
<a class="el" href="group___i_p___s_d_c__001.html#gga76a23d5ba0460812445b9b2349e933cfa3a42ae299c6d144add72941e1e432a4f">SDC_BLOCK_SIZE_8</a>, 
<br/>
&#160;&#160;<a class="el" href="group___i_p___s_d_c__001.html#gga76a23d5ba0460812445b9b2349e933cfa83a1e350d046c0d96cf1e523ba02fca3">SDC_BLOCK_SIZE_16</a>, 
<a class="el" href="group___i_p___s_d_c__001.html#gga76a23d5ba0460812445b9b2349e933cfaebd4b45a05f504f2475e343563f19a2e">SDC_BLOCK_SIZE_32</a>, 
<a class="el" href="group___i_p___s_d_c__001.html#gga76a23d5ba0460812445b9b2349e933cfa894fddc738f2a180fa1c776c04eefc58">SDC_BLOCK_SIZE_64</a>, 
<a class="el" href="group___i_p___s_d_c__001.html#gga76a23d5ba0460812445b9b2349e933cfa556dce28694f41c65a108a6e18092f50">SDC_BLOCK_SIZE_128</a>, 
<br/>
&#160;&#160;<a class="el" href="group___i_p___s_d_c__001.html#gga76a23d5ba0460812445b9b2349e933cfa4d22b2a0e779828de797cb7f539c28d9">SDC_BLOCK_SIZE_256</a>, 
<a class="el" href="group___i_p___s_d_c__001.html#gga76a23d5ba0460812445b9b2349e933cfa35f6d135773c6f7cc9566a9ce32e5577">SDC_BLOCK_SIZE_512</a>, 
<a class="el" href="group___i_p___s_d_c__001.html#gga76a23d5ba0460812445b9b2349e933cfa87e08919ac39382e239be1805fe7320e">SDC_BLOCK_SIZE_1024</a>, 
<a class="el" href="group___i_p___s_d_c__001.html#gga76a23d5ba0460812445b9b2349e933cfaf3c4bb2792db9b5c529887888abd3eb5">SDC_BLOCK_SIZE_2048</a>
<br/>
 }</td></tr>
<tr class="memdesc:ga76a23d5ba0460812445b9b2349e933cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDC Data Block size definitions (in bytes)  <a href="group___i_p___s_d_c__001.html#ga76a23d5ba0460812445b9b2349e933cf">More...</a><br/></td></tr>
<tr class="separator:ga76a23d5ba0460812445b9b2349e933cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad6f7b2bc2151ed38b0bd41586dc1baf4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gad6f7b2bc2151ed38b0bd41586dc1baf4">IP_SDC_PowerControl</a> (<a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *pSDC, <a class="el" href="group___i_p___s_d_c__001.html#ga61261ea00e1db06c1797f5b66bf6dd75">IP_SDC_001_PWR_CTRL_T</a> pwrMode, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> flag)</td></tr>
<tr class="memdesc:gad6f7b2bc2151ed38b0bd41586dc1baf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the power state of SDC peripheral.  <a href="#gad6f7b2bc2151ed38b0bd41586dc1baf4"></a><br/></td></tr>
<tr class="separator:gad6f7b2bc2151ed38b0bd41586dc1baf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340f25ce5c607c6c91a543f7ded5a128"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga340f25ce5c607c6c91a543f7ded5a128">IP_SDC_SetClockDiv</a> (<a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *pSDC, uint8_t div)</td></tr>
<tr class="memdesc:ga340f25ce5c607c6c91a543f7ded5a128"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set clock divider value for SDC peripheral.  <a href="#ga340f25ce5c607c6c91a543f7ded5a128"></a><br/></td></tr>
<tr class="separator:ga340f25ce5c607c6c91a543f7ded5a128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4489610d9931c9aedea4a0005daf1e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga3c4489610d9931c9aedea4a0005daf1e">IP_SDC_ClockControl</a> (<a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *pSDC, <a class="el" href="group___i_p___s_d_c__001.html#gad561eb63ef431c5dfb5075250cd27ba2">IP_SDC_001_CLOCK_CTRL_T</a> ctrlType, <a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga3c4489610d9931c9aedea4a0005daf1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set or Reset clock control of SDC peripheral.  <a href="#ga3c4489610d9931c9aedea4a0005daf1e"></a><br/></td></tr>
<tr class="separator:ga3c4489610d9931c9aedea4a0005daf1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a42f498444481dd4db58151fa7baa7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga10a42f498444481dd4db58151fa7baa7">IP_SDC_SetCommand</a> (<a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *pSDC, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Cmd, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> Arg)</td></tr>
<tr class="memdesc:ga10a42f498444481dd4db58151fa7baa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SDC Command Information.  <a href="#ga10a42f498444481dd4db58151fa7baa7"></a><br/></td></tr>
<tr class="separator:ga10a42f498444481dd4db58151fa7baa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1924dd38f1568f5cbecdcf17aae6e9e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gaf1924dd38f1568f5cbecdcf17aae6e9e">IP_SDC_ResetCommand</a> (<a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *pSDC)</td></tr>
<tr class="memdesc:gaf1924dd38f1568f5cbecdcf17aae6e9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset SDC Command Information.  <a href="#gaf1924dd38f1568f5cbecdcf17aae6e9e"></a><br/></td></tr>
<tr class="separator:gaf1924dd38f1568f5cbecdcf17aae6e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dfea113afdfd5c341c8dcc829afda72"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga4dfea113afdfd5c341c8dcc829afda72">IP_SDC_GetResp</a> (<a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *pSDC, <a class="el" href="struct_i_p___s_d_c__001___r_e_s_p___t.html">IP_SDC_001_RESP_T</a> *pResp)</td></tr>
<tr class="memdesc:ga4dfea113afdfd5c341c8dcc829afda72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SDC Response.  <a href="#ga4dfea113afdfd5c341c8dcc829afda72"></a><br/></td></tr>
<tr class="separator:ga4dfea113afdfd5c341c8dcc829afda72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d9a125cd35e33823bd03695ca8c219"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga53d9a125cd35e33823bd03695ca8c219">IP_SDC_SetDataTimer</a> (<a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *pSDC, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> timeout)</td></tr>
<tr class="memdesc:ga53d9a125cd35e33823bd03695ca8c219"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SDC Data Timeout Period.  <a href="#ga53d9a125cd35e33823bd03695ca8c219"></a><br/></td></tr>
<tr class="separator:ga53d9a125cd35e33823bd03695ca8c219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe5127107a19f71f04d0d6efecb780d9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gafe5127107a19f71f04d0d6efecb780d9">IP_SDC_SetDataTransfer</a> (<a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *pSDC, <a class="el" href="struct_i_p___s_d_c__001___d_a_t_a___t_r_a_n_s_f_e_r___t.html">IP_SDC_001_DATA_TRANSFER_T</a> *pTransfer)</td></tr>
<tr class="memdesc:gafe5127107a19f71f04d0d6efecb780d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SDC Data Transfer Information.  <a href="#gafe5127107a19f71f04d0d6efecb780d9"></a><br/></td></tr>
<tr class="separator:gafe5127107a19f71f04d0d6efecb780d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d1466d1f8161f3afc5619eabbed79b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga4d1466d1f8161f3afc5619eabbed79b8">IP_SDC_WriteFIFO</a> (<a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *pSDC, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> *pSrc, bool bFirstHalf)</td></tr>
<tr class="memdesc:ga4d1466d1f8161f3afc5619eabbed79b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Data to FIFO.  <a href="#ga4d1466d1f8161f3afc5619eabbed79b8"></a><br/></td></tr>
<tr class="separator:ga4d1466d1f8161f3afc5619eabbed79b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5c76e93283181c6775ddf6a070ef6cb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gae5c76e93283181c6775ddf6a070ef6cb">IP_SDC_ReadFIFO</a> (<a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *pSDC, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> *pDst, bool bFirstHalf)</td></tr>
<tr class="memdesc:gae5c76e93283181c6775ddf6a070ef6cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Data to FIFO.  <a href="#gae5c76e93283181c6775ddf6a070ef6cb"></a><br/></td></tr>
<tr class="separator:gae5c76e93283181c6775ddf6a070ef6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e91e1c6bcd646c615b9b54a2eff2d4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga2e91e1c6bcd646c615b9b54a2eff2d4e">IP_SDC_GetStatus</a> (<a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *pSDC)</td></tr>
<tr class="memdesc:ga2e91e1c6bcd646c615b9b54a2eff2d4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get status of SDC Peripheral.  <a href="#ga2e91e1c6bcd646c615b9b54a2eff2d4e"></a><br/></td></tr>
<tr class="separator:ga2e91e1c6bcd646c615b9b54a2eff2d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65c901bbfcddc36f382c7799c26a1c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gaa65c901bbfcddc36f382c7799c26a1c3">IP_SDC_ClearStatus</a> (<a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *pSDC, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> flag)</td></tr>
<tr class="memdesc:gaa65c901bbfcddc36f382c7799c26a1c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear status of SDC Peripheral.  <a href="#gaa65c901bbfcddc36f382c7799c26a1c3"></a><br/></td></tr>
<tr class="separator:gaa65c901bbfcddc36f382c7799c26a1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02546211182b2da5083fa7509e7596f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gae02546211182b2da5083fa7509e7596f">IP_SDC_SetIntMask</a> (<a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *pSDC, <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> mask)</td></tr>
<tr class="memdesc:gae02546211182b2da5083fa7509e7596f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set interrupt mask for SDC Peripheral.  <a href="#gae02546211182b2da5083fa7509e7596f"></a><br/></td></tr>
<tr class="separator:gae02546211182b2da5083fa7509e7596f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58cf8c2b09389b7af4b3dbc6508d2bc1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#ga58cf8c2b09389b7af4b3dbc6508d2bc1">IP_SDC_Init</a> (<a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *pSDC)</td></tr>
<tr class="memdesc:ga58cf8c2b09389b7af4b3dbc6508d2bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the SDC card controller.  <a href="#ga58cf8c2b09389b7af4b3dbc6508d2bc1"></a><br/></td></tr>
<tr class="separator:ga58cf8c2b09389b7af4b3dbc6508d2bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7115bbd9038d3a2310227e38acea0cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i_p___s_d_c__001.html#gad7115bbd9038d3a2310227e38acea0cb">IP_SDC_DeInit</a> (<a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *pSDC)</td></tr>
<tr class="memdesc:gad7115bbd9038d3a2310227e38acea0cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitialise the SDC peripheral.  <a href="#gad7115bbd9038d3a2310227e38acea0cb"></a><br/></td></tr>
<tr class="separator:gad7115bbd9038d3a2310227e38acea0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gaffc2bbd994209fc2a5a6752aa573f0a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_CARDSTATUS_BYTENUM&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00317">317</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7f73817af54c6d2d9bb109dfbeca60a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_CLEAR_ALL&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x7FF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC Clear Register bit definitions. </p>
<p>Clear all status flag </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00223">223</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga89abc5a01654fff313dcf5f6ee83937b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_CLEAR_CMDCRCFAIL&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears CmdCrcFail flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00225">225</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a87e7ab4f103f5b6b2128fd9ba9e2a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_CLEAR_CMDRESPEND&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears CmdRespEnd flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00237">237</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7eb79ebfda0b2bcbe6334adbbc53c015"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_CLEAR_CMDSENT&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears CmdSent flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00239">239</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42cf65c4654cfa8d0704749519fdc4ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_CLEAR_CMDTIMEOUT&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears CmdTimeOut flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00229">229</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f554eaf21fc6dc6841b54008584a079"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_CLEAR_DATABLOCKEND&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears DataBlockEnd flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00245">245</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29d55bfe97a69d9f2b7ce6aec7153769"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_CLEAR_DATACRCFAIL&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears DataCrcFail flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00227">227</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade98632bfdddaa10bfc578584c94d45e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_CLEAR_DATAEND&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears DataEnd flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00241">241</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab828ab2d50daf6bd6eb060bf7de2732a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_CLEAR_DATATIMEOUT&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears DataTimeOut flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00231">231</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a5f1cb31a96f72aae5e73e5e13a34a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_CLEAR_RXOVERRUN&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears RxOverrun flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00235">235</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7f1763e5994d9e8a8d8399a517eb45c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_CLEAR_STARTBITERR&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears StartBitErr flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00243">243</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga01d121b7ecf4ceebe2ea4939246f18d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_CLEAR_TXUNDERRUN&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears TxUnderrun flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00233">233</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad61d631d695dd6920abbd4e0000cb896"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_CLOCK_BITMASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0xFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC Clock Control Register bit definitions. </p>
<p>SDC Clock Control Register Bitmask </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00089">89</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94d71d5d0b09fd1db890c8185369f36f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_CLOCK_CLKDIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0x0FF)) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set SDC Clock Divide value </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00093">93</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe221b4b096d34b12ab661a31b286b6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_CLOCK_CLKDIV_BITMASK&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0xFF ) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDC Clock Divider Bitmask </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00091">91</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8efbff620115bb6ffd0699e626ddee8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_COMMAND_BITMASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x7FF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC Command Register bit definitions. </p>
<p>SDC Command Register Bitmask </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00099">99</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga26c83d50a9f14bdb16bf9f4d3dc7087e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_COMMAND_ENABLE&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable CPSM </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00117">117</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67808cf86d29fddadd35e795b473da47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_COMMAND_INDEX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) n &amp; 0x3F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set SDC Command Index </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00103">103</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga247d1c48fcba44c61790a3beb6fd6d1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_COMMAND_INDEX_BITMASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x3F)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDC Command Index Bitmask </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00101">101</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e878d3e0dfadc67619a99e6bbcea7ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_COMMAND_INTERRUPT&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mark that command timer is disabled and CPSM waits for interrupt request </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00113">113</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9ef692b008f266d52553008f61337f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_COMMAND_LONG_RSP&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 3 ) &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Long response is expected </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00109">109</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga61196aecb90352f66c42391a40203451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_COMMAND_NO_RSP&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0 ) &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No response is expected </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00105">105</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9cb2ec68b8cabb9ea4759ecf635bb81f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_COMMAND_PENDING&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mark that CPSM waits for CmdPend before starting sending a command </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00115">115</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa34a0a25eb1613a260a57a61d026e155"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_COMMAND_RSP_BITMASK&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 3 ) &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Response bit mask </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00111">111</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacefb988235de15868e5fbb7f42efd672"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_COMMAND_SHORT_RSP&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Short response is expected </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00107">107</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga885b5782443bc4cf709c868733a0eca3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_DATACNT_VAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) n &amp; 0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC Data Counter Register bit definitions. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00156">156</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga63d36d9d7921d8dec4fe7a9c0b344601"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_DATACTRL_BITMASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC Data Control Register bit definitions. </p>
<p>SDC Data Control Register Bitmask </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00135">135</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9bb931b9ba51f336f5c6899963e6083"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_DATACTRL_BLOCKSIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0x0F) ) &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set Data Block size </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00149">149</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc57e8c5c7ddfb67a39b934d04cfe02f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_DATACTRL_BLOCKSIZE_VAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1) &lt;&lt; n)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get Data Block size value </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00151">151</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab33fb10139176b7ba5ffab8a2156e94b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_DATACTRL_DIR_FROMCARD&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mark that Data is transfer from card to controller </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00139">139</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga528c850702a58456dce7b6f26e747a2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_DATACTRL_DIR_TOCARD&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mark that Data is transfer from controller to card </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00141">141</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2af3e468b8b797aa07f04e03463bc69a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_DATACTRL_DMA_ENABLE&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable DMA </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00147">147</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b23b0c7b23818eddae530cc0473e093"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_DATACTRL_ENABLE&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Data Transfer </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00137">137</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2406840816936ad2c956db9d11dbe60b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_DATACTRL_XFER_MODE_BLOCK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mark that the transfer mode is Block Data Transfer </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00145">145</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd326a8af6fd0605974a45279695d3c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_DATACTRL_XFER_MODE_STREAM&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mark that the transfer mode is Stream Data Transfer </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00143">143</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf150a3e5f670b18e34663ea68a22426f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_DATALENGTH_LEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) n &amp; 0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC Data Length Register bit definitions. </p>
<p>SDC Data Length set </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00129">129</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1fb76b458d9f4ef6d3fca2e97de9913b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_FIFOCNT_VAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) n &amp; 0x7FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC FIFO Counter Register bit definitions. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00314">314</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1ae8e3bdf9e357060314667095c7860"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_CMDACTIVE&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask CmdActive flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00273">273</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga062cf25c87dc05792e46fd8ff37b2aad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_CMDCRCFAIL&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC Interrupt Mask Register bit definitions. </p>
<p>Mask CmdCrcFail flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00251">251</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93bea4491a497bb7e14b0c1136804166"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_CMDERR&#160;&#160;&#160;(<a class="el" href="group___i_p___s_d_c__001.html#ga062cf25c87dc05792e46fd8ff37b2aad">SDC_MASK0_CMDCRCFAIL</a> | <a class="el" href="group___i_p___s_d_c__001.html#ga21a1c80f59c804bfee50d58fa604cd3a">SDC_MASK0_CMDTIMEOUT</a> | <a class="el" href="group___i_p___s_d_c__001.html#ga3df816c492df4984c85bc4ef45793083">SDC_MASK0_STARTBITERR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD error interrupt mask </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00295">295</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga38501ef8945ec53c69606563d26370d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_CMDRESPEND&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask CmdRespEnd flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00263">263</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c78335343f28bb51002c59e4405fa9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_CMDSENT&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask CmdSent flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00265">265</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21a1c80f59c804bfee50d58fa604cd3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_CMDTIMEOUT&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask CmdTimeOut flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00255">255</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3439c758d0bd75bc3d3e73b86f3d72a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_DATA&#160;&#160;&#160;(<a class="el" href="group___i_p___s_d_c__001.html#gaa9e192f6425ed0bede381ec5c645a206">SDC_MASK0_DATAEND</a> | <a class="el" href="group___i_p___s_d_c__001.html#ga9f08a9a936ea3f519375667d85854ae5">SDC_MASK0_DATABLOCKEND</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Transfer interrupt mask </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00309">309</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f08a9a936ea3f519375667d85854ae5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_DATABLOCKEND&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask DataBlockEnd flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00271">271</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae04470149820b2fcfcdfdc2101b3d79c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_DATACRCFAIL&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask DataCrcFail flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00253">253</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9e192f6425ed0bede381ec5c645a206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_DATAEND&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask DataEnd flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00267">267</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1afe60de41bf742620062a7758b587fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_DATATIMEOUT&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask DataTimeOut flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00257">257</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6974997fb5b78eb8ebf1352a8df27d3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_RXACTIVE&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask RxActive flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00277">277</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad63d2c6d0c3e05ce50acad2322686a17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_RXDATAAVLBL&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask RxDataAvlbl flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00293">293</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81ef893a86a668b9c4b1396e4bbea21a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_RXDATAERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group___i_p___s_d_c__001.html#gae04470149820b2fcfcdfdc2101b3d79c">SDC_MASK0_DATACRCFAIL</a> | <a class="code" href="group___i_p___s_d_c__001.html#ga1afe60de41bf742620062a7758b587fd">SDC_MASK0_DATATIMEOUT</a> | <a class="code" href="group___i_p___s_d_c__001.html#ga4acefe91589ced8a724b3e544ab94b69">SDC_MASK0_RXOVERRUN</a> | \</div>
<div class="line">        SDC_MASK0_STARTBITERR)</div>
</div><!-- fragment --><p>Data Receive Error interrupt mask </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00301">301</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga17a310f3de630e2599f44db2a8022be6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_RXFIFO&#160;&#160;&#160;(<a class="el" href="group___i_p___s_d_c__001.html#ga28964edf7af49db0d93c9ec02ed9439b">SDC_MASK0_RXFIFOHALFFULL</a>  | <a class="el" href="group___i_p___s_d_c__001.html#ga9f08a9a936ea3f519375667d85854ae5">SDC_MASK0_DATABLOCKEND</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX FIFO interrupt mask </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00306">306</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6dbbc9e9b7d60723efc80b90caa97a65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_RXFIFOEMPTY&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask RxFifoEmpty flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00289">289</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ed5d31c241f757acb4b2ad427e68759"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_RXFIFOFULL&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask RxFifoFull flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00285">285</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28964edf7af49db0d93c9ec02ed9439b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_RXFIFOHALFFULL&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask RxFifoHalfFull flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00281">281</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4acefe91589ced8a724b3e544ab94b69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_RXOVERRUN&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask RxOverrun flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00261">261</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3df816c492df4984c85bc4ef45793083"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_STARTBITERR&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask StartBitErr flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00269">269</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6739e8b097806badf6ac1997a7e85eb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_TXACTIVE&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask TxActive flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00275">275</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga652c70a5a222cd6f88310e9f8dd081b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_TXDATAAVLBL&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask TxDataAvlbl flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00291">291</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga313f82096a01cbd177a14297136d1b62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_TXDATAERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group___i_p___s_d_c__001.html#gae04470149820b2fcfcdfdc2101b3d79c">SDC_MASK0_DATACRCFAIL</a> | <a class="code" href="group___i_p___s_d_c__001.html#ga1afe60de41bf742620062a7758b587fd">SDC_MASK0_DATATIMEOUT</a> | <a class="code" href="group___i_p___s_d_c__001.html#gafdcc5931926946a80e7417636b886fd4">SDC_MASK0_TXUNDERRUN</a> | \</div>
<div class="line">        SDC_MASK0_STARTBITERR)</div>
</div><!-- fragment --><p>Data Transmit Error interrupt mask </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00297">297</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca177abf840a18a428c42f068fdd8420"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_TXFIFO&#160;&#160;&#160;(<a class="el" href="group___i_p___s_d_c__001.html#ga37187b982443cd78824859e69949a153">SDC_MASK0_TXFIFOHALFEMPTY</a> | <a class="el" href="group___i_p___s_d_c__001.html#ga9f08a9a936ea3f519375667d85854ae5">SDC_MASK0_DATABLOCKEND</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX FIFO interrupt mask </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00304">304</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga89ce6159293304ae019816e42f1c5810"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_TXFIFOEMPTY&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask TxFifoEmpty flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00287">287</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga94cb16ba9dc6fd65ac3c005b66442e32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_TXFIFOFULL&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask TxFifoFull flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00283">283</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga37187b982443cd78824859e69949a153"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_TXFIFOHALFEMPTY&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask TxFifoHalfEmpty flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00279">279</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafdcc5931926946a80e7417636b886fd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_MASK0_TXUNDERRUN&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask TxUnderrun flag. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00259">259</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cd1f8f7bad90f879f78279b5b4cfd77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_PWR_BITMASK&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0xC3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC Power Control Register bit definitions. </p>
<p>SDC Power Control Register Bitmask </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00075">75</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa87c824a74ee869af87af1f18fda613f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_PWR_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) (n &amp; 0x03)) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDC Power Control </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00079">79</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff7c5991acff2a6fe56146c9c09b5592"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_PWR_CTRL_BITMASK&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 0x03) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDC Power Control Bit Mask </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00077">77</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5155ddf0110f940e6545caec351d890c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_PWR_OPENDRAIN&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1) &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SD_CMD Output Control </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00081">81</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f202c0f7040eefaf701305443c73529"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_PWR_ROD&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1) &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rod Control </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00083">83</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga80abaa7d0d6663a5b481eee8f7c62e89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_RESPCOMMAND_VAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) n &amp; 0x3F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC Command Response Register bit definitions. </p>
<p>SDC Command Response value </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00123">123</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ab729b93e9db32f44fa72b20496ed1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_CMDACTIVE&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command transfer in progress. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00184">184</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga327c354e7911a2e38423faf965dde4b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_CMDCRCFAIL&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC Status Register bit definitions. </p>
<p>Command Response received (CRC check failed) </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00162">162</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1ab699b2625283bfcad0de01e0ca65b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_CMDERR&#160;&#160;&#160;(<a class="el" href="group___i_p___s_d_c__001.html#ga327c354e7911a2e38423faf965dde4b2">SDC_STATUS_CMDCRCFAIL</a> | <a class="el" href="group___i_p___s_d_c__001.html#gad4298155142e48da99a8cae1dc6fd090">SDC_STATUS_CMDTIMEOUT</a> | <a class="el" href="group___i_p___s_d_c__001.html#ga35261c592365398283d5fb122e3a33ea">SDC_STATUS_STARTBITERR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command Error Status </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00206">206</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8743d9e3496219f413c43303bf5f9ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_CMDRESPEND&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command response received (CRC check passed). </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00174">174</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga16683f1ae3129870fae94f18c4243e92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_CMDSENT&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command sent (no response required). </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00176">176</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4298155142e48da99a8cae1dc6fd090"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_CMDTIMEOUT&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Command response timeout.. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00166">166</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf01e78bccc6e7528ae0be66cbca7b8e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_DATA&#160;&#160;&#160;(<a class="el" href="group___i_p___s_d_c__001.html#ga05865df143cb719d699eed90a7e7ecae">SDC_STATUS_DATAEND</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Transfer Status </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00217">217</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5424fd2526e94b8ac3f0411a23b5cf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_DATABLOCKEND&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data block sent/received (CRC check passed). </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00182">182</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00f27424c0d5d8a3c9a04c5cc9458e60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_DATACRCFAIL&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data block sent/received (CRC check failed). </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00164">164</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05865df143cb719d699eed90a7e7ecae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_DATAEND&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data end (data counter is zero). </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00178">178</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0523299e5adeaa67db70e69a523cb046"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_DATAERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group___i_p___s_d_c__001.html#ga00f27424c0d5d8a3c9a04c5cc9458e60">SDC_STATUS_DATACRCFAIL</a> | <a class="code" href="group___i_p___s_d_c__001.html#gaabad36a2d36a7739e4c40a44dade8a04">SDC_STATUS_DATATIMEOUT</a> | <a class="code" href="group___i_p___s_d_c__001.html#ga1bb72c314570f6e9b19437747fa005a5">SDC_STATUS_TXUNDERRUN</a> \</div>
<div class="line">          | <a class="code" href="group___i_p___s_d_c__001.html#ga7d94b3dad060a9cde5e67a2634869c54">SDC_STATUS_RXOVERRUN</a> | <a class="code" href="group___i_p___s_d_c__001.html#ga35261c592365398283d5fb122e3a33ea">SDC_STATUS_STARTBITERR</a>)</div>
</div><!-- fragment --><p>Data Error Status </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00208">208</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabad36a2d36a7739e4c40a44dade8a04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_DATATIMEOUT&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data timeout. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00168">168</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabec47a216392d4e30320f6ffe8b67378"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_FIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(<a class="code" href="group___i_p___s_d_c__001.html#gab2dee96542c20d884f13feb8a8b427cd">SDC_STATUS_TXFIFOHALFEMPTY</a> | <a class="code" href="group___i_p___s_d_c__001.html#ga4f9fc28ccc601117307bfd69fec6221e">SDC_STATUS_RXFIFOHALFFULL</a> \</div>
<div class="line">       | <a class="code" href="group___i_p___s_d_c__001.html#gae563e73b8f631b385676da7d04c400a6">SDC_STATUS_TXFIFOFULL</a>  | <a class="code" href="group___i_p___s_d_c__001.html#gaec9ffbf356be419f2c6205a9aed08697">SDC_STATUS_RXFIFOFULL</a> \</div>
<div class="line">       | <a class="code" href="group___i_p___s_d_c__001.html#gab578b71eb2294c26a0e4912ea15de0e4">SDC_STATUS_TXFIFOEMPTY</a> | <a class="code" href="group___i_p___s_d_c__001.html#gaa179ba68c11c8e691b5e5289ea8aa8ff">SDC_STATUS_RXFIFOEMPTY</a> \</div>
<div class="line">       | <a class="code" href="group___i_p___s_d_c__001.html#gae5424fd2526e94b8ac3f0411a23b5cf0">SDC_STATUS_DATABLOCKEND</a>)</div>
</div><!-- fragment --><p>FIFO Status </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00211">211</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f9c6993c3172d27b06b709059b973ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_RXACTIVE&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data receive in progress. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00188">188</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b8cbeea702b6aa43147613e4d23cc2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_RXDATAAVLBL&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data available in receive FIFO. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00204">204</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa179ba68c11c8e691b5e5289ea8aa8ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_RXFIFOEMPTY&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO empty. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00200">200</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaec9ffbf356be419f2c6205a9aed08697"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_RXFIFOFULL&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO full. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00196">196</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f9fc28ccc601117307bfd69fec6221e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_RXFIFOHALFFULL&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO half full. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00192">192</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d94b3dad060a9cde5e67a2634869c54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_RXOVERRUN&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO overrun error. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00172">172</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35261c592365398283d5fb122e3a33ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_STARTBITERR&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start bit not detected on all data signals in wide bus mode.. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00180">180</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4cb69b64a70af7dd74ae54437cdbc155"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_TXACTIVE&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transmit in progress. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00186">186</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f2557e772eabc41924fd7bdeb02234b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_TXDATAAVLBL&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data available in transmit FIFO. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00202">202</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab578b71eb2294c26a0e4912ea15de0e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_TXFIFOEMPTY&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO empty. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00198">198</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae563e73b8f631b385676da7d04c400a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_TXFIFOFULL&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO full. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00194">194</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab2dee96542c20d884f13feb8a8b427cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_TXFIFOHALFEMPTY&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO half empty. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00190">190</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1bb72c314570f6e9b19437747fa005a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDC_STATUS_TXUNDERRUN&#160;&#160;&#160;(((<a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>) 1 ) &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO underrun error. </p>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00170">170</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga76a23d5ba0460812445b9b2349e933cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___s_d_c__001.html#ga76a23d5ba0460812445b9b2349e933cf">IP_SDC_001_BLOCK_SIZE_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC Data Block size definitions (in bytes) </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga76a23d5ba0460812445b9b2349e933cfa115b79ca11d080b73f5390773fef28c2"></a>SDC_BLOCK_SIZE_1</em>&nbsp;</td><td>
<p>Block size - 1 byte </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga76a23d5ba0460812445b9b2349e933cfacc1d276641ddcc5e20c73da317137f43"></a>SDC_BLOCK_SIZE_2</em>&nbsp;</td><td>
<p>Block size - 2 bytes </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga76a23d5ba0460812445b9b2349e933cfa4d6ba9e429fcea8c26421a978aadcd73"></a>SDC_BLOCK_SIZE_4</em>&nbsp;</td><td>
<p>Block size - 4 bytes </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga76a23d5ba0460812445b9b2349e933cfa3a42ae299c6d144add72941e1e432a4f"></a>SDC_BLOCK_SIZE_8</em>&nbsp;</td><td>
<p>Block size - 8 bytes </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga76a23d5ba0460812445b9b2349e933cfa83a1e350d046c0d96cf1e523ba02fca3"></a>SDC_BLOCK_SIZE_16</em>&nbsp;</td><td>
<p>Block size - 16 bytes </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga76a23d5ba0460812445b9b2349e933cfaebd4b45a05f504f2475e343563f19a2e"></a>SDC_BLOCK_SIZE_32</em>&nbsp;</td><td>
<p>Block size - 32 bytes </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga76a23d5ba0460812445b9b2349e933cfa894fddc738f2a180fa1c776c04eefc58"></a>SDC_BLOCK_SIZE_64</em>&nbsp;</td><td>
<p>Block size - 64 bytes </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga76a23d5ba0460812445b9b2349e933cfa556dce28694f41c65a108a6e18092f50"></a>SDC_BLOCK_SIZE_128</em>&nbsp;</td><td>
<p>Block size - 128 bytes </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga76a23d5ba0460812445b9b2349e933cfa4d22b2a0e779828de797cb7f539c28d9"></a>SDC_BLOCK_SIZE_256</em>&nbsp;</td><td>
<p>Block size - 256 bytes </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga76a23d5ba0460812445b9b2349e933cfa35f6d135773c6f7cc9566a9ce32e5577"></a>SDC_BLOCK_SIZE_512</em>&nbsp;</td><td>
<p>Block size - 512 bytes </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga76a23d5ba0460812445b9b2349e933cfa87e08919ac39382e239be1805fe7320e"></a>SDC_BLOCK_SIZE_1024</em>&nbsp;</td><td>
<p>Block size - 1024 bytes </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga76a23d5ba0460812445b9b2349e933cfaf3c4bb2792db9b5c529887888abd3eb5"></a>SDC_BLOCK_SIZE_2048</em>&nbsp;</td><td>
<p>Block size - 2048 bytes </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00366">366</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad561eb63ef431c5dfb5075250cd27ba2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___s_d_c__001.html#gad561eb63ef431c5dfb5075250cd27ba2">IP_SDC_001_CLOCK_CTRL_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC Clock Control Options. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggad561eb63ef431c5dfb5075250cd27ba2a4f392780d0e54365ac3981931aaaec5e"></a>SDC_CLOCK_ENABLE</em>&nbsp;</td><td>
<p>Enable SD Card Bus Clock </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad561eb63ef431c5dfb5075250cd27ba2a5a275c374ede284c1ff8b68855c3bc35"></a>SDC_CLOCK_POWER_SAVE</em>&nbsp;</td><td>
<p>Disable SD_CLK output when bus is idle </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad561eb63ef431c5dfb5075250cd27ba2a0cfd6c1513ff7de652fbb93ba065089e"></a>SDC_CLOCK_DIVIDER_BYPASS</em>&nbsp;</td><td>
<p>Enable bypass of clock divide logic </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad561eb63ef431c5dfb5075250cd27ba2a78d1c95638513c798cef36e1a303eb5e"></a>SDC_CLOCK_WIDEBUS_MODE</em>&nbsp;</td><td>
<p>Enable wide bus mode (SD_DAT[3:0] is used instead of SD_DAT[0]) </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00331">331</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga61261ea00e1db06c1797f5b66bf6dd75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___s_d_c__001.html#ga61261ea00e1db06c1797f5b66bf6dd75">IP_SDC_001_PWR_CTRL_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC Power Control Options. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga61261ea00e1db06c1797f5b66bf6dd75a1f4d0646ccf634813b3947a6c137a730"></a>SDC_POWER_OFF</em>&nbsp;</td><td>
<p>Power-off </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga61261ea00e1db06c1797f5b66bf6dd75a5c702fe8098fb5c6889da23707187cd6"></a>SDC_POWER_UP</em>&nbsp;</td><td>
<p>Power-up </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga61261ea00e1db06c1797f5b66bf6dd75a5712c7046e385279afc16bcc03ac4f0d"></a>SDC_POWER_ON</em>&nbsp;</td><td>
<p>Power-on </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00322">322</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga99d75396a233491e40c276f4615964cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___s_d_c__001.html#ga99d75396a233491e40c276f4615964cb">IP_SDC_001_RESPONSE_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC Response type. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga99d75396a233491e40c276f4615964cbaf75f0c02e9a6fec59e2dbe9914e0a2e8"></a>SDC_NO_RESPONSE</em>&nbsp;</td><td>
<p>No response </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga99d75396a233491e40c276f4615964cbad43642e21aedb50f8c1071110efdeed8"></a>SDC_SHORT_RESPONSE</em>&nbsp;</td><td>
<p>Short response </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga99d75396a233491e40c276f4615964cbaee2421301a6b1d3d3f97846527e514e6"></a>SDC_LONG_RESPONSE</em>&nbsp;</td><td>
<p>Long response </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00341">341</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34941fde8eeb6ee0faa6cb4ae30c2f4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___s_d_c__001.html#ga34941fde8eeb6ee0faa6cb4ae30c2f4b">IP_SDC_001_TRANSFER_DIR_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC Data Transfer Direction definitions. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga34941fde8eeb6ee0faa6cb4ae30c2f4ba25b87918798c833977c496a6344ae547"></a>SDC_TRANSFER_DIR_FROMCARD</em>&nbsp;</td><td>
<p>Transfer from card </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga34941fde8eeb6ee0faa6cb4ae30c2f4baaacf5620bac313306b9f1f624ae9f65d"></a>SDC_TRANSFER_DIR_TOCARD</em>&nbsp;</td><td>
<p>Transfer to card </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00350">350</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa79d19bf02b0f68c6f6923146a6a1bcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___i_p___s_d_c__001.html#gaa79d19bf02b0f68c6f6923146a6a1bcd">IP_SDC_001_TRANSFER_MODE_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDC Data Transfer Mode definitions. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggaa79d19bf02b0f68c6f6923146a6a1bcdab4b1e088bcba8df71e3b7a629c847cf7"></a>SDC_TRANSFER_MODE_STREAM</em>&nbsp;</td><td>
<p>Stream transfer mode </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaa79d19bf02b0f68c6f6923146a6a1bcdab8d9cc580f9a74fe4eca595b33acbb58"></a>SDC_TRANSFER_MODE_BLOCK</em>&nbsp;</td><td>
<p>Block transfer mode </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00358">358</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gaa65c901bbfcddc36f382c7799c26a1c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_SDC_ClearStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *&#160;</td>
          <td class="paramname"><em>pSDC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear status of SDC Peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSDC</td><td>: Pointer to SDC register block </td></tr>
    <tr><td class="paramname">flag</td><td>: Status flag(s) to be cleared (Or-ed bit value of SDC_CLEAR_*) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00514">514</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c4489610d9931c9aedea4a0005daf1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_SDC_ClockControl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *&#160;</td>
          <td class="paramname"><em>pSDC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i_p___s_d_c__001.html#gad561eb63ef431c5dfb5075250cd27ba2">IP_SDC_001_CLOCK_CTRL_T</a>&#160;</td>
          <td class="paramname"><em>ctrlType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set or Reset clock control of SDC peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSDC</td><td>: Pointer to SDC register block </td></tr>
    <tr><td class="paramname">ctrlType</td><td>: Clock Control type </td></tr>
    <tr><td class="paramname">NewState</td><td>: New State to set </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="sdc__001_8c_source.html#l00074">74</a> of file <a class="el" href="sdc__001_8c_source.html">sdc_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad7115bbd9038d3a2310227e38acea0cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_SDC_DeInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *&#160;</td>
          <td class="paramname"><em>pSDC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitialise the SDC peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSDC</td><td>: Pointer to SDC register block </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00542">542</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4dfea113afdfd5c341c8dcc829afda72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_SDC_GetResp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *&#160;</td>
          <td class="paramname"><em>pSDC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___r_e_s_p___t.html">IP_SDC_001_RESP_T</a> *&#160;</td>
          <td class="paramname"><em>pResp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get SDC Response. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSDC</td><td>: Pointer to SDC register block </td></tr>
    <tr><td class="paramname">pResp</td><td>: Pointer to buffer storing response data </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="sdc__001_8c_source.html#l00140">140</a> of file <a class="el" href="sdc__001_8c_source.html">sdc_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga2e91e1c6bcd646c615b9b54a2eff2d4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> <a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> IP_SDC_GetStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *&#160;</td>
          <td class="paramname"><em>pSDC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get status of SDC Peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSDC</td><td>: Pointer to SDC register block </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Status (Or-ed bit value of SDC_STATUS_*) </dd></dl>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00503">503</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga58cf8c2b09389b7af4b3dbc6508d2bc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_SDC_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *&#160;</td>
          <td class="paramname"><em>pSDC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the SDC card controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSDC</td><td>: Pointer to SDC register block </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>Definition at line <a class="el" href="sdc__001_8c_source.html#l00087">87</a> of file <a class="el" href="sdc__001_8c_source.html">sdc_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad6f7b2bc2151ed38b0bd41586dc1baf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_SDC_PowerControl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *&#160;</td>
          <td class="paramname"><em>pSDC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___i_p___s_d_c__001.html#ga61261ea00e1db06c1797f5b66bf6dd75">IP_SDC_001_PWR_CTRL_T</a>&#160;</td>
          <td class="paramname"><em>pwrMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the power state of SDC peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSDC</td><td>: Pointer to SDC register block </td></tr>
    <tr><td class="paramname">pwrMode</td><td>: Power mode </td></tr>
    <tr><td class="paramname">flag</td><td>: Output control flag </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>When the external power supply is switched on, the software first enters the power-up state, and waits until the supply output is stable before moving to the power-on state. During the power-up state, SD_PWR is set HIGH. The card bus outlets are disabled during both states. flag is or-ed bit value of SDC_PWR_OPENDRAIN and SDC_PWR_ROD </dd></dl>

<p>Definition at line <a class="el" href="sdc__001_8c_source.html#l00058">58</a> of file <a class="el" href="sdc__001_8c_source.html">sdc_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae5c76e93283181c6775ddf6a070ef6cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_SDC_ReadFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *&#160;</td>
          <td class="paramname"><em>pSDC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>pDst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bFirstHalf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write Data to FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSDC</td><td>: Pointer to SDC register block </td></tr>
    <tr><td class="paramname">pDst</td><td>: The buffer hold the data read </td></tr>
    <tr><td class="paramname">bFirstHalf</td><td>: true (read the first half of FIFO) false (read the second half of FIFO) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="sdc__001_8c_source.html#l00179">179</a> of file <a class="el" href="sdc__001_8c_source.html">sdc_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1924dd38f1568f5cbecdcf17aae6e9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_SDC_ResetCommand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *&#160;</td>
          <td class="paramname"><em>pSDC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset SDC Command Information. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSDC</td><td>: Pointer to SDC register block </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="sdc__001_8c_source.html#l00128">128</a> of file <a class="el" href="sdc__001_8c_source.html">sdc_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga340f25ce5c607c6c91a543f7ded5a128"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_SDC_SetClockDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *&#160;</td>
          <td class="paramname"><em>pSDC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set clock divider value for SDC peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSDC</td><td>: Pointer to SDC register block </td></tr>
    <tr><td class="paramname">div</td><td>: clock divider </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>
<dl class="section note"><dt>Note</dt><dd>While the SD card interface is in identification mode, the SD_CLK frequency must be less than 400 kHz. The clock frequency can be changed to the maximum card bus frequency when relative card addresses are assigned to all cards. SD_CLK frequency = MCLK / [2x(ClkDiv+1)]. </dd></dl>

<p>Definition at line <a class="el" href="sdc__001_8c_source.html#l00065">65</a> of file <a class="el" href="sdc__001_8c_source.html">sdc_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga10a42f498444481dd4db58151fa7baa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_SDC_SetCommand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *&#160;</td>
          <td class="paramname"><em>pSDC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>Cmd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>Arg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SDC Command Information. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSDC</td><td>: Pointer to SDC register block </td></tr>
    <tr><td class="paramname">Cmd</td><td>: Command value </td></tr>
    <tr><td class="paramname">Arg</td><td>: Argument for the command </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="sdc__001_8c_source.html#l00113">113</a> of file <a class="el" href="sdc__001_8c_source.html">sdc_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga53d9a125cd35e33823bd03695ca8c219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_SDC_SetDataTimer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *&#160;</td>
          <td class="paramname"><em>pSDC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SDC Data Timeout Period. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSDC</td><td>: Pointer to SDC register block </td></tr>
    <tr><td class="paramname">timeout</td><td>: Data timeout value in card bus clock periods </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00467">467</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe5127107a19f71f04d0d6efecb780d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_SDC_SetDataTransfer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *&#160;</td>
          <td class="paramname"><em>pSDC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___d_a_t_a___t_r_a_n_s_f_e_r___t.html">IP_SDC_001_DATA_TRANSFER_T</a> *&#160;</td>
          <td class="paramname"><em>pTransfer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set SDC Data Transfer Information. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSDC</td><td>: Pointer to SDC register block </td></tr>
    <tr><td class="paramname">pTransfer</td><td>: Pointer to Data Transfer structure </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="sdc__001_8c_source.html#l00150">150</a> of file <a class="el" href="sdc__001_8c_source.html">sdc_001.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae02546211182b2da5083fa7509e7596f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> <a class="el" href="group___l_p_c___types___public___types.html#ga2eb6f9e0395b47b8d5e3eeae4fe0c116">INLINE</a> void IP_SDC_SetIntMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *&#160;</td>
          <td class="paramname"><em>pSDC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set interrupt mask for SDC Peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSDC</td><td>: Pointer to SDC register block </td></tr>
    <tr><td class="paramname">mask</td><td>: Interrupt mask (Or-ed bit value of SDC_MASK0_*) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>Definition at line <a class="el" href="sdc__001_8h_source.html#l00525">525</a> of file <a class="el" href="sdc__001_8h_source.html">sdc_001.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d1466d1f8161f3afc5619eabbed79b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void IP_SDC_WriteFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_i_p___s_d_c__001___t.html">IP_SDC_001_T</a> *&#160;</td>
          <td class="paramname"><em>pSDC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="_e_h_c_i_8h.html#ad14d3f736deaab092d7bc0dcb1430bc8">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>pSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bFirstHalf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write Data to FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSDC</td><td>: Pointer to SDC register block </td></tr>
    <tr><td class="paramname">pSrc</td><td>: Pointer to data buffer </td></tr>
    <tr><td class="paramname">bFirstHalf</td><td>: true (write to the first half of FIFO) false (write to the second half of FIFO) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Nothing </dd></dl>

<p>Definition at line <a class="el" href="sdc__001_8c_source.html#l00165">165</a> of file <a class="el" href="sdc__001_8c_source.html">sdc_001.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri May 10 2013 10:43:02 for LPCOpen Platform by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
