Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Xilix/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_module_behav xil_defaultlib.tb_top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=7.875...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock_gen
Compiling module xil_defaultlib.GATE_S
Compiling module xil_defaultlib.GATE_A
Compiling module xil_defaultlib.GATE_A_Stand
Compiling module xil_defaultlib.GATE_A_Test
Compiling module xil_defaultlib.GATE_A_Fall_S
Compiling module xil_defaultlib.GATE_A_Fall_T
Compiling module xil_defaultlib.COUNT_CLK_STD
Compiling module xil_defaultlib.COUNT_CLK_TEST
Compiling module xil_defaultlib.CALC_FLAG
Compiling module xil_defaultlib.CALC_FLAG_REG
Compiling module xil_defaultlib.GET_FREQ
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.PROBE
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.tb_top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_module_behav
