
*** Running vivado
    with args -log rsa_accelerator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rsa_accelerator.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source rsa_accelerator.tcl -notrace
Command: synth_design -top rsa_accelerator -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9700 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 372.152 ; gain = 99.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rsa_accelerator' [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_accelerator.vhd:82]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rsa_regio' [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_regio.vhd:113]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_regio.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'rsa_regio' (1#1) [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_regio.vhd:113]
INFO: [Synth 8-638] synthesizing module 'rsa_msgin' [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_msgin.vhd:75]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgin' (2#1) [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_msgin.vhd:75]
INFO: [Synth 8-638] synthesizing module 'rsa_msgout' [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_msgout.vhd:68]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgout' (3#1) [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_msgout.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rsa_core' [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_core.vhd:68]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'mod_exp' declared at 'C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_exp.vhd:24' bound to instance 'uut' of component 'mod_exp' [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_core.vhd:99]
INFO: [Synth 8-638] synthesizing module 'mod_exp' [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_exp.vhd:39]
	Parameter WORD_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'mod_mult' declared at 'C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_mult.vhd:38' bound to instance 'mm1' of component 'mod_mult' [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_exp.vhd:99]
INFO: [Synth 8-638] synthesizing module 'mod_mult' [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_mult.vhd:53]
	Parameter WORD_WIDTH bound to: 256 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element tempr_reg was removed.  [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_mult.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_mult.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'mod_mult' (4#1) [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_mult.vhd:53]
INFO: [Synth 8-3491] module 'mod_mult' declared at 'C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_mult.vhd:38' bound to instance 'mm2' of component 'mod_mult' [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_exp.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_exp.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'mod_exp' (5#1) [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_exp.vhd:39]
WARNING: [Synth 8-614] signal 'prev_busy' is read in the process but is not in the sensitivity list [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_core.vhd:120]
WARNING: [Synth 8-614] signal 'busy' is read in the process but is not in the sensitivity list [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_core.vhd:120]
WARNING: [Synth 8-614] signal 'new_result' is read in the process but is not in the sensitivity list [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_core.vhd:120]
WARNING: [Synth 8-614] signal 'msgout_ready' is read in the process but is not in the sensitivity list [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_core.vhd:120]
WARNING: [Synth 8-3848] Net prev_busy in module/entity rsa_core does not have driver. [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_core.vhd:96]
WARNING: [Synth 8-3848] Net msgout_last in module/entity rsa_core does not have driver. [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_core.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'rsa_core' (6#1) [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_core.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rsa_accelerator' (7#1) [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_accelerator.vhd:82]
WARNING: [Synth 8-3331] design rsa_core has unconnected port msgout_last
WARNING: [Synth 8-3331] design rsa_core has unconnected port msgin_last
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 437.621 ; gain = 164.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 437.621 ; gain = 164.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 437.621 ; gain = 164.469
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'nextState_reg' in module 'mod_mult'
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'inputA_mm2_reg[255:0]' into 'inputA_mm1_reg[255:0]' [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_exp.vhd:113]
INFO: [Synth 8-4471] merging register 'inputB_mm2_reg[255:0]' into 'inputA_mm1_reg[255:0]' [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_exp.vhd:114]
INFO: [Synth 8-4471] merging register 'inputN_mm2_reg[255:0]' into 'inputN_mm1_reg[255:0]' [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_exp.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element inputA_mm2_reg was removed.  [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_exp.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element inputB_mm2_reg was removed.  [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_exp.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element inputN_mm2_reg was removed.  [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_exp.vhd:115]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/new/mod_exp.vhd:154]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
           loadregisters |                              001 |                              001
            shiftproduct |                              010 |                              010
          firstreduction |                              011 |                              011
              accumulate |                              100 |                              100
         secondreduction |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'nextState_reg' using encoding 'sequential' in module 'mod_mult'
WARNING: [Synth 8-327] inferring latch for variable 'new_result_reg' [C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/rsa_accelerator/hdl/rsa_core.vhd:118]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 481.246 ; gain = 208.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    257 Bit       Adders := 3     
	   2 Input    257 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              257 Bit    Registers := 6     
	              256 Bit    Registers := 13    
	               32 Bit    Registers := 43    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   7 Input    257 Bit        Muxes := 4     
	   8 Input    257 Bit        Muxes := 2     
	   4 Input    256 Bit        Muxes := 1     
	   8 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 35    
	   7 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 37    
	   6 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	  36 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rsa_regio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 35    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 35    
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 5     
	  36 Input      1 Bit        Muxes := 1     
Module rsa_msgin 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module rsa_msgout 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module mod_mult 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    257 Bit       Adders := 1     
	   2 Input    257 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              257 Bit    Registers := 2     
	              256 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input    257 Bit        Muxes := 2     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
Module mod_exp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    257 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              257 Bit    Registers := 2     
	              256 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input    257 Bit        Muxes := 2     
	   8 Input    256 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 25    
	   8 Input      1 Bit        Muxes := 12    
Module rsa_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design rsa_accelerator has port m00_axis_tstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design rsa_accelerator has port m00_axis_tstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design rsa_accelerator has port m00_axis_tstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design rsa_accelerator has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rsa_msgout/msgbuf_last_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rsa_core/new_result_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rsa_core/uut /\ExpReg_reg[256] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_rsa_regio/aw_en_reg)
INFO: [Synth 8-3886] merging instance 'u_rsa_regio/axi_rresp_reg[0]' (FDRE) to 'u_rsa_regio/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_rsa_regio/axi_bresp_reg[0]' (FDRE) to 'u_rsa_regio/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_last_r_reg[7]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_last_r_reg[6]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_last_r_reg[5]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_last_r_reg[4]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_last_r_reg[3]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_last_r_reg[2]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_last_r_reg[1]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_last_r_reg[0]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_slot_valid_r_reg[7]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_slot_valid_r_reg[6]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_slot_valid_r_reg[5]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_slot_valid_r_reg[4]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_slot_valid_r_reg[3]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_slot_valid_r_reg[2]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_slot_valid_r_reg[1]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_slot_valid_r_reg[0]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[0]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[1]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[2]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[3]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[4]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[5]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[6]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[7]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[8]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[9]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[10]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[11]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[12]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[13]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[14]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[15]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[16]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[17]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[18]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[19]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[20]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[21]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[22]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[23]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[24]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[25]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[26]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[27]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[28]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[29]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[30]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[31]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[32]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[33]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[34]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[35]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[36]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[37]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[38]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[39]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[40]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[41]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[42]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[43]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[44]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[45]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[46]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[47]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[48]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[49]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[50]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[51]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[52]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[53]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[54]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[55]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[56]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[57]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[58]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[59]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[60]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[61]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[62]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[63]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[64]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[65]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[66]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[67]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[68]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[69]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[70]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[71]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[72]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[73]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[74]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[75]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[76]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[77]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[78]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[79]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[80]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Synth 8-3886] merging instance 'u_rsa_msgout/msgbuf_r_reg[81]' (FDCE) to 'u_rsa_msgout/msgout_active_r_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_rsa_msgout/msgout_active_r_reg )
WARNING: [Synth 8-3332] Sequential element (aw_en_reg) is unused and will be removed from module rsa_regio.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module rsa_regio.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module rsa_regio.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module rsa_regio.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module rsa_regio.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module rsa_regio.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module rsa_regio.
WARNING: [Synth 8-3332] Sequential element (ExpReg_reg[256]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[255]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[254]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[253]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[252]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[251]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[250]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[249]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[248]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[247]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[246]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[245]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[244]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[243]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[242]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[241]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[240]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[239]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[238]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[237]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[236]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[235]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[234]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[233]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[232]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[231]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[230]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[229]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[228]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[227]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[226]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[225]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[224]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[223]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[222]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[221]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[220]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[219]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[218]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[217]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[216]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[215]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[214]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[213]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[212]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[211]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[210]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[209]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[208]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[207]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[206]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[205]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[204]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[203]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[202]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[201]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[200]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[199]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[198]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[197]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[196]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[195]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[194]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[193]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[192]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[191]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[190]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[189]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[188]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[187]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[186]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[185]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[184]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[183]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[182]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[181]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[180]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[179]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[178]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[177]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[176]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[175]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[174]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[173]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[172]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[171]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[170]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[169]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[168]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[167]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[166]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[165]) is unused and will be removed from module mod_exp.
WARNING: [Synth 8-3332] Sequential element (result_reg[164]) is unused and will be removed from module mod_exp.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 733.508 ; gain = 460.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 733.508 ; gain = 460.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 733.508 ; gain = 460.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 733.508 ; gain = 460.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 733.508 ; gain = 460.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 733.508 ; gain = 460.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 733.508 ; gain = 460.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 733.508 ; gain = 460.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 733.508 ; gain = 460.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   357|
|3     |LUT1   |     8|
|4     |LUT2   |  1311|
|5     |LUT3   |   871|
|6     |LUT4   |    59|
|7     |LUT5   |   968|
|8     |LUT6   |   624|
|9     |MUXF7  |   130|
|10    |MUXF8  |    64|
|11    |FDCE   |   276|
|12    |FDRE   |  5518|
|13    |FDSE   |    10|
|14    |IBUF   |    89|
|15    |OBUF   |    80|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------+------+
|      |Instance      |Module     |Cells |
+------+--------------+-----------+------+
|1     |top           |           | 10366|
|2     |  u_rsa_core  |rsa_core   |  8013|
|3     |    uut       |mod_exp    |  8010|
|4     |      mm1     |mod_mult   |  2493|
|5     |      mm2     |mod_mult_0 |  3259|
|6     |  u_rsa_msgin |rsa_msgin  |   281|
|7     |  u_rsa_regio |rsa_regio  |  1902|
+------+--------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 733.508 ; gain = 460.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 306 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 733.508 ; gain = 460.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 733.508 ; gain = 460.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 640 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 733.508 ; gain = 473.121
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/WesleyRyan/Documents/Programming/RSA/TDT4141TermProject/edit_rsa_accelerator/edit_rsa_accelerator.runs/synth_1/rsa_accelerator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rsa_accelerator_utilization_synth.rpt -pb rsa_accelerator_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 733.508 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 15 13:26:48 2018...
